
STM32_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015c6c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000069c  08015e30  08015e30  00025e30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080164cc  080164cc  000301e4  2**0
                  CONTENTS
  4 .ARM          00000000  080164cc  080164cc  000301e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080164cc  080164cc  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080164cc  080164cc  000264cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080164d0  080164d0  000264d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080164d4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000025ec  200001e4  080166b8  000301e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000c00  200027d0  080166b8  000327d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00031640  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006504  00000000  00000000  00061854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002948  00000000  00000000  00067d58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002670  00000000  00000000  0006a6a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b446  00000000  00000000  0006cd10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000337ff  00000000  00000000  000a8156  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001525a1  00000000  00000000  000db955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0022def6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c4dc  00000000  00000000  0022df48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08015e14 	.word	0x08015e14

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e8 	.word	0x200001e8
 80001fc:	08015e14 	.word	0x08015e14

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff23 	bl	8000b0c <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc99 	bl	8000628 <__aeabi_dmul>
 8000cf6:	f7ff ff6f 	bl	8000bd8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc1a 	bl	8000534 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc90 	bl	8000628 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff fad2 	bl	80002b8 <__aeabi_dsub>
 8000d14:	f7ff ff60 	bl	8000bd8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <ADC_Init>:
/* USER CODE BEGIN PV */



//initialize ADC thread
void ADC_Init(void *argument) {
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
	ADC_HandleTypeDef *hadc = argument;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	60fb      	str	r3, [r7, #12]
	ADC_semHandle = osSemaphoreNew(1, 1, &ADC_sem_attributes);
 8000d30:	4a08      	ldr	r2, [pc, #32]	; (8000d54 <ADC_Init+0x30>)
 8000d32:	2101      	movs	r1, #1
 8000d34:	2001      	movs	r0, #1
 8000d36:	f00c ff5d 	bl	800dbf4 <osSemaphoreNew>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	4a06      	ldr	r2, [pc, #24]	; (8000d58 <ADC_Init+0x34>)
 8000d3e:	6013      	str	r3, [r2, #0]
	//start to collect ADC signals into ADC buffer through the DMA
	HAL_ADC_Start_DMA(hadc, (uint32_t*)ADC_buffer_raw, 9);
 8000d40:	2209      	movs	r2, #9
 8000d42:	4906      	ldr	r1, [pc, #24]	; (8000d5c <ADC_Init+0x38>)
 8000d44:	68f8      	ldr	r0, [r7, #12]
 8000d46:	f001 feef 	bl	8002b28 <HAL_ADC_Start_DMA>
}
 8000d4a:	bf00      	nop
 8000d4c:	3710      	adds	r7, #16
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	08015ec4 	.word	0x08015ec4
 8000d58:	20000220 	.word	0x20000220
 8000d5c:	20000200 	.word	0x20000200

08000d60 <HAL_ADC_ConvCpltCallback>:

//since ADC 1 has 3 pins we are getting data from, our adc buffer raw has space for 9 values
//aka 3x of adc pins.
//We average out the 3 ADC values for each pin
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
	// average the ADC values from 3 consecutive samples and convert them into the analog values with the formula (VREF-GND)/ADC_BIT_RESOLUTION
	//// analog values from adc bit sample = (VREF-GND)*ADC_bits/4095
	for(int i = 0 ; i < 3; i++) {
 8000d68:	2300      	movs	r3, #0
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	e03a      	b.n	8000de4 <HAL_ADC_ConvCpltCallback+0x84>
		ADC_buffer_processed[i] = resistor_divider_val * ((vref-gnd)/adc_reso)*(((float)ADC_buffer_raw[0 + i] + ADC_buffer_raw[3 + i] + ADC_buffer_raw[6 + i])/3);
 8000d6e:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8000dfc <HAL_ADC_ConvCpltCallback+0x9c>
 8000d72:	eddf 7a23 	vldr	s15, [pc, #140]	; 8000e00 <HAL_ADC_ConvCpltCallback+0xa0>
 8000d76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000d7a:	eddf 6a22 	vldr	s13, [pc, #136]	; 8000e04 <HAL_ADC_ConvCpltCallback+0xa4>
 8000d7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d82:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8000d86:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d8a:	4a1f      	ldr	r2, [pc, #124]	; (8000e08 <HAL_ADC_ConvCpltCallback+0xa8>)
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d92:	ee07 3a90 	vmov	s15, r3
 8000d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	3303      	adds	r3, #3
 8000d9e:	4a1a      	ldr	r2, [pc, #104]	; (8000e08 <HAL_ADC_ConvCpltCallback+0xa8>)
 8000da0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000da4:	ee07 3a90 	vmov	s15, r3
 8000da8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dac:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	3306      	adds	r3, #6
 8000db4:	4a14      	ldr	r2, [pc, #80]	; (8000e08 <HAL_ADC_ConvCpltCallback+0xa8>)
 8000db6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dba:	ee07 3a90 	vmov	s15, r3
 8000dbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dc2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000dc6:	eeb0 6a08 	vmov.f32	s12, #8	; 0x40400000  3.0
 8000dca:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dd2:	4a0e      	ldr	r2, [pc, #56]	; (8000e0c <HAL_ADC_ConvCpltCallback+0xac>)
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	4413      	add	r3, r2
 8000dda:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0 ; i < 3; i++) {
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	3301      	adds	r3, #1
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	2b02      	cmp	r3, #2
 8000de8:	ddc1      	ble.n	8000d6e <HAL_ADC_ConvCpltCallback+0xe>
	}
	osSemaphoreRelease(ADC_semHandle);
 8000dea:	4b09      	ldr	r3, [pc, #36]	; (8000e10 <HAL_ADC_ConvCpltCallback+0xb0>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4618      	mov	r0, r3
 8000df0:	f00c ffdc 	bl	800ddac <osSemaphoreRelease>
}
 8000df4:	bf00      	nop
 8000df6:	3710      	adds	r7, #16
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	40533333 	.word	0x40533333
 8000e00:	00000000 	.word	0x00000000
 8000e04:	45800000 	.word	0x45800000
 8000e08:	20000200 	.word	0x20000200
 8000e0c:	20000214 	.word	0x20000214
 8000e10:	20000220 	.word	0x20000220

08000e14 <check_error>:
//define variables
const char yourmom[] = "URMOM.txt";

void controller_state_machine(void *args);

static inline bool check_error(float APPS_VPA, float APPS_VPA2, float BSE){
 8000e14:	b480      	push	{r7}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	ed87 0a03 	vstr	s0, [r7, #12]
 8000e1e:	edc7 0a02 	vstr	s1, [r7, #8]
 8000e22:	ed87 1a01 	vstr	s2, [r7, #4]
	//| (APPS_VPA2 >4.5) | (BSE<0.5) | (APPS_VPA2 <0.5) | (BSE>4.5)
	return ((APPS_VPA<=0.5) | (APPS_VPA>=4.5));
 8000e26:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e2a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000e2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e36:	bf94      	ite	ls
 8000e38:	2301      	movls	r3, #1
 8000e3a:	2300      	movhi	r3, #0
 8000e3c:	b2da      	uxtb	r2, r3
 8000e3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e42:	eeb1 7a02 	vmov.f32	s14, #18	; 0x40900000  4.5
 8000e46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e4e:	bfac      	ite	ge
 8000e50:	2301      	movge	r3, #1
 8000e52:	2300      	movlt	r3, #0
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	4313      	orrs	r3, r2
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	b2db      	uxtb	r3, r3
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3714      	adds	r7, #20
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <state_machine_init>:

void state_machine_init(void){
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
	thr_1 = osThreadNew(controller_state_machine, &hadc1, &thr_1_attributes);
 8000e70:	4a04      	ldr	r2, [pc, #16]	; (8000e84 <state_machine_init+0x18>)
 8000e72:	4905      	ldr	r1, [pc, #20]	; (8000e88 <state_machine_init+0x1c>)
 8000e74:	4805      	ldr	r0, [pc, #20]	; (8000e8c <state_machine_init+0x20>)
 8000e76:	f00c fcdc 	bl	800d832 <osThreadNew>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	4a04      	ldr	r2, [pc, #16]	; (8000e90 <state_machine_init+0x24>)
 8000e7e:	6013      	str	r3, [r2, #0]
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	08015ed4 	.word	0x08015ed4
 8000e88:	20000278 	.word	0x20000278
 8000e8c:	08000ec9 	.word	0x08000ec9
 8000e90:	20000274 	.word	0x20000274

08000e94 <update_values>:

void update_values(float *APPS_VPA, float *APPS_VPA2, float * BSE){
 8000e94:	b480      	push	{r7}
 8000e96:	b085      	sub	sp, #20
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	60f8      	str	r0, [r7, #12]
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
	  *APPS_VPA=ADC_buffer_processed[0];
 8000ea0:	4b08      	ldr	r3, [pc, #32]	; (8000ec4 <update_values+0x30>)
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	601a      	str	r2, [r3, #0]
	  *APPS_VPA2=ADC_buffer_processed[1];
 8000ea8:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <update_values+0x30>)
 8000eaa:	685a      	ldr	r2, [r3, #4]
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	601a      	str	r2, [r3, #0]
	  *BSE=ADC_buffer_processed[2];
 8000eb0:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <update_values+0x30>)
 8000eb2:	689a      	ldr	r2, [r3, #8]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	601a      	str	r2, [r3, #0]
}
 8000eb8:	bf00      	nop
 8000eba:	3714      	adds	r7, #20
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	20000214 	.word	0x20000214

08000ec8 <controller_state_machine>:

void controller_state_machine(void *args){
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b090      	sub	sp, #64	; 0x40
 8000ecc:	af02      	add	r7, sp, #8
 8000ece:	6078      	str	r0, [r7, #4]
	SD_init();
 8000ed0:	f000 fd3e 	bl	8001950 <SD_init>
	float APPS_VPA = 0, APPS_VPA2 = 0, BSE = 0;
 8000ed4:	f04f 0300 	mov.w	r3, #0
 8000ed8:	627b      	str	r3, [r7, #36]	; 0x24
 8000eda:	f04f 0300 	mov.w	r3, #0
 8000ede:	623b      	str	r3, [r7, #32]
 8000ee0:	f04f 0300 	mov.w	r3, #0
 8000ee4:	61fb      	str	r3, [r7, #28]
	uint8_t sd_status = BSP_SD_IsDetected();
 8000ee6:	f009 fadd 	bl	800a4a4 <BSP_SD_IsDetected>
 8000eea:	4603      	mov	r3, r0
 8000eec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	char buffer[20];
	float motor_overheat = 0;
 8000ef0:	f04f 0300 	mov.w	r3, #0
 8000ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t startTimeStamp = osKernelGetSysTimerCount();
 8000ef6:	f00c fc63 	bl	800d7c0 <osKernelGetSysTimerCount>
 8000efa:	6378      	str	r0, [r7, #52]	; 0x34
//	if (sd_status == SD_PRESENT) {
//		SD_init();
//	}
	  for(;;)
	  {
		  osSemaphoreAcquire(ADC_semHandle, 1);
 8000efc:	4b23      	ldr	r3, [pc, #140]	; (8000f8c <controller_state_machine+0xc4>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2101      	movs	r1, #1
 8000f02:	4618      	mov	r0, r3
 8000f04:	f00c ff00 	bl	800dd08 <osSemaphoreAcquire>
//		  if ((sd_status != BSP_SD_IsDetected()) && (BSP_SD_IsDetected() == SD_PRESENT)){
//			  SD_init();
//		  }
		  sd_status = BSP_SD_IsDetected();
 8000f08:	f009 facc 	bl	800a4a4 <BSP_SD_IsDetected>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		  update_values(&APPS_VPA, &APPS_VPA2, &BSE);
 8000f12:	f107 021c 	add.w	r2, r7, #28
 8000f16:	f107 0120 	add.w	r1, r7, #32
 8000f1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff ffb8 	bl	8000e94 <update_values>
		  int n = snprintf(buffer, sizeof(buffer), "APPS Value is: %1.2f \n", APPS_VPA);
 8000f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f26:	4618      	mov	r0, r3
 8000f28:	f7ff fb26 	bl	8000578 <__aeabi_f2d>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	460b      	mov	r3, r1
 8000f30:	f107 0008 	add.w	r0, r7, #8
 8000f34:	e9cd 2300 	strd	r2, r3, [sp]
 8000f38:	4a15      	ldr	r2, [pc, #84]	; (8000f90 <controller_state_machine+0xc8>)
 8000f3a:	2114      	movs	r1, #20
 8000f3c:	f011 faee 	bl	801251c <sniprintf>
 8000f40:	62b8      	str	r0, [r7, #40]	; 0x28
		  //maybe can replace with another while 1 looperoni
		  if (check_error(APPS_VPA, APPS_VPA2, BSE)){
 8000f42:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000f46:	ed97 7a08 	vldr	s14, [r7, #32]
 8000f4a:	edd7 6a07 	vldr	s13, [r7, #28]
 8000f4e:	eeb0 1a66 	vmov.f32	s2, s13
 8000f52:	eef0 0a47 	vmov.f32	s1, s14
 8000f56:	eeb0 0a67 	vmov.f32	s0, s15
 8000f5a:	f7ff ff5b 	bl	8000e14 <check_error>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d00e      	beq.n	8000f82 <controller_state_machine+0xba>
			  if(osKernelGetSysTimerCount() - startTimeStamp >= 100) {
 8000f64:	f00c fc2c 	bl	800d7c0 <osKernelGetSysTimerCount>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	2b63      	cmp	r3, #99	; 0x63
 8000f70:	d9c4      	bls.n	8000efc <controller_state_machine+0x34>
				  //send error frame
//				  if (sd_status == SD_PRESENT) {
					  SD_process(yourmom, buffer, n);
 8000f72:	f107 0308 	add.w	r3, r7, #8
 8000f76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4806      	ldr	r0, [pc, #24]	; (8000f94 <controller_state_machine+0xcc>)
 8000f7c:	f000 fd0e 	bl	800199c <SD_process>
 8000f80:	e7bc      	b.n	8000efc <controller_state_machine+0x34>
				  }
//			  }
		  }
		  else {
			  startTimeStamp = osKernelGetSysTimerCount();
 8000f82:	f00c fc1d 	bl	800d7c0 <osKernelGetSysTimerCount>
 8000f86:	6378      	str	r0, [r7, #52]	; 0x34
	  {
 8000f88:	e7b8      	b.n	8000efc <controller_state_machine+0x34>
 8000f8a:	bf00      	nop
 8000f8c:	20000220 	.word	0x20000220
 8000f90:	08015e44 	.word	0x08015e44
 8000f94:	08015ef8 	.word	0x08015ef8

08000f98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f9c:	f001 fa2d 	bl	80023fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fa0:	f000 f82c 	bl	8000ffc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa4:	f000 fa66 	bl	8001474 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fa8:	f000 f9d4 	bl	8001354 <MX_DMA_Init>
  MX_FMC_Init();
 8000fac:	f000 f9fc 	bl	80013a8 <MX_FMC_Init>
  MX_I2C1_Init();
 8000fb0:	f000 f930 	bl	8001214 <MX_I2C1_Init>
  MX_SDMMC1_SD_Init();
 8000fb4:	f000 f96e 	bl	8001294 <MX_SDMMC1_SD_Init>
  MX_SPI2_Init();
 8000fb8:	f000 f98e 	bl	80012d8 <MX_SPI2_Init>
  MX_CAN1_Init();
 8000fbc:	f000 f8f4 	bl	80011a8 <MX_CAN1_Init>
  MX_ADC1_Init();
 8000fc0:	f000 f86a 	bl	8001098 <MX_ADC1_Init>
  MX_FATFS_Init();
 8000fc4:	f009 f9c8 	bl	800a358 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000fc8:	f00c fb4c 	bl	800d664 <osKernelInitialize>

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000fcc:	4a07      	ldr	r2, [pc, #28]	; (8000fec <main+0x54>)
 8000fce:	2100      	movs	r1, #0
 8000fd0:	4807      	ldr	r0, [pc, #28]	; (8000ff0 <main+0x58>)
 8000fd2:	f00c fc2e 	bl	800d832 <osThreadNew>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	4a06      	ldr	r2, [pc, #24]	; (8000ff4 <main+0x5c>)
 8000fda:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  ADC_Init(&hadc1);
 8000fdc:	4806      	ldr	r0, [pc, #24]	; (8000ff8 <main+0x60>)
 8000fde:	f7ff fea1 	bl	8000d24 <ADC_Init>

  state_machine_init();
 8000fe2:	f7ff ff43 	bl	8000e6c <state_machine_init>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000fe6:	f00c fb83 	bl	800d6f0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fea:	e7fe      	b.n	8000fea <main+0x52>
 8000fec:	08015f04 	.word	0x08015f04
 8000ff0:	08001911 	.word	0x08001911
 8000ff4:	200004f0 	.word	0x200004f0
 8000ff8:	20000278 	.word	0x20000278

08000ffc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b096      	sub	sp, #88	; 0x58
 8001000:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001002:	f107 0314 	add.w	r3, r7, #20
 8001006:	2244      	movs	r2, #68	; 0x44
 8001008:	2100      	movs	r1, #0
 800100a:	4618      	mov	r0, r3
 800100c:	f010 faef 	bl	80115ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001010:	463b      	mov	r3, r7
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	605a      	str	r2, [r3, #4]
 8001018:	609a      	str	r2, [r3, #8]
 800101a:	60da      	str	r2, [r3, #12]
 800101c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800101e:	2000      	movs	r0, #0
 8001020:	f003 fc78 	bl	8004914 <HAL_PWREx_ControlVoltageScaling>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800102a:	f000 fc8b 	bl	8001944 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800102e:	2301      	movs	r3, #1
 8001030:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001032:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001036:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001038:	2302      	movs	r3, #2
 800103a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800103c:	2303      	movs	r3, #3
 800103e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001040:	2302      	movs	r3, #2
 8001042:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 8001044:	231e      	movs	r3, #30
 8001046:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001048:	2302      	movs	r3, #2
 800104a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800104c:	2302      	movs	r3, #2
 800104e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001050:	2302      	movs	r3, #2
 8001052:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4618      	mov	r0, r3
 800105a:	f003 fd0f 	bl	8004a7c <HAL_RCC_OscConfig>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8001064:	f000 fc6e 	bl	8001944 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001068:	230f      	movs	r3, #15
 800106a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800106c:	2303      	movs	r3, #3
 800106e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001070:	2300      	movs	r3, #0
 8001072:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001074:	2300      	movs	r3, #0
 8001076:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001078:	2300      	movs	r3, #0
 800107a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800107c:	463b      	mov	r3, r7
 800107e:	2105      	movs	r1, #5
 8001080:	4618      	mov	r0, r3
 8001082:	f004 f915 	bl	80052b0 <HAL_RCC_ClockConfig>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800108c:	f000 fc5a 	bl	8001944 <Error_Handler>
  }
}
 8001090:	bf00      	nop
 8001092:	3758      	adds	r7, #88	; 0x58
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800109e:	463b      	mov	r3, r7
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]
 80010ac:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010ae:	4b39      	ldr	r3, [pc, #228]	; (8001194 <MX_ADC1_Init+0xfc>)
 80010b0:	4a39      	ldr	r2, [pc, #228]	; (8001198 <MX_ADC1_Init+0x100>)
 80010b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80010b4:	4b37      	ldr	r3, [pc, #220]	; (8001194 <MX_ADC1_Init+0xfc>)
 80010b6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80010ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010bc:	4b35      	ldr	r3, [pc, #212]	; (8001194 <MX_ADC1_Init+0xfc>)
 80010be:	2200      	movs	r2, #0
 80010c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010c2:	4b34      	ldr	r3, [pc, #208]	; (8001194 <MX_ADC1_Init+0xfc>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80010c8:	4b32      	ldr	r3, [pc, #200]	; (8001194 <MX_ADC1_Init+0xfc>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80010ce:	4b31      	ldr	r3, [pc, #196]	; (8001194 <MX_ADC1_Init+0xfc>)
 80010d0:	2208      	movs	r2, #8
 80010d2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010d4:	4b2f      	ldr	r3, [pc, #188]	; (8001194 <MX_ADC1_Init+0xfc>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010da:	4b2e      	ldr	r3, [pc, #184]	; (8001194 <MX_ADC1_Init+0xfc>)
 80010dc:	2201      	movs	r2, #1
 80010de:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 80010e0:	4b2c      	ldr	r3, [pc, #176]	; (8001194 <MX_ADC1_Init+0xfc>)
 80010e2:	2203      	movs	r2, #3
 80010e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010e6:	4b2b      	ldr	r3, [pc, #172]	; (8001194 <MX_ADC1_Init+0xfc>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010ee:	4b29      	ldr	r3, [pc, #164]	; (8001194 <MX_ADC1_Init+0xfc>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010f4:	4b27      	ldr	r3, [pc, #156]	; (8001194 <MX_ADC1_Init+0xfc>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010fa:	4b26      	ldr	r3, [pc, #152]	; (8001194 <MX_ADC1_Init+0xfc>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001102:	4b24      	ldr	r3, [pc, #144]	; (8001194 <MX_ADC1_Init+0xfc>)
 8001104:	2200      	movs	r2, #0
 8001106:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001108:	4b22      	ldr	r3, [pc, #136]	; (8001194 <MX_ADC1_Init+0xfc>)
 800110a:	2200      	movs	r2, #0
 800110c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.DFSDMConfig = ADC_DFSDM_MODE_ENABLE;
 8001110:	4b20      	ldr	r3, [pc, #128]	; (8001194 <MX_ADC1_Init+0xfc>)
 8001112:	2204      	movs	r2, #4
 8001114:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001116:	481f      	ldr	r0, [pc, #124]	; (8001194 <MX_ADC1_Init+0xfc>)
 8001118:	f001 fbba 	bl	8002890 <HAL_ADC_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001122:	f000 fc0f 	bl	8001944 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001126:	4b1d      	ldr	r3, [pc, #116]	; (800119c <MX_ADC1_Init+0x104>)
 8001128:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800112a:	2306      	movs	r3, #6
 800112c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 800112e:	2305      	movs	r3, #5
 8001130:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001132:	237f      	movs	r3, #127	; 0x7f
 8001134:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001136:	2304      	movs	r3, #4
 8001138:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800113a:	2300      	movs	r3, #0
 800113c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800113e:	463b      	mov	r3, r7
 8001140:	4619      	mov	r1, r3
 8001142:	4814      	ldr	r0, [pc, #80]	; (8001194 <MX_ADC1_Init+0xfc>)
 8001144:	f001 ff46 	bl	8002fd4 <HAL_ADC_ConfigChannel>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 800114e:	f000 fbf9 	bl	8001944 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001152:	4b13      	ldr	r3, [pc, #76]	; (80011a0 <MX_ADC1_Init+0x108>)
 8001154:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001156:	230c      	movs	r3, #12
 8001158:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800115a:	463b      	mov	r3, r7
 800115c:	4619      	mov	r1, r3
 800115e:	480d      	ldr	r0, [pc, #52]	; (8001194 <MX_ADC1_Init+0xfc>)
 8001160:	f001 ff38 	bl	8002fd4 <HAL_ADC_ConfigChannel>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 800116a:	f000 fbeb 	bl	8001944 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800116e:	4b0d      	ldr	r3, [pc, #52]	; (80011a4 <MX_ADC1_Init+0x10c>)
 8001170:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001172:	2312      	movs	r3, #18
 8001174:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001176:	463b      	mov	r3, r7
 8001178:	4619      	mov	r1, r3
 800117a:	4806      	ldr	r0, [pc, #24]	; (8001194 <MX_ADC1_Init+0xfc>)
 800117c:	f001 ff2a 	bl	8002fd4 <HAL_ADC_ConfigChannel>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 8001186:	f000 fbdd 	bl	8001944 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	3718      	adds	r7, #24
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000278 	.word	0x20000278
 8001198:	50040000 	.word	0x50040000
 800119c:	14f00020 	.word	0x14f00020
 80011a0:	19200040 	.word	0x19200040
 80011a4:	1d500080 	.word	0x1d500080

080011a8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80011ac:	4b17      	ldr	r3, [pc, #92]	; (800120c <MX_CAN1_Init+0x64>)
 80011ae:	4a18      	ldr	r2, [pc, #96]	; (8001210 <MX_CAN1_Init+0x68>)
 80011b0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 20;
 80011b2:	4b16      	ldr	r3, [pc, #88]	; (800120c <MX_CAN1_Init+0x64>)
 80011b4:	2214      	movs	r2, #20
 80011b6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80011b8:	4b14      	ldr	r3, [pc, #80]	; (800120c <MX_CAN1_Init+0x64>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80011be:	4b13      	ldr	r3, [pc, #76]	; (800120c <MX_CAN1_Init+0x64>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 80011c4:	4b11      	ldr	r3, [pc, #68]	; (800120c <MX_CAN1_Init+0x64>)
 80011c6:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 80011ca:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <MX_CAN1_Init+0x64>)
 80011ce:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80011d2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80011d4:	4b0d      	ldr	r3, [pc, #52]	; (800120c <MX_CAN1_Init+0x64>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80011da:	4b0c      	ldr	r3, [pc, #48]	; (800120c <MX_CAN1_Init+0x64>)
 80011dc:	2200      	movs	r2, #0
 80011de:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80011e0:	4b0a      	ldr	r3, [pc, #40]	; (800120c <MX_CAN1_Init+0x64>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <MX_CAN1_Init+0x64>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80011ec:	4b07      	ldr	r3, [pc, #28]	; (800120c <MX_CAN1_Init+0x64>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80011f2:	4b06      	ldr	r3, [pc, #24]	; (800120c <MX_CAN1_Init+0x64>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80011f8:	4804      	ldr	r0, [pc, #16]	; (800120c <MX_CAN1_Init+0x64>)
 80011fa:	f002 fc33 	bl	8003a64 <HAL_CAN_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001204:	f000 fb9e 	bl	8001944 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20000340 	.word	0x20000340
 8001210:	40006400 	.word	0x40006400

08001214 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001218:	4b1b      	ldr	r3, [pc, #108]	; (8001288 <MX_I2C1_Init+0x74>)
 800121a:	4a1c      	ldr	r2, [pc, #112]	; (800128c <MX_I2C1_Init+0x78>)
 800121c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 800121e:	4b1a      	ldr	r3, [pc, #104]	; (8001288 <MX_I2C1_Init+0x74>)
 8001220:	4a1b      	ldr	r2, [pc, #108]	; (8001290 <MX_I2C1_Init+0x7c>)
 8001222:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001224:	4b18      	ldr	r3, [pc, #96]	; (8001288 <MX_I2C1_Init+0x74>)
 8001226:	2200      	movs	r2, #0
 8001228:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800122a:	4b17      	ldr	r3, [pc, #92]	; (8001288 <MX_I2C1_Init+0x74>)
 800122c:	2201      	movs	r2, #1
 800122e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001230:	4b15      	ldr	r3, [pc, #84]	; (8001288 <MX_I2C1_Init+0x74>)
 8001232:	2200      	movs	r2, #0
 8001234:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001236:	4b14      	ldr	r3, [pc, #80]	; (8001288 <MX_I2C1_Init+0x74>)
 8001238:	2200      	movs	r2, #0
 800123a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <MX_I2C1_Init+0x74>)
 800123e:	2200      	movs	r2, #0
 8001240:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <MX_I2C1_Init+0x74>)
 8001244:	2200      	movs	r2, #0
 8001246:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001248:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <MX_I2C1_Init+0x74>)
 800124a:	2200      	movs	r2, #0
 800124c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800124e:	480e      	ldr	r0, [pc, #56]	; (8001288 <MX_I2C1_Init+0x74>)
 8001250:	f003 fa1a 	bl	8004688 <HAL_I2C_Init>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800125a:	f000 fb73 	bl	8001944 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800125e:	2100      	movs	r1, #0
 8001260:	4809      	ldr	r0, [pc, #36]	; (8001288 <MX_I2C1_Init+0x74>)
 8001262:	f003 faa0 	bl	80047a6 <HAL_I2CEx_ConfigAnalogFilter>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800126c:	f000 fb6a 	bl	8001944 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001270:	2100      	movs	r1, #0
 8001272:	4805      	ldr	r0, [pc, #20]	; (8001288 <MX_I2C1_Init+0x74>)
 8001274:	f003 fae2 	bl	800483c <HAL_I2CEx_ConfigDigitalFilter>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800127e:	f000 fb61 	bl	8001944 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000368 	.word	0x20000368
 800128c:	40005400 	.word	0x40005400
 8001290:	307075b1 	.word	0x307075b1

08001294 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001298:	4b0d      	ldr	r3, [pc, #52]	; (80012d0 <MX_SDMMC1_SD_Init+0x3c>)
 800129a:	4a0e      	ldr	r2, [pc, #56]	; (80012d4 <MX_SDMMC1_SD_Init+0x40>)
 800129c:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800129e:	4b0c      	ldr	r3, [pc, #48]	; (80012d0 <MX_SDMMC1_SD_Init+0x3c>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80012a4:	4b0a      	ldr	r3, [pc, #40]	; (80012d0 <MX_SDMMC1_SD_Init+0x3c>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80012aa:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <MX_SDMMC1_SD_Init+0x3c>)
 80012ac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012b0:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80012b2:	4b07      	ldr	r3, [pc, #28]	; (80012d0 <MX_SDMMC1_SD_Init+0x3c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 80012b8:	4b05      	ldr	r3, [pc, #20]	; (80012d0 <MX_SDMMC1_SD_Init+0x3c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	615a      	str	r2, [r3, #20]
  hsd1.Init.Transceiver = SDMMC_TRANSCEIVER_DISABLE;
 80012be:	4b04      	ldr	r3, [pc, #16]	; (80012d0 <MX_SDMMC1_SD_Init+0x3c>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	200003bc 	.word	0x200003bc
 80012d4:	50062400 	.word	0x50062400

080012d8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80012dc:	4b1b      	ldr	r3, [pc, #108]	; (800134c <MX_SPI2_Init+0x74>)
 80012de:	4a1c      	ldr	r2, [pc, #112]	; (8001350 <MX_SPI2_Init+0x78>)
 80012e0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012e2:	4b1a      	ldr	r3, [pc, #104]	; (800134c <MX_SPI2_Init+0x74>)
 80012e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012e8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012ea:	4b18      	ldr	r3, [pc, #96]	; (800134c <MX_SPI2_Init+0x74>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80012f0:	4b16      	ldr	r3, [pc, #88]	; (800134c <MX_SPI2_Init+0x74>)
 80012f2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80012f6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012f8:	4b14      	ldr	r3, [pc, #80]	; (800134c <MX_SPI2_Init+0x74>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012fe:	4b13      	ldr	r3, [pc, #76]	; (800134c <MX_SPI2_Init+0x74>)
 8001300:	2200      	movs	r2, #0
 8001302:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001304:	4b11      	ldr	r3, [pc, #68]	; (800134c <MX_SPI2_Init+0x74>)
 8001306:	f44f 7200 	mov.w	r2, #512	; 0x200
 800130a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800130c:	4b0f      	ldr	r3, [pc, #60]	; (800134c <MX_SPI2_Init+0x74>)
 800130e:	2208      	movs	r2, #8
 8001310:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001312:	4b0e      	ldr	r3, [pc, #56]	; (800134c <MX_SPI2_Init+0x74>)
 8001314:	2200      	movs	r2, #0
 8001316:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001318:	4b0c      	ldr	r3, [pc, #48]	; (800134c <MX_SPI2_Init+0x74>)
 800131a:	2200      	movs	r2, #0
 800131c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800131e:	4b0b      	ldr	r3, [pc, #44]	; (800134c <MX_SPI2_Init+0x74>)
 8001320:	2200      	movs	r2, #0
 8001322:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001324:	4b09      	ldr	r3, [pc, #36]	; (800134c <MX_SPI2_Init+0x74>)
 8001326:	2207      	movs	r2, #7
 8001328:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800132a:	4b08      	ldr	r3, [pc, #32]	; (800134c <MX_SPI2_Init+0x74>)
 800132c:	2200      	movs	r2, #0
 800132e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <MX_SPI2_Init+0x74>)
 8001332:	2208      	movs	r2, #8
 8001334:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001336:	4805      	ldr	r0, [pc, #20]	; (800134c <MX_SPI2_Init+0x74>)
 8001338:	f007 fd45 	bl	8008dc6 <HAL_SPI_Init>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001342:	f000 faff 	bl	8001944 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	2000043c 	.word	0x2000043c
 8001350:	40003800 	.word	0x40003800

08001354 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800135a:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <MX_DMA_Init+0x50>)
 800135c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800135e:	4a11      	ldr	r2, [pc, #68]	; (80013a4 <MX_DMA_Init+0x50>)
 8001360:	f043 0304 	orr.w	r3, r3, #4
 8001364:	6493      	str	r3, [r2, #72]	; 0x48
 8001366:	4b0f      	ldr	r3, [pc, #60]	; (80013a4 <MX_DMA_Init+0x50>)
 8001368:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800136a:	f003 0304 	and.w	r3, r3, #4
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001372:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <MX_DMA_Init+0x50>)
 8001374:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001376:	4a0b      	ldr	r2, [pc, #44]	; (80013a4 <MX_DMA_Init+0x50>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	6493      	str	r3, [r2, #72]	; 0x48
 800137e:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <MX_DMA_Init+0x50>)
 8001380:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	603b      	str	r3, [r7, #0]
 8001388:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 800138a:	2200      	movs	r2, #0
 800138c:	2105      	movs	r1, #5
 800138e:	200e      	movs	r0, #14
 8001390:	f002 fd1c 	bl	8003dcc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001394:	200e      	movs	r0, #14
 8001396:	f002 fd35 	bl	8003e04 <HAL_NVIC_EnableIRQ>

}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40021000 	.word	0x40021000

080013a8 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80013ae:	463b      	mov	r3, r7
 80013b0:	2220      	movs	r2, #32
 80013b2:	2100      	movs	r1, #0
 80013b4:	4618      	mov	r0, r3
 80013b6:	f010 f91a 	bl	80115ee <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80013ba:	4b2c      	ldr	r3, [pc, #176]	; (800146c <MX_FMC_Init+0xc4>)
 80013bc:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80013c0:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80013c2:	4b2a      	ldr	r3, [pc, #168]	; (800146c <MX_FMC_Init+0xc4>)
 80013c4:	4a2a      	ldr	r2, [pc, #168]	; (8001470 <MX_FMC_Init+0xc8>)
 80013c6:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 80013c8:	4b28      	ldr	r3, [pc, #160]	; (800146c <MX_FMC_Init+0xc4>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80013ce:	4b27      	ldr	r3, [pc, #156]	; (800146c <MX_FMC_Init+0xc4>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 80013d4:	4b25      	ldr	r3, [pc, #148]	; (800146c <MX_FMC_Init+0xc4>)
 80013d6:	2204      	movs	r2, #4
 80013d8:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80013da:	4b24      	ldr	r3, [pc, #144]	; (800146c <MX_FMC_Init+0xc4>)
 80013dc:	2210      	movs	r2, #16
 80013de:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_ENABLE;
 80013e0:	4b22      	ldr	r3, [pc, #136]	; (800146c <MX_FMC_Init+0xc4>)
 80013e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013e6:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80013e8:	4b20      	ldr	r3, [pc, #128]	; (800146c <MX_FMC_Init+0xc4>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80013ee:	4b1f      	ldr	r3, [pc, #124]	; (800146c <MX_FMC_Init+0xc4>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 80013f4:	4b1d      	ldr	r3, [pc, #116]	; (800146c <MX_FMC_Init+0xc4>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_ENABLE;
 80013fa:	4b1c      	ldr	r3, [pc, #112]	; (800146c <MX_FMC_Init+0xc4>)
 80013fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001400:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8001402:	4b1a      	ldr	r3, [pc, #104]	; (800146c <MX_FMC_Init+0xc4>)
 8001404:	2200      	movs	r2, #0
 8001406:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001408:	4b18      	ldr	r3, [pc, #96]	; (800146c <MX_FMC_Init+0xc4>)
 800140a:	2200      	movs	r2, #0
 800140c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_ENABLE;
 800140e:	4b17      	ldr	r3, [pc, #92]	; (800146c <MX_FMC_Init+0xc4>)
 8001410:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001414:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001416:	4b15      	ldr	r3, [pc, #84]	; (800146c <MX_FMC_Init+0xc4>)
 8001418:	2200      	movs	r2, #0
 800141a:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 800141c:	4b13      	ldr	r3, [pc, #76]	; (800146c <MX_FMC_Init+0xc4>)
 800141e:	2200      	movs	r2, #0
 8001420:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8001422:	4b12      	ldr	r3, [pc, #72]	; (800146c <MX_FMC_Init+0xc4>)
 8001424:	2200      	movs	r2, #0
 8001426:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8001428:	4b10      	ldr	r3, [pc, #64]	; (800146c <MX_FMC_Init+0xc4>)
 800142a:	2200      	movs	r2, #0
 800142c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 800142e:	230f      	movs	r3, #15
 8001430:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8001432:	230f      	movs	r3, #15
 8001434:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8001436:	23ff      	movs	r3, #255	; 0xff
 8001438:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 800143e:	230f      	movs	r3, #15
 8001440:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001442:	2310      	movs	r3, #16
 8001444:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 2;
 8001446:	2302      	movs	r3, #2
 8001448:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 800144a:	2300      	movs	r3, #0
 800144c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800144e:	463b      	mov	r3, r7
 8001450:	2200      	movs	r2, #0
 8001452:	4619      	mov	r1, r3
 8001454:	4805      	ldr	r0, [pc, #20]	; (800146c <MX_FMC_Init+0xc4>)
 8001456:	f007 fd59 	bl	8008f0c <HAL_SRAM_Init>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_FMC_Init+0xbc>
  {
    Error_Handler( );
 8001460:	f000 fa70 	bl	8001944 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001464:	bf00      	nop
 8001466:	3720      	adds	r7, #32
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	200004a0 	.word	0x200004a0
 8001470:	a0000104 	.word	0xa0000104

08001474 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b08e      	sub	sp, #56	; 0x38
 8001478:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	605a      	str	r2, [r3, #4]
 8001484:	609a      	str	r2, [r3, #8]
 8001486:	60da      	str	r2, [r3, #12]
 8001488:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800148a:	4bb2      	ldr	r3, [pc, #712]	; (8001754 <MX_GPIO_Init+0x2e0>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148e:	4ab1      	ldr	r2, [pc, #708]	; (8001754 <MX_GPIO_Init+0x2e0>)
 8001490:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001494:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001496:	4baf      	ldr	r3, [pc, #700]	; (8001754 <MX_GPIO_Init+0x2e0>)
 8001498:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800149e:	623b      	str	r3, [r7, #32]
 80014a0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014a2:	4bac      	ldr	r3, [pc, #688]	; (8001754 <MX_GPIO_Init+0x2e0>)
 80014a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a6:	4aab      	ldr	r2, [pc, #684]	; (8001754 <MX_GPIO_Init+0x2e0>)
 80014a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ae:	4ba9      	ldr	r3, [pc, #676]	; (8001754 <MX_GPIO_Init+0x2e0>)
 80014b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014b6:	61fb      	str	r3, [r7, #28]
 80014b8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ba:	4ba6      	ldr	r3, [pc, #664]	; (8001754 <MX_GPIO_Init+0x2e0>)
 80014bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014be:	4aa5      	ldr	r2, [pc, #660]	; (8001754 <MX_GPIO_Init+0x2e0>)
 80014c0:	f043 0310 	orr.w	r3, r3, #16
 80014c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014c6:	4ba3      	ldr	r3, [pc, #652]	; (8001754 <MX_GPIO_Init+0x2e0>)
 80014c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ca:	f003 0310 	and.w	r3, r3, #16
 80014ce:	61bb      	str	r3, [r7, #24]
 80014d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d2:	4ba0      	ldr	r3, [pc, #640]	; (8001754 <MX_GPIO_Init+0x2e0>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d6:	4a9f      	ldr	r2, [pc, #636]	; (8001754 <MX_GPIO_Init+0x2e0>)
 80014d8:	f043 0302 	orr.w	r3, r3, #2
 80014dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014de:	4b9d      	ldr	r3, [pc, #628]	; (8001754 <MX_GPIO_Init+0x2e0>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ea:	4b9a      	ldr	r3, [pc, #616]	; (8001754 <MX_GPIO_Init+0x2e0>)
 80014ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ee:	4a99      	ldr	r2, [pc, #612]	; (8001754 <MX_GPIO_Init+0x2e0>)
 80014f0:	f043 0301 	orr.w	r3, r3, #1
 80014f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014f6:	4b97      	ldr	r3, [pc, #604]	; (8001754 <MX_GPIO_Init+0x2e0>)
 80014f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	613b      	str	r3, [r7, #16]
 8001500:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001502:	4b94      	ldr	r3, [pc, #592]	; (8001754 <MX_GPIO_Init+0x2e0>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001506:	4a93      	ldr	r2, [pc, #588]	; (8001754 <MX_GPIO_Init+0x2e0>)
 8001508:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800150c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800150e:	4b91      	ldr	r3, [pc, #580]	; (8001754 <MX_GPIO_Init+0x2e0>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 800151a:	f003 fa9f 	bl	8004a5c <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800151e:	4b8d      	ldr	r3, [pc, #564]	; (8001754 <MX_GPIO_Init+0x2e0>)
 8001520:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001522:	4a8c      	ldr	r2, [pc, #560]	; (8001754 <MX_GPIO_Init+0x2e0>)
 8001524:	f043 0308 	orr.w	r3, r3, #8
 8001528:	64d3      	str	r3, [r2, #76]	; 0x4c
 800152a:	4b8a      	ldr	r3, [pc, #552]	; (8001754 <MX_GPIO_Init+0x2e0>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800152e:	f003 0308 	and.w	r3, r3, #8
 8001532:	60bb      	str	r3, [r7, #8]
 8001534:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001536:	4b87      	ldr	r3, [pc, #540]	; (8001754 <MX_GPIO_Init+0x2e0>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800153a:	4a86      	ldr	r2, [pc, #536]	; (8001754 <MX_GPIO_Init+0x2e0>)
 800153c:	f043 0304 	orr.w	r3, r3, #4
 8001540:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001542:	4b84      	ldr	r3, [pc, #528]	; (8001754 <MX_GPIO_Init+0x2e0>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001546:	f003 0304 	and.w	r3, r3, #4
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800154e:	4b81      	ldr	r3, [pc, #516]	; (8001754 <MX_GPIO_Init+0x2e0>)
 8001550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001552:	4a80      	ldr	r2, [pc, #512]	; (8001754 <MX_GPIO_Init+0x2e0>)
 8001554:	f043 0320 	orr.w	r3, r3, #32
 8001558:	64d3      	str	r3, [r2, #76]	; 0x4c
 800155a:	4b7e      	ldr	r3, [pc, #504]	; (8001754 <MX_GPIO_Init+0x2e0>)
 800155c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800155e:	f003 0320 	and.w	r3, r3, #32
 8001562:	603b      	str	r3, [r7, #0]
 8001564:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8001566:	2200      	movs	r2, #0
 8001568:	f244 0114 	movw	r1, #16404	; 0x4014
 800156c:	487a      	ldr	r0, [pc, #488]	; (8001758 <MX_GPIO_Init+0x2e4>)
 800156e:	f003 f873 	bl	8004658 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(JOY_SEL_GPIO_Port, JOY_SEL_Pin, GPIO_PIN_RESET);
 8001572:	2200      	movs	r2, #0
 8001574:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001578:	4878      	ldr	r0, [pc, #480]	; (800175c <MX_GPIO_Init+0x2e8>)
 800157a:	f003 f86d 	bl	8004658 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	2140      	movs	r1, #64	; 0x40
 8001582:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001586:	f003 f867 	bl	8004658 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_Port, MFX_WAKEUP_Pin, GPIO_PIN_RESET);
 800158a:	2200      	movs	r2, #0
 800158c:	2104      	movs	r1, #4
 800158e:	4874      	ldr	r0, [pc, #464]	; (8001760 <MX_GPIO_Init+0x2ec>)
 8001590:	f003 f862 	bl	8004658 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OCTOSPIM_P2_IO1_Pin OCTOSPIM_P2_CLK_Pin OCTOSPIM_P2_IO0_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO1_Pin|OCTOSPIM_P2_CLK_Pin|OCTOSPIM_P2_IO0_Pin;
 8001594:	f44f 6344 	mov.w	r3, #3136	; 0xc40
 8001598:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159a:	2302      	movs	r3, #2
 800159c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a2:	2303      	movs	r3, #3
 80015a4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 80015a6:	2305      	movs	r3, #5
 80015a8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80015aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ae:	4619      	mov	r1, r3
 80015b0:	486c      	ldr	r0, [pc, #432]	; (8001764 <MX_GPIO_Init+0x2f0>)
 80015b2:	f002 fea7 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_VDD_Pin DSI_SPI_USART_CS_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin;
 80015b6:	f244 0314 	movw	r3, #16404	; 0x4014
 80015ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015bc:	2301      	movs	r3, #1
 80015be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c0:	2300      	movs	r3, #0
 80015c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c4:	2300      	movs	r3, #0
 80015c6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80015c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015cc:	4619      	mov	r1, r3
 80015ce:	4862      	ldr	r0, [pc, #392]	; (8001758 <MX_GPIO_Init+0x2e4>)
 80015d0:	f002 fe98 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 80015d4:	2310      	movs	r3, #16
 80015d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d8:	2302      	movs	r3, #2
 80015da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e0:	2300      	movs	r3, #0
 80015e2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80015e4:	2302      	movs	r3, #2
 80015e6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 80015e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ec:	4619      	mov	r1, r3
 80015ee:	485c      	ldr	r0, [pc, #368]	; (8001760 <MX_GPIO_Init+0x2ec>)
 80015f0:	f002 fe88 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART3_RTS_Pin */
  GPIO_InitStruct.Pin = USART3_RTS_Pin;
 80015f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015fa:	2302      	movs	r3, #2
 80015fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001602:	2303      	movs	r3, #3
 8001604:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001606:	2307      	movs	r3, #7
 8001608:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USART3_RTS_GPIO_Port, &GPIO_InitStruct);
 800160a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800160e:	4619      	mov	r1, r3
 8001610:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001614:	f002 fe76 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D7_Pin DCMI_D5_Pin DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 8001618:	23b0      	movs	r3, #176	; 0xb0
 800161a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161c:	2302      	movs	r3, #2
 800161e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001624:	2300      	movs	r3, #0
 8001626:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8001628:	230a      	movs	r3, #10
 800162a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800162c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001630:	4619      	mov	r1, r3
 8001632:	484c      	ldr	r0, [pc, #304]	; (8001764 <MX_GPIO_Init+0x2f0>)
 8001634:	f002 fe66 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_SDB_Pin SAI1_FSA_Pin */
  GPIO_InitStruct.Pin = SAI1_SDB_Pin|SAI1_FSA_Pin;
 8001638:	f44f 7308 	mov.w	r3, #544	; 0x220
 800163c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163e:	2302      	movs	r3, #2
 8001640:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001646:	2300      	movs	r3, #0
 8001648:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800164a:	230d      	movs	r3, #13
 800164c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800164e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001652:	4619      	mov	r1, r3
 8001654:	4842      	ldr	r0, [pc, #264]	; (8001760 <MX_GPIO_Init+0x2ec>)
 8001656:	f002 fe55 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPIM_P2_IO6_Pin OCTOSPIM_P2_DQS_Pin OCTOSPIM_P2_IO7_Pin OCTOSPIM_P2_CS_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO6_Pin|OCTOSPIM_P2_DQS_Pin|OCTOSPIM_P2_IO7_Pin|OCTOSPIM_P2_CS_Pin;
 800165a:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 800165e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001660:	2302      	movs	r3, #2
 8001662:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001668:	2303      	movs	r3, #3
 800166a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 800166c:	2305      	movs	r3, #5
 800166e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001670:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001674:	4619      	mov	r1, r3
 8001676:	483c      	ldr	r0, [pc, #240]	; (8001768 <MX_GPIO_Init+0x2f4>)
 8001678:	f002 fe44 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 800167c:	2302      	movs	r3, #2
 800167e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001680:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001684:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 800168a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800168e:	4619      	mov	r1, r3
 8001690:	4834      	ldr	r0, [pc, #208]	; (8001764 <MX_GPIO_Init+0x2f0>)
 8001692:	f002 fe37 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D3_Pin DCMI_PIXCLK_Pin DCMI_D2_Pin */
  GPIO_InitStruct.Pin = DCMI_D3_Pin|DCMI_PIXCLK_Pin|DCMI_D2_Pin;
 8001696:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 800169a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800169c:	2302      	movs	r3, #2
 800169e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a0:	2300      	movs	r3, #0
 80016a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a4:	2300      	movs	r3, #0
 80016a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80016a8:	230a      	movs	r3, #10
 80016aa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80016ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016b0:	4619      	mov	r1, r3
 80016b2:	4829      	ldr	r0, [pc, #164]	; (8001758 <MX_GPIO_Init+0x2e4>)
 80016b4:	f002 fe26 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 80016b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016be:	2302      	movs	r3, #2
 80016c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	2300      	movs	r3, #0
 80016c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c6:	2300      	movs	r3, #0
 80016c8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80016ca:	2303      	movs	r3, #3
 80016cc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 80016ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016d2:	4619      	mov	r1, r3
 80016d4:	4820      	ldr	r0, [pc, #128]	; (8001758 <MX_GPIO_Init+0x2e4>)
 80016d6:	f002 fe15 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOPSIM_P2_IO4_Pin OCTOSPIM_P2_IO5_Pin OCTOSPI_P2_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOPSIM_P2_IO4_Pin|OCTOSPIM_P2_IO5_Pin|OCTOSPI_P2_IO3_Pin;
 80016da:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80016de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e0:	2302      	movs	r3, #2
 80016e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e8:	2303      	movs	r3, #3
 80016ea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 80016ec:	2305      	movs	r3, #5
 80016ee:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80016f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016f4:	4619      	mov	r1, r3
 80016f6:	4818      	ldr	r0, [pc, #96]	; (8001758 <MX_GPIO_Init+0x2e4>)
 80016f8:	f002 fe04 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_MCKA_Pin SAI1_SDA_Pin SAI1_SCKA_Pin */
  GPIO_InitStruct.Pin = SAI1_MCKA_Pin|SAI1_SDA_Pin|SAI1_SCKA_Pin;
 80016fc:	2364      	movs	r3, #100	; 0x64
 80016fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001700:	2302      	movs	r3, #2
 8001702:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001708:	2300      	movs	r3, #0
 800170a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800170c:	230d      	movs	r3, #13
 800170e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001710:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001714:	4619      	mov	r1, r3
 8001716:	4815      	ldr	r0, [pc, #84]	; (800176c <MX_GPIO_Init+0x2f8>)
 8001718:	f002 fdf4 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTGFS_ID_Pin */
  GPIO_InitStruct.Pin = USB_OTGFS_ID_Pin;
 800171c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001720:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001722:	2302      	movs	r3, #2
 8001724:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001726:	2300      	movs	r3, #0
 8001728:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172a:	2303      	movs	r3, #3
 800172c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800172e:	230a      	movs	r3, #10
 8001730:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_OTGFS_ID_GPIO_Port, &GPIO_InitStruct);
 8001732:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001736:	4619      	mov	r1, r3
 8001738:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800173c:	f002 fde2 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_SEL_Pin */
  GPIO_InitStruct.Pin = JOY_SEL_Pin;
 8001740:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001746:	2301      	movs	r3, #1
 8001748:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174e:	2300      	movs	r3, #0
 8001750:	633b      	str	r3, [r7, #48]	; 0x30
 8001752:	e00d      	b.n	8001770 <MX_GPIO_Init+0x2fc>
 8001754:	40021000 	.word	0x40021000
 8001758:	48001c00 	.word	0x48001c00
 800175c:	48000800 	.word	0x48000800
 8001760:	48000400 	.word	0x48000400
 8001764:	48002000 	.word	0x48002000
 8001768:	48001800 	.word	0x48001800
 800176c:	48001000 	.word	0x48001000
  HAL_GPIO_Init(JOY_SEL_GPIO_Port, &GPIO_InitStruct);
 8001770:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001774:	4619      	mov	r1, r3
 8001776:	4862      	ldr	r0, [pc, #392]	; (8001900 <MX_GPIO_Init+0x48c>)
 8001778:	f002 fdc4 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_14_Pin ARD_15_Pin */
  GPIO_InitStruct.Pin = ARD_14_Pin|ARD_15_Pin;
 800177c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001780:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001782:	2312      	movs	r3, #18
 8001784:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178a:	2303      	movs	r3, #3
 800178c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800178e:	2304      	movs	r3, #4
 8001790:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001792:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001796:	4619      	mov	r1, r3
 8001798:	485a      	ldr	r0, [pc, #360]	; (8001904 <MX_GPIO_Init+0x490>)
 800179a:	f002 fdb3 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_INT_Pin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 800179e:	2340      	movs	r3, #64	; 0x40
 80017a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017a2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 80017ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017b0:	4619      	mov	r1, r3
 80017b2:	4853      	ldr	r0, [pc, #332]	; (8001900 <MX_GPIO_Init+0x48c>)
 80017b4:	f002 fda6 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFDATIN3_Pin DF_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFDATIN3_Pin|DF_CKOUT_Pin;
 80017b8:	2384      	movs	r3, #132	; 0x84
 80017ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017bc:	2302      	movs	r3, #2
 80017be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c4:	2300      	movs	r3, #0
 80017c6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80017c8:	2306      	movs	r3, #6
 80017ca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d0:	4619      	mov	r1, r3
 80017d2:	484b      	ldr	r0, [pc, #300]	; (8001900 <MX_GPIO_Init+0x48c>)
 80017d4:	f002 fd96 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART3_RX_Pin USART3_TX_Pin */
  GPIO_InitStruct.Pin = USART3_RX_Pin|USART3_TX_Pin;
 80017d8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017de:	2302      	movs	r3, #2
 80017e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e2:	2300      	movs	r3, #0
 80017e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e6:	2303      	movs	r3, #3
 80017e8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80017ea:	2307      	movs	r3, #7
 80017ec:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017f2:	4619      	mov	r1, r3
 80017f4:	4844      	ldr	r0, [pc, #272]	; (8001908 <MX_GPIO_Init+0x494>)
 80017f6:	f002 fd85 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D0_Pin ARD_D1_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 80017fa:	2303      	movs	r3, #3
 80017fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fe:	2302      	movs	r3, #2
 8001800:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001806:	2303      	movs	r3, #3
 8001808:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800180a:	2308      	movs	r3, #8
 800180c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800180e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001812:	4619      	mov	r1, r3
 8001814:	483a      	ldr	r0, [pc, #232]	; (8001900 <MX_GPIO_Init+0x48c>)
 8001816:	f002 fd75 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800181a:	2320      	movs	r3, #32
 800181c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800181e:	2300      	movs	r3, #0
 8001820:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001822:	2300      	movs	r3, #0
 8001824:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001826:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800182a:	4619      	mov	r1, r3
 800182c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001830:	f002 fd68 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001834:	2340      	movs	r3, #64	; 0x40
 8001836:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001838:	2301      	movs	r3, #1
 800183a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001840:	2300      	movs	r3, #0
 8001842:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001844:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001848:	4619      	mov	r1, r3
 800184a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800184e:	f002 fd59 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART2_RX_Pin */
  GPIO_InitStruct.Pin = USART2_RX_Pin;
 8001852:	2308      	movs	r3, #8
 8001854:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001856:	2302      	movs	r3, #2
 8001858:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800185e:	2303      	movs	r3, #3
 8001860:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001862:	2307      	movs	r3, #7
 8001864:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USART2_RX_GPIO_Port, &GPIO_InitStruct);
 8001866:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800186a:	4619      	mov	r1, r3
 800186c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001870:	f002 fd48 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : DSI_TE_Pin */
  GPIO_InitStruct.Pin = DSI_TE_Pin;
 8001874:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001878:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187a:	2302      	movs	r3, #2
 800187c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001882:	2300      	movs	r3, #0
 8001884:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_DSI;
 8001886:	230b      	movs	r3, #11
 8001888:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DSI_TE_GPIO_Port, &GPIO_InitStruct);
 800188a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800188e:	4619      	mov	r1, r3
 8001890:	481e      	ldr	r0, [pc, #120]	; (800190c <MX_GPIO_Init+0x498>)
 8001892:	f002 fd37 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_HSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin;
 8001896:	2310      	movs	r3, #16
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189a:	2302      	movs	r3, #2
 800189c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a2:	2300      	movs	r3, #0
 80018a4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80018a6:	230a      	movs	r3, #10
 80018a8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DCMI_HSYNC_GPIO_Port, &GPIO_InitStruct);
 80018aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ae:	4619      	mov	r1, r3
 80018b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b4:	f002 fd26 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 80018b8:	2304      	movs	r3, #4
 80018ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018bc:	2301      	movs	r3, #1
 80018be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c4:	2300      	movs	r3, #0
 80018c6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 80018c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018cc:	4619      	mov	r1, r3
 80018ce:	480e      	ldr	r0, [pc, #56]	; (8001908 <MX_GPIO_Init+0x494>)
 80018d0:	f002 fd18 	bl	8004304 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFDATIN1_Pin */
  GPIO_InitStruct.Pin = DFDATIN1_Pin;
 80018d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018da:	2302      	movs	r3, #2
 80018dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2300      	movs	r3, #0
 80018e4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80018e6:	2306      	movs	r3, #6
 80018e8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 80018ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ee:	4619      	mov	r1, r3
 80018f0:	4805      	ldr	r0, [pc, #20]	; (8001908 <MX_GPIO_Init+0x494>)
 80018f2:	f002 fd07 	bl	8004304 <HAL_GPIO_Init>

}
 80018f6:	bf00      	nop
 80018f8:	3738      	adds	r7, #56	; 0x38
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	48000800 	.word	0x48000800
 8001904:	48001800 	.word	0x48001800
 8001908:	48000400 	.word	0x48000400
 800190c:	48001400 	.word	0x48001400

08001910 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  for(;;)
  {
    osDelay(1);
 8001918:	2001      	movs	r0, #1
 800191a:	f00c f81c 	bl	800d956 <osDelay>
 800191e:	e7fb      	b.n	8001918 <StartDefaultTask+0x8>

08001920 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a04      	ldr	r2, [pc, #16]	; (8001940 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d101      	bne.n	8001936 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001932:	f000 fd7b 	bl	800242c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40001000 	.word	0x40001000

08001944 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001948:	b672      	cpsid	i
}
 800194a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800194c:	e7fe      	b.n	800194c <Error_Handler+0x8>
	...

08001950 <SD_init>:
uint16_t rtext[_MAX_SS];/* File read buffer */
/* USER CODE END 1 */


//if unmount SD card, need to rerun this block SD_init again to re-mount sd card, otherwise data collection process will be halted.
void SD_init(void){
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af02      	add	r7, sp, #8
	if(f_mount(&SDFatFS, (TCHAR const*)SDPath, 0) != FR_OK){
 8001956:	2200      	movs	r2, #0
 8001958:	490d      	ldr	r1, [pc, #52]	; (8001990 <SD_init+0x40>)
 800195a:	480e      	ldr	r0, [pc, #56]	; (8001994 <SD_init+0x44>)
 800195c:	f00a fcec 	bl	800c338 <f_mount>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d002      	beq.n	800196c <SD_init+0x1c>
		Error_Handler();
 8001966:	f7ff ffed 	bl	8001944 <Error_Handler>
		if(f_mkfs((TCHAR const*)SDPath, FM_ANY, 0, rtext, sizeof(rtext)) != FR_OK)
		{
			Error_Handler();
		}
	}
}
 800196a:	e00d      	b.n	8001988 <SD_init+0x38>
		if(f_mkfs((TCHAR const*)SDPath, FM_ANY, 0, rtext, sizeof(rtext)) != FR_OK)
 800196c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	4b09      	ldr	r3, [pc, #36]	; (8001998 <SD_init+0x48>)
 8001974:	2200      	movs	r2, #0
 8001976:	2107      	movs	r1, #7
 8001978:	4805      	ldr	r0, [pc, #20]	; (8001990 <SD_init+0x40>)
 800197a:	f00b f963 	bl	800cc44 <f_mkfs>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <SD_init+0x38>
			Error_Handler();
 8001984:	f7ff ffde 	bl	8001944 <Error_Handler>
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000958 	.word	0x20000958
 8001994:	2000095c 	.word	0x2000095c
 8001998:	200004fc 	.word	0x200004fc

0800199c <SD_process>:
//
//void* is common denominator for all pointers. Temp var to be changed to use with anything else
void SD_process(const char *filename, void *buffer, int length){
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
			//Open file for writing (Create)
//			if(f_open(&SDFile, filename, FA_CREATE_ALWAYS | FA_WRITE) != FR_OK){
			if(f_open(&SDFile, filename, FA_OPEN_APPEND | FA_WRITE) != FR_OK){
 80019a8:	2232      	movs	r2, #50	; 0x32
 80019aa:	68f9      	ldr	r1, [r7, #12]
 80019ac:	4812      	ldr	r0, [pc, #72]	; (80019f8 <SD_process+0x5c>)
 80019ae:	f00a fd27 	bl	800c400 <f_open>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d002      	beq.n	80019be <SD_process+0x22>
				Error_Handler();
 80019b8:	f7ff ffc4 	bl	8001944 <Error_Handler>
					f_close(&SDFile);
				}
			}
			//create if condition to check if buffer is null/bad function calls
//	f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
}
 80019bc:	e017      	b.n	80019ee <SD_process+0x52>
				res = f_write(&SDFile, buffer, length, (void *)&byteswritten);
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	4b0e      	ldr	r3, [pc, #56]	; (80019fc <SD_process+0x60>)
 80019c2:	68b9      	ldr	r1, [r7, #8]
 80019c4:	480c      	ldr	r0, [pc, #48]	; (80019f8 <SD_process+0x5c>)
 80019c6:	f00a fee0 	bl	800c78a <f_write>
 80019ca:	4603      	mov	r3, r0
 80019cc:	461a      	mov	r2, r3
 80019ce:	4b0c      	ldr	r3, [pc, #48]	; (8001a00 <SD_process+0x64>)
 80019d0:	701a      	strb	r2, [r3, #0]
				if((byteswritten == 0) || (res != FR_OK)){
 80019d2:	4b0a      	ldr	r3, [pc, #40]	; (80019fc <SD_process+0x60>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d003      	beq.n	80019e2 <SD_process+0x46>
 80019da:	4b09      	ldr	r3, [pc, #36]	; (8001a00 <SD_process+0x64>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d002      	beq.n	80019e8 <SD_process+0x4c>
					Error_Handler();
 80019e2:	f7ff ffaf 	bl	8001944 <Error_Handler>
}
 80019e6:	e002      	b.n	80019ee <SD_process+0x52>
					f_close(&SDFile);
 80019e8:	4803      	ldr	r0, [pc, #12]	; (80019f8 <SD_process+0x5c>)
 80019ea:	f00b f8fb 	bl	800cbe4 <f_close>
}
 80019ee:	bf00      	nop
 80019f0:	3710      	adds	r7, #16
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20000b90 	.word	0x20000b90
 80019fc:	200004f8 	.word	0x200004f8
 8001a00:	200004f4 	.word	0x200004f4

08001a04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a0a:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a0e:	4a10      	ldr	r2, [pc, #64]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	6613      	str	r3, [r2, #96]	; 0x60
 8001a16:	4b0e      	ldr	r3, [pc, #56]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	607b      	str	r3, [r7, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a22:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a26:	4a0a      	ldr	r2, [pc, #40]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a2c:	6593      	str	r3, [r2, #88]	; 0x58
 8001a2e:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a36:	603b      	str	r3, [r7, #0]
 8001a38:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	210f      	movs	r1, #15
 8001a3e:	f06f 0001 	mvn.w	r0, #1
 8001a42:	f002 f9c3 	bl	8003dcc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40021000 	.word	0x40021000

08001a54 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b0b2      	sub	sp, #200	; 0xc8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	605a      	str	r2, [r3, #4]
 8001a66:	609a      	str	r2, [r3, #8]
 8001a68:	60da      	str	r2, [r3, #12]
 8001a6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a6c:	f107 0318 	add.w	r3, r7, #24
 8001a70:	229c      	movs	r2, #156	; 0x9c
 8001a72:	2100      	movs	r1, #0
 8001a74:	4618      	mov	r0, r3
 8001a76:	f00f fdba 	bl	80115ee <memset>
  if(hadc->Instance==ADC1)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a5d      	ldr	r2, [pc, #372]	; (8001bf4 <HAL_ADC_MspInit+0x1a0>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	f040 80b2 	bne.w	8001bea <HAL_ADC_MspInit+0x196>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001a86:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a8a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001a8c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001a90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8001a94:	2303      	movs	r3, #3
 8001a96:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001a9c:	2308      	movs	r3, #8
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001aac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ab0:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ab2:	f107 0318 	add.w	r3, r7, #24
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f003 fee6 	bl	8005888 <HAL_RCCEx_PeriphCLKConfig>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 8001ac2:	f7ff ff3f 	bl	8001944 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001ac6:	4b4c      	ldr	r3, [pc, #304]	; (8001bf8 <HAL_ADC_MspInit+0x1a4>)
 8001ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aca:	4a4b      	ldr	r2, [pc, #300]	; (8001bf8 <HAL_ADC_MspInit+0x1a4>)
 8001acc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ad0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ad2:	4b49      	ldr	r3, [pc, #292]	; (8001bf8 <HAL_ADC_MspInit+0x1a4>)
 8001ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001ada:	617b      	str	r3, [r7, #20]
 8001adc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ade:	4b46      	ldr	r3, [pc, #280]	; (8001bf8 <HAL_ADC_MspInit+0x1a4>)
 8001ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae2:	4a45      	ldr	r2, [pc, #276]	; (8001bf8 <HAL_ADC_MspInit+0x1a4>)
 8001ae4:	f043 0304 	orr.w	r3, r3, #4
 8001ae8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aea:	4b43      	ldr	r3, [pc, #268]	; (8001bf8 <HAL_ADC_MspInit+0x1a4>)
 8001aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aee:	f003 0304 	and.w	r3, r3, #4
 8001af2:	613b      	str	r3, [r7, #16]
 8001af4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af6:	4b40      	ldr	r3, [pc, #256]	; (8001bf8 <HAL_ADC_MspInit+0x1a4>)
 8001af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afa:	4a3f      	ldr	r2, [pc, #252]	; (8001bf8 <HAL_ADC_MspInit+0x1a4>)
 8001afc:	f043 0301 	orr.w	r3, r3, #1
 8001b00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b02:	4b3d      	ldr	r3, [pc, #244]	; (8001bf8 <HAL_ADC_MspInit+0x1a4>)
 8001b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	60fb      	str	r3, [r7, #12]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b0e:	4b3a      	ldr	r3, [pc, #232]	; (8001bf8 <HAL_ADC_MspInit+0x1a4>)
 8001b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b12:	4a39      	ldr	r2, [pc, #228]	; (8001bf8 <HAL_ADC_MspInit+0x1a4>)
 8001b14:	f043 0302 	orr.w	r3, r3, #2
 8001b18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b1a:	4b37      	ldr	r3, [pc, #220]	; (8001bf8 <HAL_ADC_MspInit+0x1a4>)
 8001b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	60bb      	str	r3, [r7, #8]
 8001b24:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN6
    PA7     ------> ADC1_IN12
    PA2     ------> ADC1_IN7
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = ARD_A2_Pin|ARD_A1_Pin;
 8001b26:	2318      	movs	r3, #24
 8001b28:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001b2c:	230b      	movs	r3, #11
 8001b2e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b32:	2300      	movs	r3, #0
 8001b34:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b38:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	482f      	ldr	r0, [pc, #188]	; (8001bfc <HAL_ADC_MspInit+0x1a8>)
 8001b40:	f002 fbe0 	bl	8004304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|ARD_A0_Pin|GPIO_PIN_2;
 8001b44:	2387      	movs	r3, #135	; 0x87
 8001b46:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001b4a:	230b      	movs	r3, #11
 8001b4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b56:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b60:	f002 fbd0 	bl	8004304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A3_Pin;
 8001b64:	2301      	movs	r3, #1
 8001b66:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001b6a:	230b      	movs	r3, #11
 8001b6c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	2300      	movs	r3, #0
 8001b72:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8001b76:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4820      	ldr	r0, [pc, #128]	; (8001c00 <HAL_ADC_MspInit+0x1ac>)
 8001b7e:	f002 fbc1 	bl	8004304 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel4;
 8001b82:	4b20      	ldr	r3, [pc, #128]	; (8001c04 <HAL_ADC_MspInit+0x1b0>)
 8001b84:	4a20      	ldr	r2, [pc, #128]	; (8001c08 <HAL_ADC_MspInit+0x1b4>)
 8001b86:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001b88:	4b1e      	ldr	r3, [pc, #120]	; (8001c04 <HAL_ADC_MspInit+0x1b0>)
 8001b8a:	2205      	movs	r2, #5
 8001b8c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b8e:	4b1d      	ldr	r3, [pc, #116]	; (8001c04 <HAL_ADC_MspInit+0x1b0>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b94:	4b1b      	ldr	r3, [pc, #108]	; (8001c04 <HAL_ADC_MspInit+0x1b0>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001b9a:	4b1a      	ldr	r3, [pc, #104]	; (8001c04 <HAL_ADC_MspInit+0x1b0>)
 8001b9c:	2280      	movs	r2, #128	; 0x80
 8001b9e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ba0:	4b18      	ldr	r3, [pc, #96]	; (8001c04 <HAL_ADC_MspInit+0x1b0>)
 8001ba2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ba6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ba8:	4b16      	ldr	r3, [pc, #88]	; (8001c04 <HAL_ADC_MspInit+0x1b0>)
 8001baa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bae:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001bb0:	4b14      	ldr	r3, [pc, #80]	; (8001c04 <HAL_ADC_MspInit+0x1b0>)
 8001bb2:	2220      	movs	r2, #32
 8001bb4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001bb6:	4b13      	ldr	r3, [pc, #76]	; (8001c04 <HAL_ADC_MspInit+0x1b0>)
 8001bb8:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001bbc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bbe:	4811      	ldr	r0, [pc, #68]	; (8001c04 <HAL_ADC_MspInit+0x1b0>)
 8001bc0:	f002 f92e 	bl	8003e20 <HAL_DMA_Init>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <HAL_ADC_MspInit+0x17a>
    {
      Error_Handler();
 8001bca:	f7ff febb 	bl	8001944 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a0c      	ldr	r2, [pc, #48]	; (8001c04 <HAL_ADC_MspInit+0x1b0>)
 8001bd2:	651a      	str	r2, [r3, #80]	; 0x50
 8001bd4:	4a0b      	ldr	r2, [pc, #44]	; (8001c04 <HAL_ADC_MspInit+0x1b0>)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 5, 0);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2105      	movs	r1, #5
 8001bde:	2012      	movs	r0, #18
 8001be0:	f002 f8f4 	bl	8003dcc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001be4:	2012      	movs	r0, #18
 8001be6:	f002 f90d 	bl	8003e04 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001bea:	bf00      	nop
 8001bec:	37c8      	adds	r7, #200	; 0xc8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	50040000 	.word	0x50040000
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	48000800 	.word	0x48000800
 8001c00:	48000400 	.word	0x48000400
 8001c04:	200002e0 	.word	0x200002e0
 8001c08:	40020044 	.word	0x40020044

08001c0c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08a      	sub	sp, #40	; 0x28
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c14:	f107 0314 	add.w	r3, r7, #20
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	605a      	str	r2, [r3, #4]
 8001c1e:	609a      	str	r2, [r3, #8]
 8001c20:	60da      	str	r2, [r3, #12]
 8001c22:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a18      	ldr	r2, [pc, #96]	; (8001c8c <HAL_CAN_MspInit+0x80>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d129      	bne.n	8001c82 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001c2e:	4b18      	ldr	r3, [pc, #96]	; (8001c90 <HAL_CAN_MspInit+0x84>)
 8001c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c32:	4a17      	ldr	r2, [pc, #92]	; (8001c90 <HAL_CAN_MspInit+0x84>)
 8001c34:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c38:	6593      	str	r3, [r2, #88]	; 0x58
 8001c3a:	4b15      	ldr	r3, [pc, #84]	; (8001c90 <HAL_CAN_MspInit+0x84>)
 8001c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c42:	613b      	str	r3, [r7, #16]
 8001c44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c46:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <HAL_CAN_MspInit+0x84>)
 8001c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4a:	4a11      	ldr	r2, [pc, #68]	; (8001c90 <HAL_CAN_MspInit+0x84>)
 8001c4c:	f043 0301 	orr.w	r3, r3, #1
 8001c50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c52:	4b0f      	ldr	r3, [pc, #60]	; (8001c90 <HAL_CAN_MspInit+0x84>)
 8001c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA12     ------> CAN1_TX
    PA11     ------> CAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 8001c5e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001c62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c64:	2302      	movs	r3, #2
 8001c66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001c70:	2309      	movs	r3, #9
 8001c72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c74:	f107 0314 	add.w	r3, r7, #20
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c7e:	f002 fb41 	bl	8004304 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001c82:	bf00      	nop
 8001c84:	3728      	adds	r7, #40	; 0x28
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40006400 	.word	0x40006400
 8001c90:	40021000 	.word	0x40021000

08001c94 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b0b2      	sub	sp, #200	; 0xc8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c9c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	605a      	str	r2, [r3, #4]
 8001ca6:	609a      	str	r2, [r3, #8]
 8001ca8:	60da      	str	r2, [r3, #12]
 8001caa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cac:	f107 0318 	add.w	r3, r7, #24
 8001cb0:	229c      	movs	r2, #156	; 0x9c
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f00f fc9a 	bl	80115ee <memset>
  if(hi2c->Instance==I2C1)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a33      	ldr	r2, [pc, #204]	; (8001d8c <HAL_I2C_MspInit+0xf8>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d15e      	bne.n	8001d82 <HAL_I2C_MspInit+0xee>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001cc4:	2340      	movs	r3, #64	; 0x40
 8001cc6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ccc:	f107 0318 	add.w	r3, r7, #24
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f003 fdd9 	bl	8005888 <HAL_RCCEx_PeriphCLKConfig>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001cdc:	f7ff fe32 	bl	8001944 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce0:	4b2b      	ldr	r3, [pc, #172]	; (8001d90 <HAL_I2C_MspInit+0xfc>)
 8001ce2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce4:	4a2a      	ldr	r2, [pc, #168]	; (8001d90 <HAL_I2C_MspInit+0xfc>)
 8001ce6:	f043 0302 	orr.w	r3, r3, #2
 8001cea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cec:	4b28      	ldr	r3, [pc, #160]	; (8001d90 <HAL_I2C_MspInit+0xfc>)
 8001cee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001cf8:	4b25      	ldr	r3, [pc, #148]	; (8001d90 <HAL_I2C_MspInit+0xfc>)
 8001cfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cfc:	4a24      	ldr	r2, [pc, #144]	; (8001d90 <HAL_I2C_MspInit+0xfc>)
 8001cfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d04:	4b22      	ldr	r3, [pc, #136]	; (8001d90 <HAL_I2C_MspInit+0xfc>)
 8001d06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d0c:	613b      	str	r3, [r7, #16]
 8001d0e:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8001d10:	f002 fea4 	bl	8004a5c <HAL_PWREx_EnableVddIO2>
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PG13     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin;
 8001d14:	2340      	movs	r3, #64	; 0x40
 8001d16:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d1a:	2312      	movs	r3, #18
 8001d1c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d20:	2301      	movs	r3, #1
 8001d22:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d26:	2303      	movs	r3, #3
 8001d28:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d2c:	2304      	movs	r3, #4
 8001d2e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(I2C1_SCL_GPIO_Port, &GPIO_InitStruct);
 8001d32:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001d36:	4619      	mov	r1, r3
 8001d38:	4816      	ldr	r0, [pc, #88]	; (8001d94 <HAL_I2C_MspInit+0x100>)
 8001d3a:	f002 fae3 	bl	8004304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C1_SDA_Pin;
 8001d3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d42:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d46:	2312      	movs	r3, #18
 8001d48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d52:	2303      	movs	r3, #3
 8001d54:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d58:	2304      	movs	r3, #4
 8001d5a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(I2C1_SDA_GPIO_Port, &GPIO_InitStruct);
 8001d5e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001d62:	4619      	mov	r1, r3
 8001d64:	480c      	ldr	r0, [pc, #48]	; (8001d98 <HAL_I2C_MspInit+0x104>)
 8001d66:	f002 facd 	bl	8004304 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d6a:	4b09      	ldr	r3, [pc, #36]	; (8001d90 <HAL_I2C_MspInit+0xfc>)
 8001d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d6e:	4a08      	ldr	r2, [pc, #32]	; (8001d90 <HAL_I2C_MspInit+0xfc>)
 8001d70:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d74:	6593      	str	r3, [r2, #88]	; 0x58
 8001d76:	4b06      	ldr	r3, [pc, #24]	; (8001d90 <HAL_I2C_MspInit+0xfc>)
 8001d78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d82:	bf00      	nop
 8001d84:	37c8      	adds	r7, #200	; 0xc8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40005400 	.word	0x40005400
 8001d90:	40021000 	.word	0x40021000
 8001d94:	48000400 	.word	0x48000400
 8001d98:	48001800 	.word	0x48001800

08001d9c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b0b2      	sub	sp, #200	; 0xc8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001db4:	f107 0318 	add.w	r3, r7, #24
 8001db8:	229c      	movs	r2, #156	; 0x9c
 8001dba:	2100      	movs	r1, #0
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f00f fc16 	bl	80115ee <memset>
  if(hsd->Instance==SDMMC1)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a37      	ldr	r2, [pc, #220]	; (8001ea4 <HAL_SD_MspInit+0x108>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d167      	bne.n	8001e9c <HAL_SD_MspInit+0x100>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 8001dcc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001dd0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLP;
 8001dd2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001dd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dda:	f107 0318 	add.w	r3, r7, #24
 8001dde:	4618      	mov	r0, r3
 8001de0:	f003 fd52 	bl	8005888 <HAL_RCCEx_PeriphCLKConfig>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <HAL_SD_MspInit+0x52>
    {
      Error_Handler();
 8001dea:	f7ff fdab 	bl	8001944 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001dee:	4b2e      	ldr	r3, [pc, #184]	; (8001ea8 <HAL_SD_MspInit+0x10c>)
 8001df0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001df2:	4a2d      	ldr	r2, [pc, #180]	; (8001ea8 <HAL_SD_MspInit+0x10c>)
 8001df4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001df8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dfa:	4b2b      	ldr	r3, [pc, #172]	; (8001ea8 <HAL_SD_MspInit+0x10c>)
 8001dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e02:	617b      	str	r3, [r7, #20]
 8001e04:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e06:	4b28      	ldr	r3, [pc, #160]	; (8001ea8 <HAL_SD_MspInit+0x10c>)
 8001e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e0a:	4a27      	ldr	r2, [pc, #156]	; (8001ea8 <HAL_SD_MspInit+0x10c>)
 8001e0c:	f043 0308 	orr.w	r3, r3, #8
 8001e10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e12:	4b25      	ldr	r3, [pc, #148]	; (8001ea8 <HAL_SD_MspInit+0x10c>)
 8001e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e16:	f003 0308 	and.w	r3, r3, #8
 8001e1a:	613b      	str	r3, [r7, #16]
 8001e1c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e1e:	4b22      	ldr	r3, [pc, #136]	; (8001ea8 <HAL_SD_MspInit+0x10c>)
 8001e20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e22:	4a21      	ldr	r2, [pc, #132]	; (8001ea8 <HAL_SD_MspInit+0x10c>)
 8001e24:	f043 0304 	orr.w	r3, r3, #4
 8001e28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e2a:	4b1f      	ldr	r3, [pc, #124]	; (8001ea8 <HAL_SD_MspInit+0x10c>)
 8001e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e2e:	f003 0304 	and.w	r3, r3, #4
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	68fb      	ldr	r3, [r7, #12]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PC8     ------> SDMMC1_D0
    PC9     ------> SDMMC1_D1
    */
    GPIO_InitStruct.Pin = uSD_CMD_Pin;
 8001e36:	2304      	movs	r3, #4
 8001e38:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001e4e:	230c      	movs	r3, #12
 8001e50:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001e54:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4814      	ldr	r0, [pc, #80]	; (8001eac <HAL_SD_MspInit+0x110>)
 8001e5c:	f002 fa52 	bl	8004304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = uSD_D2_Pin|uSD_D3_Pin|uSD_CLK_Pin|uSD_D0_Pin
 8001e60:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001e64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
                          |uSD_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e74:	2303      	movs	r3, #3
 8001e76:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001e7a:	230c      	movs	r3, #12
 8001e7c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e80:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001e84:	4619      	mov	r1, r3
 8001e86:	480a      	ldr	r0, [pc, #40]	; (8001eb0 <HAL_SD_MspInit+0x114>)
 8001e88:	f002 fa3c 	bl	8004304 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	2105      	movs	r1, #5
 8001e90:	2031      	movs	r0, #49	; 0x31
 8001e92:	f001 ff9b 	bl	8003dcc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8001e96:	2031      	movs	r0, #49	; 0x31
 8001e98:	f001 ffb4 	bl	8003e04 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8001e9c:	bf00      	nop
 8001e9e:	37c8      	adds	r7, #200	; 0xc8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	50062400 	.word	0x50062400
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	48000c00 	.word	0x48000c00
 8001eb0:	48000800 	.word	0x48000800

08001eb4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08a      	sub	sp, #40	; 0x28
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ebc:	f107 0314 	add.w	r3, r7, #20
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]
 8001ec8:	60da      	str	r2, [r3, #12]
 8001eca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a25      	ldr	r2, [pc, #148]	; (8001f68 <HAL_SPI_MspInit+0xb4>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d144      	bne.n	8001f60 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ed6:	4b25      	ldr	r3, [pc, #148]	; (8001f6c <HAL_SPI_MspInit+0xb8>)
 8001ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eda:	4a24      	ldr	r2, [pc, #144]	; (8001f6c <HAL_SPI_MspInit+0xb8>)
 8001edc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ee0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ee2:	4b22      	ldr	r3, [pc, #136]	; (8001f6c <HAL_SPI_MspInit+0xb8>)
 8001ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eea:	613b      	str	r3, [r7, #16]
 8001eec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001eee:	4b1f      	ldr	r3, [pc, #124]	; (8001f6c <HAL_SPI_MspInit+0xb8>)
 8001ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ef2:	4a1e      	ldr	r2, [pc, #120]	; (8001f6c <HAL_SPI_MspInit+0xb8>)
 8001ef4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ef8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001efa:	4b1c      	ldr	r3, [pc, #112]	; (8001f6c <HAL_SPI_MspInit+0xb8>)
 8001efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f06:	4b19      	ldr	r3, [pc, #100]	; (8001f6c <HAL_SPI_MspInit+0xb8>)
 8001f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f0a:	4a18      	ldr	r2, [pc, #96]	; (8001f6c <HAL_SPI_MspInit+0xb8>)
 8001f0c:	f043 0302 	orr.w	r3, r3, #2
 8001f10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f12:	4b16      	ldr	r3, [pc, #88]	; (8001f6c <HAL_SPI_MspInit+0xb8>)
 8001f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	60bb      	str	r3, [r7, #8]
 8001f1c:	68bb      	ldr	r3, [r7, #8]
    PI0     ------> SPI2_NSS
    PB15     ------> SPI2_MOSI
    PB14     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = ARD_10_Pin;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f22:	2302      	movs	r3, #2
 8001f24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	2300      	movs	r3, #0
 8001f28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f2e:	2305      	movs	r3, #5
 8001f30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_10_GPIO_Port, &GPIO_InitStruct);
 8001f32:	f107 0314 	add.w	r3, r7, #20
 8001f36:	4619      	mov	r1, r3
 8001f38:	480d      	ldr	r0, [pc, #52]	; (8001f70 <HAL_SPI_MspInit+0xbc>)
 8001f3a:	f002 f9e3 	bl	8004304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MOSI_Pin|SPI2_MISO_Pin|SPI2_CLK_Pin;
 8001f3e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001f42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f44:	2302      	movs	r3, #2
 8001f46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f50:	2305      	movs	r3, #5
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f54:	f107 0314 	add.w	r3, r7, #20
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4806      	ldr	r0, [pc, #24]	; (8001f74 <HAL_SPI_MspInit+0xc0>)
 8001f5c:	f002 f9d2 	bl	8004304 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001f60:	bf00      	nop
 8001f62:	3728      	adds	r7, #40	; 0x28
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40003800 	.word	0x40003800
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	48002000 	.word	0x48002000
 8001f74:	48000400 	.word	0x48000400

08001f78 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001f7e:	1d3b      	adds	r3, r7, #4
 8001f80:	2200      	movs	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	609a      	str	r2, [r3, #8]
 8001f88:	60da      	str	r2, [r3, #12]
 8001f8a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001f8c:	4b32      	ldr	r3, [pc, #200]	; (8002058 <HAL_FMC_MspInit+0xe0>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d15d      	bne.n	8002050 <HAL_FMC_MspInit+0xd8>
    return;
  }
  FMC_Initialized = 1;
 8001f94:	4b30      	ldr	r3, [pc, #192]	; (8002058 <HAL_FMC_MspInit+0xe0>)
 8001f96:	2201      	movs	r2, #1
 8001f98:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001f9a:	4b30      	ldr	r3, [pc, #192]	; (800205c <HAL_FMC_MspInit+0xe4>)
 8001f9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f9e:	4a2f      	ldr	r2, [pc, #188]	; (800205c <HAL_FMC_MspInit+0xe4>)
 8001fa0:	f043 0301 	orr.w	r3, r3, #1
 8001fa4:	6513      	str	r3, [r2, #80]	; 0x50
 8001fa6:	4b2d      	ldr	r3, [pc, #180]	; (800205c <HAL_FMC_MspInit+0xe4>)
 8001fa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	603b      	str	r3, [r7, #0]
 8001fb0:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|PSRAM_A20_Pin|PSRAM_A19_Pin
 8001fb2:	f64f 739b 	movw	r3, #65435	; 0xff9b
 8001fb6:	607b      	str	r3, [r7, #4]
                          |D7_Pin|D6_Pin|D12_Pin|D5_Pin
                          |D11_Pin|D4_Pin|D10_Pin|D9_Pin
                          |D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb8:	2302      	movs	r3, #2
 8001fba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001fc4:	230c      	movs	r3, #12
 8001fc6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fc8:	1d3b      	adds	r3, r7, #4
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4824      	ldr	r0, [pc, #144]	; (8002060 <HAL_FMC_MspInit+0xe8>)
 8001fce:	f002 f999 	bl	8004304 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|PSRAM_OE_Pin|D3_Pin|PSRAM_WE_Pin
 8001fd2:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8001fd6:	607b      	str	r3, [r7, #4]
                          |PSRAM_WAIT_Pin|PSRAM_CLK_Pin|PSRAM_NE1_Pin|PSRAM_A18_Pin
                          |D1_Pin|D0_Pin|PSRAM_A17_Pin|PSRAM_A16_Pin
                          |D15_Pin|D14_Pin|D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd8:	2302      	movs	r3, #2
 8001fda:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001fe4:	230c      	movs	r3, #12
 8001fe6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fe8:	1d3b      	adds	r3, r7, #4
 8001fea:	4619      	mov	r1, r3
 8001fec:	481d      	ldr	r0, [pc, #116]	; (8002064 <HAL_FMC_MspInit+0xec>)
 8001fee:	f002 f989 	bl	8004304 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_ADV_Pin;
 8001ff2:	2380      	movs	r3, #128	; 0x80
 8001ff4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffe:	2303      	movs	r3, #3
 8002000:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002002:	230c      	movs	r3, #12
 8002004:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PSRAM_ADV_GPIO_Port, &GPIO_InitStruct);
 8002006:	1d3b      	adds	r3, r7, #4
 8002008:	4619      	mov	r1, r3
 800200a:	4817      	ldr	r0, [pc, #92]	; (8002068 <HAL_FMC_MspInit+0xf0>)
 800200c:	f002 f97a 	bl	8004304 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 8002010:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8002014:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002016:	2302      	movs	r3, #2
 8002018:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201e:	2303      	movs	r3, #3
 8002020:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002022:	230c      	movs	r3, #12
 8002024:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002026:	1d3b      	adds	r3, r7, #4
 8002028:	4619      	mov	r1, r3
 800202a:	4810      	ldr	r0, [pc, #64]	; (800206c <HAL_FMC_MspInit+0xf4>)
 800202c:	f002 f96a 	bl	8004304 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A15_Pin|PSRAM_A11_Pin
 8002030:	233f      	movs	r3, #63	; 0x3f
 8002032:	607b      	str	r3, [r7, #4]
                          |PSRAM_A12_Pin|PSRAM_A10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002034:	2302      	movs	r3, #2
 8002036:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002038:	2300      	movs	r3, #0
 800203a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800203c:	2303      	movs	r3, #3
 800203e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002040:	230c      	movs	r3, #12
 8002042:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002044:	1d3b      	adds	r3, r7, #4
 8002046:	4619      	mov	r1, r3
 8002048:	4809      	ldr	r0, [pc, #36]	; (8002070 <HAL_FMC_MspInit+0xf8>)
 800204a:	f002 f95b 	bl	8004304 <HAL_GPIO_Init>
 800204e:	e000      	b.n	8002052 <HAL_FMC_MspInit+0xda>
    return;
 8002050:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	200008fc 	.word	0x200008fc
 800205c:	40021000 	.word	0x40021000
 8002060:	48001000 	.word	0x48001000
 8002064:	48000c00 	.word	0x48000c00
 8002068:	48000400 	.word	0x48000400
 800206c:	48001400 	.word	0x48001400
 8002070:	48001800 	.word	0x48001800

08002074 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800207c:	f7ff ff7c 	bl	8001f78 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002080:	bf00      	nop
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08e      	sub	sp, #56	; 0x38
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002090:	2300      	movs	r3, #0
 8002092:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002096:	4b34      	ldr	r3, [pc, #208]	; (8002168 <HAL_InitTick+0xe0>)
 8002098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800209a:	4a33      	ldr	r2, [pc, #204]	; (8002168 <HAL_InitTick+0xe0>)
 800209c:	f043 0310 	orr.w	r3, r3, #16
 80020a0:	6593      	str	r3, [r2, #88]	; 0x58
 80020a2:	4b31      	ldr	r3, [pc, #196]	; (8002168 <HAL_InitTick+0xe0>)
 80020a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a6:	f003 0310 	and.w	r3, r3, #16
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020ae:	f107 0210 	add.w	r2, r7, #16
 80020b2:	f107 0314 	add.w	r3, r7, #20
 80020b6:	4611      	mov	r1, r2
 80020b8:	4618      	mov	r0, r3
 80020ba:	f003 faf5 	bl	80056a8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80020be:	6a3b      	ldr	r3, [r7, #32]
 80020c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80020c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d103      	bne.n	80020d0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80020c8:	f003 fac2 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 80020cc:	6378      	str	r0, [r7, #52]	; 0x34
 80020ce:	e004      	b.n	80020da <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80020d0:	f003 fabe 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 80020d4:	4603      	mov	r3, r0
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80020da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020dc:	4a23      	ldr	r2, [pc, #140]	; (800216c <HAL_InitTick+0xe4>)
 80020de:	fba2 2303 	umull	r2, r3, r2, r3
 80020e2:	0c9b      	lsrs	r3, r3, #18
 80020e4:	3b01      	subs	r3, #1
 80020e6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80020e8:	4b21      	ldr	r3, [pc, #132]	; (8002170 <HAL_InitTick+0xe8>)
 80020ea:	4a22      	ldr	r2, [pc, #136]	; (8002174 <HAL_InitTick+0xec>)
 80020ec:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80020ee:	4b20      	ldr	r3, [pc, #128]	; (8002170 <HAL_InitTick+0xe8>)
 80020f0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020f4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80020f6:	4a1e      	ldr	r2, [pc, #120]	; (8002170 <HAL_InitTick+0xe8>)
 80020f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020fa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80020fc:	4b1c      	ldr	r3, [pc, #112]	; (8002170 <HAL_InitTick+0xe8>)
 80020fe:	2200      	movs	r2, #0
 8002100:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002102:	4b1b      	ldr	r3, [pc, #108]	; (8002170 <HAL_InitTick+0xe8>)
 8002104:	2200      	movs	r2, #0
 8002106:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002108:	4b19      	ldr	r3, [pc, #100]	; (8002170 <HAL_InitTick+0xe8>)
 800210a:	2200      	movs	r2, #0
 800210c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800210e:	4818      	ldr	r0, [pc, #96]	; (8002170 <HAL_InitTick+0xe8>)
 8002110:	f006 ff44 	bl	8008f9c <HAL_TIM_Base_Init>
 8002114:	4603      	mov	r3, r0
 8002116:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800211a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800211e:	2b00      	cmp	r3, #0
 8002120:	d11b      	bne.n	800215a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002122:	4813      	ldr	r0, [pc, #76]	; (8002170 <HAL_InitTick+0xe8>)
 8002124:	f006 ff9c 	bl	8009060 <HAL_TIM_Base_Start_IT>
 8002128:	4603      	mov	r3, r0
 800212a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800212e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002132:	2b00      	cmp	r3, #0
 8002134:	d111      	bne.n	800215a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002136:	2036      	movs	r0, #54	; 0x36
 8002138:	f001 fe64 	bl	8003e04 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2b0f      	cmp	r3, #15
 8002140:	d808      	bhi.n	8002154 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002142:	2200      	movs	r2, #0
 8002144:	6879      	ldr	r1, [r7, #4]
 8002146:	2036      	movs	r0, #54	; 0x36
 8002148:	f001 fe40 	bl	8003dcc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800214c:	4a0a      	ldr	r2, [pc, #40]	; (8002178 <HAL_InitTick+0xf0>)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6013      	str	r3, [r2, #0]
 8002152:	e002      	b.n	800215a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800215a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800215e:	4618      	mov	r0, r3
 8002160:	3738      	adds	r7, #56	; 0x38
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40021000 	.word	0x40021000
 800216c:	431bde83 	.word	0x431bde83
 8002170:	20000900 	.word	0x20000900
 8002174:	40001000 	.word	0x40001000
 8002178:	20000004 	.word	0x20000004

0800217c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002180:	e7fe      	b.n	8002180 <NMI_Handler+0x4>

08002182 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002182:	b480      	push	{r7}
 8002184:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002186:	e7fe      	b.n	8002186 <HardFault_Handler+0x4>

08002188 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800218c:	e7fe      	b.n	800218c <MemManage_Handler+0x4>

0800218e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800218e:	b480      	push	{r7}
 8002190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002192:	e7fe      	b.n	8002192 <BusFault_Handler+0x4>

08002194 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002198:	e7fe      	b.n	8002198 <UsageFault_Handler+0x4>

0800219a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800219a:	b480      	push	{r7}
 800219c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800219e:	bf00      	nop
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80021ac:	4802      	ldr	r0, [pc, #8]	; (80021b8 <DMA1_Channel4_IRQHandler+0x10>)
 80021ae:	f001 ff5a 	bl	8004066 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	200002e0 	.word	0x200002e0

080021bc <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80021c0:	4802      	ldr	r0, [pc, #8]	; (80021cc <ADC1_IRQHandler+0x10>)
 80021c2:	f000 fd35 	bl	8002c30 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	20000278 	.word	0x20000278

080021d0 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 80021d4:	4802      	ldr	r0, [pc, #8]	; (80021e0 <SDMMC1_IRQHandler+0x10>)
 80021d6:	f005 fb79 	bl	80078cc <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	200003bc 	.word	0x200003bc

080021e4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80021e8:	4802      	ldr	r0, [pc, #8]	; (80021f4 <TIM6_DAC_IRQHandler+0x10>)
 80021ea:	f006 ffa9 	bl	8009140 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	20000900 	.word	0x20000900

080021f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  return 1;
 80021fc:	2301      	movs	r3, #1
}
 80021fe:	4618      	mov	r0, r3
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <_kill>:

int _kill(int pid, int sig)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002212:	f00f f8bb 	bl	801138c <__errno>
 8002216:	4603      	mov	r3, r0
 8002218:	2216      	movs	r2, #22
 800221a:	601a      	str	r2, [r3, #0]
  return -1;
 800221c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002220:	4618      	mov	r0, r3
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <_exit>:

void _exit (int status)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002230:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f7ff ffe7 	bl	8002208 <_kill>
  while (1) {}    /* Make sure we hang here */
 800223a:	e7fe      	b.n	800223a <_exit+0x12>

0800223c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]
 800224c:	e00a      	b.n	8002264 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800224e:	f3af 8000 	nop.w
 8002252:	4601      	mov	r1, r0
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	1c5a      	adds	r2, r3, #1
 8002258:	60ba      	str	r2, [r7, #8]
 800225a:	b2ca      	uxtb	r2, r1
 800225c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	3301      	adds	r3, #1
 8002262:	617b      	str	r3, [r7, #20]
 8002264:	697a      	ldr	r2, [r7, #20]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	429a      	cmp	r2, r3
 800226a:	dbf0      	blt.n	800224e <_read+0x12>
  }

  return len;
 800226c:	687b      	ldr	r3, [r7, #4]
}
 800226e:	4618      	mov	r0, r3
 8002270:	3718      	adds	r7, #24
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b086      	sub	sp, #24
 800227a:	af00      	add	r7, sp, #0
 800227c:	60f8      	str	r0, [r7, #12]
 800227e:	60b9      	str	r1, [r7, #8]
 8002280:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	e009      	b.n	800229c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	1c5a      	adds	r2, r3, #1
 800228c:	60ba      	str	r2, [r7, #8]
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	4618      	mov	r0, r3
 8002292:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	3301      	adds	r3, #1
 800229a:	617b      	str	r3, [r7, #20]
 800229c:	697a      	ldr	r2, [r7, #20]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	dbf1      	blt.n	8002288 <_write+0x12>
  }
  return len;
 80022a4:	687b      	ldr	r3, [r7, #4]
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3718      	adds	r7, #24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <_close>:

int _close(int file)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b083      	sub	sp, #12
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b083      	sub	sp, #12
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
 80022ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022d6:	605a      	str	r2, [r3, #4]
  return 0;
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <_isatty>:

int _isatty(int file)
{
 80022e6:	b480      	push	{r7}
 80022e8:	b083      	sub	sp, #12
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022ee:	2301      	movs	r3, #1
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
	...

08002318 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002320:	4a14      	ldr	r2, [pc, #80]	; (8002374 <_sbrk+0x5c>)
 8002322:	4b15      	ldr	r3, [pc, #84]	; (8002378 <_sbrk+0x60>)
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800232c:	4b13      	ldr	r3, [pc, #76]	; (800237c <_sbrk+0x64>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d102      	bne.n	800233a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002334:	4b11      	ldr	r3, [pc, #68]	; (800237c <_sbrk+0x64>)
 8002336:	4a12      	ldr	r2, [pc, #72]	; (8002380 <_sbrk+0x68>)
 8002338:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800233a:	4b10      	ldr	r3, [pc, #64]	; (800237c <_sbrk+0x64>)
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4413      	add	r3, r2
 8002342:	693a      	ldr	r2, [r7, #16]
 8002344:	429a      	cmp	r2, r3
 8002346:	d207      	bcs.n	8002358 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002348:	f00f f820 	bl	801138c <__errno>
 800234c:	4603      	mov	r3, r0
 800234e:	220c      	movs	r2, #12
 8002350:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002352:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002356:	e009      	b.n	800236c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002358:	4b08      	ldr	r3, [pc, #32]	; (800237c <_sbrk+0x64>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800235e:	4b07      	ldr	r3, [pc, #28]	; (800237c <_sbrk+0x64>)
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4413      	add	r3, r2
 8002366:	4a05      	ldr	r2, [pc, #20]	; (800237c <_sbrk+0x64>)
 8002368:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800236a:	68fb      	ldr	r3, [r7, #12]
}
 800236c:	4618      	mov	r0, r3
 800236e:	3718      	adds	r7, #24
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	200a0000 	.word	0x200a0000
 8002378:	00000800 	.word	0x00000800
 800237c:	2000094c 	.word	0x2000094c
 8002380:	200027d0 	.word	0x200027d0

08002384 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002388:	4b06      	ldr	r3, [pc, #24]	; (80023a4 <SystemInit+0x20>)
 800238a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800238e:	4a05      	ldr	r2, [pc, #20]	; (80023a4 <SystemInit+0x20>)
 8002390:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002394:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002398:	bf00      	nop
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80023a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023ac:	f7ff ffea 	bl	8002384 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023b0:	480c      	ldr	r0, [pc, #48]	; (80023e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80023b2:	490d      	ldr	r1, [pc, #52]	; (80023e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023b4:	4a0d      	ldr	r2, [pc, #52]	; (80023ec <LoopForever+0xe>)
  movs r3, #0
 80023b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023b8:	e002      	b.n	80023c0 <LoopCopyDataInit>

080023ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023be:	3304      	adds	r3, #4

080023c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023c4:	d3f9      	bcc.n	80023ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023c6:	4a0a      	ldr	r2, [pc, #40]	; (80023f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80023c8:	4c0a      	ldr	r4, [pc, #40]	; (80023f4 <LoopForever+0x16>)
  movs r3, #0
 80023ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023cc:	e001      	b.n	80023d2 <LoopFillZerobss>

080023ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023d0:	3204      	adds	r2, #4

080023d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023d4:	d3fb      	bcc.n	80023ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023d6:	f00f f8d5 	bl	8011584 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023da:	f7fe fddd 	bl	8000f98 <main>

080023de <LoopForever>:

LoopForever:
    b LoopForever
 80023de:	e7fe      	b.n	80023de <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80023e0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80023e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023e8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80023ec:	080164d4 	.word	0x080164d4
  ldr r2, =_sbss
 80023f0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80023f4:	200027d0 	.word	0x200027d0

080023f8 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023f8:	e7fe      	b.n	80023f8 <CAN1_RX0_IRQHandler>

080023fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b082      	sub	sp, #8
 80023fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002400:	2300      	movs	r3, #0
 8002402:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002404:	2003      	movs	r0, #3
 8002406:	f001 fcd6 	bl	8003db6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800240a:	200f      	movs	r0, #15
 800240c:	f7ff fe3c 	bl	8002088 <HAL_InitTick>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d002      	beq.n	800241c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	71fb      	strb	r3, [r7, #7]
 800241a:	e001      	b.n	8002420 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800241c:	f7ff faf2 	bl	8001a04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002420:	79fb      	ldrb	r3, [r7, #7]
}
 8002422:	4618      	mov	r0, r3
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
	...

0800242c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002430:	4b06      	ldr	r3, [pc, #24]	; (800244c <HAL_IncTick+0x20>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	461a      	mov	r2, r3
 8002436:	4b06      	ldr	r3, [pc, #24]	; (8002450 <HAL_IncTick+0x24>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4413      	add	r3, r2
 800243c:	4a04      	ldr	r2, [pc, #16]	; (8002450 <HAL_IncTick+0x24>)
 800243e:	6013      	str	r3, [r2, #0]
}
 8002440:	bf00      	nop
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	20000008 	.word	0x20000008
 8002450:	20000950 	.word	0x20000950

08002454 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  return uwTick;
 8002458:	4b03      	ldr	r3, [pc, #12]	; (8002468 <HAL_GetTick+0x14>)
 800245a:	681b      	ldr	r3, [r3, #0]
}
 800245c:	4618      	mov	r0, r3
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	20000950 	.word	0x20000950

0800246c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002474:	f7ff ffee 	bl	8002454 <HAL_GetTick>
 8002478:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002484:	d005      	beq.n	8002492 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002486:	4b0a      	ldr	r3, [pc, #40]	; (80024b0 <HAL_Delay+0x44>)
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4413      	add	r3, r2
 8002490:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002492:	bf00      	nop
 8002494:	f7ff ffde 	bl	8002454 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d8f7      	bhi.n	8002494 <HAL_Delay+0x28>
  {
  }
}
 80024a4:	bf00      	nop
 80024a6:	bf00      	nop
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	20000008 	.word	0x20000008

080024b4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	431a      	orrs	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	609a      	str	r2, [r3, #8]
}
 80024ce:	bf00      	nop
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr

080024da <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80024da:	b480      	push	{r7}
 80024dc:	b083      	sub	sp, #12
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
 80024e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	431a      	orrs	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	609a      	str	r2, [r3, #8]
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002510:	4618      	mov	r0, r3
 8002512:	370c      	adds	r7, #12
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr

0800251c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800251c:	b480      	push	{r7}
 800251e:	b087      	sub	sp, #28
 8002520:	af00      	add	r7, sp, #0
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	60b9      	str	r1, [r7, #8]
 8002526:	607a      	str	r2, [r7, #4]
 8002528:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	3360      	adds	r3, #96	; 0x60
 800252e:	461a      	mov	r2, r3
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	4413      	add	r3, r2
 8002536:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	4b08      	ldr	r3, [pc, #32]	; (8002560 <LL_ADC_SetOffset+0x44>)
 800253e:	4013      	ands	r3, r2
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002546:	683a      	ldr	r2, [r7, #0]
 8002548:	430a      	orrs	r2, r1
 800254a:	4313      	orrs	r3, r2
 800254c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002554:	bf00      	nop
 8002556:	371c      	adds	r7, #28
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr
 8002560:	03fff000 	.word	0x03fff000

08002564 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	3360      	adds	r3, #96	; 0x60
 8002572:	461a      	mov	r2, r3
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	4413      	add	r3, r2
 800257a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002584:	4618      	mov	r0, r3
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002590:	b480      	push	{r7}
 8002592:	b087      	sub	sp, #28
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	3360      	adds	r3, #96	; 0x60
 80025a0:	461a      	mov	r2, r3
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	4413      	add	r3, r2
 80025a8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	431a      	orrs	r2, r3
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80025ba:	bf00      	nop
 80025bc:	371c      	adds	r7, #28
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr

080025c6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80025c6:	b480      	push	{r7}
 80025c8:	b083      	sub	sp, #12
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
 80025ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	695b      	ldr	r3, [r3, #20]
 80025d4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	431a      	orrs	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	615a      	str	r2, [r3, #20]
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d101      	bne.n	8002604 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002600:	2301      	movs	r3, #1
 8002602:	e000      	b.n	8002606 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr

08002612 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002612:	b480      	push	{r7}
 8002614:	b087      	sub	sp, #28
 8002616:	af00      	add	r7, sp, #0
 8002618:	60f8      	str	r0, [r7, #12]
 800261a:	60b9      	str	r1, [r7, #8]
 800261c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	3330      	adds	r3, #48	; 0x30
 8002622:	461a      	mov	r2, r3
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	0a1b      	lsrs	r3, r3, #8
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	f003 030c 	and.w	r3, r3, #12
 800262e:	4413      	add	r3, r2
 8002630:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	f003 031f 	and.w	r3, r3, #31
 800263c:	211f      	movs	r1, #31
 800263e:	fa01 f303 	lsl.w	r3, r1, r3
 8002642:	43db      	mvns	r3, r3
 8002644:	401a      	ands	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	0e9b      	lsrs	r3, r3, #26
 800264a:	f003 011f 	and.w	r1, r3, #31
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	f003 031f 	and.w	r3, r3, #31
 8002654:	fa01 f303 	lsl.w	r3, r1, r3
 8002658:	431a      	orrs	r2, r3
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800265e:	bf00      	nop
 8002660:	371c      	adds	r7, #28
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800266a:	b480      	push	{r7}
 800266c:	b083      	sub	sp, #12
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002676:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800267e:	2301      	movs	r3, #1
 8002680:	e000      	b.n	8002684 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002690:	b480      	push	{r7}
 8002692:	b087      	sub	sp, #28
 8002694:	af00      	add	r7, sp, #0
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	3314      	adds	r3, #20
 80026a0:	461a      	mov	r2, r3
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	0e5b      	lsrs	r3, r3, #25
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	4413      	add	r3, r2
 80026ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	0d1b      	lsrs	r3, r3, #20
 80026b8:	f003 031f 	and.w	r3, r3, #31
 80026bc:	2107      	movs	r1, #7
 80026be:	fa01 f303 	lsl.w	r3, r1, r3
 80026c2:	43db      	mvns	r3, r3
 80026c4:	401a      	ands	r2, r3
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	0d1b      	lsrs	r3, r3, #20
 80026ca:	f003 031f 	and.w	r3, r3, #31
 80026ce:	6879      	ldr	r1, [r7, #4]
 80026d0:	fa01 f303 	lsl.w	r3, r1, r3
 80026d4:	431a      	orrs	r2, r3
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80026da:	bf00      	nop
 80026dc:	371c      	adds	r7, #28
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
	...

080026e8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002700:	43db      	mvns	r3, r3
 8002702:	401a      	ands	r2, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f003 0318 	and.w	r3, r3, #24
 800270a:	4908      	ldr	r1, [pc, #32]	; (800272c <LL_ADC_SetChannelSingleDiff+0x44>)
 800270c:	40d9      	lsrs	r1, r3
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	400b      	ands	r3, r1
 8002712:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002716:	431a      	orrs	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800271e:	bf00      	nop
 8002720:	3714      	adds	r7, #20
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	0007ffff 	.word	0x0007ffff

08002730 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002740:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	6093      	str	r3, [r2, #8]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002764:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002768:	d101      	bne.n	800276e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800276a:	2301      	movs	r3, #1
 800276c:	e000      	b.n	8002770 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800278c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002790:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80027b8:	d101      	bne.n	80027be <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80027ba:	2301      	movs	r3, #1
 80027bc:	e000      	b.n	80027c0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80027dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80027e0:	f043 0201 	orr.w	r2, r3, #1
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	2b01      	cmp	r3, #1
 8002806:	d101      	bne.n	800280c <LL_ADC_IsEnabled+0x18>
 8002808:	2301      	movs	r3, #1
 800280a:	e000      	b.n	800280e <LL_ADC_IsEnabled+0x1a>
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr

0800281a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800282a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800282e:	f043 0204 	orr.w	r2, r3, #4
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002836:	bf00      	nop
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr

08002842 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002842:	b480      	push	{r7}
 8002844:	b083      	sub	sp, #12
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f003 0304 	and.w	r3, r3, #4
 8002852:	2b04      	cmp	r3, #4
 8002854:	d101      	bne.n	800285a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002856:	2301      	movs	r3, #1
 8002858:	e000      	b.n	800285c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800285a:	2300      	movs	r3, #0
}
 800285c:	4618      	mov	r0, r3
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	f003 0308 	and.w	r3, r3, #8
 8002878:	2b08      	cmp	r3, #8
 800287a:	d101      	bne.n	8002880 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800287c:	2301      	movs	r3, #1
 800287e:	e000      	b.n	8002882 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002880:	2300      	movs	r3, #0
}
 8002882:	4618      	mov	r0, r3
 8002884:	370c      	adds	r7, #12
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
	...

08002890 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b088      	sub	sp, #32
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002898:	2300      	movs	r3, #0
 800289a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800289c:	2300      	movs	r3, #0
 800289e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d101      	bne.n	80028aa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e12f      	b.n	8002b0a <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d109      	bne.n	80028cc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f7ff f8cb 	bl	8001a54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff ff3f 	bl	8002754 <LL_ADC_IsDeepPowerDownEnabled>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d004      	beq.n	80028e6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff ff25 	bl	8002730 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff ff5a 	bl	80027a4 <LL_ADC_IsInternalRegulatorEnabled>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d115      	bne.n	8002922 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7ff ff3e 	bl	800277c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002900:	4b84      	ldr	r3, [pc, #528]	; (8002b14 <HAL_ADC_Init+0x284>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	099b      	lsrs	r3, r3, #6
 8002906:	4a84      	ldr	r2, [pc, #528]	; (8002b18 <HAL_ADC_Init+0x288>)
 8002908:	fba2 2303 	umull	r2, r3, r2, r3
 800290c:	099b      	lsrs	r3, r3, #6
 800290e:	3301      	adds	r3, #1
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002914:	e002      	b.n	800291c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	3b01      	subs	r3, #1
 800291a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1f9      	bne.n	8002916 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff ff3c 	bl	80027a4 <LL_ADC_IsInternalRegulatorEnabled>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d10d      	bne.n	800294e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002936:	f043 0210 	orr.w	r2, r3, #16
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002942:	f043 0201 	orr.w	r2, r3, #1
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4618      	mov	r0, r3
 8002954:	f7ff ff75 	bl	8002842 <LL_ADC_REG_IsConversionOngoing>
 8002958:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800295e:	f003 0310 	and.w	r3, r3, #16
 8002962:	2b00      	cmp	r3, #0
 8002964:	f040 80c8 	bne.w	8002af8 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	2b00      	cmp	r3, #0
 800296c:	f040 80c4 	bne.w	8002af8 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002974:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002978:	f043 0202 	orr.w	r2, r3, #2
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4618      	mov	r0, r3
 8002986:	f7ff ff35 	bl	80027f4 <LL_ADC_IsEnabled>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d10b      	bne.n	80029a8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002990:	4862      	ldr	r0, [pc, #392]	; (8002b1c <HAL_ADC_Init+0x28c>)
 8002992:	f7ff ff2f 	bl	80027f4 <LL_ADC_IsEnabled>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d105      	bne.n	80029a8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	4619      	mov	r1, r3
 80029a2:	485f      	ldr	r0, [pc, #380]	; (8002b20 <HAL_ADC_Init+0x290>)
 80029a4:	f7ff fd86 	bl	80024b4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	7e5b      	ldrb	r3, [r3, #25]
 80029ac:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80029b2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80029b8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80029be:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029c6:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80029c8:	4313      	orrs	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d106      	bne.n	80029e4 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029da:	3b01      	subs	r3, #1
 80029dc:	045b      	lsls	r3, r3, #17
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d009      	beq.n	8002a00 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f0:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68da      	ldr	r2, [r3, #12]
 8002a06:	4b47      	ldr	r3, [pc, #284]	; (8002b24 <HAL_ADC_Init+0x294>)
 8002a08:	4013      	ands	r3, r2
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	6812      	ldr	r2, [r2, #0]
 8002a0e:	69b9      	ldr	r1, [r7, #24]
 8002a10:	430b      	orrs	r3, r1
 8002a12:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff ff12 	bl	8002842 <LL_ADC_REG_IsConversionOngoing>
 8002a1e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7ff ff1f 	bl	8002868 <LL_ADC_INJ_IsConversionOngoing>
 8002a2a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d140      	bne.n	8002ab4 <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d13d      	bne.n	8002ab4 <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	7e1b      	ldrb	r3, [r3, #24]
 8002a40:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a42:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a4a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a5a:	f023 0306 	bic.w	r3, r3, #6
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	6812      	ldr	r2, [r2, #0]
 8002a62:	69b9      	ldr	r1, [r7, #24]
 8002a64:	430b      	orrs	r3, r1
 8002a66:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d118      	bne.n	8002aa4 <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	691b      	ldr	r3, [r3, #16]
 8002a78:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002a7c:	f023 0304 	bic.w	r3, r3, #4
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002a88:	4311      	orrs	r1, r2
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002a8e:	4311      	orrs	r1, r2
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002a94:	430a      	orrs	r2, r1
 8002a96:	431a      	orrs	r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f042 0201 	orr.w	r2, r2, #1
 8002aa0:	611a      	str	r2, [r3, #16]
 8002aa2:	e007      	b.n	8002ab4 <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	691a      	ldr	r2, [r3, #16]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f022 0201 	bic.w	r2, r2, #1
 8002ab2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d10c      	bne.n	8002ad6 <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac2:	f023 010f 	bic.w	r1, r3, #15
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	1e5a      	subs	r2, r3, #1
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	631a      	str	r2, [r3, #48]	; 0x30
 8002ad4:	e007      	b.n	8002ae6 <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 020f 	bic.w	r2, r2, #15
 8002ae4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aea:	f023 0303 	bic.w	r3, r3, #3
 8002aee:	f043 0201 	orr.w	r2, r3, #1
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	659a      	str	r2, [r3, #88]	; 0x58
 8002af6:	e007      	b.n	8002b08 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002afc:	f043 0210 	orr.w	r2, r3, #16
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b08:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3720      	adds	r7, #32
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	20000000 	.word	0x20000000
 8002b18:	053e2d63 	.word	0x053e2d63
 8002b1c:	50040000 	.word	0x50040000
 8002b20:	50040300 	.word	0x50040300
 8002b24:	fff0c007 	.word	0xfff0c007

08002b28 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7ff fe82 	bl	8002842 <LL_ADC_REG_IsConversionOngoing>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d167      	bne.n	8002c14 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d101      	bne.n	8002b52 <HAL_ADC_Start_DMA+0x2a>
 8002b4e:	2302      	movs	r3, #2
 8002b50:	e063      	b.n	8002c1a <HAL_ADC_Start_DMA+0xf2>
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2201      	movs	r2, #1
 8002b56:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002b5a:	68f8      	ldr	r0, [r7, #12]
 8002b5c:	f000 fe36 	bl	80037cc <ADC_Enable>
 8002b60:	4603      	mov	r3, r0
 8002b62:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002b64:	7dfb      	ldrb	r3, [r7, #23]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d14f      	bne.n	8002c0a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b6e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002b72:	f023 0301 	bic.w	r3, r3, #1
 8002b76:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	659a      	str	r2, [r3, #88]	; 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d006      	beq.n	8002b98 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b8e:	f023 0206 	bic.w	r2, r3, #6
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b96:	e002      	b.n	8002b9e <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ba2:	4a20      	ldr	r2, [pc, #128]	; (8002c24 <HAL_ADC_Start_DMA+0xfc>)
 8002ba4:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002baa:	4a1f      	ldr	r2, [pc, #124]	; (8002c28 <HAL_ADC_Start_DMA+0x100>)
 8002bac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bb2:	4a1e      	ldr	r2, [pc, #120]	; (8002c2c <HAL_ADC_Start_DMA+0x104>)
 8002bb4:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	221c      	movs	r2, #28
 8002bbc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	685a      	ldr	r2, [r3, #4]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f042 0210 	orr.w	r2, r2, #16
 8002bd4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68da      	ldr	r2, [r3, #12]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f042 0201 	orr.w	r2, r2, #1
 8002be4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	3340      	adds	r3, #64	; 0x40
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	68ba      	ldr	r2, [r7, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f001 f9bb 	bl	8003f70 <HAL_DMA_Start_IT>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff fe09 	bl	800281a <LL_ADC_REG_StartConversion>
 8002c08:	e006      	b.n	8002c18 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8002c12:	e001      	b.n	8002c18 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002c14:	2302      	movs	r3, #2
 8002c16:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c18:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3718      	adds	r7, #24
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	080038d9 	.word	0x080038d9
 8002c28:	080039b1 	.word	0x080039b1
 8002c2c:	080039cd 	.word	0x080039cd

08002c30 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b088      	sub	sp, #32
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002c38:	2300      	movs	r3, #0
 8002c3a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d017      	beq.n	8002c86 <HAL_ADC_IRQHandler+0x56>
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d012      	beq.n	8002c86 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c64:	f003 0310 	and.w	r3, r3, #16
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d105      	bne.n	8002c78 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c70:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f000 fee9 	bl	8003a50 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2202      	movs	r2, #2
 8002c84:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	f003 0304 	and.w	r3, r3, #4
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d004      	beq.n	8002c9a <HAL_ADC_IRQHandler+0x6a>
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f003 0304 	and.w	r3, r3, #4
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d109      	bne.n	8002cae <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d05e      	beq.n	8002d62 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	f003 0308 	and.w	r3, r3, #8
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d059      	beq.n	8002d62 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb2:	f003 0310 	and.w	r3, r3, #16
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d105      	bne.n	8002cc6 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cbe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff fc8e 	bl	80025ec <LL_ADC_REG_IsTriggerSourceSWStart>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d03e      	beq.n	8002d54 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	613b      	str	r3, [r7, #16]
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d135      	bne.n	8002d54 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0308 	and.w	r3, r3, #8
 8002cf2:	2b08      	cmp	r3, #8
 8002cf4:	d12e      	bne.n	8002d54 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7ff fda1 	bl	8002842 <LL_ADC_REG_IsConversionOngoing>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d11a      	bne.n	8002d3c <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f022 020c 	bic.w	r2, r2, #12
 8002d14:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	659a      	str	r2, [r3, #88]	; 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d112      	bne.n	8002d54 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d32:	f043 0201 	orr.w	r2, r3, #1
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	659a      	str	r2, [r3, #88]	; 0x58
 8002d3a:	e00b      	b.n	8002d54 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d40:	f043 0210 	orr.w	r2, r3, #16
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d4c:	f043 0201 	orr.w	r2, r3, #1
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f7fe f803 	bl	8000d60 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	220c      	movs	r2, #12
 8002d60:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	f003 0320 	and.w	r3, r3, #32
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d004      	beq.n	8002d76 <HAL_ADC_IRQHandler+0x146>
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	f003 0320 	and.w	r3, r3, #32
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d109      	bne.n	8002d8a <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d072      	beq.n	8002e66 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d06d      	beq.n	8002e66 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d8e:	f003 0310 	and.w	r3, r3, #16
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d105      	bne.n	8002da2 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff fc5f 	bl	800266a <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002dac:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7ff fc1a 	bl	80025ec <LL_ADC_REG_IsTriggerSourceSWStart>
 8002db8:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d047      	beq.n	8002e58 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d007      	beq.n	8002de2 <HAL_ADC_IRQHandler+0x1b2>
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d03f      	beq.n	8002e58 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d13a      	bne.n	8002e58 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dec:	2b40      	cmp	r3, #64	; 0x40
 8002dee:	d133      	bne.n	8002e58 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d12e      	bne.n	8002e58 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff fd32 	bl	8002868 <LL_ADC_INJ_IsConversionOngoing>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d11a      	bne.n	8002e40 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002e18:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	659a      	str	r2, [r3, #88]	; 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d112      	bne.n	8002e58 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e36:	f043 0201 	orr.w	r2, r3, #1
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	659a      	str	r2, [r3, #88]	; 0x58
 8002e3e:	e00b      	b.n	8002e58 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e44:	f043 0210 	orr.w	r2, r3, #16
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	659a      	str	r2, [r3, #88]	; 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e50:	f043 0201 	orr.w	r2, r3, #1
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	65da      	str	r2, [r3, #92]	; 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f000 fdd1 	bl	8003a00 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2260      	movs	r2, #96	; 0x60
 8002e64:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d011      	beq.n	8002e94 <HAL_ADC_IRQHandler+0x264>
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00c      	beq.n	8002e94 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e7e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 f890 	bl	8002fac <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	2280      	movs	r2, #128	; 0x80
 8002e92:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d012      	beq.n	8002ec4 <HAL_ADC_IRQHandler+0x294>
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d00d      	beq.n	8002ec4 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eac:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f000 fdb7 	bl	8003a28 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ec2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d012      	beq.n	8002ef4 <HAL_ADC_IRQHandler+0x2c4>
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00d      	beq.n	8002ef4 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002edc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 fda9 	bl	8003a3c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ef2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	f003 0310 	and.w	r3, r3, #16
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d02a      	beq.n	8002f54 <HAL_ADC_IRQHandler+0x324>
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	f003 0310 	and.w	r3, r3, #16
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d025      	beq.n	8002f54 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d102      	bne.n	8002f16 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8002f10:	2301      	movs	r3, #1
 8002f12:	61fb      	str	r3, [r7, #28]
 8002f14:	e008      	b.n	8002f28 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	f003 0301 	and.w	r3, r3, #1
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8002f24:	2301      	movs	r3, #1
 8002f26:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d10e      	bne.n	8002f4c <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f32:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f3e:	f043 0202 	orr.w	r2, r3, #2
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 f83a 	bl	8002fc0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2210      	movs	r2, #16
 8002f52:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d018      	beq.n	8002f90 <HAL_ADC_IRQHandler+0x360>
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d013      	beq.n	8002f90 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f6c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f78:	f043 0208 	orr.w	r2, r3, #8
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f88:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 fd42 	bl	8003a14 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002f90:	bf00      	nop
 8002f92:	3720      	adds	r7, #32
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002fa0:	bf00      	nop
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002fb4:	bf00      	nop
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002fc8:	bf00      	nop
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b0b6      	sub	sp, #216	; 0xd8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d101      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x22>
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	e3d5      	b.n	80037a2 <HAL_ADC_ConfigChannel+0x7ce>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4618      	mov	r0, r3
 8003004:	f7ff fc1d 	bl	8002842 <LL_ADC_REG_IsConversionOngoing>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	f040 83ba 	bne.w	8003784 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b05      	cmp	r3, #5
 8003016:	d824      	bhi.n	8003062 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	3b02      	subs	r3, #2
 800301e:	2b03      	cmp	r3, #3
 8003020:	d81b      	bhi.n	800305a <HAL_ADC_ConfigChannel+0x86>
 8003022:	a201      	add	r2, pc, #4	; (adr r2, 8003028 <HAL_ADC_ConfigChannel+0x54>)
 8003024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003028:	08003039 	.word	0x08003039
 800302c:	08003041 	.word	0x08003041
 8003030:	08003049 	.word	0x08003049
 8003034:	08003051 	.word	0x08003051
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	220c      	movs	r2, #12
 800303c:	605a      	str	r2, [r3, #4]
          break;
 800303e:	e011      	b.n	8003064 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	2212      	movs	r2, #18
 8003044:	605a      	str	r2, [r3, #4]
          break;
 8003046:	e00d      	b.n	8003064 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	2218      	movs	r2, #24
 800304c:	605a      	str	r2, [r3, #4]
          break;
 800304e:	e009      	b.n	8003064 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003056:	605a      	str	r2, [r3, #4]
          break;
 8003058:	e004      	b.n	8003064 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	2206      	movs	r2, #6
 800305e:	605a      	str	r2, [r3, #4]
          break;
 8003060:	e000      	b.n	8003064 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003062:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6818      	ldr	r0, [r3, #0]
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	6859      	ldr	r1, [r3, #4]
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	461a      	mov	r2, r3
 8003072:	f7ff face 	bl	8002612 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff fbe1 	bl	8002842 <LL_ADC_REG_IsConversionOngoing>
 8003080:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4618      	mov	r0, r3
 800308a:	f7ff fbed 	bl	8002868 <LL_ADC_INJ_IsConversionOngoing>
 800308e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003092:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003096:	2b00      	cmp	r3, #0
 8003098:	f040 81c1 	bne.w	800341e <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800309c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f040 81bc 	bne.w	800341e <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80030ae:	d10f      	bne.n	80030d0 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6818      	ldr	r0, [r3, #0]
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2200      	movs	r2, #0
 80030ba:	4619      	mov	r1, r3
 80030bc:	f7ff fae8 	bl	8002690 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff fa7c 	bl	80025c6 <LL_ADC_SetSamplingTimeCommonConfig>
 80030ce:	e00e      	b.n	80030ee <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6818      	ldr	r0, [r3, #0]
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	6819      	ldr	r1, [r3, #0]
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	461a      	mov	r2, r3
 80030de:	f7ff fad7 	bl	8002690 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2100      	movs	r1, #0
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7ff fa6c 	bl	80025c6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	695a      	ldr	r2, [r3, #20]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	08db      	lsrs	r3, r3, #3
 80030fa:	f003 0303 	and.w	r3, r3, #3
 80030fe:	005b      	lsls	r3, r3, #1
 8003100:	fa02 f303 	lsl.w	r3, r2, r3
 8003104:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	691b      	ldr	r3, [r3, #16]
 800310c:	2b04      	cmp	r3, #4
 800310e:	d00a      	beq.n	8003126 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6818      	ldr	r0, [r3, #0]
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	6919      	ldr	r1, [r3, #16]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003120:	f7ff f9fc 	bl	800251c <LL_ADC_SetOffset>
 8003124:	e17b      	b.n	800341e <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	2100      	movs	r1, #0
 800312c:	4618      	mov	r0, r3
 800312e:	f7ff fa19 	bl	8002564 <LL_ADC_GetOffsetChannel>
 8003132:	4603      	mov	r3, r0
 8003134:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003138:	2b00      	cmp	r3, #0
 800313a:	d10a      	bne.n	8003152 <HAL_ADC_ConfigChannel+0x17e>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2100      	movs	r1, #0
 8003142:	4618      	mov	r0, r3
 8003144:	f7ff fa0e 	bl	8002564 <LL_ADC_GetOffsetChannel>
 8003148:	4603      	mov	r3, r0
 800314a:	0e9b      	lsrs	r3, r3, #26
 800314c:	f003 021f 	and.w	r2, r3, #31
 8003150:	e01e      	b.n	8003190 <HAL_ADC_ConfigChannel+0x1bc>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2100      	movs	r1, #0
 8003158:	4618      	mov	r0, r3
 800315a:	f7ff fa03 	bl	8002564 <LL_ADC_GetOffsetChannel>
 800315e:	4603      	mov	r3, r0
 8003160:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003164:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003168:	fa93 f3a3 	rbit	r3, r3
 800316c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003170:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003174:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003178:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8003180:	2320      	movs	r3, #32
 8003182:	e004      	b.n	800318e <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8003184:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003188:	fab3 f383 	clz	r3, r3
 800318c:	b2db      	uxtb	r3, r3
 800318e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003198:	2b00      	cmp	r3, #0
 800319a:	d105      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x1d4>
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	0e9b      	lsrs	r3, r3, #26
 80031a2:	f003 031f 	and.w	r3, r3, #31
 80031a6:	e018      	b.n	80031da <HAL_ADC_ConfigChannel+0x206>
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80031b4:	fa93 f3a3 	rbit	r3, r3
 80031b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80031bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80031c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80031c4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d101      	bne.n	80031d0 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80031cc:	2320      	movs	r3, #32
 80031ce:	e004      	b.n	80031da <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 80031d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80031d4:	fab3 f383 	clz	r3, r3
 80031d8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80031da:	429a      	cmp	r2, r3
 80031dc:	d106      	bne.n	80031ec <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2200      	movs	r2, #0
 80031e4:	2100      	movs	r1, #0
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7ff f9d2 	bl	8002590 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2101      	movs	r1, #1
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7ff f9b6 	bl	8002564 <LL_ADC_GetOffsetChannel>
 80031f8:	4603      	mov	r3, r0
 80031fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d10a      	bne.n	8003218 <HAL_ADC_ConfigChannel+0x244>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2101      	movs	r1, #1
 8003208:	4618      	mov	r0, r3
 800320a:	f7ff f9ab 	bl	8002564 <LL_ADC_GetOffsetChannel>
 800320e:	4603      	mov	r3, r0
 8003210:	0e9b      	lsrs	r3, r3, #26
 8003212:	f003 021f 	and.w	r2, r3, #31
 8003216:	e01e      	b.n	8003256 <HAL_ADC_ConfigChannel+0x282>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2101      	movs	r1, #1
 800321e:	4618      	mov	r0, r3
 8003220:	f7ff f9a0 	bl	8002564 <LL_ADC_GetOffsetChannel>
 8003224:	4603      	mov	r3, r0
 8003226:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800322a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800322e:	fa93 f3a3 	rbit	r3, r3
 8003232:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003236:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800323a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800323e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8003246:	2320      	movs	r3, #32
 8003248:	e004      	b.n	8003254 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 800324a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800324e:	fab3 f383 	clz	r3, r3
 8003252:	b2db      	uxtb	r3, r3
 8003254:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800325e:	2b00      	cmp	r3, #0
 8003260:	d105      	bne.n	800326e <HAL_ADC_ConfigChannel+0x29a>
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	0e9b      	lsrs	r3, r3, #26
 8003268:	f003 031f 	and.w	r3, r3, #31
 800326c:	e018      	b.n	80032a0 <HAL_ADC_ConfigChannel+0x2cc>
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003276:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800327a:	fa93 f3a3 	rbit	r3, r3
 800327e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003282:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003286:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800328a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8003292:	2320      	movs	r3, #32
 8003294:	e004      	b.n	80032a0 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8003296:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800329a:	fab3 f383 	clz	r3, r3
 800329e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d106      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2200      	movs	r2, #0
 80032aa:	2101      	movs	r1, #1
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7ff f96f 	bl	8002590 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2102      	movs	r1, #2
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7ff f953 	bl	8002564 <LL_ADC_GetOffsetChannel>
 80032be:	4603      	mov	r3, r0
 80032c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d10a      	bne.n	80032de <HAL_ADC_ConfigChannel+0x30a>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2102      	movs	r1, #2
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7ff f948 	bl	8002564 <LL_ADC_GetOffsetChannel>
 80032d4:	4603      	mov	r3, r0
 80032d6:	0e9b      	lsrs	r3, r3, #26
 80032d8:	f003 021f 	and.w	r2, r3, #31
 80032dc:	e01e      	b.n	800331c <HAL_ADC_ConfigChannel+0x348>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2102      	movs	r1, #2
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7ff f93d 	bl	8002564 <LL_ADC_GetOffsetChannel>
 80032ea:	4603      	mov	r3, r0
 80032ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80032f4:	fa93 f3a3 	rbit	r3, r3
 80032f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80032fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003300:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003304:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 800330c:	2320      	movs	r3, #32
 800330e:	e004      	b.n	800331a <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8003310:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003314:	fab3 f383 	clz	r3, r3
 8003318:	b2db      	uxtb	r3, r3
 800331a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003324:	2b00      	cmp	r3, #0
 8003326:	d105      	bne.n	8003334 <HAL_ADC_ConfigChannel+0x360>
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	0e9b      	lsrs	r3, r3, #26
 800332e:	f003 031f 	and.w	r3, r3, #31
 8003332:	e016      	b.n	8003362 <HAL_ADC_ConfigChannel+0x38e>
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003340:	fa93 f3a3 	rbit	r3, r3
 8003344:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003346:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003348:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800334c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003350:	2b00      	cmp	r3, #0
 8003352:	d101      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8003354:	2320      	movs	r3, #32
 8003356:	e004      	b.n	8003362 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8003358:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800335c:	fab3 f383 	clz	r3, r3
 8003360:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003362:	429a      	cmp	r2, r3
 8003364:	d106      	bne.n	8003374 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2200      	movs	r2, #0
 800336c:	2102      	movs	r1, #2
 800336e:	4618      	mov	r0, r3
 8003370:	f7ff f90e 	bl	8002590 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2103      	movs	r1, #3
 800337a:	4618      	mov	r0, r3
 800337c:	f7ff f8f2 	bl	8002564 <LL_ADC_GetOffsetChannel>
 8003380:	4603      	mov	r3, r0
 8003382:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10a      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x3cc>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2103      	movs	r1, #3
 8003390:	4618      	mov	r0, r3
 8003392:	f7ff f8e7 	bl	8002564 <LL_ADC_GetOffsetChannel>
 8003396:	4603      	mov	r3, r0
 8003398:	0e9b      	lsrs	r3, r3, #26
 800339a:	f003 021f 	and.w	r2, r3, #31
 800339e:	e017      	b.n	80033d0 <HAL_ADC_ConfigChannel+0x3fc>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2103      	movs	r1, #3
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7ff f8dc 	bl	8002564 <LL_ADC_GetOffsetChannel>
 80033ac:	4603      	mov	r3, r0
 80033ae:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033b2:	fa93 f3a3 	rbit	r3, r3
 80033b6:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80033b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033ba:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80033bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d101      	bne.n	80033c6 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80033c2:	2320      	movs	r3, #32
 80033c4:	e003      	b.n	80033ce <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80033c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033c8:	fab3 f383 	clz	r3, r3
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d105      	bne.n	80033e8 <HAL_ADC_ConfigChannel+0x414>
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	0e9b      	lsrs	r3, r3, #26
 80033e2:	f003 031f 	and.w	r3, r3, #31
 80033e6:	e011      	b.n	800340c <HAL_ADC_ConfigChannel+0x438>
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80033f0:	fa93 f3a3 	rbit	r3, r3
 80033f4:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80033f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80033f8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80033fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d101      	bne.n	8003404 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8003400:	2320      	movs	r3, #32
 8003402:	e003      	b.n	800340c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8003404:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003406:	fab3 f383 	clz	r3, r3
 800340a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800340c:	429a      	cmp	r2, r3
 800340e:	d106      	bne.n	800341e <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2200      	movs	r2, #0
 8003416:	2103      	movs	r1, #3
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff f8b9 	bl	8002590 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4618      	mov	r0, r3
 8003424:	f7ff f9e6 	bl	80027f4 <LL_ADC_IsEnabled>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	f040 8140 	bne.w	80036b0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6818      	ldr	r0, [r3, #0]
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	6819      	ldr	r1, [r3, #0]
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	461a      	mov	r2, r3
 800343e:	f7ff f953 	bl	80026e8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	4a8f      	ldr	r2, [pc, #572]	; (8003684 <HAL_ADC_ConfigChannel+0x6b0>)
 8003448:	4293      	cmp	r3, r2
 800344a:	f040 8131 	bne.w	80036b0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800345a:	2b00      	cmp	r3, #0
 800345c:	d10b      	bne.n	8003476 <HAL_ADC_ConfigChannel+0x4a2>
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	0e9b      	lsrs	r3, r3, #26
 8003464:	3301      	adds	r3, #1
 8003466:	f003 031f 	and.w	r3, r3, #31
 800346a:	2b09      	cmp	r3, #9
 800346c:	bf94      	ite	ls
 800346e:	2301      	movls	r3, #1
 8003470:	2300      	movhi	r3, #0
 8003472:	b2db      	uxtb	r3, r3
 8003474:	e019      	b.n	80034aa <HAL_ADC_ConfigChannel+0x4d6>
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800347c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800347e:	fa93 f3a3 	rbit	r3, r3
 8003482:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003484:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003486:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003488:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800348e:	2320      	movs	r3, #32
 8003490:	e003      	b.n	800349a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8003492:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003494:	fab3 f383 	clz	r3, r3
 8003498:	b2db      	uxtb	r3, r3
 800349a:	3301      	adds	r3, #1
 800349c:	f003 031f 	and.w	r3, r3, #31
 80034a0:	2b09      	cmp	r3, #9
 80034a2:	bf94      	ite	ls
 80034a4:	2301      	movls	r3, #1
 80034a6:	2300      	movhi	r3, #0
 80034a8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d079      	beq.n	80035a2 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d107      	bne.n	80034ca <HAL_ADC_ConfigChannel+0x4f6>
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	0e9b      	lsrs	r3, r3, #26
 80034c0:	3301      	adds	r3, #1
 80034c2:	069b      	lsls	r3, r3, #26
 80034c4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034c8:	e015      	b.n	80034f6 <HAL_ADC_ConfigChannel+0x522>
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034d2:	fa93 f3a3 	rbit	r3, r3
 80034d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80034d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034da:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80034dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d101      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 80034e2:	2320      	movs	r3, #32
 80034e4:	e003      	b.n	80034ee <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80034e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034e8:	fab3 f383 	clz	r3, r3
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	3301      	adds	r3, #1
 80034f0:	069b      	lsls	r3, r3, #26
 80034f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d109      	bne.n	8003516 <HAL_ADC_ConfigChannel+0x542>
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	0e9b      	lsrs	r3, r3, #26
 8003508:	3301      	adds	r3, #1
 800350a:	f003 031f 	and.w	r3, r3, #31
 800350e:	2101      	movs	r1, #1
 8003510:	fa01 f303 	lsl.w	r3, r1, r3
 8003514:	e017      	b.n	8003546 <HAL_ADC_ConfigChannel+0x572>
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800351e:	fa93 f3a3 	rbit	r3, r3
 8003522:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003524:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003526:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003528:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 800352e:	2320      	movs	r3, #32
 8003530:	e003      	b.n	800353a <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8003532:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003534:	fab3 f383 	clz	r3, r3
 8003538:	b2db      	uxtb	r3, r3
 800353a:	3301      	adds	r3, #1
 800353c:	f003 031f 	and.w	r3, r3, #31
 8003540:	2101      	movs	r1, #1
 8003542:	fa01 f303 	lsl.w	r3, r1, r3
 8003546:	ea42 0103 	orr.w	r1, r2, r3
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003552:	2b00      	cmp	r3, #0
 8003554:	d10a      	bne.n	800356c <HAL_ADC_ConfigChannel+0x598>
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	0e9b      	lsrs	r3, r3, #26
 800355c:	3301      	adds	r3, #1
 800355e:	f003 021f 	and.w	r2, r3, #31
 8003562:	4613      	mov	r3, r2
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	4413      	add	r3, r2
 8003568:	051b      	lsls	r3, r3, #20
 800356a:	e018      	b.n	800359e <HAL_ADC_ConfigChannel+0x5ca>
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003574:	fa93 f3a3 	rbit	r3, r3
 8003578:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800357a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800357c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800357e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003580:	2b00      	cmp	r3, #0
 8003582:	d101      	bne.n	8003588 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8003584:	2320      	movs	r3, #32
 8003586:	e003      	b.n	8003590 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8003588:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800358a:	fab3 f383 	clz	r3, r3
 800358e:	b2db      	uxtb	r3, r3
 8003590:	3301      	adds	r3, #1
 8003592:	f003 021f 	and.w	r2, r3, #31
 8003596:	4613      	mov	r3, r2
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	4413      	add	r3, r2
 800359c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800359e:	430b      	orrs	r3, r1
 80035a0:	e081      	b.n	80036a6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d107      	bne.n	80035be <HAL_ADC_ConfigChannel+0x5ea>
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	0e9b      	lsrs	r3, r3, #26
 80035b4:	3301      	adds	r3, #1
 80035b6:	069b      	lsls	r3, r3, #26
 80035b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035bc:	e015      	b.n	80035ea <HAL_ADC_ConfigChannel+0x616>
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035c6:	fa93 f3a3 	rbit	r3, r3
 80035ca:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80035cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ce:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80035d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d101      	bne.n	80035da <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 80035d6:	2320      	movs	r3, #32
 80035d8:	e003      	b.n	80035e2 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80035da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035dc:	fab3 f383 	clz	r3, r3
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	3301      	adds	r3, #1
 80035e4:	069b      	lsls	r3, r3, #26
 80035e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d109      	bne.n	800360a <HAL_ADC_ConfigChannel+0x636>
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	0e9b      	lsrs	r3, r3, #26
 80035fc:	3301      	adds	r3, #1
 80035fe:	f003 031f 	and.w	r3, r3, #31
 8003602:	2101      	movs	r1, #1
 8003604:	fa01 f303 	lsl.w	r3, r1, r3
 8003608:	e017      	b.n	800363a <HAL_ADC_ConfigChannel+0x666>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	fa93 f3a3 	rbit	r3, r3
 8003616:	61fb      	str	r3, [r7, #28]
  return result;
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800361c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8003622:	2320      	movs	r3, #32
 8003624:	e003      	b.n	800362e <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8003626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003628:	fab3 f383 	clz	r3, r3
 800362c:	b2db      	uxtb	r3, r3
 800362e:	3301      	adds	r3, #1
 8003630:	f003 031f 	and.w	r3, r3, #31
 8003634:	2101      	movs	r1, #1
 8003636:	fa01 f303 	lsl.w	r3, r1, r3
 800363a:	ea42 0103 	orr.w	r1, r2, r3
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003646:	2b00      	cmp	r3, #0
 8003648:	d10d      	bne.n	8003666 <HAL_ADC_ConfigChannel+0x692>
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	0e9b      	lsrs	r3, r3, #26
 8003650:	3301      	adds	r3, #1
 8003652:	f003 021f 	and.w	r2, r3, #31
 8003656:	4613      	mov	r3, r2
 8003658:	005b      	lsls	r3, r3, #1
 800365a:	4413      	add	r3, r2
 800365c:	3b1e      	subs	r3, #30
 800365e:	051b      	lsls	r3, r3, #20
 8003660:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003664:	e01e      	b.n	80036a4 <HAL_ADC_ConfigChannel+0x6d0>
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	fa93 f3a3 	rbit	r3, r3
 8003672:	613b      	str	r3, [r7, #16]
  return result;
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d104      	bne.n	8003688 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800367e:	2320      	movs	r3, #32
 8003680:	e006      	b.n	8003690 <HAL_ADC_ConfigChannel+0x6bc>
 8003682:	bf00      	nop
 8003684:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	fab3 f383 	clz	r3, r3
 800368e:	b2db      	uxtb	r3, r3
 8003690:	3301      	adds	r3, #1
 8003692:	f003 021f 	and.w	r2, r3, #31
 8003696:	4613      	mov	r3, r2
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	4413      	add	r3, r2
 800369c:	3b1e      	subs	r3, #30
 800369e:	051b      	lsls	r3, r3, #20
 80036a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036a4:	430b      	orrs	r3, r1
 80036a6:	683a      	ldr	r2, [r7, #0]
 80036a8:	6892      	ldr	r2, [r2, #8]
 80036aa:	4619      	mov	r1, r3
 80036ac:	f7fe fff0 	bl	8002690 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	4b3d      	ldr	r3, [pc, #244]	; (80037ac <HAL_ADC_ConfigChannel+0x7d8>)
 80036b6:	4013      	ands	r3, r2
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d06c      	beq.n	8003796 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036bc:	483c      	ldr	r0, [pc, #240]	; (80037b0 <HAL_ADC_ConfigChannel+0x7dc>)
 80036be:	f7fe ff1f 	bl	8002500 <LL_ADC_GetCommonPathInternalCh>
 80036c2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a3a      	ldr	r2, [pc, #232]	; (80037b4 <HAL_ADC_ConfigChannel+0x7e0>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d127      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80036d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80036d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d121      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a35      	ldr	r2, [pc, #212]	; (80037b8 <HAL_ADC_ConfigChannel+0x7e4>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d157      	bne.n	8003796 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80036ea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80036ee:	4619      	mov	r1, r3
 80036f0:	482f      	ldr	r0, [pc, #188]	; (80037b0 <HAL_ADC_ConfigChannel+0x7dc>)
 80036f2:	f7fe fef2 	bl	80024da <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036f6:	4b31      	ldr	r3, [pc, #196]	; (80037bc <HAL_ADC_ConfigChannel+0x7e8>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	099b      	lsrs	r3, r3, #6
 80036fc:	4a30      	ldr	r2, [pc, #192]	; (80037c0 <HAL_ADC_ConfigChannel+0x7ec>)
 80036fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003702:	099b      	lsrs	r3, r3, #6
 8003704:	1c5a      	adds	r2, r3, #1
 8003706:	4613      	mov	r3, r2
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	4413      	add	r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003710:	e002      	b.n	8003718 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	3b01      	subs	r3, #1
 8003716:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1f9      	bne.n	8003712 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800371e:	e03a      	b.n	8003796 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a27      	ldr	r2, [pc, #156]	; (80037c4 <HAL_ADC_ConfigChannel+0x7f0>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d113      	bne.n	8003752 <HAL_ADC_ConfigChannel+0x77e>
 800372a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800372e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d10d      	bne.n	8003752 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a1f      	ldr	r2, [pc, #124]	; (80037b8 <HAL_ADC_ConfigChannel+0x7e4>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d12a      	bne.n	8003796 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003740:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003744:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003748:	4619      	mov	r1, r3
 800374a:	4819      	ldr	r0, [pc, #100]	; (80037b0 <HAL_ADC_ConfigChannel+0x7dc>)
 800374c:	f7fe fec5 	bl	80024da <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003750:	e021      	b.n	8003796 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a1c      	ldr	r2, [pc, #112]	; (80037c8 <HAL_ADC_ConfigChannel+0x7f4>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d11c      	bne.n	8003796 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800375c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003760:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d116      	bne.n	8003796 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a12      	ldr	r2, [pc, #72]	; (80037b8 <HAL_ADC_ConfigChannel+0x7e4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d111      	bne.n	8003796 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003772:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003776:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800377a:	4619      	mov	r1, r3
 800377c:	480c      	ldr	r0, [pc, #48]	; (80037b0 <HAL_ADC_ConfigChannel+0x7dc>)
 800377e:	f7fe feac 	bl	80024da <LL_ADC_SetCommonPathInternalCh>
 8003782:	e008      	b.n	8003796 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003788:	f043 0220 	orr.w	r2, r3, #32
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800379e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	37d8      	adds	r7, #216	; 0xd8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	80080000 	.word	0x80080000
 80037b0:	50040300 	.word	0x50040300
 80037b4:	c7520000 	.word	0xc7520000
 80037b8:	50040000 	.word	0x50040000
 80037bc:	20000000 	.word	0x20000000
 80037c0:	053e2d63 	.word	0x053e2d63
 80037c4:	cb840000 	.word	0xcb840000
 80037c8:	80000001 	.word	0x80000001

080037cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80037d4:	2300      	movs	r3, #0
 80037d6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4618      	mov	r0, r3
 80037de:	f7ff f809 	bl	80027f4 <LL_ADC_IsEnabled>
 80037e2:	4603      	mov	r3, r0
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d169      	bne.n	80038bc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689a      	ldr	r2, [r3, #8]
 80037ee:	4b36      	ldr	r3, [pc, #216]	; (80038c8 <ADC_Enable+0xfc>)
 80037f0:	4013      	ands	r3, r2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d00d      	beq.n	8003812 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037fa:	f043 0210 	orr.w	r2, r3, #16
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003806:	f043 0201 	orr.w	r2, r3, #1
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e055      	b.n	80038be <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4618      	mov	r0, r3
 8003818:	f7fe ffd8 	bl	80027cc <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800381c:	482b      	ldr	r0, [pc, #172]	; (80038cc <ADC_Enable+0x100>)
 800381e:	f7fe fe6f 	bl	8002500 <LL_ADC_GetCommonPathInternalCh>
 8003822:	4603      	mov	r3, r0
 8003824:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d013      	beq.n	8003854 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800382c:	4b28      	ldr	r3, [pc, #160]	; (80038d0 <ADC_Enable+0x104>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	099b      	lsrs	r3, r3, #6
 8003832:	4a28      	ldr	r2, [pc, #160]	; (80038d4 <ADC_Enable+0x108>)
 8003834:	fba2 2303 	umull	r2, r3, r2, r3
 8003838:	099b      	lsrs	r3, r3, #6
 800383a:	1c5a      	adds	r2, r3, #1
 800383c:	4613      	mov	r3, r2
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	4413      	add	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003846:	e002      	b.n	800384e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	3b01      	subs	r3, #1
 800384c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1f9      	bne.n	8003848 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003854:	f7fe fdfe 	bl	8002454 <HAL_GetTick>
 8003858:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800385a:	e028      	b.n	80038ae <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4618      	mov	r0, r3
 8003862:	f7fe ffc7 	bl	80027f4 <LL_ADC_IsEnabled>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d104      	bne.n	8003876 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4618      	mov	r0, r3
 8003872:	f7fe ffab 	bl	80027cc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003876:	f7fe fded 	bl	8002454 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	2b02      	cmp	r3, #2
 8003882:	d914      	bls.n	80038ae <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	2b01      	cmp	r3, #1
 8003890:	d00d      	beq.n	80038ae <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003896:	f043 0210 	orr.w	r2, r3, #16
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a2:	f043 0201 	orr.w	r2, r3, #1
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e007      	b.n	80038be <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d1cf      	bne.n	800385c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3710      	adds	r7, #16
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	8000003f 	.word	0x8000003f
 80038cc:	50040300 	.word	0x50040300
 80038d0:	20000000 	.word	0x20000000
 80038d4:	053e2d63 	.word	0x053e2d63

080038d8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ea:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d14b      	bne.n	800398a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0308 	and.w	r3, r3, #8
 8003908:	2b00      	cmp	r3, #0
 800390a:	d021      	beq.n	8003950 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4618      	mov	r0, r3
 8003912:	f7fe fe6b 	bl	80025ec <LL_ADC_REG_IsTriggerSourceSWStart>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d032      	beq.n	8003982 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d12b      	bne.n	8003982 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800392e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800393a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d11f      	bne.n	8003982 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003946:	f043 0201 	orr.w	r2, r3, #1
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	659a      	str	r2, [r3, #88]	; 0x58
 800394e:	e018      	b.n	8003982 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d111      	bne.n	8003982 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003962:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800396e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d105      	bne.n	8003982 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800397a:	f043 0201 	orr.w	r2, r3, #1
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f7fd f9ec 	bl	8000d60 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003988:	e00e      	b.n	80039a8 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800398e:	f003 0310 	and.w	r3, r3, #16
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003996:	68f8      	ldr	r0, [r7, #12]
 8003998:	f7ff fb12 	bl	8002fc0 <HAL_ADC_ErrorCallback>
}
 800399c:	e004      	b.n	80039a8 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	4798      	blx	r3
}
 80039a8:	bf00      	nop
 80039aa:	3710      	adds	r7, #16
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039bc:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80039be:	68f8      	ldr	r0, [r7, #12]
 80039c0:	f7ff faea 	bl	8002f98 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80039c4:	bf00      	nop
 80039c6:	3710      	adds	r7, #16
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}

080039cc <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039d8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039de:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ea:	f043 0204 	orr.w	r2, r3, #4
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80039f2:	68f8      	ldr	r0, [r7, #12]
 80039f4:	f7ff fae4 	bl	8002fc0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80039f8:	bf00      	nop
 80039fa:	3710      	adds	r7, #16
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003a08:	bf00      	nop
 8003a0a:	370c      	adds	r7, #12
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr

08003a14 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003a1c:	bf00      	nop
 8003a1e:	370c      	adds	r7, #12
 8003a20:	46bd      	mov	sp, r7
 8003a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a26:	4770      	bx	lr

08003a28 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003a30:	bf00      	nop
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr

08003a3c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003a44:	bf00      	nop
 8003a46:	370c      	adds	r7, #12
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr

08003a50 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003a58:	bf00      	nop
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e0ed      	b.n	8003c52 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d102      	bne.n	8003a88 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f7fe f8c2 	bl	8001c0c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f042 0201 	orr.w	r2, r2, #1
 8003a96:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a98:	f7fe fcdc 	bl	8002454 <HAL_GetTick>
 8003a9c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003a9e:	e012      	b.n	8003ac6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003aa0:	f7fe fcd8 	bl	8002454 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b0a      	cmp	r3, #10
 8003aac:	d90b      	bls.n	8003ac6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2205      	movs	r2, #5
 8003abe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e0c5      	b.n	8003c52 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f003 0301 	and.w	r3, r3, #1
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d0e5      	beq.n	8003aa0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f022 0202 	bic.w	r2, r2, #2
 8003ae2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ae4:	f7fe fcb6 	bl	8002454 <HAL_GetTick>
 8003ae8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003aea:	e012      	b.n	8003b12 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003aec:	f7fe fcb2 	bl	8002454 <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	2b0a      	cmp	r3, #10
 8003af8:	d90b      	bls.n	8003b12 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2205      	movs	r2, #5
 8003b0a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e09f      	b.n	8003c52 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f003 0302 	and.w	r3, r3, #2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1e5      	bne.n	8003aec <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	7e1b      	ldrb	r3, [r3, #24]
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d108      	bne.n	8003b3a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b36:	601a      	str	r2, [r3, #0]
 8003b38:	e007      	b.n	8003b4a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b48:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	7e5b      	ldrb	r3, [r3, #25]
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d108      	bne.n	8003b64 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b60:	601a      	str	r2, [r3, #0]
 8003b62:	e007      	b.n	8003b74 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b72:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	7e9b      	ldrb	r3, [r3, #26]
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d108      	bne.n	8003b8e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f042 0220 	orr.w	r2, r2, #32
 8003b8a:	601a      	str	r2, [r3, #0]
 8003b8c:	e007      	b.n	8003b9e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f022 0220 	bic.w	r2, r2, #32
 8003b9c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	7edb      	ldrb	r3, [r3, #27]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d108      	bne.n	8003bb8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 0210 	bic.w	r2, r2, #16
 8003bb4:	601a      	str	r2, [r3, #0]
 8003bb6:	e007      	b.n	8003bc8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f042 0210 	orr.w	r2, r2, #16
 8003bc6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	7f1b      	ldrb	r3, [r3, #28]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d108      	bne.n	8003be2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f042 0208 	orr.w	r2, r2, #8
 8003bde:	601a      	str	r2, [r3, #0]
 8003be0:	e007      	b.n	8003bf2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f022 0208 	bic.w	r2, r2, #8
 8003bf0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	7f5b      	ldrb	r3, [r3, #29]
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d108      	bne.n	8003c0c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f042 0204 	orr.w	r2, r2, #4
 8003c08:	601a      	str	r2, [r3, #0]
 8003c0a:	e007      	b.n	8003c1c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f022 0204 	bic.w	r2, r2, #4
 8003c1a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689a      	ldr	r2, [r3, #8]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	431a      	orrs	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	691b      	ldr	r3, [r3, #16]
 8003c2a:	431a      	orrs	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	695b      	ldr	r3, [r3, #20]
 8003c30:	ea42 0103 	orr.w	r1, r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	1e5a      	subs	r2, r3, #1
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
	...

08003c5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b085      	sub	sp, #20
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f003 0307 	and.w	r3, r3, #7
 8003c6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c6c:	4b0c      	ldr	r3, [pc, #48]	; (8003ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c78:	4013      	ands	r3, r2
 8003c7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c8e:	4a04      	ldr	r2, [pc, #16]	; (8003ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	60d3      	str	r3, [r2, #12]
}
 8003c94:	bf00      	nop
 8003c96:	3714      	adds	r7, #20
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	e000ed00 	.word	0xe000ed00

08003ca4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ca8:	4b04      	ldr	r3, [pc, #16]	; (8003cbc <__NVIC_GetPriorityGrouping+0x18>)
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	0a1b      	lsrs	r3, r3, #8
 8003cae:	f003 0307 	and.w	r3, r3, #7
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cba:	4770      	bx	lr
 8003cbc:	e000ed00 	.word	0xe000ed00

08003cc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	db0b      	blt.n	8003cea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cd2:	79fb      	ldrb	r3, [r7, #7]
 8003cd4:	f003 021f 	and.w	r2, r3, #31
 8003cd8:	4907      	ldr	r1, [pc, #28]	; (8003cf8 <__NVIC_EnableIRQ+0x38>)
 8003cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cde:	095b      	lsrs	r3, r3, #5
 8003ce0:	2001      	movs	r0, #1
 8003ce2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003cea:	bf00      	nop
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	e000e100 	.word	0xe000e100

08003cfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	4603      	mov	r3, r0
 8003d04:	6039      	str	r1, [r7, #0]
 8003d06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	db0a      	blt.n	8003d26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	b2da      	uxtb	r2, r3
 8003d14:	490c      	ldr	r1, [pc, #48]	; (8003d48 <__NVIC_SetPriority+0x4c>)
 8003d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d1a:	0112      	lsls	r2, r2, #4
 8003d1c:	b2d2      	uxtb	r2, r2
 8003d1e:	440b      	add	r3, r1
 8003d20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d24:	e00a      	b.n	8003d3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	b2da      	uxtb	r2, r3
 8003d2a:	4908      	ldr	r1, [pc, #32]	; (8003d4c <__NVIC_SetPriority+0x50>)
 8003d2c:	79fb      	ldrb	r3, [r7, #7]
 8003d2e:	f003 030f 	and.w	r3, r3, #15
 8003d32:	3b04      	subs	r3, #4
 8003d34:	0112      	lsls	r2, r2, #4
 8003d36:	b2d2      	uxtb	r2, r2
 8003d38:	440b      	add	r3, r1
 8003d3a:	761a      	strb	r2, [r3, #24]
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr
 8003d48:	e000e100 	.word	0xe000e100
 8003d4c:	e000ed00 	.word	0xe000ed00

08003d50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b089      	sub	sp, #36	; 0x24
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f003 0307 	and.w	r3, r3, #7
 8003d62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	f1c3 0307 	rsb	r3, r3, #7
 8003d6a:	2b04      	cmp	r3, #4
 8003d6c:	bf28      	it	cs
 8003d6e:	2304      	movcs	r3, #4
 8003d70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	3304      	adds	r3, #4
 8003d76:	2b06      	cmp	r3, #6
 8003d78:	d902      	bls.n	8003d80 <NVIC_EncodePriority+0x30>
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	3b03      	subs	r3, #3
 8003d7e:	e000      	b.n	8003d82 <NVIC_EncodePriority+0x32>
 8003d80:	2300      	movs	r3, #0
 8003d82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8e:	43da      	mvns	r2, r3
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	401a      	ands	r2, r3
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d98:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003da2:	43d9      	mvns	r1, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003da8:	4313      	orrs	r3, r2
         );
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3724      	adds	r7, #36	; 0x24
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr

08003db6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003db6:	b580      	push	{r7, lr}
 8003db8:	b082      	sub	sp, #8
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f7ff ff4c 	bl	8003c5c <__NVIC_SetPriorityGrouping>
}
 8003dc4:	bf00      	nop
 8003dc6:	3708      	adds	r7, #8
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b086      	sub	sp, #24
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
 8003dd8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003dde:	f7ff ff61 	bl	8003ca4 <__NVIC_GetPriorityGrouping>
 8003de2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	68b9      	ldr	r1, [r7, #8]
 8003de8:	6978      	ldr	r0, [r7, #20]
 8003dea:	f7ff ffb1 	bl	8003d50 <NVIC_EncodePriority>
 8003dee:	4602      	mov	r2, r0
 8003df0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003df4:	4611      	mov	r1, r2
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7ff ff80 	bl	8003cfc <__NVIC_SetPriority>
}
 8003dfc:	bf00      	nop
 8003dfe:	3718      	adds	r7, #24
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7ff ff54 	bl	8003cc0 <__NVIC_EnableIRQ>
}
 8003e18:	bf00      	nop
 8003e1a:	3708      	adds	r7, #8
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e08d      	b.n	8003f4e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	461a      	mov	r2, r3
 8003e38:	4b47      	ldr	r3, [pc, #284]	; (8003f58 <HAL_DMA_Init+0x138>)
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d80f      	bhi.n	8003e5e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	461a      	mov	r2, r3
 8003e44:	4b45      	ldr	r3, [pc, #276]	; (8003f5c <HAL_DMA_Init+0x13c>)
 8003e46:	4413      	add	r3, r2
 8003e48:	4a45      	ldr	r2, [pc, #276]	; (8003f60 <HAL_DMA_Init+0x140>)
 8003e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e4e:	091b      	lsrs	r3, r3, #4
 8003e50:	009a      	lsls	r2, r3, #2
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a42      	ldr	r2, [pc, #264]	; (8003f64 <HAL_DMA_Init+0x144>)
 8003e5a:	641a      	str	r2, [r3, #64]	; 0x40
 8003e5c:	e00e      	b.n	8003e7c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	461a      	mov	r2, r3
 8003e64:	4b40      	ldr	r3, [pc, #256]	; (8003f68 <HAL_DMA_Init+0x148>)
 8003e66:	4413      	add	r3, r2
 8003e68:	4a3d      	ldr	r2, [pc, #244]	; (8003f60 <HAL_DMA_Init+0x140>)
 8003e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6e:	091b      	lsrs	r3, r3, #4
 8003e70:	009a      	lsls	r2, r3, #2
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a3c      	ldr	r2, [pc, #240]	; (8003f6c <HAL_DMA_Init+0x14c>)
 8003e7a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2202      	movs	r2, #2
 8003e80:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003e92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e96:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003ea0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003eac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	699b      	ldr	r3, [r3, #24]
 8003eb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eb8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	68fa      	ldr	r2, [r7, #12]
 8003ecc:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 f9b6 	bl	8004240 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003edc:	d102      	bne.n	8003ee4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685a      	ldr	r2, [r3, #4]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eec:	b2d2      	uxtb	r2, r2
 8003eee:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003ef8:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d010      	beq.n	8003f24 <HAL_DMA_Init+0x104>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	d80c      	bhi.n	8003f24 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 f9d6 	bl	80042bc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f14:	2200      	movs	r2, #0
 8003f16:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003f20:	605a      	str	r2, [r3, #4]
 8003f22:	e008      	b.n	8003f36 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	40020407 	.word	0x40020407
 8003f5c:	bffdfff8 	.word	0xbffdfff8
 8003f60:	cccccccd 	.word	0xcccccccd
 8003f64:	40020000 	.word	0x40020000
 8003f68:	bffdfbf8 	.word	0xbffdfbf8
 8003f6c:	40020400 	.word	0x40020400

08003f70 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	607a      	str	r2, [r7, #4]
 8003f7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d101      	bne.n	8003f90 <HAL_DMA_Start_IT+0x20>
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	e066      	b.n	800405e <HAL_DMA_Start_IT+0xee>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d155      	bne.n	8004050 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f022 0201 	bic.w	r2, r2, #1
 8003fc0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	68b9      	ldr	r1, [r7, #8]
 8003fc8:	68f8      	ldr	r0, [r7, #12]
 8003fca:	f000 f8fb 	bl	80041c4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d008      	beq.n	8003fe8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f042 020e 	orr.w	r2, r2, #14
 8003fe4:	601a      	str	r2, [r3, #0]
 8003fe6:	e00f      	b.n	8004008 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f022 0204 	bic.w	r2, r2, #4
 8003ff6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f042 020a 	orr.w	r2, r2, #10
 8004006:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d007      	beq.n	8004026 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004020:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004024:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800402a:	2b00      	cmp	r3, #0
 800402c:	d007      	beq.n	800403e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004038:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800403c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f042 0201 	orr.w	r2, r2, #1
 800404c:	601a      	str	r2, [r3, #0]
 800404e:	e005      	b.n	800405c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004058:	2302      	movs	r3, #2
 800405a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800405c:	7dfb      	ldrb	r3, [r7, #23]
}
 800405e:	4618      	mov	r0, r3
 8004060:	3718      	adds	r7, #24
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b084      	sub	sp, #16
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004082:	f003 031c 	and.w	r3, r3, #28
 8004086:	2204      	movs	r2, #4
 8004088:	409a      	lsls	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	4013      	ands	r3, r2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d026      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x7a>
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	f003 0304 	and.w	r3, r3, #4
 8004098:	2b00      	cmp	r3, #0
 800409a:	d021      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0320 	and.w	r3, r3, #32
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d107      	bne.n	80040ba <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f022 0204 	bic.w	r2, r2, #4
 80040b8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040be:	f003 021c 	and.w	r2, r3, #28
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c6:	2104      	movs	r1, #4
 80040c8:	fa01 f202 	lsl.w	r2, r1, r2
 80040cc:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d071      	beq.n	80041ba <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80040de:	e06c      	b.n	80041ba <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e4:	f003 031c 	and.w	r3, r3, #28
 80040e8:	2202      	movs	r2, #2
 80040ea:	409a      	lsls	r2, r3
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4013      	ands	r3, r2
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d02e      	beq.n	8004152 <HAL_DMA_IRQHandler+0xec>
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	f003 0302 	and.w	r3, r3, #2
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d029      	beq.n	8004152 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0320 	and.w	r3, r3, #32
 8004108:	2b00      	cmp	r3, #0
 800410a:	d10b      	bne.n	8004124 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 020a 	bic.w	r2, r2, #10
 800411a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004128:	f003 021c 	and.w	r2, r3, #28
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004130:	2102      	movs	r1, #2
 8004132:	fa01 f202 	lsl.w	r2, r1, r2
 8004136:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004144:	2b00      	cmp	r3, #0
 8004146:	d038      	beq.n	80041ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004150:	e033      	b.n	80041ba <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004156:	f003 031c 	and.w	r3, r3, #28
 800415a:	2208      	movs	r2, #8
 800415c:	409a      	lsls	r2, r3
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	4013      	ands	r3, r2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d02a      	beq.n	80041bc <HAL_DMA_IRQHandler+0x156>
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	f003 0308 	and.w	r3, r3, #8
 800416c:	2b00      	cmp	r3, #0
 800416e:	d025      	beq.n	80041bc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f022 020e 	bic.w	r2, r2, #14
 800417e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004184:	f003 021c 	and.w	r2, r3, #28
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418c:	2101      	movs	r1, #1
 800418e:	fa01 f202 	lsl.w	r2, r1, r2
 8004192:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d004      	beq.n	80041bc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80041ba:	bf00      	nop
 80041bc:	bf00      	nop
}
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
 80041d0:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80041da:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d004      	beq.n	80041ee <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80041ec:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f2:	f003 021c 	and.w	r2, r3, #28
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fa:	2101      	movs	r1, #1
 80041fc:	fa01 f202 	lsl.w	r2, r1, r2
 8004200:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	683a      	ldr	r2, [r7, #0]
 8004208:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	2b10      	cmp	r3, #16
 8004210:	d108      	bne.n	8004224 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	68ba      	ldr	r2, [r7, #8]
 8004220:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004222:	e007      	b.n	8004234 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	60da      	str	r2, [r3, #12]
}
 8004234:	bf00      	nop
 8004236:	3714      	adds	r7, #20
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	461a      	mov	r2, r3
 800424e:	4b17      	ldr	r3, [pc, #92]	; (80042ac <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004250:	429a      	cmp	r2, r3
 8004252:	d80a      	bhi.n	800426a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004258:	089b      	lsrs	r3, r3, #2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004260:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6493      	str	r3, [r2, #72]	; 0x48
 8004268:	e007      	b.n	800427a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800426e:	089b      	lsrs	r3, r3, #2
 8004270:	009a      	lsls	r2, r3, #2
 8004272:	4b0f      	ldr	r3, [pc, #60]	; (80042b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004274:	4413      	add	r3, r2
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	b2db      	uxtb	r3, r3
 8004280:	3b08      	subs	r3, #8
 8004282:	4a0c      	ldr	r2, [pc, #48]	; (80042b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004284:	fba2 2303 	umull	r2, r3, r2, r3
 8004288:	091b      	lsrs	r3, r3, #4
 800428a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	4a0a      	ldr	r2, [pc, #40]	; (80042b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004290:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f003 031f 	and.w	r3, r3, #31
 8004298:	2201      	movs	r2, #1
 800429a:	409a      	lsls	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	651a      	str	r2, [r3, #80]	; 0x50
}
 80042a0:	bf00      	nop
 80042a2:	3714      	adds	r7, #20
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr
 80042ac:	40020407 	.word	0x40020407
 80042b0:	4002081c 	.word	0x4002081c
 80042b4:	cccccccd 	.word	0xcccccccd
 80042b8:	40020880 	.word	0x40020880

080042bc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80042cc:	68fa      	ldr	r2, [r7, #12]
 80042ce:	4b0b      	ldr	r3, [pc, #44]	; (80042fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80042d0:	4413      	add	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	461a      	mov	r2, r3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a08      	ldr	r2, [pc, #32]	; (8004300 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80042de:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	3b01      	subs	r3, #1
 80042e4:	f003 0303 	and.w	r3, r3, #3
 80042e8:	2201      	movs	r2, #1
 80042ea:	409a      	lsls	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80042f0:	bf00      	nop
 80042f2:	3714      	adds	r7, #20
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr
 80042fc:	1000823f 	.word	0x1000823f
 8004300:	40020940 	.word	0x40020940

08004304 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004304:	b480      	push	{r7}
 8004306:	b087      	sub	sp, #28
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800430e:	2300      	movs	r3, #0
 8004310:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004312:	e166      	b.n	80045e2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	2101      	movs	r1, #1
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	fa01 f303 	lsl.w	r3, r1, r3
 8004320:	4013      	ands	r3, r2
 8004322:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2b00      	cmp	r3, #0
 8004328:	f000 8158 	beq.w	80045dc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	f003 0303 	and.w	r3, r3, #3
 8004334:	2b01      	cmp	r3, #1
 8004336:	d005      	beq.n	8004344 <HAL_GPIO_Init+0x40>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f003 0303 	and.w	r3, r3, #3
 8004340:	2b02      	cmp	r3, #2
 8004342:	d130      	bne.n	80043a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	2203      	movs	r2, #3
 8004350:	fa02 f303 	lsl.w	r3, r2, r3
 8004354:	43db      	mvns	r3, r3
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	4013      	ands	r3, r2
 800435a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	68da      	ldr	r2, [r3, #12]
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	005b      	lsls	r3, r3, #1
 8004364:	fa02 f303 	lsl.w	r3, r2, r3
 8004368:	693a      	ldr	r2, [r7, #16]
 800436a:	4313      	orrs	r3, r2
 800436c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800437a:	2201      	movs	r2, #1
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	fa02 f303 	lsl.w	r3, r2, r3
 8004382:	43db      	mvns	r3, r3
 8004384:	693a      	ldr	r2, [r7, #16]
 8004386:	4013      	ands	r3, r2
 8004388:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	091b      	lsrs	r3, r3, #4
 8004390:	f003 0201 	and.w	r2, r3, #1
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	fa02 f303 	lsl.w	r3, r2, r3
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	4313      	orrs	r3, r2
 800439e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f003 0303 	and.w	r3, r3, #3
 80043ae:	2b03      	cmp	r3, #3
 80043b0:	d017      	beq.n	80043e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	2203      	movs	r2, #3
 80043be:	fa02 f303 	lsl.w	r3, r2, r3
 80043c2:	43db      	mvns	r3, r3
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	4013      	ands	r3, r2
 80043c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	689a      	ldr	r2, [r3, #8]
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	fa02 f303 	lsl.w	r3, r2, r3
 80043d6:	693a      	ldr	r2, [r7, #16]
 80043d8:	4313      	orrs	r3, r2
 80043da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	693a      	ldr	r2, [r7, #16]
 80043e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	f003 0303 	and.w	r3, r3, #3
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d123      	bne.n	8004436 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	08da      	lsrs	r2, r3, #3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	3208      	adds	r2, #8
 80043f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	f003 0307 	and.w	r3, r3, #7
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	220f      	movs	r2, #15
 8004406:	fa02 f303 	lsl.w	r3, r2, r3
 800440a:	43db      	mvns	r3, r3
 800440c:	693a      	ldr	r2, [r7, #16]
 800440e:	4013      	ands	r3, r2
 8004410:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	691a      	ldr	r2, [r3, #16]
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	f003 0307 	and.w	r3, r3, #7
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	fa02 f303 	lsl.w	r3, r2, r3
 8004422:	693a      	ldr	r2, [r7, #16]
 8004424:	4313      	orrs	r3, r2
 8004426:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	08da      	lsrs	r2, r3, #3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	3208      	adds	r2, #8
 8004430:	6939      	ldr	r1, [r7, #16]
 8004432:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	005b      	lsls	r3, r3, #1
 8004440:	2203      	movs	r2, #3
 8004442:	fa02 f303 	lsl.w	r3, r2, r3
 8004446:	43db      	mvns	r3, r3
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	4013      	ands	r3, r2
 800444c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f003 0203 	and.w	r2, r3, #3
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	fa02 f303 	lsl.w	r3, r2, r3
 800445e:	693a      	ldr	r2, [r7, #16]
 8004460:	4313      	orrs	r3, r2
 8004462:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004472:	2b00      	cmp	r3, #0
 8004474:	f000 80b2 	beq.w	80045dc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004478:	4b61      	ldr	r3, [pc, #388]	; (8004600 <HAL_GPIO_Init+0x2fc>)
 800447a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800447c:	4a60      	ldr	r2, [pc, #384]	; (8004600 <HAL_GPIO_Init+0x2fc>)
 800447e:	f043 0301 	orr.w	r3, r3, #1
 8004482:	6613      	str	r3, [r2, #96]	; 0x60
 8004484:	4b5e      	ldr	r3, [pc, #376]	; (8004600 <HAL_GPIO_Init+0x2fc>)
 8004486:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004488:	f003 0301 	and.w	r3, r3, #1
 800448c:	60bb      	str	r3, [r7, #8]
 800448e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004490:	4a5c      	ldr	r2, [pc, #368]	; (8004604 <HAL_GPIO_Init+0x300>)
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	089b      	lsrs	r3, r3, #2
 8004496:	3302      	adds	r3, #2
 8004498:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800449c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	f003 0303 	and.w	r3, r3, #3
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	220f      	movs	r2, #15
 80044a8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ac:	43db      	mvns	r3, r3
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	4013      	ands	r3, r2
 80044b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80044ba:	d02b      	beq.n	8004514 <HAL_GPIO_Init+0x210>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	4a52      	ldr	r2, [pc, #328]	; (8004608 <HAL_GPIO_Init+0x304>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d025      	beq.n	8004510 <HAL_GPIO_Init+0x20c>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a51      	ldr	r2, [pc, #324]	; (800460c <HAL_GPIO_Init+0x308>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d01f      	beq.n	800450c <HAL_GPIO_Init+0x208>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a50      	ldr	r2, [pc, #320]	; (8004610 <HAL_GPIO_Init+0x30c>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d019      	beq.n	8004508 <HAL_GPIO_Init+0x204>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a4f      	ldr	r2, [pc, #316]	; (8004614 <HAL_GPIO_Init+0x310>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d013      	beq.n	8004504 <HAL_GPIO_Init+0x200>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a4e      	ldr	r2, [pc, #312]	; (8004618 <HAL_GPIO_Init+0x314>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d00d      	beq.n	8004500 <HAL_GPIO_Init+0x1fc>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a4d      	ldr	r2, [pc, #308]	; (800461c <HAL_GPIO_Init+0x318>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d007      	beq.n	80044fc <HAL_GPIO_Init+0x1f8>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a4c      	ldr	r2, [pc, #304]	; (8004620 <HAL_GPIO_Init+0x31c>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d101      	bne.n	80044f8 <HAL_GPIO_Init+0x1f4>
 80044f4:	2307      	movs	r3, #7
 80044f6:	e00e      	b.n	8004516 <HAL_GPIO_Init+0x212>
 80044f8:	2308      	movs	r3, #8
 80044fa:	e00c      	b.n	8004516 <HAL_GPIO_Init+0x212>
 80044fc:	2306      	movs	r3, #6
 80044fe:	e00a      	b.n	8004516 <HAL_GPIO_Init+0x212>
 8004500:	2305      	movs	r3, #5
 8004502:	e008      	b.n	8004516 <HAL_GPIO_Init+0x212>
 8004504:	2304      	movs	r3, #4
 8004506:	e006      	b.n	8004516 <HAL_GPIO_Init+0x212>
 8004508:	2303      	movs	r3, #3
 800450a:	e004      	b.n	8004516 <HAL_GPIO_Init+0x212>
 800450c:	2302      	movs	r3, #2
 800450e:	e002      	b.n	8004516 <HAL_GPIO_Init+0x212>
 8004510:	2301      	movs	r3, #1
 8004512:	e000      	b.n	8004516 <HAL_GPIO_Init+0x212>
 8004514:	2300      	movs	r3, #0
 8004516:	697a      	ldr	r2, [r7, #20]
 8004518:	f002 0203 	and.w	r2, r2, #3
 800451c:	0092      	lsls	r2, r2, #2
 800451e:	4093      	lsls	r3, r2
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	4313      	orrs	r3, r2
 8004524:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004526:	4937      	ldr	r1, [pc, #220]	; (8004604 <HAL_GPIO_Init+0x300>)
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	089b      	lsrs	r3, r3, #2
 800452c:	3302      	adds	r3, #2
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004534:	4b3b      	ldr	r3, [pc, #236]	; (8004624 <HAL_GPIO_Init+0x320>)
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	43db      	mvns	r3, r3
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	4013      	ands	r3, r2
 8004542:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d003      	beq.n	8004558 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004550:	693a      	ldr	r2, [r7, #16]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	4313      	orrs	r3, r2
 8004556:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004558:	4a32      	ldr	r2, [pc, #200]	; (8004624 <HAL_GPIO_Init+0x320>)
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800455e:	4b31      	ldr	r3, [pc, #196]	; (8004624 <HAL_GPIO_Init+0x320>)
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	43db      	mvns	r3, r3
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	4013      	ands	r3, r2
 800456c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d003      	beq.n	8004582 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800457a:	693a      	ldr	r2, [r7, #16]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	4313      	orrs	r3, r2
 8004580:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004582:	4a28      	ldr	r2, [pc, #160]	; (8004624 <HAL_GPIO_Init+0x320>)
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004588:	4b26      	ldr	r3, [pc, #152]	; (8004624 <HAL_GPIO_Init+0x320>)
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	43db      	mvns	r3, r3
 8004592:	693a      	ldr	r2, [r7, #16]
 8004594:	4013      	ands	r3, r2
 8004596:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d003      	beq.n	80045ac <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80045ac:	4a1d      	ldr	r2, [pc, #116]	; (8004624 <HAL_GPIO_Init+0x320>)
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80045b2:	4b1c      	ldr	r3, [pc, #112]	; (8004624 <HAL_GPIO_Init+0x320>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	43db      	mvns	r3, r3
 80045bc:	693a      	ldr	r2, [r7, #16]
 80045be:	4013      	ands	r3, r2
 80045c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d003      	beq.n	80045d6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80045d6:	4a13      	ldr	r2, [pc, #76]	; (8004624 <HAL_GPIO_Init+0x320>)
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	3301      	adds	r3, #1
 80045e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	fa22 f303 	lsr.w	r3, r2, r3
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	f47f ae91 	bne.w	8004314 <HAL_GPIO_Init+0x10>
  }
}
 80045f2:	bf00      	nop
 80045f4:	bf00      	nop
 80045f6:	371c      	adds	r7, #28
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr
 8004600:	40021000 	.word	0x40021000
 8004604:	40010000 	.word	0x40010000
 8004608:	48000400 	.word	0x48000400
 800460c:	48000800 	.word	0x48000800
 8004610:	48000c00 	.word	0x48000c00
 8004614:	48001000 	.word	0x48001000
 8004618:	48001400 	.word	0x48001400
 800461c:	48001800 	.word	0x48001800
 8004620:	48001c00 	.word	0x48001c00
 8004624:	40010400 	.word	0x40010400

08004628 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	460b      	mov	r3, r1
 8004632:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	691a      	ldr	r2, [r3, #16]
 8004638:	887b      	ldrh	r3, [r7, #2]
 800463a:	4013      	ands	r3, r2
 800463c:	2b00      	cmp	r3, #0
 800463e:	d002      	beq.n	8004646 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004640:	2301      	movs	r3, #1
 8004642:	73fb      	strb	r3, [r7, #15]
 8004644:	e001      	b.n	800464a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004646:	2300      	movs	r3, #0
 8004648:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800464a:	7bfb      	ldrb	r3, [r7, #15]
}
 800464c:	4618      	mov	r0, r3
 800464e:	3714      	adds	r7, #20
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr

08004658 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	460b      	mov	r3, r1
 8004662:	807b      	strh	r3, [r7, #2]
 8004664:	4613      	mov	r3, r2
 8004666:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004668:	787b      	ldrb	r3, [r7, #1]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800466e:	887a      	ldrh	r2, [r7, #2]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004674:	e002      	b.n	800467c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004676:	887a      	ldrh	r2, [r7, #2]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800467c:	bf00      	nop
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e081      	b.n	800479e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d106      	bne.n	80046b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f7fd faf0 	bl	8001c94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2224      	movs	r2, #36	; 0x24
 80046b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 0201 	bic.w	r2, r2, #1
 80046ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685a      	ldr	r2, [r3, #4]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80046d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	689a      	ldr	r2, [r3, #8]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d107      	bne.n	8004702 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	689a      	ldr	r2, [r3, #8]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046fe:	609a      	str	r2, [r3, #8]
 8004700:	e006      	b.n	8004710 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	689a      	ldr	r2, [r3, #8]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800470e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	2b02      	cmp	r3, #2
 8004716:	d104      	bne.n	8004722 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004720:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6812      	ldr	r2, [r2, #0]
 800472c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004730:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004734:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68da      	ldr	r2, [r3, #12]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004744:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	691a      	ldr	r2, [r3, #16]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	695b      	ldr	r3, [r3, #20]
 800474e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	699b      	ldr	r3, [r3, #24]
 8004756:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	430a      	orrs	r2, r1
 800475e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	69d9      	ldr	r1, [r3, #28]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a1a      	ldr	r2, [r3, #32]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	430a      	orrs	r2, r1
 800476e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f042 0201 	orr.w	r2, r2, #1
 800477e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2220      	movs	r2, #32
 800478a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3708      	adds	r7, #8
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80047a6:	b480      	push	{r7}
 80047a8:	b083      	sub	sp, #12
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
 80047ae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2b20      	cmp	r3, #32
 80047ba:	d138      	bne.n	800482e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d101      	bne.n	80047ca <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80047c6:	2302      	movs	r3, #2
 80047c8:	e032      	b.n	8004830 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2201      	movs	r2, #1
 80047ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2224      	movs	r2, #36	; 0x24
 80047d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f022 0201 	bic.w	r2, r2, #1
 80047e8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80047f8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	6819      	ldr	r1, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	683a      	ldr	r2, [r7, #0]
 8004806:	430a      	orrs	r2, r1
 8004808:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f042 0201 	orr.w	r2, r2, #1
 8004818:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2220      	movs	r2, #32
 800481e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800482a:	2300      	movs	r3, #0
 800482c:	e000      	b.n	8004830 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800482e:	2302      	movs	r3, #2
  }
}
 8004830:	4618      	mov	r0, r3
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b20      	cmp	r3, #32
 8004850:	d139      	bne.n	80048c6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004858:	2b01      	cmp	r3, #1
 800485a:	d101      	bne.n	8004860 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800485c:	2302      	movs	r3, #2
 800485e:	e033      	b.n	80048c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2224      	movs	r2, #36	; 0x24
 800486c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f022 0201 	bic.w	r2, r2, #1
 800487e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800488e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	021b      	lsls	r3, r3, #8
 8004894:	68fa      	ldr	r2, [r7, #12]
 8004896:	4313      	orrs	r3, r2
 8004898:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f042 0201 	orr.w	r2, r2, #1
 80048b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2220      	movs	r2, #32
 80048b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80048c2:	2300      	movs	r3, #0
 80048c4:	e000      	b.n	80048c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80048c6:	2302      	movs	r3, #2
  }
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3714      	adds	r7, #20
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80048d4:	b480      	push	{r7}
 80048d6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80048d8:	4b0d      	ldr	r3, [pc, #52]	; (8004910 <HAL_PWREx_GetVoltageRange+0x3c>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80048e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048e4:	d102      	bne.n	80048ec <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80048e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80048ea:	e00b      	b.n	8004904 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80048ec:	4b08      	ldr	r3, [pc, #32]	; (8004910 <HAL_PWREx_GetVoltageRange+0x3c>)
 80048ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80048f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048fa:	d102      	bne.n	8004902 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80048fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004900:	e000      	b.n	8004904 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004902:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004904:	4618      	mov	r0, r3
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	40007000 	.word	0x40007000

08004914 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004914:	b480      	push	{r7}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d141      	bne.n	80049a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004922:	4b4b      	ldr	r3, [pc, #300]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800492a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800492e:	d131      	bne.n	8004994 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004930:	4b47      	ldr	r3, [pc, #284]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004932:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004936:	4a46      	ldr	r2, [pc, #280]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004938:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800493c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004940:	4b43      	ldr	r3, [pc, #268]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004948:	4a41      	ldr	r2, [pc, #260]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800494a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800494e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004950:	4b40      	ldr	r3, [pc, #256]	; (8004a54 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2232      	movs	r2, #50	; 0x32
 8004956:	fb02 f303 	mul.w	r3, r2, r3
 800495a:	4a3f      	ldr	r2, [pc, #252]	; (8004a58 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800495c:	fba2 2303 	umull	r2, r3, r2, r3
 8004960:	0c9b      	lsrs	r3, r3, #18
 8004962:	3301      	adds	r3, #1
 8004964:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004966:	e002      	b.n	800496e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	3b01      	subs	r3, #1
 800496c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800496e:	4b38      	ldr	r3, [pc, #224]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004976:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800497a:	d102      	bne.n	8004982 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d1f2      	bne.n	8004968 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004982:	4b33      	ldr	r3, [pc, #204]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004984:	695b      	ldr	r3, [r3, #20]
 8004986:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800498a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800498e:	d158      	bne.n	8004a42 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004990:	2303      	movs	r3, #3
 8004992:	e057      	b.n	8004a44 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004994:	4b2e      	ldr	r3, [pc, #184]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004996:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800499a:	4a2d      	ldr	r2, [pc, #180]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800499c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80049a4:	e04d      	b.n	8004a42 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049ac:	d141      	bne.n	8004a32 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80049ae:	4b28      	ldr	r3, [pc, #160]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80049b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049ba:	d131      	bne.n	8004a20 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80049bc:	4b24      	ldr	r3, [pc, #144]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80049c2:	4a23      	ldr	r2, [pc, #140]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80049cc:	4b20      	ldr	r3, [pc, #128]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80049d4:	4a1e      	ldr	r2, [pc, #120]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80049dc:	4b1d      	ldr	r3, [pc, #116]	; (8004a54 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2232      	movs	r2, #50	; 0x32
 80049e2:	fb02 f303 	mul.w	r3, r2, r3
 80049e6:	4a1c      	ldr	r2, [pc, #112]	; (8004a58 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80049e8:	fba2 2303 	umull	r2, r3, r2, r3
 80049ec:	0c9b      	lsrs	r3, r3, #18
 80049ee:	3301      	adds	r3, #1
 80049f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80049f2:	e002      	b.n	80049fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	3b01      	subs	r3, #1
 80049f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80049fa:	4b15      	ldr	r3, [pc, #84]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a06:	d102      	bne.n	8004a0e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1f2      	bne.n	80049f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a0e:	4b10      	ldr	r3, [pc, #64]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a10:	695b      	ldr	r3, [r3, #20]
 8004a12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a1a:	d112      	bne.n	8004a42 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e011      	b.n	8004a44 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a20:	4b0b      	ldr	r3, [pc, #44]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a26:	4a0a      	ldr	r2, [pc, #40]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004a30:	e007      	b.n	8004a42 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004a32:	4b07      	ldr	r3, [pc, #28]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004a3a:	4a05      	ldr	r2, [pc, #20]	; (8004a50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a3c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a40:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	40007000 	.word	0x40007000
 8004a54:	20000000 	.word	0x20000000
 8004a58:	431bde83 	.word	0x431bde83

08004a5c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004a60:	4b05      	ldr	r3, [pc, #20]	; (8004a78 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	4a04      	ldr	r2, [pc, #16]	; (8004a78 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004a66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a6a:	6053      	str	r3, [r2, #4]
}
 8004a6c:	bf00      	nop
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	40007000 	.word	0x40007000

08004a7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b088      	sub	sp, #32
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d102      	bne.n	8004a90 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	f000 bc08 	b.w	80052a0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a90:	4b96      	ldr	r3, [pc, #600]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f003 030c 	and.w	r3, r3, #12
 8004a98:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a9a:	4b94      	ldr	r3, [pc, #592]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	f003 0303 	and.w	r3, r3, #3
 8004aa2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0310 	and.w	r3, r3, #16
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	f000 80e4 	beq.w	8004c7a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d007      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x4c>
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	2b0c      	cmp	r3, #12
 8004abc:	f040 808b 	bne.w	8004bd6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	f040 8087 	bne.w	8004bd6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ac8:	4b88      	ldr	r3, [pc, #544]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0302 	and.w	r3, r3, #2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d005      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x64>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d101      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e3df      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6a1a      	ldr	r2, [r3, #32]
 8004ae4:	4b81      	ldr	r3, [pc, #516]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0308 	and.w	r3, r3, #8
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d004      	beq.n	8004afa <HAL_RCC_OscConfig+0x7e>
 8004af0:	4b7e      	ldr	r3, [pc, #504]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004af8:	e005      	b.n	8004b06 <HAL_RCC_OscConfig+0x8a>
 8004afa:	4b7c      	ldr	r3, [pc, #496]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004afc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b00:	091b      	lsrs	r3, r3, #4
 8004b02:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d223      	bcs.n	8004b52 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f000 fdfc 	bl	800570c <RCC_SetFlashLatencyFromMSIRange>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d001      	beq.n	8004b1e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e3c0      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b1e:	4b73      	ldr	r3, [pc, #460]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a72      	ldr	r2, [pc, #456]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004b24:	f043 0308 	orr.w	r3, r3, #8
 8004b28:	6013      	str	r3, [r2, #0]
 8004b2a:	4b70      	ldr	r3, [pc, #448]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6a1b      	ldr	r3, [r3, #32]
 8004b36:	496d      	ldr	r1, [pc, #436]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b3c:	4b6b      	ldr	r3, [pc, #428]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	69db      	ldr	r3, [r3, #28]
 8004b48:	021b      	lsls	r3, r3, #8
 8004b4a:	4968      	ldr	r1, [pc, #416]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	604b      	str	r3, [r1, #4]
 8004b50:	e025      	b.n	8004b9e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b52:	4b66      	ldr	r3, [pc, #408]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a65      	ldr	r2, [pc, #404]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004b58:	f043 0308 	orr.w	r3, r3, #8
 8004b5c:	6013      	str	r3, [r2, #0]
 8004b5e:	4b63      	ldr	r3, [pc, #396]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	4960      	ldr	r1, [pc, #384]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b70:	4b5e      	ldr	r3, [pc, #376]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	69db      	ldr	r3, [r3, #28]
 8004b7c:	021b      	lsls	r3, r3, #8
 8004b7e:	495b      	ldr	r1, [pc, #364]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d109      	bne.n	8004b9e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f000 fdbc 	bl	800570c <RCC_SetFlashLatencyFromMSIRange>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d001      	beq.n	8004b9e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e380      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b9e:	f000 fcc1 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	4b51      	ldr	r3, [pc, #324]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	091b      	lsrs	r3, r3, #4
 8004baa:	f003 030f 	and.w	r3, r3, #15
 8004bae:	4950      	ldr	r1, [pc, #320]	; (8004cf0 <HAL_RCC_OscConfig+0x274>)
 8004bb0:	5ccb      	ldrb	r3, [r1, r3]
 8004bb2:	f003 031f 	and.w	r3, r3, #31
 8004bb6:	fa22 f303 	lsr.w	r3, r2, r3
 8004bba:	4a4e      	ldr	r2, [pc, #312]	; (8004cf4 <HAL_RCC_OscConfig+0x278>)
 8004bbc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004bbe:	4b4e      	ldr	r3, [pc, #312]	; (8004cf8 <HAL_RCC_OscConfig+0x27c>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f7fd fa60 	bl	8002088 <HAL_InitTick>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004bcc:	7bfb      	ldrb	r3, [r7, #15]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d052      	beq.n	8004c78 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004bd2:	7bfb      	ldrb	r3, [r7, #15]
 8004bd4:	e364      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	699b      	ldr	r3, [r3, #24]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d032      	beq.n	8004c44 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004bde:	4b43      	ldr	r3, [pc, #268]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a42      	ldr	r2, [pc, #264]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004be4:	f043 0301 	orr.w	r3, r3, #1
 8004be8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004bea:	f7fd fc33 	bl	8002454 <HAL_GetTick>
 8004bee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004bf0:	e008      	b.n	8004c04 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004bf2:	f7fd fc2f 	bl	8002454 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e34d      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c04:	4b39      	ldr	r3, [pc, #228]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0302 	and.w	r3, r3, #2
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d0f0      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c10:	4b36      	ldr	r3, [pc, #216]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a35      	ldr	r2, [pc, #212]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004c16:	f043 0308 	orr.w	r3, r3, #8
 8004c1a:	6013      	str	r3, [r2, #0]
 8004c1c:	4b33      	ldr	r3, [pc, #204]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a1b      	ldr	r3, [r3, #32]
 8004c28:	4930      	ldr	r1, [pc, #192]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c2e:	4b2f      	ldr	r3, [pc, #188]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	69db      	ldr	r3, [r3, #28]
 8004c3a:	021b      	lsls	r3, r3, #8
 8004c3c:	492b      	ldr	r1, [pc, #172]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	604b      	str	r3, [r1, #4]
 8004c42:	e01a      	b.n	8004c7a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004c44:	4b29      	ldr	r3, [pc, #164]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a28      	ldr	r2, [pc, #160]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004c4a:	f023 0301 	bic.w	r3, r3, #1
 8004c4e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004c50:	f7fd fc00 	bl	8002454 <HAL_GetTick>
 8004c54:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004c56:	e008      	b.n	8004c6a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c58:	f7fd fbfc 	bl	8002454 <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d901      	bls.n	8004c6a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e31a      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004c6a:	4b20      	ldr	r3, [pc, #128]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d1f0      	bne.n	8004c58 <HAL_RCC_OscConfig+0x1dc>
 8004c76:	e000      	b.n	8004c7a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004c78:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d073      	beq.n	8004d6e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	2b08      	cmp	r3, #8
 8004c8a:	d005      	beq.n	8004c98 <HAL_RCC_OscConfig+0x21c>
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	2b0c      	cmp	r3, #12
 8004c90:	d10e      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	2b03      	cmp	r3, #3
 8004c96:	d10b      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c98:	4b14      	ldr	r3, [pc, #80]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d063      	beq.n	8004d6c <HAL_RCC_OscConfig+0x2f0>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d15f      	bne.n	8004d6c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e2f7      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cb8:	d106      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x24c>
 8004cba:	4b0c      	ldr	r3, [pc, #48]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a0b      	ldr	r2, [pc, #44]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cc4:	6013      	str	r3, [r2, #0]
 8004cc6:	e025      	b.n	8004d14 <HAL_RCC_OscConfig+0x298>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004cd0:	d114      	bne.n	8004cfc <HAL_RCC_OscConfig+0x280>
 8004cd2:	4b06      	ldr	r3, [pc, #24]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a05      	ldr	r2, [pc, #20]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004cd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004cdc:	6013      	str	r3, [r2, #0]
 8004cde:	4b03      	ldr	r3, [pc, #12]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a02      	ldr	r2, [pc, #8]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ce8:	6013      	str	r3, [r2, #0]
 8004cea:	e013      	b.n	8004d14 <HAL_RCC_OscConfig+0x298>
 8004cec:	40021000 	.word	0x40021000
 8004cf0:	08015f28 	.word	0x08015f28
 8004cf4:	20000000 	.word	0x20000000
 8004cf8:	20000004 	.word	0x20000004
 8004cfc:	4ba0      	ldr	r3, [pc, #640]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a9f      	ldr	r2, [pc, #636]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004d02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d06:	6013      	str	r3, [r2, #0]
 8004d08:	4b9d      	ldr	r3, [pc, #628]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a9c      	ldr	r2, [pc, #624]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004d0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d013      	beq.n	8004d44 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d1c:	f7fd fb9a 	bl	8002454 <HAL_GetTick>
 8004d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d22:	e008      	b.n	8004d36 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d24:	f7fd fb96 	bl	8002454 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	2b64      	cmp	r3, #100	; 0x64
 8004d30:	d901      	bls.n	8004d36 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	e2b4      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d36:	4b92      	ldr	r3, [pc, #584]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d0f0      	beq.n	8004d24 <HAL_RCC_OscConfig+0x2a8>
 8004d42:	e014      	b.n	8004d6e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d44:	f7fd fb86 	bl	8002454 <HAL_GetTick>
 8004d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d4a:	e008      	b.n	8004d5e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d4c:	f7fd fb82 	bl	8002454 <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	2b64      	cmp	r3, #100	; 0x64
 8004d58:	d901      	bls.n	8004d5e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e2a0      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d5e:	4b88      	ldr	r3, [pc, #544]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d1f0      	bne.n	8004d4c <HAL_RCC_OscConfig+0x2d0>
 8004d6a:	e000      	b.n	8004d6e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0302 	and.w	r3, r3, #2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d060      	beq.n	8004e3c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	2b04      	cmp	r3, #4
 8004d7e:	d005      	beq.n	8004d8c <HAL_RCC_OscConfig+0x310>
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	2b0c      	cmp	r3, #12
 8004d84:	d119      	bne.n	8004dba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d116      	bne.n	8004dba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d8c:	4b7c      	ldr	r3, [pc, #496]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d005      	beq.n	8004da4 <HAL_RCC_OscConfig+0x328>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d101      	bne.n	8004da4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	e27d      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004da4:	4b76      	ldr	r3, [pc, #472]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	061b      	lsls	r3, r3, #24
 8004db2:	4973      	ldr	r1, [pc, #460]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004db8:	e040      	b.n	8004e3c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d023      	beq.n	8004e0a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004dc2:	4b6f      	ldr	r3, [pc, #444]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a6e      	ldr	r2, [pc, #440]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dce:	f7fd fb41 	bl	8002454 <HAL_GetTick>
 8004dd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004dd4:	e008      	b.n	8004de8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dd6:	f7fd fb3d 	bl	8002454 <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d901      	bls.n	8004de8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004de4:	2303      	movs	r3, #3
 8004de6:	e25b      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004de8:	4b65      	ldr	r3, [pc, #404]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d0f0      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004df4:	4b62      	ldr	r3, [pc, #392]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	061b      	lsls	r3, r3, #24
 8004e02:	495f      	ldr	r1, [pc, #380]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	604b      	str	r3, [r1, #4]
 8004e08:	e018      	b.n	8004e3c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e0a:	4b5d      	ldr	r3, [pc, #372]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a5c      	ldr	r2, [pc, #368]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004e10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e16:	f7fd fb1d 	bl	8002454 <HAL_GetTick>
 8004e1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e1c:	e008      	b.n	8004e30 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e1e:	f7fd fb19 	bl	8002454 <HAL_GetTick>
 8004e22:	4602      	mov	r2, r0
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	2b02      	cmp	r3, #2
 8004e2a:	d901      	bls.n	8004e30 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	e237      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e30:	4b53      	ldr	r3, [pc, #332]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d1f0      	bne.n	8004e1e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0308 	and.w	r3, r3, #8
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d03c      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d01c      	beq.n	8004e8a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e50:	4b4b      	ldr	r3, [pc, #300]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004e52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e56:	4a4a      	ldr	r2, [pc, #296]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004e58:	f043 0301 	orr.w	r3, r3, #1
 8004e5c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e60:	f7fd faf8 	bl	8002454 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e68:	f7fd faf4 	bl	8002454 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e212      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e7a:	4b41      	ldr	r3, [pc, #260]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004e7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e80:	f003 0302 	and.w	r3, r3, #2
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d0ef      	beq.n	8004e68 <HAL_RCC_OscConfig+0x3ec>
 8004e88:	e01b      	b.n	8004ec2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e8a:	4b3d      	ldr	r3, [pc, #244]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004e8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e90:	4a3b      	ldr	r2, [pc, #236]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004e92:	f023 0301 	bic.w	r3, r3, #1
 8004e96:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e9a:	f7fd fadb 	bl	8002454 <HAL_GetTick>
 8004e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ea0:	e008      	b.n	8004eb4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ea2:	f7fd fad7 	bl	8002454 <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d901      	bls.n	8004eb4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e1f5      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004eb4:	4b32      	ldr	r3, [pc, #200]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1ef      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0304 	and.w	r3, r3, #4
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	f000 80a6 	beq.w	800501c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004ed4:	4b2a      	ldr	r3, [pc, #168]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004ed6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d10d      	bne.n	8004efc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ee0:	4b27      	ldr	r3, [pc, #156]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004ee2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ee4:	4a26      	ldr	r2, [pc, #152]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004ee6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eea:	6593      	str	r3, [r2, #88]	; 0x58
 8004eec:	4b24      	ldr	r3, [pc, #144]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004eee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ef0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ef4:	60bb      	str	r3, [r7, #8]
 8004ef6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004efc:	4b21      	ldr	r3, [pc, #132]	; (8004f84 <HAL_RCC_OscConfig+0x508>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d118      	bne.n	8004f3a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f08:	4b1e      	ldr	r3, [pc, #120]	; (8004f84 <HAL_RCC_OscConfig+0x508>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a1d      	ldr	r2, [pc, #116]	; (8004f84 <HAL_RCC_OscConfig+0x508>)
 8004f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f12:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f14:	f7fd fa9e 	bl	8002454 <HAL_GetTick>
 8004f18:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f1a:	e008      	b.n	8004f2e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f1c:	f7fd fa9a 	bl	8002454 <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d901      	bls.n	8004f2e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e1b8      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f2e:	4b15      	ldr	r3, [pc, #84]	; (8004f84 <HAL_RCC_OscConfig+0x508>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d0f0      	beq.n	8004f1c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d108      	bne.n	8004f54 <HAL_RCC_OscConfig+0x4d8>
 8004f42:	4b0f      	ldr	r3, [pc, #60]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f48:	4a0d      	ldr	r2, [pc, #52]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004f4a:	f043 0301 	orr.w	r3, r3, #1
 8004f4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f52:	e029      	b.n	8004fa8 <HAL_RCC_OscConfig+0x52c>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	2b05      	cmp	r3, #5
 8004f5a:	d115      	bne.n	8004f88 <HAL_RCC_OscConfig+0x50c>
 8004f5c:	4b08      	ldr	r3, [pc, #32]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f62:	4a07      	ldr	r2, [pc, #28]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004f64:	f043 0304 	orr.w	r3, r3, #4
 8004f68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f6c:	4b04      	ldr	r3, [pc, #16]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f72:	4a03      	ldr	r2, [pc, #12]	; (8004f80 <HAL_RCC_OscConfig+0x504>)
 8004f74:	f043 0301 	orr.w	r3, r3, #1
 8004f78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f7c:	e014      	b.n	8004fa8 <HAL_RCC_OscConfig+0x52c>
 8004f7e:	bf00      	nop
 8004f80:	40021000 	.word	0x40021000
 8004f84:	40007000 	.word	0x40007000
 8004f88:	4b9d      	ldr	r3, [pc, #628]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8004f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f8e:	4a9c      	ldr	r2, [pc, #624]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8004f90:	f023 0301 	bic.w	r3, r3, #1
 8004f94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f98:	4b99      	ldr	r3, [pc, #612]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8004f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f9e:	4a98      	ldr	r2, [pc, #608]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8004fa0:	f023 0304 	bic.w	r3, r3, #4
 8004fa4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d016      	beq.n	8004fde <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fb0:	f7fd fa50 	bl	8002454 <HAL_GetTick>
 8004fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fb6:	e00a      	b.n	8004fce <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fb8:	f7fd fa4c 	bl	8002454 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d901      	bls.n	8004fce <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	e168      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fce:	4b8c      	ldr	r3, [pc, #560]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8004fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fd4:	f003 0302 	and.w	r3, r3, #2
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d0ed      	beq.n	8004fb8 <HAL_RCC_OscConfig+0x53c>
 8004fdc:	e015      	b.n	800500a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fde:	f7fd fa39 	bl	8002454 <HAL_GetTick>
 8004fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fe4:	e00a      	b.n	8004ffc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fe6:	f7fd fa35 	bl	8002454 <HAL_GetTick>
 8004fea:	4602      	mov	r2, r0
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d901      	bls.n	8004ffc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	e151      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ffc:	4b80      	ldr	r3, [pc, #512]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8004ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005002:	f003 0302 	and.w	r3, r3, #2
 8005006:	2b00      	cmp	r3, #0
 8005008:	d1ed      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800500a:	7ffb      	ldrb	r3, [r7, #31]
 800500c:	2b01      	cmp	r3, #1
 800500e:	d105      	bne.n	800501c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005010:	4b7b      	ldr	r3, [pc, #492]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8005012:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005014:	4a7a      	ldr	r2, [pc, #488]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8005016:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800501a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 0320 	and.w	r3, r3, #32
 8005024:	2b00      	cmp	r3, #0
 8005026:	d03c      	beq.n	80050a2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502c:	2b00      	cmp	r3, #0
 800502e:	d01c      	beq.n	800506a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005030:	4b73      	ldr	r3, [pc, #460]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8005032:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005036:	4a72      	ldr	r2, [pc, #456]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8005038:	f043 0301 	orr.w	r3, r3, #1
 800503c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005040:	f7fd fa08 	bl	8002454 <HAL_GetTick>
 8005044:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005046:	e008      	b.n	800505a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005048:	f7fd fa04 	bl	8002454 <HAL_GetTick>
 800504c:	4602      	mov	r2, r0
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	2b02      	cmp	r3, #2
 8005054:	d901      	bls.n	800505a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e122      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800505a:	4b69      	ldr	r3, [pc, #420]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 800505c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b00      	cmp	r3, #0
 8005066:	d0ef      	beq.n	8005048 <HAL_RCC_OscConfig+0x5cc>
 8005068:	e01b      	b.n	80050a2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800506a:	4b65      	ldr	r3, [pc, #404]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 800506c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005070:	4a63      	ldr	r2, [pc, #396]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8005072:	f023 0301 	bic.w	r3, r3, #1
 8005076:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800507a:	f7fd f9eb 	bl	8002454 <HAL_GetTick>
 800507e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005080:	e008      	b.n	8005094 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005082:	f7fd f9e7 	bl	8002454 <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	2b02      	cmp	r3, #2
 800508e:	d901      	bls.n	8005094 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005090:	2303      	movs	r3, #3
 8005092:	e105      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005094:	4b5a      	ldr	r3, [pc, #360]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8005096:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800509a:	f003 0302 	and.w	r3, r3, #2
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1ef      	bne.n	8005082 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	f000 80f9 	beq.w	800529e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	f040 80cf 	bne.w	8005254 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80050b6:	4b52      	ldr	r3, [pc, #328]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	f003 0203 	and.w	r2, r3, #3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d12c      	bne.n	8005124 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050d4:	3b01      	subs	r3, #1
 80050d6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80050d8:	429a      	cmp	r2, r3
 80050da:	d123      	bne.n	8005124 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050e6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d11b      	bne.n	8005124 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050f6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d113      	bne.n	8005124 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005106:	085b      	lsrs	r3, r3, #1
 8005108:	3b01      	subs	r3, #1
 800510a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800510c:	429a      	cmp	r2, r3
 800510e:	d109      	bne.n	8005124 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511a:	085b      	lsrs	r3, r3, #1
 800511c:	3b01      	subs	r3, #1
 800511e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005120:	429a      	cmp	r2, r3
 8005122:	d071      	beq.n	8005208 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	2b0c      	cmp	r3, #12
 8005128:	d068      	beq.n	80051fc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800512a:	4b35      	ldr	r3, [pc, #212]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d105      	bne.n	8005142 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005136:	4b32      	ldr	r3, [pc, #200]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800513e:	2b00      	cmp	r3, #0
 8005140:	d001      	beq.n	8005146 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e0ac      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005146:	4b2e      	ldr	r3, [pc, #184]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a2d      	ldr	r2, [pc, #180]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 800514c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005150:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005152:	f7fd f97f 	bl	8002454 <HAL_GetTick>
 8005156:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005158:	e008      	b.n	800516c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800515a:	f7fd f97b 	bl	8002454 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	2b02      	cmp	r3, #2
 8005166:	d901      	bls.n	800516c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e099      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800516c:	4b24      	ldr	r3, [pc, #144]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d1f0      	bne.n	800515a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005178:	4b21      	ldr	r3, [pc, #132]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 800517a:	68da      	ldr	r2, [r3, #12]
 800517c:	4b21      	ldr	r3, [pc, #132]	; (8005204 <HAL_RCC_OscConfig+0x788>)
 800517e:	4013      	ands	r3, r2
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005188:	3a01      	subs	r2, #1
 800518a:	0112      	lsls	r2, r2, #4
 800518c:	4311      	orrs	r1, r2
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005192:	0212      	lsls	r2, r2, #8
 8005194:	4311      	orrs	r1, r2
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800519a:	0852      	lsrs	r2, r2, #1
 800519c:	3a01      	subs	r2, #1
 800519e:	0552      	lsls	r2, r2, #21
 80051a0:	4311      	orrs	r1, r2
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80051a6:	0852      	lsrs	r2, r2, #1
 80051a8:	3a01      	subs	r2, #1
 80051aa:	0652      	lsls	r2, r2, #25
 80051ac:	4311      	orrs	r1, r2
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80051b2:	06d2      	lsls	r2, r2, #27
 80051b4:	430a      	orrs	r2, r1
 80051b6:	4912      	ldr	r1, [pc, #72]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80051bc:	4b10      	ldr	r3, [pc, #64]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a0f      	ldr	r2, [pc, #60]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 80051c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051c6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80051c8:	4b0d      	ldr	r3, [pc, #52]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	4a0c      	ldr	r2, [pc, #48]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 80051ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80051d4:	f7fd f93e 	bl	8002454 <HAL_GetTick>
 80051d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051da:	e008      	b.n	80051ee <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051dc:	f7fd f93a 	bl	8002454 <HAL_GetTick>
 80051e0:	4602      	mov	r2, r0
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	2b02      	cmp	r3, #2
 80051e8:	d901      	bls.n	80051ee <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e058      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051ee:	4b04      	ldr	r3, [pc, #16]	; (8005200 <HAL_RCC_OscConfig+0x784>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d0f0      	beq.n	80051dc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80051fa:	e050      	b.n	800529e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e04f      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
 8005200:	40021000 	.word	0x40021000
 8005204:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005208:	4b27      	ldr	r3, [pc, #156]	; (80052a8 <HAL_RCC_OscConfig+0x82c>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005210:	2b00      	cmp	r3, #0
 8005212:	d144      	bne.n	800529e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005214:	4b24      	ldr	r3, [pc, #144]	; (80052a8 <HAL_RCC_OscConfig+0x82c>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a23      	ldr	r2, [pc, #140]	; (80052a8 <HAL_RCC_OscConfig+0x82c>)
 800521a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800521e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005220:	4b21      	ldr	r3, [pc, #132]	; (80052a8 <HAL_RCC_OscConfig+0x82c>)
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	4a20      	ldr	r2, [pc, #128]	; (80052a8 <HAL_RCC_OscConfig+0x82c>)
 8005226:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800522a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800522c:	f7fd f912 	bl	8002454 <HAL_GetTick>
 8005230:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005232:	e008      	b.n	8005246 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005234:	f7fd f90e 	bl	8002454 <HAL_GetTick>
 8005238:	4602      	mov	r2, r0
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	2b02      	cmp	r3, #2
 8005240:	d901      	bls.n	8005246 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005242:	2303      	movs	r3, #3
 8005244:	e02c      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005246:	4b18      	ldr	r3, [pc, #96]	; (80052a8 <HAL_RCC_OscConfig+0x82c>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d0f0      	beq.n	8005234 <HAL_RCC_OscConfig+0x7b8>
 8005252:	e024      	b.n	800529e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005254:	69bb      	ldr	r3, [r7, #24]
 8005256:	2b0c      	cmp	r3, #12
 8005258:	d01f      	beq.n	800529a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800525a:	4b13      	ldr	r3, [pc, #76]	; (80052a8 <HAL_RCC_OscConfig+0x82c>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a12      	ldr	r2, [pc, #72]	; (80052a8 <HAL_RCC_OscConfig+0x82c>)
 8005260:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005264:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005266:	f7fd f8f5 	bl	8002454 <HAL_GetTick>
 800526a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800526c:	e008      	b.n	8005280 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800526e:	f7fd f8f1 	bl	8002454 <HAL_GetTick>
 8005272:	4602      	mov	r2, r0
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	2b02      	cmp	r3, #2
 800527a:	d901      	bls.n	8005280 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800527c:	2303      	movs	r3, #3
 800527e:	e00f      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005280:	4b09      	ldr	r3, [pc, #36]	; (80052a8 <HAL_RCC_OscConfig+0x82c>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1f0      	bne.n	800526e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800528c:	4b06      	ldr	r3, [pc, #24]	; (80052a8 <HAL_RCC_OscConfig+0x82c>)
 800528e:	68da      	ldr	r2, [r3, #12]
 8005290:	4905      	ldr	r1, [pc, #20]	; (80052a8 <HAL_RCC_OscConfig+0x82c>)
 8005292:	4b06      	ldr	r3, [pc, #24]	; (80052ac <HAL_RCC_OscConfig+0x830>)
 8005294:	4013      	ands	r3, r2
 8005296:	60cb      	str	r3, [r1, #12]
 8005298:	e001      	b.n	800529e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e000      	b.n	80052a0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800529e:	2300      	movs	r3, #0
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3720      	adds	r7, #32
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	40021000 	.word	0x40021000
 80052ac:	feeefffc 	.word	0xfeeefffc

080052b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b086      	sub	sp, #24
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80052ba:	2300      	movs	r3, #0
 80052bc:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d101      	bne.n	80052c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e11d      	b.n	8005504 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052c8:	4b90      	ldr	r3, [pc, #576]	; (800550c <HAL_RCC_ClockConfig+0x25c>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 030f 	and.w	r3, r3, #15
 80052d0:	683a      	ldr	r2, [r7, #0]
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d910      	bls.n	80052f8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052d6:	4b8d      	ldr	r3, [pc, #564]	; (800550c <HAL_RCC_ClockConfig+0x25c>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f023 020f 	bic.w	r2, r3, #15
 80052de:	498b      	ldr	r1, [pc, #556]	; (800550c <HAL_RCC_ClockConfig+0x25c>)
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052e6:	4b89      	ldr	r3, [pc, #548]	; (800550c <HAL_RCC_ClockConfig+0x25c>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 030f 	and.w	r3, r3, #15
 80052ee:	683a      	ldr	r2, [r7, #0]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d001      	beq.n	80052f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e105      	b.n	8005504 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 0302 	and.w	r3, r3, #2
 8005300:	2b00      	cmp	r3, #0
 8005302:	d010      	beq.n	8005326 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689a      	ldr	r2, [r3, #8]
 8005308:	4b81      	ldr	r3, [pc, #516]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005310:	429a      	cmp	r2, r3
 8005312:	d908      	bls.n	8005326 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005314:	4b7e      	ldr	r3, [pc, #504]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	497b      	ldr	r1, [pc, #492]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 8005322:	4313      	orrs	r3, r2
 8005324:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	d079      	beq.n	8005426 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	2b03      	cmp	r3, #3
 8005338:	d11e      	bne.n	8005378 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800533a:	4b75      	ldr	r3, [pc, #468]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d101      	bne.n	800534a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e0dc      	b.n	8005504 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800534a:	f000 fa39 	bl	80057c0 <RCC_GetSysClockFreqFromPLLSource>
 800534e:	4603      	mov	r3, r0
 8005350:	4a70      	ldr	r2, [pc, #448]	; (8005514 <HAL_RCC_ClockConfig+0x264>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d946      	bls.n	80053e4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005356:	4b6e      	ldr	r3, [pc, #440]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800535e:	2b00      	cmp	r3, #0
 8005360:	d140      	bne.n	80053e4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005362:	4b6b      	ldr	r3, [pc, #428]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800536a:	4a69      	ldr	r2, [pc, #420]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 800536c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005370:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005372:	2380      	movs	r3, #128	; 0x80
 8005374:	617b      	str	r3, [r7, #20]
 8005376:	e035      	b.n	80053e4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	2b02      	cmp	r3, #2
 800537e:	d107      	bne.n	8005390 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005380:	4b63      	ldr	r3, [pc, #396]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005388:	2b00      	cmp	r3, #0
 800538a:	d115      	bne.n	80053b8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e0b9      	b.n	8005504 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d107      	bne.n	80053a8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005398:	4b5d      	ldr	r3, [pc, #372]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0302 	and.w	r3, r3, #2
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d109      	bne.n	80053b8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e0ad      	b.n	8005504 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80053a8:	4b59      	ldr	r3, [pc, #356]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d101      	bne.n	80053b8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e0a5      	b.n	8005504 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80053b8:	f000 f8b4 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 80053bc:	4603      	mov	r3, r0
 80053be:	4a55      	ldr	r2, [pc, #340]	; (8005514 <HAL_RCC_ClockConfig+0x264>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d90f      	bls.n	80053e4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80053c4:	4b52      	ldr	r3, [pc, #328]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d109      	bne.n	80053e4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80053d0:	4b4f      	ldr	r3, [pc, #316]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053d8:	4a4d      	ldr	r2, [pc, #308]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 80053da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053de:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80053e0:	2380      	movs	r3, #128	; 0x80
 80053e2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80053e4:	4b4a      	ldr	r3, [pc, #296]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	f023 0203 	bic.w	r2, r3, #3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	4947      	ldr	r1, [pc, #284]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053f6:	f7fd f82d 	bl	8002454 <HAL_GetTick>
 80053fa:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053fc:	e00a      	b.n	8005414 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053fe:	f7fd f829 	bl	8002454 <HAL_GetTick>
 8005402:	4602      	mov	r2, r0
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	1ad3      	subs	r3, r2, r3
 8005408:	f241 3288 	movw	r2, #5000	; 0x1388
 800540c:	4293      	cmp	r3, r2
 800540e:	d901      	bls.n	8005414 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005410:	2303      	movs	r3, #3
 8005412:	e077      	b.n	8005504 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005414:	4b3e      	ldr	r3, [pc, #248]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	f003 020c 	and.w	r2, r3, #12
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	429a      	cmp	r2, r3
 8005424:	d1eb      	bne.n	80053fe <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	2b80      	cmp	r3, #128	; 0x80
 800542a:	d105      	bne.n	8005438 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800542c:	4b38      	ldr	r3, [pc, #224]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	4a37      	ldr	r2, [pc, #220]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 8005432:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005436:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0302 	and.w	r3, r3, #2
 8005440:	2b00      	cmp	r3, #0
 8005442:	d010      	beq.n	8005466 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	689a      	ldr	r2, [r3, #8]
 8005448:	4b31      	ldr	r3, [pc, #196]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005450:	429a      	cmp	r2, r3
 8005452:	d208      	bcs.n	8005466 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005454:	4b2e      	ldr	r3, [pc, #184]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	492b      	ldr	r1, [pc, #172]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 8005462:	4313      	orrs	r3, r2
 8005464:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005466:	4b29      	ldr	r3, [pc, #164]	; (800550c <HAL_RCC_ClockConfig+0x25c>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 030f 	and.w	r3, r3, #15
 800546e:	683a      	ldr	r2, [r7, #0]
 8005470:	429a      	cmp	r2, r3
 8005472:	d210      	bcs.n	8005496 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005474:	4b25      	ldr	r3, [pc, #148]	; (800550c <HAL_RCC_ClockConfig+0x25c>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f023 020f 	bic.w	r2, r3, #15
 800547c:	4923      	ldr	r1, [pc, #140]	; (800550c <HAL_RCC_ClockConfig+0x25c>)
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	4313      	orrs	r3, r2
 8005482:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005484:	4b21      	ldr	r3, [pc, #132]	; (800550c <HAL_RCC_ClockConfig+0x25c>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 030f 	and.w	r3, r3, #15
 800548c:	683a      	ldr	r2, [r7, #0]
 800548e:	429a      	cmp	r2, r3
 8005490:	d001      	beq.n	8005496 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e036      	b.n	8005504 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0304 	and.w	r3, r3, #4
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d008      	beq.n	80054b4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054a2:	4b1b      	ldr	r3, [pc, #108]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	4918      	ldr	r1, [pc, #96]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 80054b0:	4313      	orrs	r3, r2
 80054b2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0308 	and.w	r3, r3, #8
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d009      	beq.n	80054d4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054c0:	4b13      	ldr	r3, [pc, #76]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	00db      	lsls	r3, r3, #3
 80054ce:	4910      	ldr	r1, [pc, #64]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80054d4:	f000 f826 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 80054d8:	4602      	mov	r2, r0
 80054da:	4b0d      	ldr	r3, [pc, #52]	; (8005510 <HAL_RCC_ClockConfig+0x260>)
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	091b      	lsrs	r3, r3, #4
 80054e0:	f003 030f 	and.w	r3, r3, #15
 80054e4:	490c      	ldr	r1, [pc, #48]	; (8005518 <HAL_RCC_ClockConfig+0x268>)
 80054e6:	5ccb      	ldrb	r3, [r1, r3]
 80054e8:	f003 031f 	and.w	r3, r3, #31
 80054ec:	fa22 f303 	lsr.w	r3, r2, r3
 80054f0:	4a0a      	ldr	r2, [pc, #40]	; (800551c <HAL_RCC_ClockConfig+0x26c>)
 80054f2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80054f4:	4b0a      	ldr	r3, [pc, #40]	; (8005520 <HAL_RCC_ClockConfig+0x270>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4618      	mov	r0, r3
 80054fa:	f7fc fdc5 	bl	8002088 <HAL_InitTick>
 80054fe:	4603      	mov	r3, r0
 8005500:	73fb      	strb	r3, [r7, #15]

  return status;
 8005502:	7bfb      	ldrb	r3, [r7, #15]
}
 8005504:	4618      	mov	r0, r3
 8005506:	3718      	adds	r7, #24
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}
 800550c:	40022000 	.word	0x40022000
 8005510:	40021000 	.word	0x40021000
 8005514:	04c4b400 	.word	0x04c4b400
 8005518:	08015f28 	.word	0x08015f28
 800551c:	20000000 	.word	0x20000000
 8005520:	20000004 	.word	0x20000004

08005524 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005524:	b480      	push	{r7}
 8005526:	b089      	sub	sp, #36	; 0x24
 8005528:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800552a:	2300      	movs	r3, #0
 800552c:	61fb      	str	r3, [r7, #28]
 800552e:	2300      	movs	r3, #0
 8005530:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005532:	4b3e      	ldr	r3, [pc, #248]	; (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f003 030c 	and.w	r3, r3, #12
 800553a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800553c:	4b3b      	ldr	r3, [pc, #236]	; (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	f003 0303 	and.w	r3, r3, #3
 8005544:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d005      	beq.n	8005558 <HAL_RCC_GetSysClockFreq+0x34>
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	2b0c      	cmp	r3, #12
 8005550:	d121      	bne.n	8005596 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2b01      	cmp	r3, #1
 8005556:	d11e      	bne.n	8005596 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005558:	4b34      	ldr	r3, [pc, #208]	; (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0308 	and.w	r3, r3, #8
 8005560:	2b00      	cmp	r3, #0
 8005562:	d107      	bne.n	8005574 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005564:	4b31      	ldr	r3, [pc, #196]	; (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 8005566:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800556a:	0a1b      	lsrs	r3, r3, #8
 800556c:	f003 030f 	and.w	r3, r3, #15
 8005570:	61fb      	str	r3, [r7, #28]
 8005572:	e005      	b.n	8005580 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005574:	4b2d      	ldr	r3, [pc, #180]	; (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	091b      	lsrs	r3, r3, #4
 800557a:	f003 030f 	and.w	r3, r3, #15
 800557e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005580:	4a2b      	ldr	r2, [pc, #172]	; (8005630 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005588:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d10d      	bne.n	80055ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005594:	e00a      	b.n	80055ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	2b04      	cmp	r3, #4
 800559a:	d102      	bne.n	80055a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800559c:	4b25      	ldr	r3, [pc, #148]	; (8005634 <HAL_RCC_GetSysClockFreq+0x110>)
 800559e:	61bb      	str	r3, [r7, #24]
 80055a0:	e004      	b.n	80055ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	2b08      	cmp	r3, #8
 80055a6:	d101      	bne.n	80055ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80055a8:	4b22      	ldr	r3, [pc, #136]	; (8005634 <HAL_RCC_GetSysClockFreq+0x110>)
 80055aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	2b0c      	cmp	r3, #12
 80055b0:	d134      	bne.n	800561c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80055b2:	4b1e      	ldr	r3, [pc, #120]	; (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	f003 0303 	and.w	r3, r3, #3
 80055ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d003      	beq.n	80055ca <HAL_RCC_GetSysClockFreq+0xa6>
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	2b03      	cmp	r3, #3
 80055c6:	d003      	beq.n	80055d0 <HAL_RCC_GetSysClockFreq+0xac>
 80055c8:	e005      	b.n	80055d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80055ca:	4b1a      	ldr	r3, [pc, #104]	; (8005634 <HAL_RCC_GetSysClockFreq+0x110>)
 80055cc:	617b      	str	r3, [r7, #20]
      break;
 80055ce:	e005      	b.n	80055dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80055d0:	4b18      	ldr	r3, [pc, #96]	; (8005634 <HAL_RCC_GetSysClockFreq+0x110>)
 80055d2:	617b      	str	r3, [r7, #20]
      break;
 80055d4:	e002      	b.n	80055dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	617b      	str	r3, [r7, #20]
      break;
 80055da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80055dc:	4b13      	ldr	r3, [pc, #76]	; (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	091b      	lsrs	r3, r3, #4
 80055e2:	f003 030f 	and.w	r3, r3, #15
 80055e6:	3301      	adds	r3, #1
 80055e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80055ea:	4b10      	ldr	r3, [pc, #64]	; (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	0a1b      	lsrs	r3, r3, #8
 80055f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	fb03 f202 	mul.w	r2, r3, r2
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005600:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005602:	4b0a      	ldr	r3, [pc, #40]	; (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	0e5b      	lsrs	r3, r3, #25
 8005608:	f003 0303 	and.w	r3, r3, #3
 800560c:	3301      	adds	r3, #1
 800560e:	005b      	lsls	r3, r3, #1
 8005610:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	fbb2 f3f3 	udiv	r3, r2, r3
 800561a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800561c:	69bb      	ldr	r3, [r7, #24]
}
 800561e:	4618      	mov	r0, r3
 8005620:	3724      	adds	r7, #36	; 0x24
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	40021000 	.word	0x40021000
 8005630:	08015f40 	.word	0x08015f40
 8005634:	00f42400 	.word	0x00f42400

08005638 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005638:	b480      	push	{r7}
 800563a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800563c:	4b03      	ldr	r3, [pc, #12]	; (800564c <HAL_RCC_GetHCLKFreq+0x14>)
 800563e:	681b      	ldr	r3, [r3, #0]
}
 8005640:	4618      	mov	r0, r3
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	20000000 	.word	0x20000000

08005650 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005654:	f7ff fff0 	bl	8005638 <HAL_RCC_GetHCLKFreq>
 8005658:	4602      	mov	r2, r0
 800565a:	4b06      	ldr	r3, [pc, #24]	; (8005674 <HAL_RCC_GetPCLK1Freq+0x24>)
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	0a1b      	lsrs	r3, r3, #8
 8005660:	f003 0307 	and.w	r3, r3, #7
 8005664:	4904      	ldr	r1, [pc, #16]	; (8005678 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005666:	5ccb      	ldrb	r3, [r1, r3]
 8005668:	f003 031f 	and.w	r3, r3, #31
 800566c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005670:	4618      	mov	r0, r3
 8005672:	bd80      	pop	{r7, pc}
 8005674:	40021000 	.word	0x40021000
 8005678:	08015f38 	.word	0x08015f38

0800567c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005680:	f7ff ffda 	bl	8005638 <HAL_RCC_GetHCLKFreq>
 8005684:	4602      	mov	r2, r0
 8005686:	4b06      	ldr	r3, [pc, #24]	; (80056a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	0adb      	lsrs	r3, r3, #11
 800568c:	f003 0307 	and.w	r3, r3, #7
 8005690:	4904      	ldr	r1, [pc, #16]	; (80056a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005692:	5ccb      	ldrb	r3, [r1, r3]
 8005694:	f003 031f 	and.w	r3, r3, #31
 8005698:	fa22 f303 	lsr.w	r3, r2, r3
}
 800569c:	4618      	mov	r0, r3
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	40021000 	.word	0x40021000
 80056a4:	08015f38 	.word	0x08015f38

080056a8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	220f      	movs	r2, #15
 80056b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80056b8:	4b12      	ldr	r3, [pc, #72]	; (8005704 <HAL_RCC_GetClockConfig+0x5c>)
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	f003 0203 	and.w	r2, r3, #3
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80056c4:	4b0f      	ldr	r3, [pc, #60]	; (8005704 <HAL_RCC_GetClockConfig+0x5c>)
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80056d0:	4b0c      	ldr	r3, [pc, #48]	; (8005704 <HAL_RCC_GetClockConfig+0x5c>)
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80056dc:	4b09      	ldr	r3, [pc, #36]	; (8005704 <HAL_RCC_GetClockConfig+0x5c>)
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	08db      	lsrs	r3, r3, #3
 80056e2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80056ea:	4b07      	ldr	r3, [pc, #28]	; (8005708 <HAL_RCC_GetClockConfig+0x60>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 020f 	and.w	r2, r3, #15
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	601a      	str	r2, [r3, #0]
}
 80056f6:	bf00      	nop
 80056f8:	370c      	adds	r7, #12
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
 8005702:	bf00      	nop
 8005704:	40021000 	.word	0x40021000
 8005708:	40022000 	.word	0x40022000

0800570c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b086      	sub	sp, #24
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005714:	2300      	movs	r3, #0
 8005716:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005718:	4b27      	ldr	r3, [pc, #156]	; (80057b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800571a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800571c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005720:	2b00      	cmp	r3, #0
 8005722:	d003      	beq.n	800572c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005724:	f7ff f8d6 	bl	80048d4 <HAL_PWREx_GetVoltageRange>
 8005728:	6178      	str	r0, [r7, #20]
 800572a:	e014      	b.n	8005756 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800572c:	4b22      	ldr	r3, [pc, #136]	; (80057b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800572e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005730:	4a21      	ldr	r2, [pc, #132]	; (80057b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005732:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005736:	6593      	str	r3, [r2, #88]	; 0x58
 8005738:	4b1f      	ldr	r3, [pc, #124]	; (80057b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800573a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800573c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005740:	60fb      	str	r3, [r7, #12]
 8005742:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005744:	f7ff f8c6 	bl	80048d4 <HAL_PWREx_GetVoltageRange>
 8005748:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800574a:	4b1b      	ldr	r3, [pc, #108]	; (80057b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800574c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800574e:	4a1a      	ldr	r2, [pc, #104]	; (80057b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005750:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005754:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800575c:	d10b      	bne.n	8005776 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2b80      	cmp	r3, #128	; 0x80
 8005762:	d913      	bls.n	800578c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2ba0      	cmp	r3, #160	; 0xa0
 8005768:	d902      	bls.n	8005770 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800576a:	2302      	movs	r3, #2
 800576c:	613b      	str	r3, [r7, #16]
 800576e:	e00d      	b.n	800578c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005770:	2301      	movs	r3, #1
 8005772:	613b      	str	r3, [r7, #16]
 8005774:	e00a      	b.n	800578c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2b7f      	cmp	r3, #127	; 0x7f
 800577a:	d902      	bls.n	8005782 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800577c:	2302      	movs	r3, #2
 800577e:	613b      	str	r3, [r7, #16]
 8005780:	e004      	b.n	800578c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2b70      	cmp	r3, #112	; 0x70
 8005786:	d101      	bne.n	800578c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005788:	2301      	movs	r3, #1
 800578a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800578c:	4b0b      	ldr	r3, [pc, #44]	; (80057bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f023 020f 	bic.w	r2, r3, #15
 8005794:	4909      	ldr	r1, [pc, #36]	; (80057bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	4313      	orrs	r3, r2
 800579a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800579c:	4b07      	ldr	r3, [pc, #28]	; (80057bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 030f 	and.w	r3, r3, #15
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d001      	beq.n	80057ae <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e000      	b.n	80057b0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80057ae:	2300      	movs	r3, #0
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3718      	adds	r7, #24
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	40021000 	.word	0x40021000
 80057bc:	40022000 	.word	0x40022000

080057c0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b087      	sub	sp, #28
 80057c4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80057c6:	4b2d      	ldr	r3, [pc, #180]	; (800587c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	f003 0303 	and.w	r3, r3, #3
 80057ce:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2b03      	cmp	r3, #3
 80057d4:	d00b      	beq.n	80057ee <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2b03      	cmp	r3, #3
 80057da:	d825      	bhi.n	8005828 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d008      	beq.n	80057f4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2b02      	cmp	r3, #2
 80057e6:	d11f      	bne.n	8005828 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80057e8:	4b25      	ldr	r3, [pc, #148]	; (8005880 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80057ea:	613b      	str	r3, [r7, #16]
    break;
 80057ec:	e01f      	b.n	800582e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80057ee:	4b24      	ldr	r3, [pc, #144]	; (8005880 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80057f0:	613b      	str	r3, [r7, #16]
    break;
 80057f2:	e01c      	b.n	800582e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80057f4:	4b21      	ldr	r3, [pc, #132]	; (800587c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 0308 	and.w	r3, r3, #8
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d107      	bne.n	8005810 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005800:	4b1e      	ldr	r3, [pc, #120]	; (800587c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005802:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005806:	0a1b      	lsrs	r3, r3, #8
 8005808:	f003 030f 	and.w	r3, r3, #15
 800580c:	617b      	str	r3, [r7, #20]
 800580e:	e005      	b.n	800581c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005810:	4b1a      	ldr	r3, [pc, #104]	; (800587c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	091b      	lsrs	r3, r3, #4
 8005816:	f003 030f 	and.w	r3, r3, #15
 800581a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800581c:	4a19      	ldr	r2, [pc, #100]	; (8005884 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005824:	613b      	str	r3, [r7, #16]
    break;
 8005826:	e002      	b.n	800582e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005828:	2300      	movs	r3, #0
 800582a:	613b      	str	r3, [r7, #16]
    break;
 800582c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800582e:	4b13      	ldr	r3, [pc, #76]	; (800587c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	091b      	lsrs	r3, r3, #4
 8005834:	f003 030f 	and.w	r3, r3, #15
 8005838:	3301      	adds	r3, #1
 800583a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800583c:	4b0f      	ldr	r3, [pc, #60]	; (800587c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	0a1b      	lsrs	r3, r3, #8
 8005842:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	fb03 f202 	mul.w	r2, r3, r2
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005852:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005854:	4b09      	ldr	r3, [pc, #36]	; (800587c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	0e5b      	lsrs	r3, r3, #25
 800585a:	f003 0303 	and.w	r3, r3, #3
 800585e:	3301      	adds	r3, #1
 8005860:	005b      	lsls	r3, r3, #1
 8005862:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005864:	693a      	ldr	r2, [r7, #16]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	fbb2 f3f3 	udiv	r3, r2, r3
 800586c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800586e:	683b      	ldr	r3, [r7, #0]
}
 8005870:	4618      	mov	r0, r3
 8005872:	371c      	adds	r7, #28
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr
 800587c:	40021000 	.word	0x40021000
 8005880:	00f42400 	.word	0x00f42400
 8005884:	08015f40 	.word	0x08015f40

08005888 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b086      	sub	sp, #24
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005890:	2300      	movs	r3, #0
 8005892:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005894:	2300      	movs	r3, #0
 8005896:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d040      	beq.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058a8:	2b80      	cmp	r3, #128	; 0x80
 80058aa:	d02a      	beq.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80058ac:	2b80      	cmp	r3, #128	; 0x80
 80058ae:	d825      	bhi.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80058b0:	2b60      	cmp	r3, #96	; 0x60
 80058b2:	d026      	beq.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80058b4:	2b60      	cmp	r3, #96	; 0x60
 80058b6:	d821      	bhi.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80058b8:	2b40      	cmp	r3, #64	; 0x40
 80058ba:	d006      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x42>
 80058bc:	2b40      	cmp	r3, #64	; 0x40
 80058be:	d81d      	bhi.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d009      	beq.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80058c4:	2b20      	cmp	r3, #32
 80058c6:	d010      	beq.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x62>
 80058c8:	e018      	b.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80058ca:	4b89      	ldr	r3, [pc, #548]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	4a88      	ldr	r2, [pc, #544]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058d4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80058d6:	e015      	b.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	3304      	adds	r3, #4
 80058dc:	2100      	movs	r1, #0
 80058de:	4618      	mov	r0, r3
 80058e0:	f001 fa82 	bl	8006de8 <RCCEx_PLLSAI1_Config>
 80058e4:	4603      	mov	r3, r0
 80058e6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80058e8:	e00c      	b.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	3320      	adds	r3, #32
 80058ee:	2100      	movs	r1, #0
 80058f0:	4618      	mov	r0, r3
 80058f2:	f001 fb6d 	bl	8006fd0 <RCCEx_PLLSAI2_Config>
 80058f6:	4603      	mov	r3, r0
 80058f8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80058fa:	e003      	b.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	74fb      	strb	r3, [r7, #19]
      break;
 8005900:	e000      	b.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005902:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005904:	7cfb      	ldrb	r3, [r7, #19]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d10b      	bne.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800590a:	4b79      	ldr	r3, [pc, #484]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800590c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005910:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005918:	4975      	ldr	r1, [pc, #468]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800591a:	4313      	orrs	r3, r2
 800591c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005920:	e001      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005922:	7cfb      	ldrb	r3, [r7, #19]
 8005924:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800592e:	2b00      	cmp	r3, #0
 8005930:	d047      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005936:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800593a:	d030      	beq.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x116>
 800593c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005940:	d82a      	bhi.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005942:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005946:	d02a      	beq.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005948:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800594c:	d824      	bhi.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800594e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005952:	d008      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005954:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005958:	d81e      	bhi.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800595a:	2b00      	cmp	r3, #0
 800595c:	d00a      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800595e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005962:	d010      	beq.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005964:	e018      	b.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005966:	4b62      	ldr	r3, [pc, #392]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	4a61      	ldr	r2, [pc, #388]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800596c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005970:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005972:	e015      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	3304      	adds	r3, #4
 8005978:	2100      	movs	r1, #0
 800597a:	4618      	mov	r0, r3
 800597c:	f001 fa34 	bl	8006de8 <RCCEx_PLLSAI1_Config>
 8005980:	4603      	mov	r3, r0
 8005982:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005984:	e00c      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	3320      	adds	r3, #32
 800598a:	2100      	movs	r1, #0
 800598c:	4618      	mov	r0, r3
 800598e:	f001 fb1f 	bl	8006fd0 <RCCEx_PLLSAI2_Config>
 8005992:	4603      	mov	r3, r0
 8005994:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005996:	e003      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	74fb      	strb	r3, [r7, #19]
      break;
 800599c:	e000      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800599e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059a0:	7cfb      	ldrb	r3, [r7, #19]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d10b      	bne.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80059a6:	4b52      	ldr	r3, [pc, #328]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80059ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059b4:	494e      	ldr	r1, [pc, #312]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059b6:	4313      	orrs	r3, r2
 80059b8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80059bc:	e001      	b.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059be:	7cfb      	ldrb	r3, [r7, #19]
 80059c0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f000 809f 	beq.w	8005b0e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059d0:	2300      	movs	r3, #0
 80059d2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80059d4:	4b46      	ldr	r3, [pc, #280]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d101      	bne.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80059e0:	2301      	movs	r3, #1
 80059e2:	e000      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80059e4:	2300      	movs	r3, #0
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d00d      	beq.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059ea:	4b41      	ldr	r3, [pc, #260]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059ee:	4a40      	ldr	r2, [pc, #256]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059f4:	6593      	str	r3, [r2, #88]	; 0x58
 80059f6:	4b3e      	ldr	r3, [pc, #248]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059fe:	60bb      	str	r3, [r7, #8]
 8005a00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a02:	2301      	movs	r3, #1
 8005a04:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a06:	4b3b      	ldr	r3, [pc, #236]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a3a      	ldr	r2, [pc, #232]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005a0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a10:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a12:	f7fc fd1f 	bl	8002454 <HAL_GetTick>
 8005a16:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005a18:	e009      	b.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a1a:	f7fc fd1b 	bl	8002454 <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	2b02      	cmp	r3, #2
 8005a26:	d902      	bls.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	74fb      	strb	r3, [r7, #19]
        break;
 8005a2c:	e005      	b.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005a2e:	4b31      	ldr	r3, [pc, #196]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d0ef      	beq.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005a3a:	7cfb      	ldrb	r3, [r7, #19]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d15b      	bne.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a40:	4b2b      	ldr	r3, [pc, #172]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a4a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d01f      	beq.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005a58:	697a      	ldr	r2, [r7, #20]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d019      	beq.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a5e:	4b24      	ldr	r3, [pc, #144]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a68:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a6a:	4b21      	ldr	r3, [pc, #132]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a70:	4a1f      	ldr	r2, [pc, #124]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a7a:	4b1d      	ldr	r3, [pc, #116]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a80:	4a1b      	ldr	r2, [pc, #108]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005a8a:	4a19      	ldr	r2, [pc, #100]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	f003 0301 	and.w	r3, r3, #1
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d016      	beq.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a9c:	f7fc fcda 	bl	8002454 <HAL_GetTick>
 8005aa0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005aa2:	e00b      	b.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aa4:	f7fc fcd6 	bl	8002454 <HAL_GetTick>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d902      	bls.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	74fb      	strb	r3, [r7, #19]
            break;
 8005aba:	e006      	b.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005abc:	4b0c      	ldr	r3, [pc, #48]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ac2:	f003 0302 	and.w	r3, r3, #2
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0ec      	beq.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005aca:	7cfb      	ldrb	r3, [r7, #19]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d10c      	bne.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ad0:	4b07      	ldr	r3, [pc, #28]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ad6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ae0:	4903      	ldr	r1, [pc, #12]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005ae8:	e008      	b.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005aea:	7cfb      	ldrb	r3, [r7, #19]
 8005aec:	74bb      	strb	r3, [r7, #18]
 8005aee:	e005      	b.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005af0:	40021000 	.word	0x40021000
 8005af4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005af8:	7cfb      	ldrb	r3, [r7, #19]
 8005afa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005afc:	7c7b      	ldrb	r3, [r7, #17]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d105      	bne.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b02:	4ba0      	ldr	r3, [pc, #640]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b06:	4a9f      	ldr	r2, [pc, #636]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b0c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d00a      	beq.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b1a:	4b9a      	ldr	r3, [pc, #616]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b20:	f023 0203 	bic.w	r2, r3, #3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b28:	4996      	ldr	r1, [pc, #600]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f003 0302 	and.w	r3, r3, #2
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d00a      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b3c:	4b91      	ldr	r3, [pc, #580]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b42:	f023 020c 	bic.w	r2, r3, #12
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4a:	498e      	ldr	r1, [pc, #568]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0304 	and.w	r3, r3, #4
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00a      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b5e:	4b89      	ldr	r3, [pc, #548]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b64:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b6c:	4985      	ldr	r1, [pc, #532]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 0308 	and.w	r3, r3, #8
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d00a      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b80:	4b80      	ldr	r3, [pc, #512]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b86:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b8e:	497d      	ldr	r1, [pc, #500]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b90:	4313      	orrs	r3, r2
 8005b92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0310 	and.w	r3, r3, #16
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00a      	beq.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005ba2:	4b78      	ldr	r3, [pc, #480]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ba8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bb0:	4974      	ldr	r1, [pc, #464]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0320 	and.w	r3, r3, #32
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d00a      	beq.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005bc4:	4b6f      	ldr	r3, [pc, #444]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bd2:	496c      	ldr	r1, [pc, #432]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d00a      	beq.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005be6:	4b67      	ldr	r3, [pc, #412]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bf4:	4963      	ldr	r1, [pc, #396]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d00a      	beq.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005c08:	4b5e      	ldr	r3, [pc, #376]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c0e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c16:	495b      	ldr	r1, [pc, #364]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00a      	beq.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c2a:	4b56      	ldr	r3, [pc, #344]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c30:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c38:	4952      	ldr	r1, [pc, #328]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d00a      	beq.n	8005c62 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005c4c:	4b4d      	ldr	r3, [pc, #308]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c52:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c5a:	494a      	ldr	r1, [pc, #296]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00a      	beq.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005c6e:	4b45      	ldr	r3, [pc, #276]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c74:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c7c:	4941      	ldr	r1, [pc, #260]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d00a      	beq.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005c90:	4b3c      	ldr	r3, [pc, #240]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c92:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005c96:	f023 0203 	bic.w	r2, r3, #3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c9e:	4939      	ldr	r1, [pc, #228]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d028      	beq.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005cb2:	4b34      	ldr	r3, [pc, #208]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cb8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cc0:	4930      	ldr	r1, [pc, #192]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ccc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005cd0:	d106      	bne.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cd2:	4b2c      	ldr	r3, [pc, #176]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	4a2b      	ldr	r2, [pc, #172]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005cdc:	60d3      	str	r3, [r2, #12]
 8005cde:	e011      	b.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ce4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005ce8:	d10c      	bne.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	3304      	adds	r3, #4
 8005cee:	2101      	movs	r1, #1
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f001 f879 	bl	8006de8 <RCCEx_PLLSAI1_Config>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005cfa:	7cfb      	ldrb	r3, [r7, #19]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d001      	beq.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005d00:	7cfb      	ldrb	r3, [r7, #19]
 8005d02:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d04d      	beq.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005d14:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d18:	d108      	bne.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005d1a:	4b1a      	ldr	r3, [pc, #104]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d20:	4a18      	ldr	r2, [pc, #96]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005d26:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005d2a:	e012      	b.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005d2c:	4b15      	ldr	r3, [pc, #84]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d32:	4a14      	ldr	r2, [pc, #80]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d34:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d38:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005d3c:	4b11      	ldr	r3, [pc, #68]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d42:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005d4a:	490e      	ldr	r1, [pc, #56]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005d56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d5a:	d106      	bne.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d5c:	4b09      	ldr	r3, [pc, #36]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	4a08      	ldr	r2, [pc, #32]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d66:	60d3      	str	r3, [r2, #12]
 8005d68:	e020      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005d6e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d72:	d109      	bne.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005d74:	4b03      	ldr	r3, [pc, #12]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	4a02      	ldr	r2, [pc, #8]	; (8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d7e:	60d3      	str	r3, [r2, #12]
 8005d80:	e014      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005d82:	bf00      	nop
 8005d84:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005d8c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005d90:	d10c      	bne.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	3304      	adds	r3, #4
 8005d96:	2101      	movs	r1, #1
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f001 f825 	bl	8006de8 <RCCEx_PLLSAI1_Config>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005da2:	7cfb      	ldrb	r3, [r7, #19]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d001      	beq.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005da8:	7cfb      	ldrb	r3, [r7, #19]
 8005daa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d028      	beq.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005db8:	4b7a      	ldr	r3, [pc, #488]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dbe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005dc6:	4977      	ldr	r1, [pc, #476]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005dd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005dd6:	d106      	bne.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005dd8:	4b72      	ldr	r3, [pc, #456]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	4a71      	ldr	r2, [pc, #452]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005dde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005de2:	60d3      	str	r3, [r2, #12]
 8005de4:	e011      	b.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005dea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005dee:	d10c      	bne.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	3304      	adds	r3, #4
 8005df4:	2101      	movs	r1, #1
 8005df6:	4618      	mov	r0, r3
 8005df8:	f000 fff6 	bl	8006de8 <RCCEx_PLLSAI1_Config>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005e00:	7cfb      	ldrb	r3, [r7, #19]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d001      	beq.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005e06:	7cfb      	ldrb	r3, [r7, #19]
 8005e08:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d01e      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e16:	4b63      	ldr	r3, [pc, #396]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e1c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e26:	495f      	ldr	r1, [pc, #380]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e38:	d10c      	bne.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	3304      	adds	r3, #4
 8005e3e:	2102      	movs	r1, #2
 8005e40:	4618      	mov	r0, r3
 8005e42:	f000 ffd1 	bl	8006de8 <RCCEx_PLLSAI1_Config>
 8005e46:	4603      	mov	r3, r0
 8005e48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005e4a:	7cfb      	ldrb	r3, [r7, #19]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d001      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005e50:	7cfb      	ldrb	r3, [r7, #19]
 8005e52:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00b      	beq.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005e60:	4b50      	ldr	r3, [pc, #320]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005e62:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005e66:	f023 0204 	bic.w	r2, r3, #4
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e70:	494c      	ldr	r1, [pc, #304]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005e72:	4313      	orrs	r3, r2
 8005e74:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d00b      	beq.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005e84:	4b47      	ldr	r3, [pc, #284]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005e86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005e8a:	f023 0218 	bic.w	r2, r3, #24
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e94:	4943      	ldr	r1, [pc, #268]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d035      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005ea8:	4b3e      	ldr	r3, [pc, #248]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a3d      	ldr	r2, [pc, #244]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005eae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005eb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005eb4:	f7fc face 	bl	8002454 <HAL_GetTick>
 8005eb8:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005eba:	e009      	b.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005ebc:	f7fc faca 	bl	8002454 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d902      	bls.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 8005eca:	2303      	movs	r3, #3
 8005ecc:	74fb      	strb	r3, [r7, #19]
        break;
 8005ece:	e005      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005ed0:	4b34      	ldr	r3, [pc, #208]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d1ef      	bne.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 8005edc:	7cfb      	ldrb	r3, [r7, #19]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d113      	bne.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8005ee2:	4b30      	ldr	r3, [pc, #192]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005ee4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005ee8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ef2:	492c      	ldr	r1, [pc, #176]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	3320      	adds	r3, #32
 8005efe:	2102      	movs	r1, #2
 8005f00:	4618      	mov	r0, r3
 8005f02:	f001 f865 	bl	8006fd0 <RCCEx_PLLSAI2_Config>
 8005f06:	4603      	mov	r3, r0
 8005f08:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 8005f0a:	7cfb      	ldrb	r3, [r7, #19]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d001      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8005f10:	7cfb      	ldrb	r3, [r7, #19]
 8005f12:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d01e      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8005f20:	4b20      	ldr	r3, [pc, #128]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005f22:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f30:	491c      	ldr	r1, [pc, #112]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005f32:	4313      	orrs	r3, r2
 8005f34:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f42:	d10c      	bne.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	3320      	adds	r3, #32
 8005f48:	2101      	movs	r1, #1
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f001 f840 	bl	8006fd0 <RCCEx_PLLSAI2_Config>
 8005f50:	4603      	mov	r3, r0
 8005f52:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005f54:	7cfb      	ldrb	r3, [r7, #19]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d001      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 8005f5a:	7cfb      	ldrb	r3, [r7, #19]
 8005f5c:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d017      	beq.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005f6a:	4b0e      	ldr	r3, [pc, #56]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005f6c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f70:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f7a:	490a      	ldr	r1, [pc, #40]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f88:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005f8c:	d105      	bne.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f8e:	4b05      	ldr	r3, [pc, #20]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005f90:	68db      	ldr	r3, [r3, #12]
 8005f92:	4a04      	ldr	r2, [pc, #16]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005f94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f98:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005f9a:	7cbb      	ldrb	r3, [r7, #18]
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3718      	adds	r7, #24
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	40021000 	.word	0x40021000

08005fa8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b088      	sub	sp, #32
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005fba:	d13e      	bne.n	800603a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005fbc:	4bb6      	ldr	r3, [pc, #728]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fc6:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fce:	d028      	beq.n	8006022 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fd6:	f200 86f2 	bhi.w	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fe0:	d005      	beq.n	8005fee <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fe8:	d00e      	beq.n	8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8005fea:	f000 bee8 	b.w	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005fee:	4baa      	ldr	r3, [pc, #680]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ff4:	f003 0302 	and.w	r3, r3, #2
 8005ff8:	2b02      	cmp	r3, #2
 8005ffa:	f040 86e2 	bne.w	8006dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
        frequency = LSE_VALUE;
 8005ffe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006002:	61fb      	str	r3, [r7, #28]
      break;
 8006004:	f000 bedd 	b.w	8006dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006008:	4ba3      	ldr	r3, [pc, #652]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800600a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	2b02      	cmp	r3, #2
 8006014:	f040 86d7 	bne.w	8006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = LSI_VALUE;
 8006018:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800601c:	61fb      	str	r3, [r7, #28]
      break;
 800601e:	f000 bed2 	b.w	8006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006022:	4b9d      	ldr	r3, [pc, #628]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800602a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800602e:	f040 86cc 	bne.w	8006dca <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
        frequency = HSE_VALUE / 32U;
 8006032:	4b9a      	ldr	r3, [pc, #616]	; (800629c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8006034:	61fb      	str	r3, [r7, #28]
      break;
 8006036:	f000 bec8 	b.w	8006dca <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800603a:	4b97      	ldr	r3, [pc, #604]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	f003 0303 	and.w	r3, r3, #3
 8006042:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	2b03      	cmp	r3, #3
 8006048:	d036      	beq.n	80060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	2b03      	cmp	r3, #3
 800604e:	d840      	bhi.n	80060d2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	2b01      	cmp	r3, #1
 8006054:	d003      	beq.n	800605e <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	2b02      	cmp	r3, #2
 800605a:	d020      	beq.n	800609e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800605c:	e039      	b.n	80060d2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800605e:	4b8e      	ldr	r3, [pc, #568]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f003 0302 	and.w	r3, r3, #2
 8006066:	2b02      	cmp	r3, #2
 8006068:	d116      	bne.n	8006098 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800606a:	4b8b      	ldr	r3, [pc, #556]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 0308 	and.w	r3, r3, #8
 8006072:	2b00      	cmp	r3, #0
 8006074:	d005      	beq.n	8006082 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8006076:	4b88      	ldr	r3, [pc, #544]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	091b      	lsrs	r3, r3, #4
 800607c:	f003 030f 	and.w	r3, r3, #15
 8006080:	e005      	b.n	800608e <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8006082:	4b85      	ldr	r3, [pc, #532]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006084:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006088:	0a1b      	lsrs	r3, r3, #8
 800608a:	f003 030f 	and.w	r3, r3, #15
 800608e:	4a84      	ldr	r2, [pc, #528]	; (80062a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006094:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8006096:	e01f      	b.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8006098:	2300      	movs	r3, #0
 800609a:	61bb      	str	r3, [r7, #24]
      break;
 800609c:	e01c      	b.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800609e:	4b7e      	ldr	r3, [pc, #504]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060aa:	d102      	bne.n	80060b2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80060ac:	4b7d      	ldr	r3, [pc, #500]	; (80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80060ae:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80060b0:	e012      	b.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80060b2:	2300      	movs	r3, #0
 80060b4:	61bb      	str	r3, [r7, #24]
      break;
 80060b6:	e00f      	b.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80060b8:	4b77      	ldr	r3, [pc, #476]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80060c4:	d102      	bne.n	80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80060c6:	4b77      	ldr	r3, [pc, #476]	; (80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80060c8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80060ca:	e005      	b.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80060cc:	2300      	movs	r3, #0
 80060ce:	61bb      	str	r3, [r7, #24]
      break;
 80060d0:	e002      	b.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80060d2:	2300      	movs	r3, #0
 80060d4:	61bb      	str	r3, [r7, #24]
      break;
 80060d6:	bf00      	nop
    }

    switch(PeriphClk)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80060de:	f000 8604 	beq.w	8006cea <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80060e8:	f200 8671 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80060f2:	f000 8467 	beq.w	80069c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80060fc:	f200 8667 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006106:	f000 852f 	beq.w	8006b68 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006110:	f200 865d 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800611a:	f000 8185 	beq.w	8006428 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006124:	f200 8653 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800612e:	f000 80cb 	beq.w	80062c8 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006138:	f200 8649 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006142:	f000 842e 	beq.w	80069a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800614c:	f200 863f 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006156:	f000 83e2 	beq.w	800691e <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006160:	f200 8635 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800616a:	f000 80ad 	beq.w	80062c8 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006174:	f200 862b 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800617e:	f000 809b 	beq.w	80062b8 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006188:	f200 8621 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006192:	f000 8089 	beq.w	80062a8 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800619c:	f200 8617 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061a6:	f000 8552 	beq.w	8006c4e <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061b0:	f200 860d 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061ba:	f000 84fe 	beq.w	8006bba <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061c4:	f200 8603 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061ce:	f000 849f 	beq.w	8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061d8:	f200 85f9 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2b80      	cmp	r3, #128	; 0x80
 80061e0:	f000 846a 	beq.w	8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2b80      	cmp	r3, #128	; 0x80
 80061e8:	f200 85f1 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2b20      	cmp	r3, #32
 80061f0:	d84c      	bhi.n	800628c <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 85ea 	beq.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	3b01      	subs	r3, #1
 80061fe:	2b1f      	cmp	r3, #31
 8006200:	f200 85e5 	bhi.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8006204:	a201      	add	r2, pc, #4	; (adr r2, 800620c <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8006206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620a:	bf00      	nop
 800620c:	0800661d 	.word	0x0800661d
 8006210:	0800668b 	.word	0x0800668b
 8006214:	08006dcf 	.word	0x08006dcf
 8006218:	0800671f 	.word	0x0800671f
 800621c:	08006dcf 	.word	0x08006dcf
 8006220:	08006dcf 	.word	0x08006dcf
 8006224:	08006dcf 	.word	0x08006dcf
 8006228:	08006797 	.word	0x08006797
 800622c:	08006dcf 	.word	0x08006dcf
 8006230:	08006dcf 	.word	0x08006dcf
 8006234:	08006dcf 	.word	0x08006dcf
 8006238:	08006dcf 	.word	0x08006dcf
 800623c:	08006dcf 	.word	0x08006dcf
 8006240:	08006dcf 	.word	0x08006dcf
 8006244:	08006dcf 	.word	0x08006dcf
 8006248:	0800681b 	.word	0x0800681b
 800624c:	08006dcf 	.word	0x08006dcf
 8006250:	08006dcf 	.word	0x08006dcf
 8006254:	08006dcf 	.word	0x08006dcf
 8006258:	08006dcf 	.word	0x08006dcf
 800625c:	08006dcf 	.word	0x08006dcf
 8006260:	08006dcf 	.word	0x08006dcf
 8006264:	08006dcf 	.word	0x08006dcf
 8006268:	08006dcf 	.word	0x08006dcf
 800626c:	08006dcf 	.word	0x08006dcf
 8006270:	08006dcf 	.word	0x08006dcf
 8006274:	08006dcf 	.word	0x08006dcf
 8006278:	08006dcf 	.word	0x08006dcf
 800627c:	08006dcf 	.word	0x08006dcf
 8006280:	08006dcf 	.word	0x08006dcf
 8006284:	08006dcf 	.word	0x08006dcf
 8006288:	0800689d 	.word	0x0800689d
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2b40      	cmp	r3, #64	; 0x40
 8006290:	f000 83e6 	beq.w	8006a60 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8006294:	f000 bd9b 	b.w	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8006298:	40021000 	.word	0x40021000
 800629c:	0007a120 	.word	0x0007a120
 80062a0:	08015f40 	.word	0x08015f40
 80062a4:	00f42400 	.word	0x00f42400
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80062a8:	69b9      	ldr	r1, [r7, #24]
 80062aa:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80062ae:	f000 ff83 	bl	80071b8 <RCCEx_GetSAIxPeriphCLKFreq>
 80062b2:	61f8      	str	r0, [r7, #28]
      break;
 80062b4:	f000 bd8e 	b.w	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80062b8:	69b9      	ldr	r1, [r7, #24]
 80062ba:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80062be:	f000 ff7b 	bl	80071b8 <RCCEx_GetSAIxPeriphCLKFreq>
 80062c2:	61f8      	str	r0, [r7, #28]
      break;
 80062c4:	f000 bd86 	b.w	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80062c8:	4b9a      	ldr	r3, [pc, #616]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80062ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ce:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80062d2:	60fb      	str	r3, [r7, #12]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80062da:	d015      	beq.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80062e2:	f200 8092 	bhi.w	800640a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80062ec:	d029      	beq.n	8006342 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80062f4:	f200 8089 	bhi.w	800640a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d07b      	beq.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006304:	d04a      	beq.n	800639c <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
          break;
 8006306:	e080      	b.n	800640a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006308:	4b8a      	ldr	r3, [pc, #552]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0302 	and.w	r3, r3, #2
 8006310:	2b02      	cmp	r3, #2
 8006312:	d17d      	bne.n	8006410 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006314:	4b87      	ldr	r3, [pc, #540]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0308 	and.w	r3, r3, #8
 800631c:	2b00      	cmp	r3, #0
 800631e:	d005      	beq.n	800632c <HAL_RCCEx_GetPeriphCLKFreq+0x384>
 8006320:	4b84      	ldr	r3, [pc, #528]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	091b      	lsrs	r3, r3, #4
 8006326:	f003 030f 	and.w	r3, r3, #15
 800632a:	e005      	b.n	8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 800632c:	4b81      	ldr	r3, [pc, #516]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800632e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006332:	0a1b      	lsrs	r3, r3, #8
 8006334:	f003 030f 	and.w	r3, r3, #15
 8006338:	4a7f      	ldr	r2, [pc, #508]	; (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800633a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800633e:	61fb      	str	r3, [r7, #28]
          break;
 8006340:	e066      	b.n	8006410 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006342:	4b7c      	ldr	r3, [pc, #496]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800634a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800634e:	d162      	bne.n	8006416 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006350:	4b78      	ldr	r3, [pc, #480]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006358:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800635c:	d15b      	bne.n	8006416 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800635e:	4b75      	ldr	r3, [pc, #468]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	0a1b      	lsrs	r3, r3, #8
 8006364:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006368:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800636a:	69bb      	ldr	r3, [r7, #24]
 800636c:	68ba      	ldr	r2, [r7, #8]
 800636e:	fb03 f202 	mul.w	r2, r3, r2
 8006372:	4b70      	ldr	r3, [pc, #448]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	091b      	lsrs	r3, r3, #4
 8006378:	f003 030f 	and.w	r3, r3, #15
 800637c:	3301      	adds	r3, #1
 800637e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006382:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006384:	4b6b      	ldr	r3, [pc, #428]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	0d5b      	lsrs	r3, r3, #21
 800638a:	f003 0303 	and.w	r3, r3, #3
 800638e:	3301      	adds	r3, #1
 8006390:	005b      	lsls	r3, r3, #1
 8006392:	69ba      	ldr	r2, [r7, #24]
 8006394:	fbb2 f3f3 	udiv	r3, r2, r3
 8006398:	61fb      	str	r3, [r7, #28]
          break;
 800639a:	e03c      	b.n	8006416 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800639c:	4b65      	ldr	r3, [pc, #404]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80063a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80063a8:	d138      	bne.n	800641c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80063aa:	4b62      	ldr	r3, [pc, #392]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80063ac:	691b      	ldr	r3, [r3, #16]
 80063ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80063b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063b6:	d131      	bne.n	800641c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80063b8:	4b5e      	ldr	r3, [pc, #376]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	0a1b      	lsrs	r3, r3, #8
 80063be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063c2:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	68ba      	ldr	r2, [r7, #8]
 80063c8:	fb03 f202 	mul.w	r2, r3, r2
 80063cc:	4b59      	ldr	r3, [pc, #356]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	091b      	lsrs	r3, r3, #4
 80063d2:	f003 030f 	and.w	r3, r3, #15
 80063d6:	3301      	adds	r3, #1
 80063d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80063dc:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80063de:	4b55      	ldr	r3, [pc, #340]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80063e0:	691b      	ldr	r3, [r3, #16]
 80063e2:	0d5b      	lsrs	r3, r3, #21
 80063e4:	f003 0303 	and.w	r3, r3, #3
 80063e8:	3301      	adds	r3, #1
 80063ea:	005b      	lsls	r3, r3, #1
 80063ec:	69ba      	ldr	r2, [r7, #24]
 80063ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80063f2:	61fb      	str	r3, [r7, #28]
          break;
 80063f4:	e012      	b.n	800641c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80063f6:	4b4f      	ldr	r3, [pc, #316]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80063f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80063fc:	f003 0302 	and.w	r3, r3, #2
 8006400:	2b02      	cmp	r3, #2
 8006402:	d10e      	bne.n	8006422 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI48_VALUE;
 8006404:	4b4d      	ldr	r3, [pc, #308]	; (800653c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006406:	61fb      	str	r3, [r7, #28]
          break;
 8006408:	e00b      	b.n	8006422 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          break;
 800640a:	bf00      	nop
 800640c:	f000 bce2 	b.w	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006410:	bf00      	nop
 8006412:	f000 bcdf 	b.w	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006416:	bf00      	nop
 8006418:	f000 bcdc 	b.w	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800641c:	bf00      	nop
 800641e:	f000 bcd9 	b.w	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006422:	bf00      	nop
        break;
 8006424:	f000 bcd6 	b.w	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8006428:	4b42      	ldr	r3, [pc, #264]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800642a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800642e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006432:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006436:	d13d      	bne.n	80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006438:	4b3e      	ldr	r3, [pc, #248]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006440:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006444:	f040 84c5 	bne.w	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8006448:	4b3a      	ldr	r3, [pc, #232]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006450:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006454:	f040 84bd 	bne.w	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006458:	4b36      	ldr	r3, [pc, #216]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	0a1b      	lsrs	r3, r3, #8
 800645e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006462:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006464:	69bb      	ldr	r3, [r7, #24]
 8006466:	68ba      	ldr	r2, [r7, #8]
 8006468:	fb03 f202 	mul.w	r2, r3, r2
 800646c:	4b31      	ldr	r3, [pc, #196]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	091b      	lsrs	r3, r3, #4
 8006472:	f003 030f 	and.w	r3, r3, #15
 8006476:	3301      	adds	r3, #1
 8006478:	fbb2 f3f3 	udiv	r3, r2, r3
 800647c:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800647e:	4b2d      	ldr	r3, [pc, #180]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	0edb      	lsrs	r3, r3, #27
 8006484:	f003 031f 	and.w	r3, r3, #31
 8006488:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d10a      	bne.n	80064a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8006490:	4b28      	ldr	r3, [pc, #160]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006498:	2b00      	cmp	r3, #0
 800649a:	d002      	beq.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
                pllp = 17U;
 800649c:	2311      	movs	r3, #17
 800649e:	617b      	str	r3, [r7, #20]
 80064a0:	e001      	b.n	80064a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 7U;
 80064a2:	2307      	movs	r3, #7
 80064a4:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 80064a6:	69ba      	ldr	r2, [r7, #24]
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80064ae:	61fb      	str	r3, [r7, #28]
      break;
 80064b0:	f000 bc8f 	b.w	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80064b4:	4b1f      	ldr	r3, [pc, #124]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80064b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ba:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80064be:	60fb      	str	r3, [r7, #12]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80064c6:	d016      	beq.n	80064f6 <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80064ce:	f200 809b 	bhi.w	8006608 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064d8:	d032      	beq.n	8006540 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064e0:	f200 8092 	bhi.w	8006608 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	f000 8084 	beq.w	80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80064f2:	d052      	beq.n	800659a <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
          break;
 80064f4:	e088      	b.n	8006608 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80064f6:	4b0f      	ldr	r3, [pc, #60]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 0302 	and.w	r3, r3, #2
 80064fe:	2b02      	cmp	r3, #2
 8006500:	f040 8084 	bne.w	800660c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006504:	4b0b      	ldr	r3, [pc, #44]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 0308 	and.w	r3, r3, #8
 800650c:	2b00      	cmp	r3, #0
 800650e:	d005      	beq.n	800651c <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8006510:	4b08      	ldr	r3, [pc, #32]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	091b      	lsrs	r3, r3, #4
 8006516:	f003 030f 	and.w	r3, r3, #15
 800651a:	e005      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 800651c:	4b05      	ldr	r3, [pc, #20]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800651e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006522:	0a1b      	lsrs	r3, r3, #8
 8006524:	f003 030f 	and.w	r3, r3, #15
 8006528:	4a03      	ldr	r2, [pc, #12]	; (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800652a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800652e:	61fb      	str	r3, [r7, #28]
          break;
 8006530:	e06c      	b.n	800660c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8006532:	bf00      	nop
 8006534:	40021000 	.word	0x40021000
 8006538:	08015f40 	.word	0x08015f40
 800653c:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006540:	4ba5      	ldr	r3, [pc, #660]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006548:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800654c:	d160      	bne.n	8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800654e:	4ba2      	ldr	r3, [pc, #648]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006556:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800655a:	d159      	bne.n	8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800655c:	4b9e      	ldr	r3, [pc, #632]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	0a1b      	lsrs	r3, r3, #8
 8006562:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006566:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	fb03 f202 	mul.w	r2, r3, r2
 8006570:	4b99      	ldr	r3, [pc, #612]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	091b      	lsrs	r3, r3, #4
 8006576:	f003 030f 	and.w	r3, r3, #15
 800657a:	3301      	adds	r3, #1
 800657c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006580:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006582:	4b95      	ldr	r3, [pc, #596]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006584:	68db      	ldr	r3, [r3, #12]
 8006586:	0d5b      	lsrs	r3, r3, #21
 8006588:	f003 0303 	and.w	r3, r3, #3
 800658c:	3301      	adds	r3, #1
 800658e:	005b      	lsls	r3, r3, #1
 8006590:	69ba      	ldr	r2, [r7, #24]
 8006592:	fbb2 f3f3 	udiv	r3, r2, r3
 8006596:	61fb      	str	r3, [r7, #28]
          break;
 8006598:	e03a      	b.n	8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800659a:	4b8f      	ldr	r3, [pc, #572]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80065a6:	d135      	bne.n	8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80065a8:	4b8b      	ldr	r3, [pc, #556]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80065aa:	691b      	ldr	r3, [r3, #16]
 80065ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065b4:	d12e      	bne.n	8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80065b6:	4b88      	ldr	r3, [pc, #544]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80065b8:	691b      	ldr	r3, [r3, #16]
 80065ba:	0a1b      	lsrs	r3, r3, #8
 80065bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065c0:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80065c2:	69bb      	ldr	r3, [r7, #24]
 80065c4:	68ba      	ldr	r2, [r7, #8]
 80065c6:	fb03 f202 	mul.w	r2, r3, r2
 80065ca:	4b83      	ldr	r3, [pc, #524]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80065cc:	691b      	ldr	r3, [r3, #16]
 80065ce:	091b      	lsrs	r3, r3, #4
 80065d0:	f003 030f 	and.w	r3, r3, #15
 80065d4:	3301      	adds	r3, #1
 80065d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80065da:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80065dc:	4b7e      	ldr	r3, [pc, #504]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80065de:	691b      	ldr	r3, [r3, #16]
 80065e0:	0d5b      	lsrs	r3, r3, #21
 80065e2:	f003 0303 	and.w	r3, r3, #3
 80065e6:	3301      	adds	r3, #1
 80065e8:	005b      	lsls	r3, r3, #1
 80065ea:	69ba      	ldr	r2, [r7, #24]
 80065ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80065f0:	61fb      	str	r3, [r7, #28]
          break;
 80065f2:	e00f      	b.n	8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80065f4:	4b78      	ldr	r3, [pc, #480]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80065f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80065fa:	f003 0302 	and.w	r3, r3, #2
 80065fe:	2b02      	cmp	r3, #2
 8006600:	d10a      	bne.n	8006618 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            frequency = HSI48_VALUE;
 8006602:	4b76      	ldr	r3, [pc, #472]	; (80067dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006604:	61fb      	str	r3, [r7, #28]
          break;
 8006606:	e007      	b.n	8006618 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          break;
 8006608:	bf00      	nop
 800660a:	e3e2      	b.n	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 800660c:	bf00      	nop
 800660e:	e3e0      	b.n	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8006610:	bf00      	nop
 8006612:	e3de      	b.n	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8006614:	bf00      	nop
 8006616:	e3dc      	b.n	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8006618:	bf00      	nop
      break;
 800661a:	e3da      	b.n	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800661c:	4b6e      	ldr	r3, [pc, #440]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800661e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006622:	f003 0303 	and.w	r3, r3, #3
 8006626:	60fb      	str	r3, [r7, #12]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2b03      	cmp	r3, #3
 800662c:	d827      	bhi.n	800667e <HAL_RCCEx_GetPeriphCLKFreq+0x6d6>
 800662e:	a201      	add	r2, pc, #4	; (adr r2, 8006634 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8006630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006634:	08006645 	.word	0x08006645
 8006638:	0800664d 	.word	0x0800664d
 800663c:	08006655 	.word	0x08006655
 8006640:	08006669 	.word	0x08006669
          frequency = HAL_RCC_GetPCLK2Freq();
 8006644:	f7ff f81a 	bl	800567c <HAL_RCC_GetPCLK2Freq>
 8006648:	61f8      	str	r0, [r7, #28]
          break;
 800664a:	e01d      	b.n	8006688 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          frequency = HAL_RCC_GetSysClockFreq();
 800664c:	f7fe ff6a 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 8006650:	61f8      	str	r0, [r7, #28]
          break;
 8006652:	e019      	b.n	8006688 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006654:	4b60      	ldr	r3, [pc, #384]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800665c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006660:	d10f      	bne.n	8006682 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
            frequency = HSI_VALUE;
 8006662:	4b5f      	ldr	r3, [pc, #380]	; (80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8006664:	61fb      	str	r3, [r7, #28]
          break;
 8006666:	e00c      	b.n	8006682 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006668:	4b5b      	ldr	r3, [pc, #364]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800666a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800666e:	f003 0302 	and.w	r3, r3, #2
 8006672:	2b02      	cmp	r3, #2
 8006674:	d107      	bne.n	8006686 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = LSE_VALUE;
 8006676:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800667a:	61fb      	str	r3, [r7, #28]
          break;
 800667c:	e003      	b.n	8006686 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          break;
 800667e:	bf00      	nop
 8006680:	e3a8      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006682:	bf00      	nop
 8006684:	e3a6      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006686:	bf00      	nop
        break;
 8006688:	e3a4      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800668a:	4b53      	ldr	r3, [pc, #332]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800668c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006690:	f003 030c 	and.w	r3, r3, #12
 8006694:	60fb      	str	r3, [r7, #12]
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2b0c      	cmp	r3, #12
 800669a:	d83a      	bhi.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 800669c:	a201      	add	r2, pc, #4	; (adr r2, 80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>)
 800669e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066a2:	bf00      	nop
 80066a4:	080066d9 	.word	0x080066d9
 80066a8:	08006713 	.word	0x08006713
 80066ac:	08006713 	.word	0x08006713
 80066b0:	08006713 	.word	0x08006713
 80066b4:	080066e1 	.word	0x080066e1
 80066b8:	08006713 	.word	0x08006713
 80066bc:	08006713 	.word	0x08006713
 80066c0:	08006713 	.word	0x08006713
 80066c4:	080066e9 	.word	0x080066e9
 80066c8:	08006713 	.word	0x08006713
 80066cc:	08006713 	.word	0x08006713
 80066d0:	08006713 	.word	0x08006713
 80066d4:	080066fd 	.word	0x080066fd
          frequency = HAL_RCC_GetPCLK1Freq();
 80066d8:	f7fe ffba 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 80066dc:	61f8      	str	r0, [r7, #28]
          break;
 80066de:	e01d      	b.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          frequency = HAL_RCC_GetSysClockFreq();
 80066e0:	f7fe ff20 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 80066e4:	61f8      	str	r0, [r7, #28]
          break;
 80066e6:	e019      	b.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80066e8:	4b3b      	ldr	r3, [pc, #236]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066f4:	d10f      	bne.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
            frequency = HSI_VALUE;
 80066f6:	4b3a      	ldr	r3, [pc, #232]	; (80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80066f8:	61fb      	str	r3, [r7, #28]
          break;
 80066fa:	e00c      	b.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80066fc:	4b36      	ldr	r3, [pc, #216]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80066fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006702:	f003 0302 	and.w	r3, r3, #2
 8006706:	2b02      	cmp	r3, #2
 8006708:	d107      	bne.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = LSE_VALUE;
 800670a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800670e:	61fb      	str	r3, [r7, #28]
          break;
 8006710:	e003      	b.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          break;
 8006712:	bf00      	nop
 8006714:	e35e      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006716:	bf00      	nop
 8006718:	e35c      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800671a:	bf00      	nop
        break;
 800671c:	e35a      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800671e:	4b2e      	ldr	r3, [pc, #184]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006724:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006728:	60fb      	str	r3, [r7, #12]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2b30      	cmp	r3, #48	; 0x30
 800672e:	d021      	beq.n	8006774 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2b30      	cmp	r3, #48	; 0x30
 8006734:	d829      	bhi.n	800678a <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2b20      	cmp	r3, #32
 800673a:	d011      	beq.n	8006760 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2b20      	cmp	r3, #32
 8006740:	d823      	bhi.n	800678a <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d003      	beq.n	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2b10      	cmp	r3, #16
 800674c:	d004      	beq.n	8006758 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
          break;
 800674e:	e01c      	b.n	800678a <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006750:	f7fe ff7e 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 8006754:	61f8      	str	r0, [r7, #28]
          break;
 8006756:	e01d      	b.n	8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          frequency = HAL_RCC_GetSysClockFreq();
 8006758:	f7fe fee4 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 800675c:	61f8      	str	r0, [r7, #28]
          break;
 800675e:	e019      	b.n	8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006760:	4b1d      	ldr	r3, [pc, #116]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006768:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800676c:	d10f      	bne.n	800678e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
            frequency = HSI_VALUE;
 800676e:	4b1c      	ldr	r3, [pc, #112]	; (80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8006770:	61fb      	str	r3, [r7, #28]
          break;
 8006772:	e00c      	b.n	800678e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006774:	4b18      	ldr	r3, [pc, #96]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006776:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800677a:	f003 0302 	and.w	r3, r3, #2
 800677e:	2b02      	cmp	r3, #2
 8006780:	d107      	bne.n	8006792 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = LSE_VALUE;
 8006782:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006786:	61fb      	str	r3, [r7, #28]
          break;
 8006788:	e003      	b.n	8006792 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          break;
 800678a:	bf00      	nop
 800678c:	e322      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800678e:	bf00      	nop
 8006790:	e320      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006792:	bf00      	nop
        break;
 8006794:	e31e      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006796:	4b10      	ldr	r3, [pc, #64]	; (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800679c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80067a0:	60fb      	str	r3, [r7, #12]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2bc0      	cmp	r3, #192	; 0xc0
 80067a6:	d027      	beq.n	80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2bc0      	cmp	r3, #192	; 0xc0
 80067ac:	d82f      	bhi.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2b80      	cmp	r3, #128	; 0x80
 80067b2:	d017      	beq.n	80067e4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2b80      	cmp	r3, #128	; 0x80
 80067b8:	d829      	bhi.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d003      	beq.n	80067c8 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2b40      	cmp	r3, #64	; 0x40
 80067c4:	d004      	beq.n	80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
          break;
 80067c6:	e022      	b.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
          frequency = HAL_RCC_GetPCLK1Freq();
 80067c8:	f7fe ff42 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 80067cc:	61f8      	str	r0, [r7, #28]
          break;
 80067ce:	e023      	b.n	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          frequency = HAL_RCC_GetSysClockFreq();
 80067d0:	f7fe fea8 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 80067d4:	61f8      	str	r0, [r7, #28]
          break;
 80067d6:	e01f      	b.n	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 80067d8:	40021000 	.word	0x40021000
 80067dc:	02dc6c00 	.word	0x02dc6c00
 80067e0:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80067e4:	4b9b      	ldr	r3, [pc, #620]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067f0:	d10f      	bne.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HSI_VALUE;
 80067f2:	4b99      	ldr	r3, [pc, #612]	; (8006a58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80067f4:	61fb      	str	r3, [r7, #28]
          break;
 80067f6:	e00c      	b.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80067f8:	4b96      	ldr	r3, [pc, #600]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80067fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067fe:	f003 0302 	and.w	r3, r3, #2
 8006802:	2b02      	cmp	r3, #2
 8006804:	d107      	bne.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = LSE_VALUE;
 8006806:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800680a:	61fb      	str	r3, [r7, #28]
          break;
 800680c:	e003      	b.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 800680e:	bf00      	nop
 8006810:	e2e0      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006812:	bf00      	nop
 8006814:	e2de      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006816:	bf00      	nop
        break;
 8006818:	e2dc      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800681a:	4b8e      	ldr	r3, [pc, #568]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800681c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006820:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006824:	60fb      	str	r3, [r7, #12]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800682c:	d025      	beq.n	800687a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006834:	d82c      	bhi.n	8006890 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800683c:	d013      	beq.n	8006866 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006844:	d824      	bhi.n	8006890 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d004      	beq.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006852:	d004      	beq.n	800685e <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
          break;
 8006854:	e01c      	b.n	8006890 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006856:	f7fe fefb 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 800685a:	61f8      	str	r0, [r7, #28]
          break;
 800685c:	e01d      	b.n	800689a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 800685e:	f7fe fe61 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 8006862:	61f8      	str	r0, [r7, #28]
          break;
 8006864:	e019      	b.n	800689a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006866:	4b7b      	ldr	r3, [pc, #492]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800686e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006872:	d10f      	bne.n	8006894 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
            frequency = HSI_VALUE;
 8006874:	4b78      	ldr	r3, [pc, #480]	; (8006a58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006876:	61fb      	str	r3, [r7, #28]
          break;
 8006878:	e00c      	b.n	8006894 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800687a:	4b76      	ldr	r3, [pc, #472]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800687c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006880:	f003 0302 	and.w	r3, r3, #2
 8006884:	2b02      	cmp	r3, #2
 8006886:	d107      	bne.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = LSE_VALUE;
 8006888:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800688c:	61fb      	str	r3, [r7, #28]
          break;
 800688e:	e003      	b.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 8006890:	bf00      	nop
 8006892:	e29f      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006894:	bf00      	nop
 8006896:	e29d      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006898:	bf00      	nop
        break;
 800689a:	e29b      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800689c:	4b6d      	ldr	r3, [pc, #436]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800689e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068a2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80068a6:	60fb      	str	r3, [r7, #12]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80068ae:	d025      	beq.n	80068fc <HAL_RCCEx_GetPeriphCLKFreq+0x954>
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80068b6:	d82c      	bhi.n	8006912 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068be:	d013      	beq.n	80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0x940>
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068c6:	d824      	bhi.n	8006912 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d004      	beq.n	80068d8 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068d4:	d004      	beq.n	80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
          break;
 80068d6:	e01c      	b.n	8006912 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80068d8:	f7fe feba 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 80068dc:	61f8      	str	r0, [r7, #28]
          break;
 80068de:	e01d      	b.n	800691c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = HAL_RCC_GetSysClockFreq();
 80068e0:	f7fe fe20 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 80068e4:	61f8      	str	r0, [r7, #28]
          break;
 80068e6:	e019      	b.n	800691c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80068e8:	4b5a      	ldr	r3, [pc, #360]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068f4:	d10f      	bne.n	8006916 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
            frequency = HSI_VALUE;
 80068f6:	4b58      	ldr	r3, [pc, #352]	; (8006a58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80068f8:	61fb      	str	r3, [r7, #28]
          break;
 80068fa:	e00c      	b.n	8006916 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80068fc:	4b55      	ldr	r3, [pc, #340]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80068fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006902:	f003 0302 	and.w	r3, r3, #2
 8006906:	2b02      	cmp	r3, #2
 8006908:	d107      	bne.n	800691a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = LSE_VALUE;
 800690a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800690e:	61fb      	str	r3, [r7, #28]
          break;
 8006910:	e003      	b.n	800691a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          break;
 8006912:	bf00      	nop
 8006914:	e25e      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006916:	bf00      	nop
 8006918:	e25c      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800691a:	bf00      	nop
        break;
 800691c:	e25a      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800691e:	4b4d      	ldr	r3, [pc, #308]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006924:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006928:	60fb      	str	r3, [r7, #12]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006930:	d007      	beq.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006938:	d12f      	bne.n	800699a <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
          frequency = HAL_RCC_GetSysClockFreq();
 800693a:	f7fe fdf3 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 800693e:	61f8      	str	r0, [r7, #28]
          break;
 8006940:	e02e      	b.n	80069a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8006942:	4b44      	ldr	r3, [pc, #272]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800694a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800694e:	d126      	bne.n	800699e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
 8006950:	4b40      	ldr	r3, [pc, #256]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006952:	691b      	ldr	r3, [r3, #16]
 8006954:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006958:	2b00      	cmp	r3, #0
 800695a:	d020      	beq.n	800699e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800695c:	4b3d      	ldr	r3, [pc, #244]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800695e:	691b      	ldr	r3, [r3, #16]
 8006960:	0a1b      	lsrs	r3, r3, #8
 8006962:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006966:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	68ba      	ldr	r2, [r7, #8]
 800696c:	fb03 f202 	mul.w	r2, r3, r2
 8006970:	4b38      	ldr	r3, [pc, #224]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006972:	691b      	ldr	r3, [r3, #16]
 8006974:	091b      	lsrs	r3, r3, #4
 8006976:	f003 030f 	and.w	r3, r3, #15
 800697a:	3301      	adds	r3, #1
 800697c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006980:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8006982:	4b34      	ldr	r3, [pc, #208]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	0e5b      	lsrs	r3, r3, #25
 8006988:	f003 0303 	and.w	r3, r3, #3
 800698c:	3301      	adds	r3, #1
 800698e:	005b      	lsls	r3, r3, #1
 8006990:	69ba      	ldr	r2, [r7, #24]
 8006992:	fbb2 f3f3 	udiv	r3, r2, r3
 8006996:	61fb      	str	r3, [r7, #28]
          break;
 8006998:	e001      	b.n	800699e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          break;
 800699a:	bf00      	nop
 800699c:	e21a      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800699e:	bf00      	nop
        break;
 80069a0:	e218      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80069a2:	4b2c      	ldr	r3, [pc, #176]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80069a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80069a8:	f003 0304 	and.w	r3, r3, #4
 80069ac:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d103      	bne.n	80069bc <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
          frequency = HAL_RCC_GetPCLK2Freq();
 80069b4:	f7fe fe62 	bl	800567c <HAL_RCC_GetPCLK2Freq>
 80069b8:	61f8      	str	r0, [r7, #28]
        break;
 80069ba:	e20b      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          frequency = HAL_RCC_GetSysClockFreq();
 80069bc:	f7fe fdb2 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 80069c0:	61f8      	str	r0, [r7, #28]
        break;
 80069c2:	e207      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 80069c4:	4b23      	ldr	r3, [pc, #140]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80069c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80069ca:	f003 0318 	and.w	r3, r3, #24
 80069ce:	60fb      	str	r3, [r7, #12]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2b10      	cmp	r3, #16
 80069d4:	d010      	beq.n	80069f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2b10      	cmp	r3, #16
 80069da:	d834      	bhi.n	8006a46 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d003      	beq.n	80069ea <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2b08      	cmp	r3, #8
 80069e6:	d024      	beq.n	8006a32 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          break;
 80069e8:	e02d      	b.n	8006a46 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80069ea:	69b9      	ldr	r1, [r7, #24]
 80069ec:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80069f0:	f000 fbe2 	bl	80071b8 <RCCEx_GetSAIxPeriphCLKFreq>
 80069f4:	61f8      	str	r0, [r7, #28]
          break;
 80069f6:	e02b      	b.n	8006a50 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80069f8:	4b16      	ldr	r3, [pc, #88]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f003 0302 	and.w	r3, r3, #2
 8006a00:	2b02      	cmp	r3, #2
 8006a02:	d122      	bne.n	8006a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006a04:	4b13      	ldr	r3, [pc, #76]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 0308 	and.w	r3, r3, #8
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d005      	beq.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 8006a10:	4b10      	ldr	r3, [pc, #64]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	091b      	lsrs	r3, r3, #4
 8006a16:	f003 030f 	and.w	r3, r3, #15
 8006a1a:	e005      	b.n	8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8006a1c:	4b0d      	ldr	r3, [pc, #52]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006a1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a22:	0a1b      	lsrs	r3, r3, #8
 8006a24:	f003 030f 	and.w	r3, r3, #15
 8006a28:	4a0c      	ldr	r2, [pc, #48]	; (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8006a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a2e:	61fb      	str	r3, [r7, #28]
          break;
 8006a30:	e00b      	b.n	8006a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006a32:	4b08      	ldr	r3, [pc, #32]	; (8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a3e:	d106      	bne.n	8006a4e <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = HSI_VALUE;
 8006a40:	4b05      	ldr	r3, [pc, #20]	; (8006a58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006a42:	61fb      	str	r3, [r7, #28]
          break;
 8006a44:	e003      	b.n	8006a4e <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          break;
 8006a46:	bf00      	nop
 8006a48:	e1c4      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006a4a:	bf00      	nop
 8006a4c:	e1c2      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006a4e:	bf00      	nop
        break;
 8006a50:	e1c0      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
 8006a52:	bf00      	nop
 8006a54:	40021000 	.word	0x40021000
 8006a58:	00f42400 	.word	0x00f42400
 8006a5c:	08015f40 	.word	0x08015f40
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006a60:	4b96      	ldr	r3, [pc, #600]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a66:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006a6a:	60fb      	str	r3, [r7, #12]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a72:	d013      	beq.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a7a:	d819      	bhi.n	8006ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d004      	beq.n	8006a8c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a88:	d004      	beq.n	8006a94 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
          break;
 8006a8a:	e011      	b.n	8006ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006a8c:	f7fe fde0 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 8006a90:	61f8      	str	r0, [r7, #28]
          break;
 8006a92:	e010      	b.n	8006ab6 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          frequency = HAL_RCC_GetSysClockFreq();
 8006a94:	f7fe fd46 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 8006a98:	61f8      	str	r0, [r7, #28]
          break;
 8006a9a:	e00c      	b.n	8006ab6 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006a9c:	4b87      	ldr	r3, [pc, #540]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006aa4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006aa8:	d104      	bne.n	8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = HSI_VALUE;
 8006aaa:	4b85      	ldr	r3, [pc, #532]	; (8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006aac:	61fb      	str	r3, [r7, #28]
          break;
 8006aae:	e001      	b.n	8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 8006ab0:	bf00      	nop
 8006ab2:	e18f      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006ab4:	bf00      	nop
        break;
 8006ab6:	e18d      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006ab8:	4b80      	ldr	r3, [pc, #512]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006abe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006ac2:	60fb      	str	r3, [r7, #12]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006aca:	d013      	beq.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ad2:	d819      	bhi.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d004      	beq.n	8006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ae0:	d004      	beq.n	8006aec <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          break;
 8006ae2:	e011      	b.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006ae4:	f7fe fdb4 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 8006ae8:	61f8      	str	r0, [r7, #28]
          break;
 8006aea:	e010      	b.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          frequency = HAL_RCC_GetSysClockFreq();
 8006aec:	f7fe fd1a 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 8006af0:	61f8      	str	r0, [r7, #28]
          break;
 8006af2:	e00c      	b.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006af4:	4b71      	ldr	r3, [pc, #452]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006afc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b00:	d104      	bne.n	8006b0c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
            frequency = HSI_VALUE;
 8006b02:	4b6f      	ldr	r3, [pc, #444]	; (8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006b04:	61fb      	str	r3, [r7, #28]
          break;
 8006b06:	e001      	b.n	8006b0c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          break;
 8006b08:	bf00      	nop
 8006b0a:	e163      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006b0c:	bf00      	nop
        break;
 8006b0e:	e161      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006b10:	4b6a      	ldr	r3, [pc, #424]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b16:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006b1a:	60fb      	str	r3, [r7, #12]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b22:	d013      	beq.n	8006b4c <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b2a:	d819      	bhi.n	8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d004      	beq.n	8006b3c <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b38:	d004      	beq.n	8006b44 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
          break;
 8006b3a:	e011      	b.n	8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006b3c:	f7fe fd88 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 8006b40:	61f8      	str	r0, [r7, #28]
          break;
 8006b42:	e010      	b.n	8006b66 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          frequency = HAL_RCC_GetSysClockFreq();
 8006b44:	f7fe fcee 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 8006b48:	61f8      	str	r0, [r7, #28]
          break;
 8006b4a:	e00c      	b.n	8006b66 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006b4c:	4b5b      	ldr	r3, [pc, #364]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b58:	d104      	bne.n	8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
            frequency = HSI_VALUE;
 8006b5a:	4b59      	ldr	r3, [pc, #356]	; (8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006b5c:	61fb      	str	r3, [r7, #28]
          break;
 8006b5e:	e001      	b.n	8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          break;
 8006b60:	bf00      	nop
 8006b62:	e137      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006b64:	bf00      	nop
        break;
 8006b66:	e135      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8006b68:	4b54      	ldr	r3, [pc, #336]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006b6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b6e:	f003 0303 	and.w	r3, r3, #3
 8006b72:	60fb      	str	r3, [r7, #12]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2b02      	cmp	r3, #2
 8006b78:	d011      	beq.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2b02      	cmp	r3, #2
 8006b7e:	d818      	bhi.n	8006bb2 <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d003      	beq.n	8006b8e <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d004      	beq.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
          break;
 8006b8c:	e011      	b.n	8006bb2 <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006b8e:	f7fe fd5f 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 8006b92:	61f8      	str	r0, [r7, #28]
          break;
 8006b94:	e010      	b.n	8006bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          frequency = HAL_RCC_GetSysClockFreq();
 8006b96:	f7fe fcc5 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 8006b9a:	61f8      	str	r0, [r7, #28]
          break;
 8006b9c:	e00c      	b.n	8006bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006b9e:	4b47      	ldr	r3, [pc, #284]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ba6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006baa:	d104      	bne.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
            frequency = HSI_VALUE;
 8006bac:	4b44      	ldr	r3, [pc, #272]	; (8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006bae:	61fb      	str	r3, [r7, #28]
          break;
 8006bb0:	e001      	b.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          break;
 8006bb2:	bf00      	nop
 8006bb4:	e10e      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006bb6:	bf00      	nop
        break;
 8006bb8:	e10c      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006bba:	4b40      	ldr	r3, [pc, #256]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bc0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006bc4:	60fb      	str	r3, [r7, #12]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006bcc:	d02c      	beq.n	8006c28 <HAL_RCCEx_GetPeriphCLKFreq+0xc80>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006bd4:	d833      	bhi.n	8006c3e <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006bdc:	d01a      	beq.n	8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0xc6c>
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006be4:	d82b      	bhi.n	8006c3e <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d004      	beq.n	8006bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006bf2:	d004      	beq.n	8006bfe <HAL_RCCEx_GetPeriphCLKFreq+0xc56>
          break;
 8006bf4:	e023      	b.n	8006c3e <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006bf6:	f7fe fd2b 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 8006bfa:	61f8      	str	r0, [r7, #28]
          break;
 8006bfc:	e026      	b.n	8006c4c <HAL_RCCEx_GetPeriphCLKFreq+0xca4>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006bfe:	4b2f      	ldr	r3, [pc, #188]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006c00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c04:	f003 0302 	and.w	r3, r3, #2
 8006c08:	2b02      	cmp	r3, #2
 8006c0a:	d11a      	bne.n	8006c42 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
              frequency = LSI_VALUE;
 8006c0c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006c10:	61fb      	str	r3, [r7, #28]
          break;
 8006c12:	e016      	b.n	8006c42 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c14:	4b29      	ldr	r3, [pc, #164]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c20:	d111      	bne.n	8006c46 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
            frequency = HSI_VALUE;
 8006c22:	4b27      	ldr	r3, [pc, #156]	; (8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006c24:	61fb      	str	r3, [r7, #28]
          break;
 8006c26:	e00e      	b.n	8006c46 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006c28:	4b24      	ldr	r3, [pc, #144]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c2e:	f003 0302 	and.w	r3, r3, #2
 8006c32:	2b02      	cmp	r3, #2
 8006c34:	d109      	bne.n	8006c4a <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = LSE_VALUE;
 8006c36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c3a:	61fb      	str	r3, [r7, #28]
          break;
 8006c3c:	e005      	b.n	8006c4a <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          break;
 8006c3e:	bf00      	nop
 8006c40:	e0c8      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006c42:	bf00      	nop
 8006c44:	e0c6      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006c46:	bf00      	nop
 8006c48:	e0c4      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006c4a:	bf00      	nop
        break;
 8006c4c:	e0c2      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006c4e:	4b1b      	ldr	r3, [pc, #108]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c54:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006c58:	60fb      	str	r3, [r7, #12]
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006c60:	d030      	beq.n	8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006c68:	d837      	bhi.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006c70:	d01a      	beq.n	8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006c78:	d82f      	bhi.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d004      	beq.n	8006c8a <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c86:	d004      	beq.n	8006c92 <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          break;
 8006c88:	e027      	b.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006c8a:	f7fe fce1 	bl	8005650 <HAL_RCC_GetPCLK1Freq>
 8006c8e:	61f8      	str	r0, [r7, #28]
          break;
 8006c90:	e02a      	b.n	8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006c92:	4b0a      	ldr	r3, [pc, #40]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006c94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c98:	f003 0302 	and.w	r3, r3, #2
 8006c9c:	2b02      	cmp	r3, #2
 8006c9e:	d11e      	bne.n	8006cde <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
              frequency = LSI_VALUE;
 8006ca0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006ca4:	61fb      	str	r3, [r7, #28]
          break;
 8006ca6:	e01a      	b.n	8006cde <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006ca8:	4b04      	ldr	r3, [pc, #16]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cb4:	d115      	bne.n	8006ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
            frequency = HSI_VALUE;
 8006cb6:	4b02      	ldr	r3, [pc, #8]	; (8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006cb8:	61fb      	str	r3, [r7, #28]
          break;
 8006cba:	e012      	b.n	8006ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8006cbc:	40021000 	.word	0x40021000
 8006cc0:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006cc4:	4b46      	ldr	r3, [pc, #280]	; (8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8006cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cca:	f003 0302 	and.w	r3, r3, #2
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	d109      	bne.n	8006ce6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = LSE_VALUE;
 8006cd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006cd6:	61fb      	str	r3, [r7, #28]
          break;
 8006cd8:	e005      	b.n	8006ce6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
          break;
 8006cda:	bf00      	nop
 8006cdc:	e07a      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006cde:	bf00      	nop
 8006ce0:	e078      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006ce2:	bf00      	nop
 8006ce4:	e076      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006ce6:	bf00      	nop
        break;
 8006ce8:	e074      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8006cea:	4b3d      	ldr	r3, [pc, #244]	; (8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8006cec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006cf0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006cf4:	60fb      	str	r3, [r7, #12]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006cfc:	d02c      	beq.n	8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d04:	d855      	bhi.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d004      	beq.n	8006d16 <HAL_RCCEx_GetPeriphCLKFreq+0xd6e>
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d12:	d004      	beq.n	8006d1e <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
          break;
 8006d14:	e04d      	b.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
          frequency = HAL_RCC_GetSysClockFreq();
 8006d16:	f7fe fc05 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 8006d1a:	61f8      	str	r0, [r7, #28]
          break;
 8006d1c:	e04e      	b.n	8006dbc <HAL_RCCEx_GetPeriphCLKFreq+0xe14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006d1e:	4b30      	ldr	r3, [pc, #192]	; (8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 0302 	and.w	r3, r3, #2
 8006d26:	2b02      	cmp	r3, #2
 8006d28:	d145      	bne.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006d2a:	4b2d      	ldr	r3, [pc, #180]	; (8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f003 0308 	and.w	r3, r3, #8
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d005      	beq.n	8006d42 <HAL_RCCEx_GetPeriphCLKFreq+0xd9a>
 8006d36:	4b2a      	ldr	r3, [pc, #168]	; (8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	091b      	lsrs	r3, r3, #4
 8006d3c:	f003 030f 	and.w	r3, r3, #15
 8006d40:	e005      	b.n	8006d4e <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
 8006d42:	4b27      	ldr	r3, [pc, #156]	; (8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8006d44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d48:	0a1b      	lsrs	r3, r3, #8
 8006d4a:	f003 030f 	and.w	r3, r3, #15
 8006d4e:	4a25      	ldr	r2, [pc, #148]	; (8006de4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d54:	61fb      	str	r3, [r7, #28]
          break;
 8006d56:	e02e      	b.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006d58:	4b21      	ldr	r3, [pc, #132]	; (8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d60:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006d64:	d129      	bne.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006d66:	4b1e      	ldr	r3, [pc, #120]	; (8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8006d68:	68db      	ldr	r3, [r3, #12]
 8006d6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d72:	d122      	bne.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006d74:	4b1a      	ldr	r3, [pc, #104]	; (8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8006d76:	68db      	ldr	r3, [r3, #12]
 8006d78:	0a1b      	lsrs	r3, r3, #8
 8006d7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d7e:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006d80:	69bb      	ldr	r3, [r7, #24]
 8006d82:	68ba      	ldr	r2, [r7, #8]
 8006d84:	fb03 f202 	mul.w	r2, r3, r2
 8006d88:	4b15      	ldr	r3, [pc, #84]	; (8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8006d8a:	68db      	ldr	r3, [r3, #12]
 8006d8c:	091b      	lsrs	r3, r3, #4
 8006d8e:	f003 030f 	and.w	r3, r3, #15
 8006d92:	3301      	adds	r3, #1
 8006d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d98:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006d9a:	4b11      	ldr	r3, [pc, #68]	; (8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	0d5b      	lsrs	r3, r3, #21
 8006da0:	f003 0303 	and.w	r3, r3, #3
 8006da4:	3301      	adds	r3, #1
 8006da6:	005b      	lsls	r3, r3, #1
 8006da8:	69ba      	ldr	r2, [r7, #24]
 8006daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dae:	61fb      	str	r3, [r7, #28]
          break;
 8006db0:	e003      	b.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          break;
 8006db2:	bf00      	nop
 8006db4:	e00e      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006db6:	bf00      	nop
 8006db8:	e00c      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8006dba:	bf00      	nop
        break;
 8006dbc:	e00a      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8006dbe:	bf00      	nop
 8006dc0:	e008      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8006dc2:	bf00      	nop
 8006dc4:	e006      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8006dc6:	bf00      	nop
 8006dc8:	e004      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8006dca:	bf00      	nop
 8006dcc:	e002      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8006dce:	bf00      	nop
 8006dd0:	e000      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8006dd2:	bf00      	nop
    }
  }

  return(frequency);
 8006dd4:	69fb      	ldr	r3, [r7, #28]
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3720      	adds	r7, #32
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}
 8006dde:	bf00      	nop
 8006de0:	40021000 	.word	0x40021000
 8006de4:	08015f40 	.word	0x08015f40

08006de8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b084      	sub	sp, #16
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006df2:	2300      	movs	r3, #0
 8006df4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006df6:	4b72      	ldr	r3, [pc, #456]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	f003 0303 	and.w	r3, r3, #3
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d00e      	beq.n	8006e20 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006e02:	4b6f      	ldr	r3, [pc, #444]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	f003 0203 	and.w	r2, r3, #3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d103      	bne.n	8006e1a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
       ||
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d142      	bne.n	8006ea0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	73fb      	strb	r3, [r7, #15]
 8006e1e:	e03f      	b.n	8006ea0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2b03      	cmp	r3, #3
 8006e26:	d018      	beq.n	8006e5a <RCCEx_PLLSAI1_Config+0x72>
 8006e28:	2b03      	cmp	r3, #3
 8006e2a:	d825      	bhi.n	8006e78 <RCCEx_PLLSAI1_Config+0x90>
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d002      	beq.n	8006e36 <RCCEx_PLLSAI1_Config+0x4e>
 8006e30:	2b02      	cmp	r3, #2
 8006e32:	d009      	beq.n	8006e48 <RCCEx_PLLSAI1_Config+0x60>
 8006e34:	e020      	b.n	8006e78 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006e36:	4b62      	ldr	r3, [pc, #392]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f003 0302 	and.w	r3, r3, #2
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d11d      	bne.n	8006e7e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e46:	e01a      	b.n	8006e7e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006e48:	4b5d      	ldr	r3, [pc, #372]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d116      	bne.n	8006e82 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e58:	e013      	b.n	8006e82 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006e5a:	4b59      	ldr	r3, [pc, #356]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d10f      	bne.n	8006e86 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006e66:	4b56      	ldr	r3, [pc, #344]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d109      	bne.n	8006e86 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006e76:	e006      	b.n	8006e86 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	73fb      	strb	r3, [r7, #15]
      break;
 8006e7c:	e004      	b.n	8006e88 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006e7e:	bf00      	nop
 8006e80:	e002      	b.n	8006e88 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006e82:	bf00      	nop
 8006e84:	e000      	b.n	8006e88 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006e86:	bf00      	nop
    }

    if(status == HAL_OK)
 8006e88:	7bfb      	ldrb	r3, [r7, #15]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d108      	bne.n	8006ea0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006e8e:	4b4c      	ldr	r3, [pc, #304]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e90:	68db      	ldr	r3, [r3, #12]
 8006e92:	f023 0203 	bic.w	r2, r3, #3
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4949      	ldr	r1, [pc, #292]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006ea0:	7bfb      	ldrb	r3, [r7, #15]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	f040 8086 	bne.w	8006fb4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006ea8:	4b45      	ldr	r3, [pc, #276]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a44      	ldr	r2, [pc, #272]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006eae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006eb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006eb4:	f7fb face 	bl	8002454 <HAL_GetTick>
 8006eb8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006eba:	e009      	b.n	8006ed0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006ebc:	f7fb faca 	bl	8002454 <HAL_GetTick>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	2b02      	cmp	r3, #2
 8006ec8:	d902      	bls.n	8006ed0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006eca:	2303      	movs	r3, #3
 8006ecc:	73fb      	strb	r3, [r7, #15]
        break;
 8006ece:	e005      	b.n	8006edc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006ed0:	4b3b      	ldr	r3, [pc, #236]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d1ef      	bne.n	8006ebc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006edc:	7bfb      	ldrb	r3, [r7, #15]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d168      	bne.n	8006fb4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d113      	bne.n	8006f10 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006ee8:	4b35      	ldr	r3, [pc, #212]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006eea:	691a      	ldr	r2, [r3, #16]
 8006eec:	4b35      	ldr	r3, [pc, #212]	; (8006fc4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006eee:	4013      	ands	r3, r2
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	6892      	ldr	r2, [r2, #8]
 8006ef4:	0211      	lsls	r1, r2, #8
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	68d2      	ldr	r2, [r2, #12]
 8006efa:	06d2      	lsls	r2, r2, #27
 8006efc:	4311      	orrs	r1, r2
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	6852      	ldr	r2, [r2, #4]
 8006f02:	3a01      	subs	r2, #1
 8006f04:	0112      	lsls	r2, r2, #4
 8006f06:	430a      	orrs	r2, r1
 8006f08:	492d      	ldr	r1, [pc, #180]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	610b      	str	r3, [r1, #16]
 8006f0e:	e02d      	b.n	8006f6c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d115      	bne.n	8006f42 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006f16:	4b2a      	ldr	r3, [pc, #168]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f18:	691a      	ldr	r2, [r3, #16]
 8006f1a:	4b2b      	ldr	r3, [pc, #172]	; (8006fc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	6892      	ldr	r2, [r2, #8]
 8006f22:	0211      	lsls	r1, r2, #8
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	6912      	ldr	r2, [r2, #16]
 8006f28:	0852      	lsrs	r2, r2, #1
 8006f2a:	3a01      	subs	r2, #1
 8006f2c:	0552      	lsls	r2, r2, #21
 8006f2e:	4311      	orrs	r1, r2
 8006f30:	687a      	ldr	r2, [r7, #4]
 8006f32:	6852      	ldr	r2, [r2, #4]
 8006f34:	3a01      	subs	r2, #1
 8006f36:	0112      	lsls	r2, r2, #4
 8006f38:	430a      	orrs	r2, r1
 8006f3a:	4921      	ldr	r1, [pc, #132]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	610b      	str	r3, [r1, #16]
 8006f40:	e014      	b.n	8006f6c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006f42:	4b1f      	ldr	r3, [pc, #124]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f44:	691a      	ldr	r2, [r3, #16]
 8006f46:	4b21      	ldr	r3, [pc, #132]	; (8006fcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f48:	4013      	ands	r3, r2
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	6892      	ldr	r2, [r2, #8]
 8006f4e:	0211      	lsls	r1, r2, #8
 8006f50:	687a      	ldr	r2, [r7, #4]
 8006f52:	6952      	ldr	r2, [r2, #20]
 8006f54:	0852      	lsrs	r2, r2, #1
 8006f56:	3a01      	subs	r2, #1
 8006f58:	0652      	lsls	r2, r2, #25
 8006f5a:	4311      	orrs	r1, r2
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	6852      	ldr	r2, [r2, #4]
 8006f60:	3a01      	subs	r2, #1
 8006f62:	0112      	lsls	r2, r2, #4
 8006f64:	430a      	orrs	r2, r1
 8006f66:	4916      	ldr	r1, [pc, #88]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006f6c:	4b14      	ldr	r3, [pc, #80]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a13      	ldr	r2, [pc, #76]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f72:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006f76:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f78:	f7fb fa6c 	bl	8002454 <HAL_GetTick>
 8006f7c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006f7e:	e009      	b.n	8006f94 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006f80:	f7fb fa68 	bl	8002454 <HAL_GetTick>
 8006f84:	4602      	mov	r2, r0
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d902      	bls.n	8006f94 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	73fb      	strb	r3, [r7, #15]
          break;
 8006f92:	e005      	b.n	8006fa0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006f94:	4b0a      	ldr	r3, [pc, #40]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d0ef      	beq.n	8006f80 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006fa0:	7bfb      	ldrb	r3, [r7, #15]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d106      	bne.n	8006fb4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006fa6:	4b06      	ldr	r3, [pc, #24]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006fa8:	691a      	ldr	r2, [r3, #16]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	699b      	ldr	r3, [r3, #24]
 8006fae:	4904      	ldr	r1, [pc, #16]	; (8006fc0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3710      	adds	r7, #16
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	40021000 	.word	0x40021000
 8006fc4:	07ff800f 	.word	0x07ff800f
 8006fc8:	ff9f800f 	.word	0xff9f800f
 8006fcc:	f9ff800f 	.word	0xf9ff800f

08006fd0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006fde:	4b72      	ldr	r3, [pc, #456]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	f003 0303 	and.w	r3, r3, #3
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00e      	beq.n	8007008 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006fea:	4b6f      	ldr	r3, [pc, #444]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fec:	68db      	ldr	r3, [r3, #12]
 8006fee:	f003 0203 	and.w	r2, r3, #3
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	d103      	bne.n	8007002 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
       ||
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d142      	bne.n	8007088 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	73fb      	strb	r3, [r7, #15]
 8007006:	e03f      	b.n	8007088 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	2b03      	cmp	r3, #3
 800700e:	d018      	beq.n	8007042 <RCCEx_PLLSAI2_Config+0x72>
 8007010:	2b03      	cmp	r3, #3
 8007012:	d825      	bhi.n	8007060 <RCCEx_PLLSAI2_Config+0x90>
 8007014:	2b01      	cmp	r3, #1
 8007016:	d002      	beq.n	800701e <RCCEx_PLLSAI2_Config+0x4e>
 8007018:	2b02      	cmp	r3, #2
 800701a:	d009      	beq.n	8007030 <RCCEx_PLLSAI2_Config+0x60>
 800701c:	e020      	b.n	8007060 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800701e:	4b62      	ldr	r3, [pc, #392]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f003 0302 	and.w	r3, r3, #2
 8007026:	2b00      	cmp	r3, #0
 8007028:	d11d      	bne.n	8007066 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800702e:	e01a      	b.n	8007066 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007030:	4b5d      	ldr	r3, [pc, #372]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007038:	2b00      	cmp	r3, #0
 800703a:	d116      	bne.n	800706a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007040:	e013      	b.n	800706a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007042:	4b59      	ldr	r3, [pc, #356]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800704a:	2b00      	cmp	r3, #0
 800704c:	d10f      	bne.n	800706e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800704e:	4b56      	ldr	r3, [pc, #344]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007056:	2b00      	cmp	r3, #0
 8007058:	d109      	bne.n	800706e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800705e:	e006      	b.n	800706e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	73fb      	strb	r3, [r7, #15]
      break;
 8007064:	e004      	b.n	8007070 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007066:	bf00      	nop
 8007068:	e002      	b.n	8007070 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800706a:	bf00      	nop
 800706c:	e000      	b.n	8007070 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800706e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007070:	7bfb      	ldrb	r3, [r7, #15]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d108      	bne.n	8007088 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8007076:	4b4c      	ldr	r3, [pc, #304]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007078:	68db      	ldr	r3, [r3, #12]
 800707a:	f023 0203 	bic.w	r2, r3, #3
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4949      	ldr	r1, [pc, #292]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007084:	4313      	orrs	r3, r2
 8007086:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007088:	7bfb      	ldrb	r3, [r7, #15]
 800708a:	2b00      	cmp	r3, #0
 800708c:	f040 8086 	bne.w	800719c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007090:	4b45      	ldr	r3, [pc, #276]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a44      	ldr	r2, [pc, #272]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007096:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800709a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800709c:	f7fb f9da 	bl	8002454 <HAL_GetTick>
 80070a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80070a2:	e009      	b.n	80070b8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80070a4:	f7fb f9d6 	bl	8002454 <HAL_GetTick>
 80070a8:	4602      	mov	r2, r0
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	1ad3      	subs	r3, r2, r3
 80070ae:	2b02      	cmp	r3, #2
 80070b0:	d902      	bls.n	80070b8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80070b2:	2303      	movs	r3, #3
 80070b4:	73fb      	strb	r3, [r7, #15]
        break;
 80070b6:	e005      	b.n	80070c4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80070b8:	4b3b      	ldr	r3, [pc, #236]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d1ef      	bne.n	80070a4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80070c4:	7bfb      	ldrb	r3, [r7, #15]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d168      	bne.n	800719c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d113      	bne.n	80070f8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80070d0:	4b35      	ldr	r3, [pc, #212]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80070d2:	695a      	ldr	r2, [r3, #20]
 80070d4:	4b35      	ldr	r3, [pc, #212]	; (80071ac <RCCEx_PLLSAI2_Config+0x1dc>)
 80070d6:	4013      	ands	r3, r2
 80070d8:	687a      	ldr	r2, [r7, #4]
 80070da:	6892      	ldr	r2, [r2, #8]
 80070dc:	0211      	lsls	r1, r2, #8
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	68d2      	ldr	r2, [r2, #12]
 80070e2:	06d2      	lsls	r2, r2, #27
 80070e4:	4311      	orrs	r1, r2
 80070e6:	687a      	ldr	r2, [r7, #4]
 80070e8:	6852      	ldr	r2, [r2, #4]
 80070ea:	3a01      	subs	r2, #1
 80070ec:	0112      	lsls	r2, r2, #4
 80070ee:	430a      	orrs	r2, r1
 80070f0:	492d      	ldr	r1, [pc, #180]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80070f2:	4313      	orrs	r3, r2
 80070f4:	614b      	str	r3, [r1, #20]
 80070f6:	e02d      	b.n	8007154 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d115      	bne.n	800712a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80070fe:	4b2a      	ldr	r3, [pc, #168]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007100:	695a      	ldr	r2, [r3, #20]
 8007102:	4b2b      	ldr	r3, [pc, #172]	; (80071b0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8007104:	4013      	ands	r3, r2
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	6892      	ldr	r2, [r2, #8]
 800710a:	0211      	lsls	r1, r2, #8
 800710c:	687a      	ldr	r2, [r7, #4]
 800710e:	6912      	ldr	r2, [r2, #16]
 8007110:	0852      	lsrs	r2, r2, #1
 8007112:	3a01      	subs	r2, #1
 8007114:	0552      	lsls	r2, r2, #21
 8007116:	4311      	orrs	r1, r2
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	6852      	ldr	r2, [r2, #4]
 800711c:	3a01      	subs	r2, #1
 800711e:	0112      	lsls	r2, r2, #4
 8007120:	430a      	orrs	r2, r1
 8007122:	4921      	ldr	r1, [pc, #132]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007124:	4313      	orrs	r3, r2
 8007126:	614b      	str	r3, [r1, #20]
 8007128:	e014      	b.n	8007154 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800712a:	4b1f      	ldr	r3, [pc, #124]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800712c:	695a      	ldr	r2, [r3, #20]
 800712e:	4b21      	ldr	r3, [pc, #132]	; (80071b4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8007130:	4013      	ands	r3, r2
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	6892      	ldr	r2, [r2, #8]
 8007136:	0211      	lsls	r1, r2, #8
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	6952      	ldr	r2, [r2, #20]
 800713c:	0852      	lsrs	r2, r2, #1
 800713e:	3a01      	subs	r2, #1
 8007140:	0652      	lsls	r2, r2, #25
 8007142:	4311      	orrs	r1, r2
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	6852      	ldr	r2, [r2, #4]
 8007148:	3a01      	subs	r2, #1
 800714a:	0112      	lsls	r2, r2, #4
 800714c:	430a      	orrs	r2, r1
 800714e:	4916      	ldr	r1, [pc, #88]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007150:	4313      	orrs	r3, r2
 8007152:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007154:	4b14      	ldr	r3, [pc, #80]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a13      	ldr	r2, [pc, #76]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800715a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800715e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007160:	f7fb f978 	bl	8002454 <HAL_GetTick>
 8007164:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007166:	e009      	b.n	800717c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007168:	f7fb f974 	bl	8002454 <HAL_GetTick>
 800716c:	4602      	mov	r2, r0
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	2b02      	cmp	r3, #2
 8007174:	d902      	bls.n	800717c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	73fb      	strb	r3, [r7, #15]
          break;
 800717a:	e005      	b.n	8007188 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800717c:	4b0a      	ldr	r3, [pc, #40]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007184:	2b00      	cmp	r3, #0
 8007186:	d0ef      	beq.n	8007168 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007188:	7bfb      	ldrb	r3, [r7, #15]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d106      	bne.n	800719c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800718e:	4b06      	ldr	r3, [pc, #24]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007190:	695a      	ldr	r2, [r3, #20]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	699b      	ldr	r3, [r3, #24]
 8007196:	4904      	ldr	r1, [pc, #16]	; (80071a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007198:	4313      	orrs	r3, r2
 800719a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800719c:	7bfb      	ldrb	r3, [r7, #15]
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3710      	adds	r7, #16
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	40021000 	.word	0x40021000
 80071ac:	07ff800f 	.word	0x07ff800f
 80071b0:	ff9f800f 	.word	0xff9f800f
 80071b4:	f9ff800f 	.word	0xf9ff800f

080071b8 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b089      	sub	sp, #36	; 0x24
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80071c2:	2300      	movs	r3, #0
 80071c4:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80071c6:	2300      	movs	r3, #0
 80071c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80071ca:	2300      	movs	r3, #0
 80071cc:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80071d4:	d10b      	bne.n	80071ee <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80071d6:	4b7e      	ldr	r3, [pc, #504]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80071d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80071dc:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80071e0:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80071e2:	69bb      	ldr	r3, [r7, #24]
 80071e4:	2b60      	cmp	r3, #96	; 0x60
 80071e6:	d112      	bne.n	800720e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80071e8:	4b7a      	ldr	r3, [pc, #488]	; (80073d4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80071ea:	61fb      	str	r3, [r7, #28]
 80071ec:	e00f      	b.n	800720e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071f4:	d10b      	bne.n	800720e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80071f6:	4b76      	ldr	r3, [pc, #472]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80071f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80071fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007200:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8007202:	69bb      	ldr	r3, [r7, #24]
 8007204:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007208:	d101      	bne.n	800720e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800720a:	4b72      	ldr	r3, [pc, #456]	; (80073d4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800720c:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800720e:	69fb      	ldr	r3, [r7, #28]
 8007210:	2b00      	cmp	r3, #0
 8007212:	f040 80d6 	bne.w	80073c2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800721a:	69bb      	ldr	r3, [r7, #24]
 800721c:	2b40      	cmp	r3, #64	; 0x40
 800721e:	d003      	beq.n	8007228 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 8007220:	69bb      	ldr	r3, [r7, #24]
 8007222:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007226:	d13b      	bne.n	80072a0 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8007228:	4b69      	ldr	r3, [pc, #420]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007230:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007234:	f040 80c4 	bne.w	80073c0 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 8007238:	4b65      	ldr	r3, [pc, #404]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007240:	2b00      	cmp	r3, #0
 8007242:	f000 80bd 	beq.w	80073c0 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007246:	4b62      	ldr	r3, [pc, #392]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007248:	68db      	ldr	r3, [r3, #12]
 800724a:	091b      	lsrs	r3, r3, #4
 800724c:	f003 030f 	and.w	r3, r3, #15
 8007250:	3301      	adds	r3, #1
 8007252:	693a      	ldr	r2, [r7, #16]
 8007254:	fbb2 f3f3 	udiv	r3, r2, r3
 8007258:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800725a:	4b5d      	ldr	r3, [pc, #372]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800725c:	68db      	ldr	r3, [r3, #12]
 800725e:	0a1b      	lsrs	r3, r3, #8
 8007260:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007264:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8007266:	4b5a      	ldr	r3, [pc, #360]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	0edb      	lsrs	r3, r3, #27
 800726c:	f003 031f 	and.w	r3, r3, #31
 8007270:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10a      	bne.n	800728e <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8007278:	4b55      	ldr	r3, [pc, #340]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007280:	2b00      	cmp	r3, #0
 8007282:	d002      	beq.n	800728a <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 8007284:	2311      	movs	r3, #17
 8007286:	617b      	str	r3, [r7, #20]
 8007288:	e001      	b.n	800728e <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 800728a:	2307      	movs	r3, #7
 800728c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	68fa      	ldr	r2, [r7, #12]
 8007292:	fb03 f202 	mul.w	r2, r3, r2
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	fbb2 f3f3 	udiv	r3, r2, r3
 800729c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800729e:	e08f      	b.n	80073c0 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d13a      	bne.n	800731c <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80072a6:	4b4a      	ldr	r3, [pc, #296]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80072ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80072b2:	f040 8086 	bne.w	80073c2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 80072b6:	4b46      	ldr	r3, [pc, #280]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80072b8:	691b      	ldr	r3, [r3, #16]
 80072ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d07f      	beq.n	80073c2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80072c2:	4b43      	ldr	r3, [pc, #268]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80072c4:	691b      	ldr	r3, [r3, #16]
 80072c6:	091b      	lsrs	r3, r3, #4
 80072c8:	f003 030f 	and.w	r3, r3, #15
 80072cc:	3301      	adds	r3, #1
 80072ce:	693a      	ldr	r2, [r7, #16]
 80072d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80072d4:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80072d6:	4b3e      	ldr	r3, [pc, #248]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80072d8:	691b      	ldr	r3, [r3, #16]
 80072da:	0a1b      	lsrs	r3, r3, #8
 80072dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072e0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 80072e2:	4b3b      	ldr	r3, [pc, #236]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80072e4:	691b      	ldr	r3, [r3, #16]
 80072e6:	0edb      	lsrs	r3, r3, #27
 80072e8:	f003 031f 	and.w	r3, r3, #31
 80072ec:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d10a      	bne.n	800730a <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80072f4:	4b36      	ldr	r3, [pc, #216]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80072f6:	691b      	ldr	r3, [r3, #16]
 80072f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d002      	beq.n	8007306 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8007300:	2311      	movs	r3, #17
 8007302:	617b      	str	r3, [r7, #20]
 8007304:	e001      	b.n	800730a <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 8007306:	2307      	movs	r3, #7
 8007308:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	68fa      	ldr	r2, [r7, #12]
 800730e:	fb03 f202 	mul.w	r2, r3, r2
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	fbb2 f3f3 	udiv	r3, r2, r3
 8007318:	61fb      	str	r3, [r7, #28]
 800731a:	e052      	b.n	80073c2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	2b80      	cmp	r3, #128	; 0x80
 8007320:	d003      	beq.n	800732a <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007328:	d109      	bne.n	800733e <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800732a:	4b29      	ldr	r3, [pc, #164]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007332:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007336:	d144      	bne.n	80073c2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 8007338:	4b27      	ldr	r3, [pc, #156]	; (80073d8 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 800733a:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800733c:	e041      	b.n	80073c2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	2b20      	cmp	r3, #32
 8007342:	d003      	beq.n	800734c <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 8007344:	69bb      	ldr	r3, [r7, #24]
 8007346:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800734a:	d13a      	bne.n	80073c2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800734c:	4b20      	ldr	r3, [pc, #128]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007354:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007358:	d133      	bne.n	80073c2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800735a:	4b1d      	ldr	r3, [pc, #116]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800735c:	695b      	ldr	r3, [r3, #20]
 800735e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007362:	2b00      	cmp	r3, #0
 8007364:	d02d      	beq.n	80073c2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8007366:	4b1a      	ldr	r3, [pc, #104]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007368:	695b      	ldr	r3, [r3, #20]
 800736a:	091b      	lsrs	r3, r3, #4
 800736c:	f003 030f 	and.w	r3, r3, #15
 8007370:	3301      	adds	r3, #1
 8007372:	693a      	ldr	r2, [r7, #16]
 8007374:	fbb2 f3f3 	udiv	r3, r2, r3
 8007378:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800737a:	4b15      	ldr	r3, [pc, #84]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800737c:	695b      	ldr	r3, [r3, #20]
 800737e:	0a1b      	lsrs	r3, r3, #8
 8007380:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007384:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8007386:	4b12      	ldr	r3, [pc, #72]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007388:	695b      	ldr	r3, [r3, #20]
 800738a:	0edb      	lsrs	r3, r3, #27
 800738c:	f003 031f 	and.w	r3, r3, #31
 8007390:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d10a      	bne.n	80073ae <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8007398:	4b0d      	ldr	r3, [pc, #52]	; (80073d0 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800739a:	695b      	ldr	r3, [r3, #20]
 800739c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d002      	beq.n	80073aa <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 80073a4:	2311      	movs	r3, #17
 80073a6:	617b      	str	r3, [r7, #20]
 80073a8:	e001      	b.n	80073ae <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 80073aa:	2307      	movs	r3, #7
 80073ac:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	68fa      	ldr	r2, [r7, #12]
 80073b2:	fb03 f202 	mul.w	r2, r3, r2
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80073bc:	61fb      	str	r3, [r7, #28]
 80073be:	e000      	b.n	80073c2 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80073c0:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80073c2:	69fb      	ldr	r3, [r7, #28]
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3724      	adds	r7, #36	; 0x24
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr
 80073d0:	40021000 	.word	0x40021000
 80073d4:	001fff68 	.word	0x001fff68
 80073d8:	00f42400 	.word	0x00f42400

080073dc <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b08a      	sub	sp, #40	; 0x28
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d101      	bne.n	80073ee <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	e078      	b.n	80074e0 <HAL_SD_Init+0x104>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d105      	bne.n	8007406 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f7fa fccb 	bl	8001d9c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2203      	movs	r2, #3
 800740a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f000 f86a 	bl	80074e8 <HAL_SD_InitCard>
 8007414:	4603      	mov	r3, r0
 8007416:	2b00      	cmp	r3, #0
 8007418:	d001      	beq.n	800741e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	e060      	b.n	80074e0 <HAL_SD_Init+0x104>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800741e:	f107 0308 	add.w	r3, r7, #8
 8007422:	4619      	mov	r1, r3
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f000 fdb5 	bl	8007f94 <HAL_SD_GetCardStatus>
 800742a:	4603      	mov	r3, r0
 800742c:	2b00      	cmp	r3, #0
 800742e:	d001      	beq.n	8007434 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	e055      	b.n	80074e0 <HAL_SD_Init+0x104>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8007434:	7e3b      	ldrb	r3, [r7, #24]
 8007436:	b2db      	uxtb	r3, r3
 8007438:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800743a:	7e7b      	ldrb	r3, [r7, #25]
 800743c:	b2db      	uxtb	r3, r3
 800743e:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007444:	2b01      	cmp	r3, #1
 8007446:	d10a      	bne.n	800745e <HAL_SD_Init+0x82>
 8007448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800744a:	2b00      	cmp	r3, #0
 800744c:	d102      	bne.n	8007454 <HAL_SD_Init+0x78>
 800744e:	6a3b      	ldr	r3, [r7, #32]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d004      	beq.n	800745e <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f44f 7200 	mov.w	r2, #512	; 0x200
 800745a:	65da      	str	r2, [r3, #92]	; 0x5c
 800745c:	e00b      	b.n	8007476 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007462:	2b01      	cmp	r3, #1
 8007464:	d104      	bne.n	8007470 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f44f 7280 	mov.w	r2, #256	; 0x100
 800746c:	65da      	str	r2, [r3, #92]	; 0x5c
 800746e:	e002      	b.n	8007476 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2200      	movs	r2, #0
 8007474:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }
  /* Configure the bus wide */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	4619      	mov	r1, r3
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f000 fe6b 	bl	8008158 <HAL_SD_ConfigWideBusOperation>
 8007482:	4603      	mov	r3, r0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d001      	beq.n	800748c <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	e029      	b.n	80074e0 <HAL_SD_Init+0x104>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800748c:	f7fa ffe2 	bl	8002454 <HAL_GetTick>
 8007490:	61f8      	str	r0, [r7, #28]
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8007492:	e014      	b.n	80074be <HAL_SD_Init+0xe2>
  {
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 8007494:	f7fa ffde 	bl	8002454 <HAL_GetTick>
 8007498:	4602      	mov	r2, r0
 800749a:	69fb      	ldr	r3, [r7, #28]
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074a2:	d10c      	bne.n	80074be <HAL_SD_Init+0xe2>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80074aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2201      	movs	r2, #1
 80074b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 80074ba:	2303      	movs	r3, #3
 80074bc:	e010      	b.n	80074e0 <HAL_SD_Init+0x104>
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 ff5e 	bl	8008380 <HAL_SD_GetCardState>
 80074c4:	4603      	mov	r3, r0
 80074c6:	2b04      	cmp	r3, #4
 80074c8:	d1e4      	bne.n	8007494 <HAL_SD_Init+0xb8>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2201      	movs	r2, #1
 80074da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3728      	adds	r7, #40	; 0x28
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80074e8:	b5b0      	push	{r4, r5, r7, lr}
 80074ea:	b08e      	sub	sp, #56	; 0x38
 80074ec:	af04      	add	r7, sp, #16
 80074ee:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80074f0:	2300      	movs	r3, #0
 80074f2:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80074f4:	2300      	movs	r3, #0
 80074f6:	60fb      	str	r3, [r7, #12]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80074f8:	2300      	movs	r3, #0
 80074fa:	613b      	str	r3, [r7, #16]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80074fc:	2300      	movs	r3, #0
 80074fe:	617b      	str	r3, [r7, #20]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 8007500:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007504:	f7fe fd50 	bl	8005fa8 <HAL_RCCEx_GetPeriphCLKFreq>
 8007508:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800750a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800750c:	2b00      	cmp	r3, #0
 800750e:	d109      	bne.n	8007524 <HAL_SD_InitCard+0x3c>
  {
      hsd->State = HAL_SD_STATE_READY;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2201      	movs	r2, #1
 8007514:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800751e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007520:	2301      	movs	r3, #1
 8007522:	e079      	b.n	8007618 <HAL_SD_InitCard+0x130>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
#else
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8007524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007526:	0a1b      	lsrs	r3, r3, #8
 8007528:	4a3d      	ldr	r2, [pc, #244]	; (8007620 <HAL_SD_InitCard+0x138>)
 800752a:	fba2 2303 	umull	r2, r3, r2, r3
 800752e:	091b      	lsrs	r3, r3, #4
 8007530:	61bb      	str	r3, [r7, #24]
#endif

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  Init.Transceiver = hsd->Init.Transceiver;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	699b      	ldr	r3, [r3, #24]
 8007536:	61fb      	str	r3, [r7, #28]
  if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	699b      	ldr	r3, [r3, #24]
 800753c:	2b01      	cmp	r3, #1
 800753e:	d107      	bne.n	8007550 <HAL_SD_InitCard+0x68>
  {
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f042 0210 	orr.w	r2, r2, #16
 800754e:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681d      	ldr	r5, [r3, #0]
 8007554:	466c      	mov	r4, sp
 8007556:	f107 0314 	add.w	r3, r7, #20
 800755a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800755e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007562:	f107 0308 	add.w	r3, r7, #8
 8007566:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007568:	4628      	mov	r0, r5
 800756a:	f002 f90f 	bl	800978c <SDMMC_Init>
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4618      	mov	r0, r3
 8007574:	f002 f952 	bl	800981c <SDMMC_PowerState_ON>
  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 8007578:	69bb      	ldr	r3, [r7, #24]
 800757a:	005b      	lsls	r3, r3, #1
 800757c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800757e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007582:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 8007584:	4a27      	ldr	r2, [pc, #156]	; (8007624 <HAL_SD_InitCard+0x13c>)
 8007586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007588:	fbb2 f3f3 	udiv	r3, r2, r3
 800758c:	3301      	adds	r3, #1
 800758e:	4618      	mov	r0, r3
 8007590:	f7fa ff6c 	bl	800246c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 ffd3 	bl	8008540 <SD_PowerON>
 800759a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800759c:	6a3b      	ldr	r3, [r7, #32]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00b      	beq.n	80075ba <HAL_SD_InitCard+0xd2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2201      	movs	r2, #1
 80075a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075ae:	6a3b      	ldr	r3, [r7, #32]
 80075b0:	431a      	orrs	r2, r3
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80075b6:	2301      	movs	r3, #1
 80075b8:	e02e      	b.n	8007618 <HAL_SD_InitCard+0x130>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f000 ff00 	bl	80083c0 <SD_InitCard>
 80075c0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80075c2:	6a3b      	ldr	r3, [r7, #32]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d00b      	beq.n	80075e0 <HAL_SD_InitCard+0xf8>
  {
    hsd->State = HAL_SD_STATE_READY;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075d4:	6a3b      	ldr	r3, [r7, #32]
 80075d6:	431a      	orrs	r2, r3
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80075dc:	2301      	movs	r3, #1
 80075de:	e01b      	b.n	8007618 <HAL_SD_InitCard+0x130>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80075e8:	4618      	mov	r0, r3
 80075ea:	f002 f9ad 	bl	8009948 <SDMMC_CmdBlockLength>
 80075ee:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80075f0:	6a3b      	ldr	r3, [r7, #32]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00f      	beq.n	8007616 <HAL_SD_InitCard+0x12e>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a0b      	ldr	r2, [pc, #44]	; (8007628 <HAL_SD_InitCard+0x140>)
 80075fc:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007602:	6a3b      	ldr	r3, [r7, #32]
 8007604:	431a      	orrs	r2, r3
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2201      	movs	r2, #1
 800760e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e000      	b.n	8007618 <HAL_SD_InitCard+0x130>
  }

  return HAL_OK;
 8007616:	2300      	movs	r3, #0
}
 8007618:	4618      	mov	r0, r3
 800761a:	3728      	adds	r7, #40	; 0x28
 800761c:	46bd      	mov	sp, r7
 800761e:	bdb0      	pop	{r4, r5, r7, pc}
 8007620:	014f8b59 	.word	0x014f8b59
 8007624:	00012110 	.word	0x00012110
 8007628:	1fe00fff 	.word	0x1fe00fff

0800762c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd Block Address from where data is to be read
  * @param  NumberOfBlocks Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b08c      	sub	sp, #48	; 0x30
 8007630:	af00      	add	r7, sp, #0
 8007632:	60f8      	str	r0, [r7, #12]
 8007634:	60b9      	str	r1, [r7, #8]
 8007636:	607a      	str	r2, [r7, #4]
 8007638:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d107      	bne.n	8007654 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007648:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007650:	2301      	movs	r3, #1
 8007652:	e08d      	b.n	8007770 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800765a:	b2db      	uxtb	r3, r3
 800765c:	2b01      	cmp	r3, #1
 800765e:	f040 8086 	bne.w	800776e <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007668:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	441a      	add	r2, r3
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007672:	429a      	cmp	r2, r3
 8007674:	d907      	bls.n	8007686 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800767a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e074      	b.n	8007770 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2203      	movs	r2, #3
 800768a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	2200      	movs	r2, #0
 8007694:	62da      	str	r2, [r3, #44]	; 0x2c
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
#else
      hsd->pRxBuffPtr = pData;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	025a      	lsls	r2, r3, #9
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d002      	beq.n	80076b2 <HAL_SD_ReadBlocks_DMA+0x86>
      {
        add *= 512U;
 80076ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076ae:	025b      	lsls	r3, r3, #9
 80076b0:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80076b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80076b6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	025b      	lsls	r3, r3, #9
 80076bc:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80076be:	2390      	movs	r3, #144	; 0x90
 80076c0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80076c2:	2302      	movs	r3, #2
 80076c4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80076c6:	2300      	movs	r3, #0
 80076c8:	623b      	str	r3, [r7, #32]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      config.DPSM          = SDMMC_DPSM_DISABLE;
 80076ca:	2300      	movs	r3, #0
 80076cc:	627b      	str	r3, [r7, #36]	; 0x24
#else
      config.DPSM          = SDMMC_DPSM_ENABLE;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f107 0210 	add.w	r2, r7, #16
 80076d6:	4611      	mov	r1, r2
 80076d8:	4618      	mov	r0, r3
 80076da:	f002 f909 	bl	80098f0 <SDMMC_ConfigData>

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

      __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68da      	ldr	r2, [r3, #12]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076ec:	60da      	str	r2, [r3, #12]
      hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	68ba      	ldr	r2, [r7, #8]
 80076f4:	659a      	str	r2, [r3, #88]	; 0x58
      hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	2201      	movs	r2, #1
 80076fc:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	2b01      	cmp	r3, #1
 8007702:	d90a      	bls.n	800771a <HAL_SD_ReadBlocks_DMA+0xee>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2282      	movs	r2, #130	; 0x82
 8007708:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007710:	4618      	mov	r0, r3
 8007712:	f002 f95f 	bl	80099d4 <SDMMC_CmdReadMultiBlock>
 8007716:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007718:	e009      	b.n	800772e <HAL_SD_ReadBlocks_DMA+0x102>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	2281      	movs	r2, #129	; 0x81
 800771e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007726:	4618      	mov	r0, r3
 8007728:	f002 f931 	bl	800998e <SDMMC_CmdReadSingleBlock>
 800772c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800772e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007730:	2b00      	cmp	r3, #0
 8007732:	d012      	beq.n	800775a <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a0f      	ldr	r2, [pc, #60]	; (8007778 <HAL_SD_ReadBlocks_DMA+0x14c>)
 800773a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007742:	431a      	orrs	r2, r3
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2201      	movs	r2, #1
 800774c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	e00a      	b.n	8007770 <HAL_SD_ReadBlocks_DMA+0x144>
      }

      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8007768:	63da      	str	r2, [r3, #60]	; 0x3c

      return HAL_OK;
 800776a:	2300      	movs	r3, #0
 800776c:	e000      	b.n	8007770 <HAL_SD_ReadBlocks_DMA+0x144>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 800776e:	2302      	movs	r3, #2
  }
}
 8007770:	4618      	mov	r0, r3
 8007772:	3730      	adds	r7, #48	; 0x30
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}
 8007778:	1fe00fff 	.word	0x1fe00fff

0800777c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd Block Address where data will be written
  * @param  NumberOfBlocks Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b08c      	sub	sp, #48	; 0x30
 8007780:	af00      	add	r7, sp, #0
 8007782:	60f8      	str	r0, [r7, #12]
 8007784:	60b9      	str	r1, [r7, #8]
 8007786:	607a      	str	r2, [r7, #4]
 8007788:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d107      	bne.n	80077a4 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007798:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80077a0:	2301      	movs	r3, #1
 80077a2:	e08d      	b.n	80078c0 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	f040 8086 	bne.w	80078be <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80077b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	441a      	add	r2, r3
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d907      	bls.n	80077d6 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ca:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	e074      	b.n	80078c0 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2203      	movs	r2, #3
 80077da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	2200      	movs	r2, #0
 80077e4:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    hsd->pTxBuffPtr = pData;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	68ba      	ldr	r2, [r7, #8]
 80077ea:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	025a      	lsls	r2, r3, #9
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d002      	beq.n	8007802 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 80077fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077fe:	025b      	lsls	r3, r3, #9
 8007800:	62bb      	str	r3, [r7, #40]	; 0x28
    }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007802:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007806:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	025b      	lsls	r3, r3, #9
 800780c:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800780e:	2390      	movs	r3, #144	; 0x90
 8007810:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8007812:	2300      	movs	r3, #0
 8007814:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007816:	2300      	movs	r3, #0
 8007818:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800781a:	2300      	movs	r3, #0
 800781c:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f107 0210 	add.w	r2, r7, #16
 8007826:	4611      	mov	r1, r2
 8007828:	4618      	mov	r0, r3
 800782a:	f002 f861 	bl	80098f0 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	68da      	ldr	r2, [r3, #12]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800783c:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	68ba      	ldr	r2, [r7, #8]
 8007844:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	2201      	movs	r2, #1
 800784c:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	2b01      	cmp	r3, #1
 8007852:	d90a      	bls.n	800786a <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	22a0      	movs	r2, #160	; 0xa0
 8007858:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007860:	4618      	mov	r0, r3
 8007862:	f002 f8fd 	bl	8009a60 <SDMMC_CmdWriteMultiBlock>
 8007866:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007868:	e009      	b.n	800787e <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2290      	movs	r2, #144	; 0x90
 800786e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007876:	4618      	mov	r0, r3
 8007878:	f002 f8cf 	bl	8009a1a <SDMMC_CmdWriteSingleBlock>
 800787c:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800787e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007880:	2b00      	cmp	r3, #0
 8007882:	d012      	beq.n	80078aa <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a0f      	ldr	r2, [pc, #60]	; (80078c8 <HAL_SD_WriteBlocks_DMA+0x14c>)
 800788a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007892:	431a      	orrs	r2, r3
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	2201      	movs	r2, #1
 800789c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	2200      	movs	r2, #0
 80078a4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80078a6:	2301      	movs	r3, #1
 80078a8:	e00a      	b.n	80078c0 <HAL_SD_WriteBlocks_DMA+0x144>

      /* Enable SD Error interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));
#else
      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 80078b8:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      return HAL_OK;
 80078ba:	2300      	movs	r3, #0
 80078bc:	e000      	b.n	80078c0 <HAL_SD_WriteBlocks_DMA+0x144>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 80078be:	2302      	movs	r3, #2
  }
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3730      	adds	r7, #48	; 0x30
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}
 80078c8:	1fe00fff 	.word	0x1fe00fff

080078cc <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b084      	sub	sp, #16
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078d8:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d008      	beq.n	80078fa <HAL_SD_IRQHandler+0x2e>
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f003 0308 	and.w	r3, r3, #8
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d003      	beq.n	80078fa <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f001 f98e 	bl	8008c14 <SD_Read_IT>
 80078f8:	e199      	b.n	8007c2e <HAL_SD_IRQHandler+0x362>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007904:	2b00      	cmp	r3, #0
 8007906:	f000 80ae 	beq.w	8007a66 <HAL_SD_IRQHandler+0x19a>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007912:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	6812      	ldr	r2, [r2, #0]
 800791e:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8007922:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8007926:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8007936:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	68da      	ldr	r2, [r3, #12]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007946:	60da      	str	r2, [r3, #12]
#else
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if((context & SD_CONTEXT_IT) != 0U)
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f003 0308 	and.w	r3, r3, #8
 800794e:	2b00      	cmp	r3, #0
 8007950:	d038      	beq.n	80079c4 <HAL_SD_IRQHandler+0xf8>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f003 0302 	and.w	r3, r3, #2
 8007958:	2b00      	cmp	r3, #0
 800795a:	d104      	bne.n	8007966 <HAL_SD_IRQHandler+0x9a>
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f003 0320 	and.w	r3, r3, #32
 8007962:	2b00      	cmp	r3, #0
 8007964:	d011      	beq.n	800798a <HAL_SD_IRQHandler+0xbe>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4618      	mov	r0, r3
 800796c:	f002 f89c 	bl	8009aa8 <SDMMC_CmdStopTransfer>
 8007970:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d008      	beq.n	800798a <HAL_SD_IRQHandler+0xbe>
        {
          hsd->ErrorCode |= errorstate;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	431a      	orrs	r2, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f000 f957 	bl	8007c38 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a90      	ldr	r2, [pc, #576]	; (8007bd0 <HAL_SD_IRQHandler+0x304>)
 8007990:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2201      	movs	r2, #1
 8007996:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2200      	movs	r2, #0
 800799e:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	f003 0301 	and.w	r3, r3, #1
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d104      	bne.n	80079b4 <HAL_SD_IRQHandler+0xe8>
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f003 0302 	and.w	r3, r3, #2
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d003      	beq.n	80079bc <HAL_SD_IRQHandler+0xf0>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f002 fd6b 	bl	800a490 <HAL_SD_RxCpltCallback>
 80079ba:	e138      	b.n	8007c2e <HAL_SD_IRQHandler+0x362>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f002 fd5d 	bl	800a47c <HAL_SD_TxCpltCallback>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    /* Nothing to do */
  }
}
 80079c2:	e134      	b.n	8007c2e <HAL_SD_IRQHandler+0x362>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	f000 812f 	beq.w	8007c2e <HAL_SD_IRQHandler+0x362>
      hsd->Instance->DLEN = 0;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2200      	movs	r2, #0
 80079d6:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	2200      	movs	r2, #0
 80079de:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	2200      	movs	r2, #0
 80079e6:	651a      	str	r2, [r3, #80]	; 0x50
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f003 0302 	and.w	r3, r3, #2
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d104      	bne.n	80079fc <HAL_SD_IRQHandler+0x130>
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f003 0320 	and.w	r3, r3, #32
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d011      	beq.n	8007a20 <HAL_SD_IRQHandler+0x154>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4618      	mov	r0, r3
 8007a02:	f002 f851 	bl	8009aa8 <SDMMC_CmdStopTransfer>
 8007a06:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d008      	beq.n	8007a20 <HAL_SD_IRQHandler+0x154>
          hsd->ErrorCode |= errorstate;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	431a      	orrs	r2, r3
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f000 f90c 	bl	8007c38 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2201      	movs	r2, #1
 8007a24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	f003 0310 	and.w	r3, r3, #16
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d104      	bne.n	8007a42 <HAL_SD_IRQHandler+0x176>
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f003 0320 	and.w	r3, r3, #32
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d002      	beq.n	8007a48 <HAL_SD_IRQHandler+0x17c>
        HAL_SD_TxCpltCallback(hsd);
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f002 fd1a 	bl	800a47c <HAL_SD_TxCpltCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f003 0301 	and.w	r3, r3, #1
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d105      	bne.n	8007a5e <HAL_SD_IRQHandler+0x192>
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	f003 0302 	and.w	r3, r3, #2
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	f000 80e8 	beq.w	8007c2e <HAL_SD_IRQHandler+0x362>
        HAL_SD_RxCpltCallback(hsd);
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f002 fd16 	bl	800a490 <HAL_SD_RxCpltCallback>
}
 8007a64:	e0e3      	b.n	8007c2e <HAL_SD_IRQHandler+0x362>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d008      	beq.n	8007a86 <HAL_SD_IRQHandler+0x1ba>
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f003 0308 	and.w	r3, r3, #8
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d003      	beq.n	8007a86 <HAL_SD_IRQHandler+0x1ba>
    SD_Write_IT(hsd);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f001 f919 	bl	8008cb6 <SD_Write_IT>
 8007a84:	e0d3      	b.n	8007c2e <HAL_SD_IRQHandler+0x362>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a8c:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	f000 809f 	beq.w	8007bd4 <HAL_SD_IRQHandler+0x308>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a9c:	f003 0302 	and.w	r3, r3, #2
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d005      	beq.n	8007ab0 <HAL_SD_IRQHandler+0x1e4>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aa8:	f043 0202 	orr.w	r2, r3, #2
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ab6:	f003 0308 	and.w	r3, r3, #8
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d005      	beq.n	8007aca <HAL_SD_IRQHandler+0x1fe>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac2:	f043 0208 	orr.w	r2, r3, #8
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ad0:	f003 0320 	and.w	r3, r3, #32
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d005      	beq.n	8007ae4 <HAL_SD_IRQHandler+0x218>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007adc:	f043 0220 	orr.w	r2, r3, #32
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007aea:	f003 0310 	and.w	r3, r3, #16
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d005      	beq.n	8007afe <HAL_SD_IRQHandler+0x232>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af6:	f043 0210 	orr.w	r2, r3, #16
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a33      	ldr	r2, [pc, #204]	; (8007bd0 <HAL_SD_IRQHandler+0x304>)
 8007b04:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8007b14:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	68da      	ldr	r2, [r3, #12]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b24:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b34:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	68da      	ldr	r2, [r3, #12]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007b44:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f001 ffac 	bl	8009aa8 <SDMMC_CmdStopTransfer>
 8007b50:	4602      	mov	r2, r0
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b56:	431a      	orrs	r2, r3
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	68da      	ldr	r2, [r3, #12]
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b6a:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b74:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f003 0308 	and.w	r3, r3, #8
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d00a      	beq.n	8007b96 <HAL_SD_IRQHandler+0x2ca>
      hsd->State = HAL_SD_STATE_READY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2201      	movs	r2, #1
 8007b84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 f852 	bl	8007c38 <HAL_SD_ErrorCallback>
}
 8007b94:	e04b      	b.n	8007c2e <HAL_SD_IRQHandler+0x362>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d046      	beq.n	8007c2e <HAL_SD_IRQHandler+0x362>
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d042      	beq.n	8007c2e <HAL_SD_IRQHandler+0x362>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8007bb6:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_ErrorCallback(hsd);
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f000 f835 	bl	8007c38 <HAL_SD_ErrorCallback>
}
 8007bce:	e02e      	b.n	8007c2e <HAL_SD_IRQHandler+0x362>
 8007bd0:	18000f3a 	.word	0x18000f3a
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d025      	beq.n	8007c2e <HAL_SD_IRQHandler+0x362>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bea:	639a      	str	r2, [r3, #56]	; 0x38
    if(READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bf2:	f003 0304 	and.w	r3, r3, #4
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d10c      	bne.n	8007c14 <HAL_SD_IRQHandler+0x348>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f003 0320 	and.w	r3, r3, #32
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d003      	beq.n	8007c0c <HAL_SD_IRQHandler+0x340>
        HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(hsd);
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f001 f8d4 	bl	8008db2 <HAL_SDEx_Write_DMADoubleBuffer1CpltCallback>
}
 8007c0a:	e010      	b.n	8007c2e <HAL_SD_IRQHandler+0x362>
        HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(hsd);
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f001 f8bc 	bl	8008d8a <HAL_SDEx_Read_DMADoubleBuffer1CpltCallback>
}
 8007c12:	e00c      	b.n	8007c2e <HAL_SD_IRQHandler+0x362>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	f003 0320 	and.w	r3, r3, #32
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d003      	beq.n	8007c26 <HAL_SD_IRQHandler+0x35a>
        HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(hsd);
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f001 f8bd 	bl	8008d9e <HAL_SDEx_Write_DMADoubleBuffer0CpltCallback>
}
 8007c24:	e003      	b.n	8007c2e <HAL_SD_IRQHandler+0x362>
        HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(hsd);
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f001 f8a5 	bl	8008d76 <HAL_SDEx_Read_DMADoubleBuffer0CpltCallback>
}
 8007c2c:	e7ff      	b.n	8007c2e <HAL_SD_IRQHandler+0x362>
 8007c2e:	bf00      	nop
 8007c30:	3710      	adds	r7, #16
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
 8007c36:	bf00      	nop

08007c38 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b083      	sub	sp, #12
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007c40:	bf00      	nop
 8007c42:	370c      	adds	r7, #12
 8007c44:	46bd      	mov	sp, r7
 8007c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4a:	4770      	bx	lr

08007c4c <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c5a:	0f9b      	lsrs	r3, r3, #30
 8007c5c:	b2da      	uxtb	r2, r3
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c66:	0e9b      	lsrs	r3, r3, #26
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	f003 030f 	and.w	r3, r3, #15
 8007c6e:	b2da      	uxtb	r2, r3
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c78:	0e1b      	lsrs	r3, r3, #24
 8007c7a:	b2db      	uxtb	r3, r3
 8007c7c:	f003 0303 	and.w	r3, r3, #3
 8007c80:	b2da      	uxtb	r2, r3
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c8a:	0c1b      	lsrs	r3, r3, #16
 8007c8c:	b2da      	uxtb	r2, r3
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c96:	0a1b      	lsrs	r3, r3, #8
 8007c98:	b2da      	uxtb	r2, r3
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ca2:	b2da      	uxtb	r2, r3
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007cac:	0d1b      	lsrs	r3, r3, #20
 8007cae:	b29a      	uxth	r2, r3
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007cb8:	0c1b      	lsrs	r3, r3, #16
 8007cba:	b2db      	uxtb	r3, r3
 8007cbc:	f003 030f 	and.w	r3, r3, #15
 8007cc0:	b2da      	uxtb	r2, r3
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007cca:	0bdb      	lsrs	r3, r3, #15
 8007ccc:	b2db      	uxtb	r3, r3
 8007cce:	f003 0301 	and.w	r3, r3, #1
 8007cd2:	b2da      	uxtb	r2, r3
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007cdc:	0b9b      	lsrs	r3, r3, #14
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	f003 0301 	and.w	r3, r3, #1
 8007ce4:	b2da      	uxtb	r2, r3
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007cee:	0b5b      	lsrs	r3, r3, #13
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	f003 0301 	and.w	r3, r3, #1
 8007cf6:	b2da      	uxtb	r2, r3
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d00:	0b1b      	lsrs	r3, r3, #12
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	f003 0301 	and.w	r3, r3, #1
 8007d08:	b2da      	uxtb	r2, r3
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	2200      	movs	r2, #0
 8007d12:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d163      	bne.n	8007de4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d20:	009a      	lsls	r2, r3, #2
 8007d22:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007d26:	4013      	ands	r3, r2
 8007d28:	687a      	ldr	r2, [r7, #4]
 8007d2a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007d2c:	0f92      	lsrs	r2, r2, #30
 8007d2e:	431a      	orrs	r2, r3
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d38:	0edb      	lsrs	r3, r3, #27
 8007d3a:	b2db      	uxtb	r3, r3
 8007d3c:	f003 0307 	and.w	r3, r3, #7
 8007d40:	b2da      	uxtb	r2, r3
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d4a:	0e1b      	lsrs	r3, r3, #24
 8007d4c:	b2db      	uxtb	r3, r3
 8007d4e:	f003 0307 	and.w	r3, r3, #7
 8007d52:	b2da      	uxtb	r2, r3
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d5c:	0d5b      	lsrs	r3, r3, #21
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	f003 0307 	and.w	r3, r3, #7
 8007d64:	b2da      	uxtb	r2, r3
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d6e:	0c9b      	lsrs	r3, r3, #18
 8007d70:	b2db      	uxtb	r3, r3
 8007d72:	f003 0307 	and.w	r3, r3, #7
 8007d76:	b2da      	uxtb	r2, r3
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d80:	0bdb      	lsrs	r3, r3, #15
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	f003 0307 	and.w	r3, r3, #7
 8007d88:	b2da      	uxtb	r2, r3
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	691b      	ldr	r3, [r3, #16]
 8007d92:	1c5a      	adds	r2, r3, #1
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	7e1b      	ldrb	r3, [r3, #24]
 8007d9c:	b2db      	uxtb	r3, r3
 8007d9e:	f003 0307 	and.w	r3, r3, #7
 8007da2:	3302      	adds	r3, #2
 8007da4:	2201      	movs	r2, #1
 8007da6:	fa02 f303 	lsl.w	r3, r2, r3
 8007daa:	687a      	ldr	r2, [r7, #4]
 8007dac:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8007dae:	fb03 f202 	mul.w	r2, r3, r2
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	7a1b      	ldrb	r3, [r3, #8]
 8007dba:	b2db      	uxtb	r3, r3
 8007dbc:	f003 030f 	and.w	r3, r3, #15
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	409a      	lsls	r2, r3
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	651a      	str	r2, [r3, #80]	; 0x50

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dcc:	687a      	ldr	r2, [r7, #4]
 8007dce:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007dd0:	0a52      	lsrs	r2, r2, #9
 8007dd2:	fb03 f202 	mul.w	r2, r3, r2
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007de0:	659a      	str	r2, [r3, #88]	; 0x58
 8007de2:	e031      	b.n	8007e48 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d11d      	bne.n	8007e28 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007df0:	041b      	lsls	r3, r3, #16
 8007df2:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007dfa:	0c1b      	lsrs	r3, r3, #16
 8007dfc:	431a      	orrs	r2, r3
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	691b      	ldr	r3, [r3, #16]
 8007e06:	3301      	adds	r3, #1
 8007e08:	029a      	lsls	r2, r3, #10
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e1c:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	659a      	str	r2, [r3, #88]	; 0x58
 8007e26:	e00f      	b.n	8007e48 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a58      	ldr	r2, [pc, #352]	; (8007f90 <HAL_SD_GetCardCSD+0x344>)
 8007e2e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e34:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007e44:	2301      	movs	r3, #1
 8007e46:	e09d      	b.n	8007f84 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e4c:	0b9b      	lsrs	r3, r3, #14
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	f003 0301 	and.w	r3, r3, #1
 8007e54:	b2da      	uxtb	r2, r3
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e5e:	09db      	lsrs	r3, r3, #7
 8007e60:	b2db      	uxtb	r3, r3
 8007e62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e66:	b2da      	uxtb	r2, r3
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e76:	b2da      	uxtb	r2, r3
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e80:	0fdb      	lsrs	r3, r3, #31
 8007e82:	b2da      	uxtb	r2, r3
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e8c:	0f5b      	lsrs	r3, r3, #29
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	f003 0303 	and.w	r3, r3, #3
 8007e94:	b2da      	uxtb	r2, r3
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e9e:	0e9b      	lsrs	r3, r3, #26
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	f003 0307 	and.w	r3, r3, #7
 8007ea6:	b2da      	uxtb	r2, r3
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007eb0:	0d9b      	lsrs	r3, r3, #22
 8007eb2:	b2db      	uxtb	r3, r3
 8007eb4:	f003 030f 	and.w	r3, r3, #15
 8007eb8:	b2da      	uxtb	r2, r3
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ec2:	0d5b      	lsrs	r3, r3, #21
 8007ec4:	b2db      	uxtb	r3, r3
 8007ec6:	f003 0301 	and.w	r3, r3, #1
 8007eca:	b2da      	uxtb	r2, r3
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ede:	0c1b      	lsrs	r3, r3, #16
 8007ee0:	b2db      	uxtb	r3, r3
 8007ee2:	f003 0301 	and.w	r3, r3, #1
 8007ee6:	b2da      	uxtb	r2, r3
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ef2:	0bdb      	lsrs	r3, r3, #15
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	f003 0301 	and.w	r3, r3, #1
 8007efa:	b2da      	uxtb	r2, r3
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f06:	0b9b      	lsrs	r3, r3, #14
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	f003 0301 	and.w	r3, r3, #1
 8007f0e:	b2da      	uxtb	r2, r3
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f1a:	0b5b      	lsrs	r3, r3, #13
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	f003 0301 	and.w	r3, r3, #1
 8007f22:	b2da      	uxtb	r2, r3
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f2e:	0b1b      	lsrs	r3, r3, #12
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	f003 0301 	and.w	r3, r3, #1
 8007f36:	b2da      	uxtb	r2, r3
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f42:	0a9b      	lsrs	r3, r3, #10
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	f003 0303 	and.w	r3, r3, #3
 8007f4a:	b2da      	uxtb	r2, r3
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f56:	0a1b      	lsrs	r3, r3, #8
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	f003 0303 	and.w	r3, r3, #3
 8007f5e:	b2da      	uxtb	r2, r3
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f6a:	085b      	lsrs	r3, r3, #1
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f72:	b2da      	uxtb	r2, r3
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007f82:	2300      	movs	r3, #0
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr
 8007f90:	1fe00fff 	.word	0x1fe00fff

08007f94 <HAL_SD_GetCardStatus>:
  * @param  pStatus Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b094      	sub	sp, #80	; 0x50
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8007fa4:	f107 0308 	add.w	r3, r7, #8
 8007fa8:	4619      	mov	r1, r3
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 fbd4 	bl	8008758 <SD_SendSDStatus>
 8007fb0:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 8007fb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d011      	beq.n	8007fdc <HAL_SD_GetCardStatus+0x48>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a4f      	ldr	r2, [pc, #316]	; (80080fc <HAL_SD_GetCardStatus+0x168>)
 8007fbe:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007fc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007fc6:	431a      	orrs	r2, r3
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8007fda:	e070      	b.n	80080be <HAL_SD_GetCardStatus+0x12a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	099b      	lsrs	r3, r3, #6
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	f003 0303 	and.w	r3, r3, #3
 8007fe6:	b2da      	uxtb	r2, r3
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	095b      	lsrs	r3, r3, #5
 8007ff0:	b2db      	uxtb	r3, r3
 8007ff2:	f003 0301 	and.w	r3, r3, #1
 8007ff6:	b2da      	uxtb	r2, r3
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	0a1b      	lsrs	r3, r3, #8
 8008000:	b29b      	uxth	r3, r3
 8008002:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008006:	b29a      	uxth	r2, r3
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	0e1b      	lsrs	r3, r3, #24
 800800c:	b29b      	uxth	r3, r3
 800800e:	4313      	orrs	r3, r2
 8008010:	b29a      	uxth	r2, r3
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	061a      	lsls	r2, r3, #24
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	021b      	lsls	r3, r3, #8
 800801e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008022:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	0a1b      	lsrs	r3, r3, #8
 8008028:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800802c:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	0e1b      	lsrs	r3, r3, #24
 8008032:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	b2da      	uxtb	r2, r3
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	0a1b      	lsrs	r3, r3, #8
 8008044:	b2da      	uxtb	r2, r3
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	0d1b      	lsrs	r3, r3, #20
 800804e:	b2db      	uxtb	r3, r3
 8008050:	f003 030f 	and.w	r3, r3, #15
 8008054:	b2da      	uxtb	r2, r3
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	0c1b      	lsrs	r3, r3, #16
 800805e:	b29b      	uxth	r3, r3
 8008060:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008064:	b29a      	uxth	r2, r3
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	b29b      	uxth	r3, r3
 800806a:	b2db      	uxtb	r3, r3
 800806c:	b29b      	uxth	r3, r3
 800806e:	4313      	orrs	r3, r2
 8008070:	b29a      	uxth	r2, r3
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	0a9b      	lsrs	r3, r3, #10
 800807a:	b2db      	uxtb	r3, r3
 800807c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008080:	b2da      	uxtb	r2, r3
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	0a1b      	lsrs	r3, r3, #8
 800808a:	b2db      	uxtb	r3, r3
 800808c:	f003 0303 	and.w	r3, r3, #3
 8008090:	b2da      	uxtb	r2, r3
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	73da      	strb	r2, [r3, #15]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	091b      	lsrs	r3, r3, #4
 800809a:	b2db      	uxtb	r3, r3
 800809c:	f003 030f 	and.w	r3, r3, #15
 80080a0:	b2da      	uxtb	r2, r3
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	b2db      	uxtb	r3, r3
 80080aa:	f003 030f 	and.w	r3, r3, #15
 80080ae:	b2da      	uxtb	r2, r3
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	0e1b      	lsrs	r3, r3, #24
 80080b8:	b2da      	uxtb	r2, r3
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	749a      	strb	r2, [r3, #18]
#endif
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80080c6:	4618      	mov	r0, r3
 80080c8:	f001 fc3e 	bl	8009948 <SDMMC_CmdBlockLength>
 80080cc:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 80080ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d00d      	beq.n	80080f0 <HAL_SD_GetCardStatus+0x15c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4a08      	ldr	r2, [pc, #32]	; (80080fc <HAL_SD_GetCardStatus+0x168>)
 80080da:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80080e0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2201      	movs	r2, #1
 80080e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 80080ea:	2301      	movs	r3, #1
 80080ec:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  return status;
 80080f0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3750      	adds	r7, #80	; 0x50
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}
 80080fc:	1fe00fff 	.word	0x1fe00fff

08008100 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008100:	b480      	push	{r7}
 8008102:	b083      	sub	sp, #12
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
 8008108:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800814a:	2300      	movs	r3, #0
}
 800814c:	4618      	mov	r0, r3
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr

08008158 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008158:	b5b0      	push	{r4, r5, r7, lr}
 800815a:	b090      	sub	sp, #64	; 0x40
 800815c:	af04      	add	r7, sp, #16
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 8008162:	2300      	movs	r3, #0
 8008164:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2203      	movs	r2, #3
 800816c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008174:	2b03      	cmp	r3, #3
 8008176:	d02e      	beq.n	80081d6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800817e:	d106      	bne.n	800818e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008184:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	639a      	str	r2, [r3, #56]	; 0x38
 800818c:	e029      	b.n	80081e2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008194:	d10a      	bne.n	80081ac <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f000 fbd6 	bl	8008948 <SD_WideBus_Enable>
 800819c:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a4:	431a      	orrs	r2, r3
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	639a      	str	r2, [r3, #56]	; 0x38
 80081aa:	e01a      	b.n	80081e2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d10a      	bne.n	80081c8 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 fc13 	bl	80089de <SD_WideBus_Disable>
 80081b8:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c0:	431a      	orrs	r2, r3
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	639a      	str	r2, [r3, #56]	; 0x38
 80081c6:	e00c      	b.n	80081e2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081cc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	639a      	str	r2, [r3, #56]	; 0x38
 80081d4:	e005      	b.n	80081e2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081da:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d007      	beq.n	80081fa <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a60      	ldr	r2, [pc, #384]	; (8008370 <HAL_SD_ConfigWideBusOperation+0x218>)
 80081f0:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
 80081f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80081f8:	e097      	b.n	800832a <HAL_SD_ConfigWideBusOperation+0x1d2>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 80081fa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80081fe:	f7fd fed3 	bl	8005fa8 <HAL_RCCEx_GetPeriphCLKFreq>
 8008202:	6278      	str	r0, [r7, #36]	; 0x24
    if (sdmmc_clk != 0U)
 8008204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008206:	2b00      	cmp	r3, #0
 8008208:	f000 8086 	beq.w	8008318 <HAL_SD_ConfigWideBusOperation+0x1c0>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
      Init.ClockBypass         = hsd->Init.ClockBypass;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	613b      	str	r3, [r7, #16]
      Init.BusWide             = WideMode;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	617b      	str	r3, [r7, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	691b      	ldr	r3, [r3, #16]
 8008220:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	695a      	ldr	r2, [r3, #20]
 8008226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008228:	4952      	ldr	r1, [pc, #328]	; (8008374 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800822a:	fba1 1303 	umull	r1, r3, r1, r3
 800822e:	0e1b      	lsrs	r3, r3, #24
 8008230:	429a      	cmp	r2, r3
 8008232:	d303      	bcc.n	800823c <HAL_SD_ConfigWideBusOperation+0xe4>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	695b      	ldr	r3, [r3, #20]
 8008238:	61fb      	str	r3, [r7, #28]
 800823a:	e05a      	b.n	80082f2 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008240:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008244:	d103      	bne.n	800824e <HAL_SD_ConfigWideBusOperation+0xf6>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	695b      	ldr	r3, [r3, #20]
 800824a:	61fb      	str	r3, [r7, #28]
 800824c:	e051      	b.n	80082f2 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008252:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008256:	d126      	bne.n	80082a6 <HAL_SD_ConfigWideBusOperation+0x14e>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	695b      	ldr	r3, [r3, #20]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d10e      	bne.n	800827e <HAL_SD_ConfigWideBusOperation+0x126>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8008260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008262:	4a45      	ldr	r2, [pc, #276]	; (8008378 <HAL_SD_ConfigWideBusOperation+0x220>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d906      	bls.n	8008276 <HAL_SD_ConfigWideBusOperation+0x11e>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8008268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800826a:	4a42      	ldr	r2, [pc, #264]	; (8008374 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800826c:	fba2 2303 	umull	r2, r3, r2, r3
 8008270:	0e5b      	lsrs	r3, r3, #25
 8008272:	61fb      	str	r3, [r7, #28]
 8008274:	e03d      	b.n	80082f2 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	695b      	ldr	r3, [r3, #20]
 800827a:	61fb      	str	r3, [r7, #28]
 800827c:	e039      	b.n	80082f2 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	695b      	ldr	r3, [r3, #20]
 8008282:	005b      	lsls	r3, r3, #1
 8008284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008286:	fbb2 f3f3 	udiv	r3, r2, r3
 800828a:	4a3b      	ldr	r2, [pc, #236]	; (8008378 <HAL_SD_ConfigWideBusOperation+0x220>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d906      	bls.n	800829e <HAL_SD_ConfigWideBusOperation+0x146>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8008290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008292:	4a38      	ldr	r2, [pc, #224]	; (8008374 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8008294:	fba2 2303 	umull	r2, r3, r2, r3
 8008298:	0e5b      	lsrs	r3, r3, #25
 800829a:	61fb      	str	r3, [r7, #28]
 800829c:	e029      	b.n	80082f2 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	695b      	ldr	r3, [r3, #20]
 80082a2:	61fb      	str	r3, [r7, #28]
 80082a4:	e025      	b.n	80082f2 <HAL_SD_ConfigWideBusOperation+0x19a>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	695b      	ldr	r3, [r3, #20]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d10e      	bne.n	80082cc <HAL_SD_ConfigWideBusOperation+0x174>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 80082ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b0:	4a32      	ldr	r2, [pc, #200]	; (800837c <HAL_SD_ConfigWideBusOperation+0x224>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d906      	bls.n	80082c4 <HAL_SD_ConfigWideBusOperation+0x16c>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80082b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b8:	4a2e      	ldr	r2, [pc, #184]	; (8008374 <HAL_SD_ConfigWideBusOperation+0x21c>)
 80082ba:	fba2 2303 	umull	r2, r3, r2, r3
 80082be:	0e1b      	lsrs	r3, r3, #24
 80082c0:	61fb      	str	r3, [r7, #28]
 80082c2:	e016      	b.n	80082f2 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	695b      	ldr	r3, [r3, #20]
 80082c8:	61fb      	str	r3, [r7, #28]
 80082ca:	e012      	b.n	80082f2 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	695b      	ldr	r3, [r3, #20]
 80082d0:	005b      	lsls	r3, r3, #1
 80082d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80082d8:	4a28      	ldr	r2, [pc, #160]	; (800837c <HAL_SD_ConfigWideBusOperation+0x224>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d906      	bls.n	80082ec <HAL_SD_ConfigWideBusOperation+0x194>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80082de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e0:	4a24      	ldr	r2, [pc, #144]	; (8008374 <HAL_SD_ConfigWideBusOperation+0x21c>)
 80082e2:	fba2 2303 	umull	r2, r3, r2, r3
 80082e6:	0e1b      	lsrs	r3, r3, #24
 80082e8:	61fb      	str	r3, [r7, #28]
 80082ea:	e002      	b.n	80082f2 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	695b      	ldr	r3, [r3, #20]
 80082f0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      Init.Transceiver = hsd->Init.Transceiver;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	699b      	ldr	r3, [r3, #24]
 80082f6:	623b      	str	r3, [r7, #32]
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
      }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      (void)SDMMC_Init(hsd->Instance, Init);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681d      	ldr	r5, [r3, #0]
 80082fc:	466c      	mov	r4, sp
 80082fe:	f107 0318 	add.w	r3, r7, #24
 8008302:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008306:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800830a:	f107 030c 	add.w	r3, r7, #12
 800830e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008310:	4628      	mov	r0, r5
 8008312:	f001 fa3b 	bl	800978c <SDMMC_Init>
 8008316:	e008      	b.n	800832a <HAL_SD_ConfigWideBusOperation+0x1d2>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800831c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	639a      	str	r2, [r3, #56]	; 0x38
      status = HAL_ERROR;
 8008324:	2301      	movs	r3, #1
 8008326:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008332:	4618      	mov	r0, r3
 8008334:	f001 fb08 	bl	8009948 <SDMMC_CmdBlockLength>
 8008338:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800833a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800833c:	2b00      	cmp	r3, #0
 800833e:	d00c      	beq.n	800835a <HAL_SD_ConfigWideBusOperation+0x202>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a0a      	ldr	r2, [pc, #40]	; (8008370 <HAL_SD_ConfigWideBusOperation+0x218>)
 8008346:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800834c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800834e:	431a      	orrs	r2, r3
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8008354:	2301      	movs	r3, #1
 8008356:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2201      	movs	r2, #1
 800835e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8008362:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008366:	4618      	mov	r0, r3
 8008368:	3730      	adds	r7, #48	; 0x30
 800836a:	46bd      	mov	sp, r7
 800836c:	bdb0      	pop	{r4, r5, r7, pc}
 800836e:	bf00      	nop
 8008370:	1fe00fff 	.word	0x1fe00fff
 8008374:	55e63b89 	.word	0x55e63b89
 8008378:	02faf080 	.word	0x02faf080
 800837c:	017d7840 	.word	0x017d7840

08008380 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b086      	sub	sp, #24
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008388:	2300      	movs	r3, #0
 800838a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800838c:	f107 030c 	add.w	r3, r7, #12
 8008390:	4619      	mov	r1, r3
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 fab0 	bl	80088f8 <SD_SendStatus>
 8008398:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d005      	beq.n	80083ac <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	431a      	orrs	r2, r3
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	0a5b      	lsrs	r3, r3, #9
 80083b0:	f003 030f 	and.w	r3, r3, #15
 80083b4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80083b6:	693b      	ldr	r3, [r7, #16]
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3718      	adds	r7, #24
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}

080083c0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80083c0:	b5b0      	push	{r4, r5, r7, lr}
 80083c2:	b090      	sub	sp, #64	; 0x40
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80083c8:	2301      	movs	r3, #1
 80083ca:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4618      	mov	r0, r3
 80083d2:	f001 fa35 	bl	8009840 <SDMMC_GetPowerState>
 80083d6:	4603      	mov	r3, r0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d102      	bne.n	80083e2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80083dc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80083e0:	e0a9      	b.n	8008536 <SD_InitCard+0x176>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083e6:	2b03      	cmp	r3, #3
 80083e8:	d02e      	beq.n	8008448 <SD_InitCard+0x88>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4618      	mov	r0, r3
 80083f0:	f001 fc7a 	bl	8009ce8 <SDMMC_CmdSendCID>
 80083f4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80083f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d001      	beq.n	8008400 <SD_InitCard+0x40>
    {
      return errorstate;
 80083fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083fe:	e09a      	b.n	8008536 <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2100      	movs	r1, #0
 8008406:	4618      	mov	r0, r3
 8008408:	f001 fa5f 	bl	80098ca <SDMMC_GetResponse>
 800840c:	4602      	mov	r2, r0
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	2104      	movs	r1, #4
 8008418:	4618      	mov	r0, r3
 800841a:	f001 fa56 	bl	80098ca <SDMMC_GetResponse>
 800841e:	4602      	mov	r2, r0
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	2108      	movs	r1, #8
 800842a:	4618      	mov	r0, r3
 800842c:	f001 fa4d 	bl	80098ca <SDMMC_GetResponse>
 8008430:	4602      	mov	r2, r0
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	210c      	movs	r1, #12
 800843c:	4618      	mov	r0, r3
 800843e:	f001 fa44 	bl	80098ca <SDMMC_GetResponse>
 8008442:	4602      	mov	r2, r0
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	67da      	str	r2, [r3, #124]	; 0x7c
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800844c:	2b03      	cmp	r3, #3
 800844e:	d00d      	beq.n	800846c <SD_InitCard+0xac>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f107 020e 	add.w	r2, r7, #14
 8008458:	4611      	mov	r1, r2
 800845a:	4618      	mov	r0, r3
 800845c:	f001 fc83 	bl	8009d66 <SDMMC_CmdSetRelAdd>
 8008460:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008462:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008464:	2b00      	cmp	r3, #0
 8008466:	d001      	beq.n	800846c <SD_InitCard+0xac>
    {
      return errorstate;
 8008468:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800846a:	e064      	b.n	8008536 <SD_InitCard+0x176>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008470:	2b03      	cmp	r3, #3
 8008472:	d036      	beq.n	80084e2 <SD_InitCard+0x122>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008474:	89fb      	ldrh	r3, [r7, #14]
 8008476:	461a      	mov	r2, r3
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	649a      	str	r2, [r3, #72]	; 0x48

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008484:	041b      	lsls	r3, r3, #16
 8008486:	4619      	mov	r1, r3
 8008488:	4610      	mov	r0, r2
 800848a:	f001 fc4c 	bl	8009d26 <SDMMC_CmdSendCSD>
 800848e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008490:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008492:	2b00      	cmp	r3, #0
 8008494:	d001      	beq.n	800849a <SD_InitCard+0xda>
    {
      return errorstate;
 8008496:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008498:	e04d      	b.n	8008536 <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	2100      	movs	r1, #0
 80084a0:	4618      	mov	r0, r3
 80084a2:	f001 fa12 	bl	80098ca <SDMMC_GetResponse>
 80084a6:	4602      	mov	r2, r0
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	2104      	movs	r1, #4
 80084b2:	4618      	mov	r0, r3
 80084b4:	f001 fa09 	bl	80098ca <SDMMC_GetResponse>
 80084b8:	4602      	mov	r2, r0
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	2108      	movs	r1, #8
 80084c4:	4618      	mov	r0, r3
 80084c6:	f001 fa00 	bl	80098ca <SDMMC_GetResponse>
 80084ca:	4602      	mov	r2, r0
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	210c      	movs	r1, #12
 80084d6:	4618      	mov	r0, r3
 80084d8:	f001 f9f7 	bl	80098ca <SDMMC_GetResponse>
 80084dc:	4602      	mov	r2, r0
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	66da      	str	r2, [r3, #108]	; 0x6c
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	2104      	movs	r1, #4
 80084e8:	4618      	mov	r0, r3
 80084ea:	f001 f9ee 	bl	80098ca <SDMMC_GetResponse>
 80084ee:	4603      	mov	r3, r0
 80084f0:	0d1a      	lsrs	r2, r3, #20
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80084f6:	f107 0310 	add.w	r3, r7, #16
 80084fa:	4619      	mov	r1, r3
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f7ff fba5 	bl	8007c4c <HAL_SD_GetCardCSD>
 8008502:	4603      	mov	r3, r0
 8008504:	2b00      	cmp	r3, #0
 8008506:	d002      	beq.n	800850e <SD_InitCard+0x14e>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008508:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800850c:	e013      	b.n	8008536 <SD_InitCard+0x176>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6819      	ldr	r1, [r3, #0]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008516:	041b      	lsls	r3, r3, #16
 8008518:	2200      	movs	r2, #0
 800851a:	461c      	mov	r4, r3
 800851c:	4615      	mov	r5, r2
 800851e:	4622      	mov	r2, r4
 8008520:	462b      	mov	r3, r5
 8008522:	4608      	mov	r0, r1
 8008524:	f001 faf6 	bl	8009b14 <SDMMC_CmdSelDesel>
 8008528:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800852a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800852c:	2b00      	cmp	r3, #0
 800852e:	d001      	beq.n	8008534 <SD_InitCard+0x174>
  {
    return errorstate;
 8008530:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008532:	e000      	b.n	8008536 <SD_InitCard+0x176>
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008534:	2300      	movs	r3, #0
}
 8008536:	4618      	mov	r0, r3
 8008538:	3740      	adds	r7, #64	; 0x40
 800853a:	46bd      	mov	sp, r7
 800853c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08008540 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b088      	sub	sp, #32
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008548:	2300      	movs	r3, #0
 800854a:	60fb      	str	r3, [r7, #12]
  uint32_t response = 0U, validvoltage = 0U;
 800854c:	2300      	movs	r3, #0
 800854e:	61fb      	str	r3, [r7, #28]
 8008550:	2300      	movs	r3, #0
 8008552:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
 8008554:	f7f9 ff7e 	bl	8002454 <HAL_GetTick>
 8008558:	6178      	str	r0, [r7, #20]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4618      	mov	r0, r3
 8008560:	f001 fafc 	bl	8009b5c <SDMMC_CmdGoIdleState>
 8008564:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d001      	beq.n	8008570 <SD_PowerON+0x30>
  {
    return errorstate;
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	e0ed      	b.n	800874c <SD_PowerON+0x20c>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4618      	mov	r0, r3
 8008576:	f001 fb0f 	bl	8009b98 <SDMMC_CmdOperCond>
 800857a:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d00d      	beq.n	800859e <SD_PowerON+0x5e>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2200      	movs	r2, #0
 8008586:	641a      	str	r2, [r3, #64]	; 0x40
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4618      	mov	r0, r3
 800858e:	f001 fae5 	bl	8009b5c <SDMMC_CmdGoIdleState>
 8008592:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d004      	beq.n	80085a4 <SD_PowerON+0x64>
    {
      return errorstate;
 800859a:	693b      	ldr	r3, [r7, #16]
 800859c:	e0d6      	b.n	800874c <SD_PowerON+0x20c>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2201      	movs	r2, #1
 80085a2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	d137      	bne.n	800861c <SD_PowerON+0xdc>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	2100      	movs	r1, #0
 80085b2:	4618      	mov	r0, r3
 80085b4:	f001 fb10 	bl	8009bd8 <SDMMC_CmdAppCommand>
 80085b8:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d02d      	beq.n	800861c <SD_PowerON+0xdc>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80085c0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80085c4:	e0c2      	b.n	800874c <SD_PowerON+0x20c>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	2100      	movs	r1, #0
 80085cc:	4618      	mov	r0, r3
 80085ce:	f001 fb03 	bl	8009bd8 <SDMMC_CmdAppCommand>
 80085d2:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d001      	beq.n	80085de <SD_PowerON+0x9e>
    {
      return errorstate;
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	e0b6      	b.n	800874c <SD_PowerON+0x20c>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	495c      	ldr	r1, [pc, #368]	; (8008754 <SD_PowerON+0x214>)
 80085e4:	4618      	mov	r0, r3
 80085e6:	f001 fb1a 	bl	8009c1e <SDMMC_CmdAppOperCommand>
 80085ea:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d002      	beq.n	80085f8 <SD_PowerON+0xb8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80085f2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80085f6:	e0a9      	b.n	800874c <SD_PowerON+0x20c>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	2100      	movs	r1, #0
 80085fe:	4618      	mov	r0, r3
 8008600:	f001 f963 	bl	80098ca <SDMMC_GetResponse>
 8008604:	61f8      	str	r0, [r7, #28]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008606:	69fb      	ldr	r3, [r7, #28]
 8008608:	0fdb      	lsrs	r3, r3, #31
 800860a:	2b01      	cmp	r3, #1
 800860c:	d101      	bne.n	8008612 <SD_PowerON+0xd2>
 800860e:	2301      	movs	r3, #1
 8008610:	e000      	b.n	8008614 <SD_PowerON+0xd4>
 8008612:	2300      	movs	r3, #0
 8008614:	61bb      	str	r3, [r7, #24]

    count++;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	3301      	adds	r3, #1
 800861a:	60fb      	str	r3, [r7, #12]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008622:	4293      	cmp	r3, r2
 8008624:	d802      	bhi.n	800862c <SD_PowerON+0xec>
 8008626:	69bb      	ldr	r3, [r7, #24]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d0cc      	beq.n	80085c6 <SD_PowerON+0x86>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008632:	4293      	cmp	r3, r2
 8008634:	d902      	bls.n	800863c <SD_PowerON+0xfc>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008636:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800863a:	e087      	b.n	800874c <SD_PowerON+0x20c>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800863c:	69fb      	ldr	r3, [r7, #28]
 800863e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008642:	2b00      	cmp	r3, #0
 8008644:	d07e      	beq.n	8008744 <SD_PowerON+0x204>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2201      	movs	r2, #1
 800864a:	63da      	str	r2, [r3, #60]	; 0x3c
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	699b      	ldr	r3, [r3, #24]
 8008650:	2b01      	cmp	r3, #1
 8008652:	d17a      	bne.n	800874a <SD_PowerON+0x20a>
    {
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 8008654:	69fb      	ldr	r3, [r7, #28]
 8008656:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800865a:	2b00      	cmp	r3, #0
 800865c:	d075      	beq.n	800874a <SD_PowerON+0x20a>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008664:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Start switching procedue */
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f042 0208 	orr.w	r2, r2, #8
 8008674:	601a      	str	r2, [r3, #0]

        /* Send CMD11 to switch 1.8V mode */
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4618      	mov	r0, r3
 800867c:	f001 fbda 	bl	8009e34 <SDMMC_CmdVoltageSwitch>
 8008680:	6138      	str	r0, [r7, #16]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d00c      	beq.n	80086a2 <SD_PowerON+0x162>
        {
          return errorstate;
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	e05f      	b.n	800874c <SD_PowerON+0x20c>
        }

        /* Check to CKSTOP */
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
        {
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800868c:	f7f9 fee2 	bl	8002454 <HAL_GetTick>
 8008690:	4602      	mov	r2, r0
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	1ad3      	subs	r3, r2, r3
 8008696:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800869a:	d102      	bne.n	80086a2 <SD_PowerON+0x162>
          {
            return HAL_SD_ERROR_TIMEOUT;
 800869c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80086a0:	e054      	b.n	800874c <SD_PowerON+0x20c>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80086ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80086b0:	d1ec      	bne.n	800868c <SD_PowerON+0x14c>
          }
        }

        /* Clear CKSTOP Flag */
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80086ba:	639a      	str	r2, [r3, #56]	; 0x38

        /* Check to BusyD0 */
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80086c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80086ca:	d002      	beq.n	80086d2 <SD_PowerON+0x192>
        {
          /* Error when activate Voltage Switch in SDMMC Peripheral */
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 80086cc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80086d0:	e03c      	b.n	800874c <SD_PowerON+0x20c>
        {
          /* Enable Transceiver Switch PIN */
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->DriveTransceiver_1_8V_Callback(SET);
#else
          HAL_SDEx_DriveTransceiver_1_8V_Callback(SET);
 80086d2:	2001      	movs	r0, #1
 80086d4:	f000 fb44 	bl	8008d60 <HAL_SDEx_DriveTransceiver_1_8V_Callback>
#endif

          /* Switch ready */
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	681a      	ldr	r2, [r3, #0]
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f042 0204 	orr.w	r2, r2, #4
 80086e6:	601a      	str	r2, [r3, #0]

          /* Check VSWEND Flag */
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 80086e8:	e00a      	b.n	8008700 <SD_PowerON+0x1c0>
          {
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80086ea:	f7f9 feb3 	bl	8002454 <HAL_GetTick>
 80086ee:	4602      	mov	r2, r0
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	1ad3      	subs	r3, r2, r3
 80086f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80086f8:	d102      	bne.n	8008700 <SD_PowerON+0x1c0>
            {
              return HAL_SD_ERROR_TIMEOUT;
 80086fa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80086fe:	e025      	b.n	800874c <SD_PowerON+0x20c>
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800870a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800870e:	d1ec      	bne.n	80086ea <SD_PowerON+0x1aa>
            }
          }

          /* Clear VSWEND Flag */
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008718:	639a      	str	r2, [r3, #56]	; 0x38

          /* Check BusyD0 status */
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008720:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008724:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008728:	d102      	bne.n	8008730 <SD_PowerON+0x1f0>
          {
            /* Error when enabling 1.8V mode */
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800872a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800872e:	e00d      	b.n	800874c <SD_PowerON+0x20c>
          }
          /* Switch to 1.8V OK */

          /* Disable VSWITCH FLAG from SDMMC Peripheral */
          hsd->Instance->POWER = 0x13U;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	2213      	movs	r2, #19
 8008736:	601a      	str	r2, [r3, #0]

          /* Clean Status flags */
          hsd->Instance->ICR = 0xFFFFFFFFU;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008740:	639a      	str	r2, [r3, #56]	; 0x38
 8008742:	e002      	b.n	800874a <SD_PowerON+0x20a>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2200      	movs	r2, #0
 8008748:	63da      	str	r2, [r3, #60]	; 0x3c
  }


  return HAL_SD_ERROR_NONE;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	3720      	adds	r7, #32
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}
 8008754:	c1100000 	.word	0xc1100000

08008758 <SD_SendSDStatus>:
  * @param  pSDstatus Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b08c      	sub	sp, #48	; 0x30
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008762:	f7f9 fe77 	bl	8002454 <HAL_GetTick>
 8008766:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	2100      	movs	r1, #0
 8008772:	4618      	mov	r0, r3
 8008774:	f001 f8a9 	bl	80098ca <SDMMC_GetResponse>
 8008778:	4603      	mov	r3, r0
 800877a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800877e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008782:	d102      	bne.n	800878a <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008784:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008788:	e0b0      	b.n	80088ec <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2140      	movs	r1, #64	; 0x40
 8008790:	4618      	mov	r0, r3
 8008792:	f001 f8d9 	bl	8009948 <SDMMC_CmdBlockLength>
 8008796:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008798:	6a3b      	ldr	r3, [r7, #32]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d005      	beq.n	80087aa <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 80087a6:	6a3b      	ldr	r3, [r7, #32]
 80087a8:	e0a0      	b.n	80088ec <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681a      	ldr	r2, [r3, #0]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087b2:	041b      	lsls	r3, r3, #16
 80087b4:	4619      	mov	r1, r3
 80087b6:	4610      	mov	r0, r2
 80087b8:	f001 fa0e 	bl	8009bd8 <SDMMC_CmdAppCommand>
 80087bc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80087be:	6a3b      	ldr	r3, [r7, #32]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d005      	beq.n	80087d0 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 80087cc:	6a3b      	ldr	r3, [r7, #32]
 80087ce:	e08d      	b.n	80088ec <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80087d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80087d4:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 80087d6:	2340      	movs	r3, #64	; 0x40
 80087d8:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 80087da:	2360      	movs	r3, #96	; 0x60
 80087dc:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80087de:	2302      	movs	r3, #2
 80087e0:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80087e2:	2300      	movs	r3, #0
 80087e4:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80087e6:	2301      	movs	r3, #1
 80087e8:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f107 0208 	add.w	r2, r7, #8
 80087f2:	4611      	mov	r1, r2
 80087f4:	4618      	mov	r0, r3
 80087f6:	f001 f87b 	bl	80098f0 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4618      	mov	r0, r3
 8008800:	f001 faf6 	bl	8009df0 <SDMMC_CmdStatusRegister>
 8008804:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008806:	6a3b      	ldr	r3, [r7, #32]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d02b      	beq.n	8008864 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8008814:	6a3b      	ldr	r3, [r7, #32]
 8008816:	e069      	b.n	80088ec <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800881e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008822:	2b00      	cmp	r3, #0
 8008824:	d013      	beq.n	800884e <SD_SendSDStatus+0xf6>
    {
      for(count = 0U; count < 8U; count++)
 8008826:	2300      	movs	r3, #0
 8008828:	62fb      	str	r3, [r7, #44]	; 0x2c
 800882a:	e00d      	b.n	8008848 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4618      	mov	r0, r3
 8008832:	f000 ffd5 	bl	80097e0 <SDMMC_ReadFIFO>
 8008836:	4602      	mov	r2, r0
 8008838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800883a:	601a      	str	r2, [r3, #0]
        pData++;
 800883c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800883e:	3304      	adds	r3, #4
 8008840:	62bb      	str	r3, [r7, #40]	; 0x28
      for(count = 0U; count < 8U; count++)
 8008842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008844:	3301      	adds	r3, #1
 8008846:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800884a:	2b07      	cmp	r3, #7
 800884c:	d9ee      	bls.n	800882c <SD_SendSDStatus+0xd4>
      }
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800884e:	f7f9 fe01 	bl	8002454 <HAL_GetTick>
 8008852:	4602      	mov	r2, r0
 8008854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008856:	1ad3      	subs	r3, r2, r3
 8008858:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800885c:	d102      	bne.n	8008864 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800885e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008862:	e043      	b.n	80088ec <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800886a:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800886e:	2b00      	cmp	r3, #0
 8008870:	d0d2      	beq.n	8008818 <SD_SendSDStatus+0xc0>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008878:	f003 0308 	and.w	r3, r3, #8
 800887c:	2b00      	cmp	r3, #0
 800887e:	d001      	beq.n	8008884 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008880:	2308      	movs	r3, #8
 8008882:	e033      	b.n	80088ec <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800888a:	f003 0302 	and.w	r3, r3, #2
 800888e:	2b00      	cmp	r3, #0
 8008890:	d001      	beq.n	8008896 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008892:	2302      	movs	r3, #2
 8008894:	e02a      	b.n	80088ec <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800889c:	f003 0320 	and.w	r3, r3, #32
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d017      	beq.n	80088d4 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 80088a4:	2320      	movs	r3, #32
 80088a6:	e021      	b.n	80088ec <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
#else
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4618      	mov	r0, r3
 80088ae:	f000 ff97 	bl	80097e0 <SDMMC_ReadFIFO>
 80088b2:	4602      	mov	r2, r0
 80088b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088b6:	601a      	str	r2, [r3, #0]
    pData++;
 80088b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ba:	3304      	adds	r3, #4
 80088bc:	62bb      	str	r3, [r7, #40]	; 0x28

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80088be:	f7f9 fdc9 	bl	8002454 <HAL_GetTick>
 80088c2:	4602      	mov	r2, r0
 80088c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c6:	1ad3      	subs	r3, r2, r3
 80088c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80088cc:	d102      	bne.n	80088d4 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80088ce:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80088d2:	e00b      	b.n	80088ec <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d1e2      	bne.n	80088a8 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	4a03      	ldr	r2, [pc, #12]	; (80088f4 <SD_SendSDStatus+0x19c>)
 80088e8:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 80088ea:	2300      	movs	r3, #0
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	3730      	adds	r7, #48	; 0x30
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}
 80088f4:	18000f3a 	.word	0x18000f3a

080088f8 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b084      	sub	sp, #16
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d102      	bne.n	800890e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008908:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800890c:	e018      	b.n	8008940 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008916:	041b      	lsls	r3, r3, #16
 8008918:	4619      	mov	r1, r3
 800891a:	4610      	mov	r0, r2
 800891c:	f001 fa45 	bl	8009daa <SDMMC_CmdSendStatus>
 8008920:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d001      	beq.n	800892c <SD_SendStatus+0x34>
  {
    return errorstate;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	e009      	b.n	8008940 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	2100      	movs	r1, #0
 8008932:	4618      	mov	r0, r3
 8008934:	f000 ffc9 	bl	80098ca <SDMMC_GetResponse>
 8008938:	4602      	mov	r2, r0
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800893e:	2300      	movs	r3, #0
}
 8008940:	4618      	mov	r0, r3
 8008942:	3710      	adds	r7, #16
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}

08008948 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b086      	sub	sp, #24
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8008950:	2300      	movs	r3, #0
 8008952:	60fb      	str	r3, [r7, #12]
 8008954:	2300      	movs	r3, #0
 8008956:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	2100      	movs	r1, #0
 800895e:	4618      	mov	r0, r3
 8008960:	f000 ffb3 	bl	80098ca <SDMMC_GetResponse>
 8008964:	4603      	mov	r3, r0
 8008966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800896a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800896e:	d102      	bne.n	8008976 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008970:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008974:	e02f      	b.n	80089d6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008976:	f107 030c 	add.w	r3, r7, #12
 800897a:	4619      	mov	r1, r3
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 f879 	bl	8008a74 <SD_FindSCR>
 8008982:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d001      	beq.n	800898e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	e023      	b.n	80089d6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008994:	2b00      	cmp	r3, #0
 8008996:	d01c      	beq.n	80089d2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681a      	ldr	r2, [r3, #0]
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80089a0:	041b      	lsls	r3, r3, #16
 80089a2:	4619      	mov	r1, r3
 80089a4:	4610      	mov	r0, r2
 80089a6:	f001 f917 	bl	8009bd8 <SDMMC_CmdAppCommand>
 80089aa:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d001      	beq.n	80089b6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	e00f      	b.n	80089d6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	2102      	movs	r1, #2
 80089bc:	4618      	mov	r0, r3
 80089be:	f001 f94e 	bl	8009c5e <SDMMC_CmdBusWidth>
 80089c2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d001      	beq.n	80089ce <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	e003      	b.n	80089d6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80089ce:	2300      	movs	r3, #0
 80089d0:	e001      	b.n	80089d6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80089d2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3718      	adds	r7, #24
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}

080089de <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80089de:	b580      	push	{r7, lr}
 80089e0:	b086      	sub	sp, #24
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80089e6:	2300      	movs	r3, #0
 80089e8:	60fb      	str	r3, [r7, #12]
 80089ea:	2300      	movs	r3, #0
 80089ec:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	2100      	movs	r1, #0
 80089f4:	4618      	mov	r0, r3
 80089f6:	f000 ff68 	bl	80098ca <SDMMC_GetResponse>
 80089fa:	4603      	mov	r3, r0
 80089fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a00:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008a04:	d102      	bne.n	8008a0c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008a06:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a0a:	e02f      	b.n	8008a6c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008a0c:	f107 030c 	add.w	r3, r7, #12
 8008a10:	4619      	mov	r1, r3
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 f82e 	bl	8008a74 <SD_FindSCR>
 8008a18:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d001      	beq.n	8008a24 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	e023      	b.n	8008a6c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d01c      	beq.n	8008a68 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681a      	ldr	r2, [r3, #0]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a36:	041b      	lsls	r3, r3, #16
 8008a38:	4619      	mov	r1, r3
 8008a3a:	4610      	mov	r0, r2
 8008a3c:	f001 f8cc 	bl	8009bd8 <SDMMC_CmdAppCommand>
 8008a40:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d001      	beq.n	8008a4c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	e00f      	b.n	8008a6c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	2100      	movs	r1, #0
 8008a52:	4618      	mov	r0, r3
 8008a54:	f001 f903 	bl	8009c5e <SDMMC_CmdBusWidth>
 8008a58:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d001      	beq.n	8008a64 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8008a60:	697b      	ldr	r3, [r7, #20]
 8008a62:	e003      	b.n	8008a6c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008a64:	2300      	movs	r3, #0
 8008a66:	e001      	b.n	8008a6c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008a68:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3718      	adds	r7, #24
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}

08008a74 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b08e      	sub	sp, #56	; 0x38
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008a7e:	f7f9 fce9 	bl	8002454 <HAL_GetTick>
 8008a82:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8008a84:	2300      	movs	r3, #0
 8008a86:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8008a88:	2300      	movs	r3, #0
 8008a8a:	60bb      	str	r3, [r7, #8]
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2108      	movs	r1, #8
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f000 ff54 	bl	8009948 <SDMMC_CmdBlockLength>
 8008aa0:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d001      	beq.n	8008aac <SD_FindSCR+0x38>
  {
    return errorstate;
 8008aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aaa:	e0ad      	b.n	8008c08 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ab4:	041b      	lsls	r3, r3, #16
 8008ab6:	4619      	mov	r1, r3
 8008ab8:	4610      	mov	r0, r2
 8008aba:	f001 f88d 	bl	8009bd8 <SDMMC_CmdAppCommand>
 8008abe:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d001      	beq.n	8008aca <SD_FindSCR+0x56>
  {
    return errorstate;
 8008ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac8:	e09e      	b.n	8008c08 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008aca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008ace:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8008ad0:	2308      	movs	r3, #8
 8008ad2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8008ad4:	2330      	movs	r3, #48	; 0x30
 8008ad6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008ad8:	2302      	movs	r3, #2
 8008ada:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008adc:	2300      	movs	r3, #0
 8008ade:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f107 0210 	add.w	r2, r7, #16
 8008aec:	4611      	mov	r1, r2
 8008aee:	4618      	mov	r0, r3
 8008af0:	f000 fefe 	bl	80098f0 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4618      	mov	r0, r3
 8008afa:	f001 f8d3 	bl	8009ca4 <SDMMC_CmdSendSCR>
 8008afe:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d027      	beq.n	8008b56 <SD_FindSCR+0xe2>
  {
    return errorstate;
 8008b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b08:	e07e      	b.n	8008c08 <SD_FindSCR+0x194>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b10:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d113      	bne.n	8008b40 <SD_FindSCR+0xcc>
 8008b18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d110      	bne.n	8008b40 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4618      	mov	r0, r3
 8008b24:	f000 fe5c 	bl	80097e0 <SDMMC_ReadFIFO>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4618      	mov	r0, r3
 8008b32:	f000 fe55 	bl	80097e0 <SDMMC_ReadFIFO>
 8008b36:	4603      	mov	r3, r0
 8008b38:	60fb      	str	r3, [r7, #12]
      index++;
 8008b3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008b40:	f7f9 fc88 	bl	8002454 <HAL_GetTick>
 8008b44:	4602      	mov	r2, r0
 8008b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b48:	1ad3      	subs	r3, r2, r3
 8008b4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008b4e:	d102      	bne.n	8008b56 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008b50:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008b54:	e058      	b.n	8008c08 <SD_FindSCR+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b5c:	f240 532a 	movw	r3, #1322	; 0x52a
 8008b60:	4013      	ands	r3, r2
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d0d1      	beq.n	8008b0a <SD_FindSCR+0x96>
      return HAL_SD_ERROR_TIMEOUT;
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b6c:	f003 0308 	and.w	r3, r3, #8
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d005      	beq.n	8008b80 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	2208      	movs	r2, #8
 8008b7a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008b7c:	2308      	movs	r3, #8
 8008b7e:	e043      	b.n	8008c08 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b86:	f003 0302 	and.w	r3, r3, #2
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d005      	beq.n	8008b9a <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	2202      	movs	r2, #2
 8008b94:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008b96:	2302      	movs	r3, #2
 8008b98:	e036      	b.n	8008c08 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ba0:	f003 0320 	and.w	r3, r3, #32
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d005      	beq.n	8008bb4 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	2220      	movs	r2, #32
 8008bae:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008bb0:	2320      	movs	r3, #32
 8008bb2:	e029      	b.n	8008c08 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	4a15      	ldr	r2, [pc, #84]	; (8008c10 <SD_FindSCR+0x19c>)
 8008bba:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	061a      	lsls	r2, r3, #24
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	021b      	lsls	r3, r3, #8
 8008bc4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008bc8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	0a1b      	lsrs	r3, r3, #8
 8008bce:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008bd2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	0e1b      	lsrs	r3, r3, #24
 8008bd8:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bdc:	601a      	str	r2, [r3, #0]
    scr++;
 8008bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008be0:	3304      	adds	r3, #4
 8008be2:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	061a      	lsls	r2, r3, #24
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	021b      	lsls	r3, r3, #8
 8008bec:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008bf0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	0a1b      	lsrs	r3, r3, #8
 8008bf6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008bfa:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	0e1b      	lsrs	r3, r3, #24
 8008c00:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c04:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008c06:	2300      	movs	r3, #0
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	3738      	adds	r7, #56	; 0x38
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}
 8008c10:	18000f3a 	.word	0x18000f3a

08008c14 <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b086      	sub	sp, #24
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c20:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c26:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008c28:	693b      	ldr	r3, [r7, #16]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d03f      	beq.n	8008cae <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8008c2e:	2300      	movs	r3, #0
 8008c30:	617b      	str	r3, [r7, #20]
 8008c32:	e033      	b.n	8008c9c <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f000 fdd1 	bl	80097e0 <SDMMC_ReadFIFO>
 8008c3e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	b2da      	uxtb	r2, r3
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	3301      	adds	r3, #1
 8008c4c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	3b01      	subs	r3, #1
 8008c52:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	0a1b      	lsrs	r3, r3, #8
 8008c58:	b2da      	uxtb	r2, r3
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	3301      	adds	r3, #1
 8008c62:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	3b01      	subs	r3, #1
 8008c68:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	0c1b      	lsrs	r3, r3, #16
 8008c6e:	b2da      	uxtb	r2, r3
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	3301      	adds	r3, #1
 8008c78:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	3b01      	subs	r3, #1
 8008c7e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	0e1b      	lsrs	r3, r3, #24
 8008c84:	b2da      	uxtb	r2, r3
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	3b01      	subs	r3, #1
 8008c94:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	3301      	adds	r3, #1
 8008c9a:	617b      	str	r3, [r7, #20]
 8008c9c:	697b      	ldr	r3, [r7, #20]
 8008c9e:	2b07      	cmp	r3, #7
 8008ca0:	d9c8      	bls.n	8008c34 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	68fa      	ldr	r2, [r7, #12]
 8008ca6:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	693a      	ldr	r2, [r7, #16]
 8008cac:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8008cae:	bf00      	nop
 8008cb0:	3718      	adds	r7, #24
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}

08008cb6 <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008cb6:	b580      	push	{r7, lr}
 8008cb8:	b086      	sub	sp, #24
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6a1b      	ldr	r3, [r3, #32]
 8008cc2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d043      	beq.n	8008d58 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	617b      	str	r3, [r7, #20]
 8008cd4:	e037      	b.n	8008d46 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	781b      	ldrb	r3, [r3, #0]
 8008cda:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	3301      	adds	r3, #1
 8008ce0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	3b01      	subs	r3, #1
 8008ce6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	781b      	ldrb	r3, [r3, #0]
 8008cec:	021a      	lsls	r2, r3, #8
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	3b01      	subs	r3, #1
 8008cfe:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	041a      	lsls	r2, r3, #16
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	4313      	orrs	r3, r2
 8008d0a:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	3301      	adds	r3, #1
 8008d10:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	3b01      	subs	r3, #1
 8008d16:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	781b      	ldrb	r3, [r3, #0]
 8008d1c:	061a      	lsls	r2, r3, #24
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	3301      	adds	r3, #1
 8008d28:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	3b01      	subs	r3, #1
 8008d2e:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f107 0208 	add.w	r2, r7, #8
 8008d38:	4611      	mov	r1, r2
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f000 fd5d 	bl	80097fa <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	3301      	adds	r3, #1
 8008d44:	617b      	str	r3, [r7, #20]
 8008d46:	697b      	ldr	r3, [r7, #20]
 8008d48:	2b07      	cmp	r3, #7
 8008d4a:	d9c4      	bls.n	8008cd6 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	68fa      	ldr	r2, [r7, #12]
 8008d50:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	693a      	ldr	r2, [r7, #16]
 8008d56:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8008d58:	bf00      	nop
 8008d5a:	3718      	adds	r7, #24
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <HAL_SDEx_DriveTransceiver_1_8V_Callback>:
  * @brief  Enable/Disable the SD Transceiver 1.8V Mode Callback.
  * @param  status Voltage Switch State
  * @retval None
  */
__weak void HAL_SDEx_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
 8008d60:	b480      	push	{r7}
 8008d62:	b083      	sub	sp, #12
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	4603      	mov	r3, r0
 8008d68:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SD_EnableTransciver could be implemented in the user file
   */
}
 8008d6a:	bf00      	nop
 8008d6c:	370c      	adds	r7, #12
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr

08008d76 <HAL_SDEx_Read_DMADoubleBuffer0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 8008d76:	b480      	push	{r7}
 8008d78:	b083      	sub	sp, #12
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 8008d7e:	bf00      	nop
 8008d80:	370c      	adds	r7, #12
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr

08008d8a <HAL_SDEx_Read_DMADoubleBuffer1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 8008d8a:	b480      	push	{r7}
 8008d8c:	b083      	sub	sp, #12
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuffer1CpltCallback can be implemented in the user file
   */
}
 8008d92:	bf00      	nop
 8008d94:	370c      	adds	r7, #12
 8008d96:	46bd      	mov	sp, r7
 8008d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9c:	4770      	bx	lr

08008d9e <HAL_SDEx_Write_DMADoubleBuffer0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 8008d9e:	b480      	push	{r7}
 8008da0:	b083      	sub	sp, #12
 8008da2:	af00      	add	r7, sp, #0
 8008da4:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 8008da6:	bf00      	nop
 8008da8:	370c      	adds	r7, #12
 8008daa:	46bd      	mov	sp, r7
 8008dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db0:	4770      	bx	lr

08008db2 <HAL_SDEx_Write_DMADoubleBuffer1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 8008db2:	b480      	push	{r7}
 8008db4:	b083      	sub	sp, #12
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 8008dba:	bf00      	nop
 8008dbc:	370c      	adds	r7, #12
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr

08008dc6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008dc6:	b580      	push	{r7, lr}
 8008dc8:	b084      	sub	sp, #16
 8008dca:	af00      	add	r7, sp, #0
 8008dcc:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d101      	bne.n	8008dd8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e095      	b.n	8008f04 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d108      	bne.n	8008df2 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008de8:	d009      	beq.n	8008dfe <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2200      	movs	r2, #0
 8008dee:	61da      	str	r2, [r3, #28]
 8008df0:	e005      	b.n	8008dfe <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2200      	movs	r2, #0
 8008df6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2200      	movs	r2, #0
 8008e02:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008e0a:	b2db      	uxtb	r3, r3
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d106      	bne.n	8008e1e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f7f9 f84b 	bl	8001eb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2202      	movs	r2, #2
 8008e22:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e34:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	68db      	ldr	r3, [r3, #12]
 8008e3a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008e3e:	d902      	bls.n	8008e46 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008e40:	2300      	movs	r3, #0
 8008e42:	60fb      	str	r3, [r7, #12]
 8008e44:	e002      	b.n	8008e4c <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008e46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008e4a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	68db      	ldr	r3, [r3, #12]
 8008e50:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008e54:	d007      	beq.n	8008e66 <HAL_SPI_Init+0xa0>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008e5e:	d002      	beq.n	8008e66 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2200      	movs	r2, #0
 8008e64:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	689b      	ldr	r3, [r3, #8]
 8008e72:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008e76:	431a      	orrs	r2, r3
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	691b      	ldr	r3, [r3, #16]
 8008e7c:	f003 0302 	and.w	r3, r3, #2
 8008e80:	431a      	orrs	r2, r3
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	695b      	ldr	r3, [r3, #20]
 8008e86:	f003 0301 	and.w	r3, r3, #1
 8008e8a:	431a      	orrs	r2, r3
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	699b      	ldr	r3, [r3, #24]
 8008e90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e94:	431a      	orrs	r2, r3
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	69db      	ldr	r3, [r3, #28]
 8008e9a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008e9e:	431a      	orrs	r2, r3
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6a1b      	ldr	r3, [r3, #32]
 8008ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ea8:	ea42 0103 	orr.w	r1, r2, r3
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eb0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	430a      	orrs	r2, r1
 8008eba:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	699b      	ldr	r3, [r3, #24]
 8008ec0:	0c1b      	lsrs	r3, r3, #16
 8008ec2:	f003 0204 	and.w	r2, r3, #4
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eca:	f003 0310 	and.w	r3, r3, #16
 8008ece:	431a      	orrs	r2, r3
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ed4:	f003 0308 	and.w	r3, r3, #8
 8008ed8:	431a      	orrs	r2, r3
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	68db      	ldr	r3, [r3, #12]
 8008ede:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008ee2:	ea42 0103 	orr.w	r1, r2, r3
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	430a      	orrs	r2, r1
 8008ef2:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2201      	movs	r2, #1
 8008efe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008f02:	2300      	movs	r3, #0
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3710      	adds	r7, #16
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b084      	sub	sp, #16
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	60f8      	str	r0, [r7, #12]
 8008f14:	60b9      	str	r1, [r7, #8]
 8008f16:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d101      	bne.n	8008f22 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8008f1e:	2301      	movs	r3, #1
 8008f20:	e038      	b.n	8008f94 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8008f28:	b2db      	uxtb	r3, r3
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d106      	bne.n	8008f3c <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2200      	movs	r2, #0
 8008f32:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8008f36:	68f8      	ldr	r0, [r7, #12]
 8008f38:	f7f9 f89c 	bl	8002074 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681a      	ldr	r2, [r3, #0]
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	3308      	adds	r3, #8
 8008f44:	4619      	mov	r1, r3
 8008f46:	4610      	mov	r0, r2
 8008f48:	f000 fafa 	bl	8009540 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6818      	ldr	r0, [r3, #0]
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	689b      	ldr	r3, [r3, #8]
 8008f54:	461a      	mov	r2, r3
 8008f56:	68b9      	ldr	r1, [r7, #8]
 8008f58:	f000 fb8c 	bl	8009674 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	6858      	ldr	r0, [r3, #4]
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	689a      	ldr	r2, [r3, #8]
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f68:	6879      	ldr	r1, [r7, #4]
 8008f6a:	f000 fbd5 	bl	8009718 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	68fa      	ldr	r2, [r7, #12]
 8008f74:	6892      	ldr	r2, [r2, #8]
 8008f76:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	68fa      	ldr	r2, [r7, #12]
 8008f80:	6892      	ldr	r2, [r2, #8]
 8008f82:	f041 0101 	orr.w	r1, r1, #1
 8008f86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 8008f92:	2300      	movs	r3, #0
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3710      	adds	r7, #16
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b082      	sub	sp, #8
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d101      	bne.n	8008fae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008faa:	2301      	movs	r3, #1
 8008fac:	e049      	b.n	8009042 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d106      	bne.n	8008fc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f000 f841 	bl	800904a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2202      	movs	r2, #2
 8008fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681a      	ldr	r2, [r3, #0]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	3304      	adds	r3, #4
 8008fd8:	4619      	mov	r1, r3
 8008fda:	4610      	mov	r0, r2
 8008fdc:	f000 f9f8 	bl	80093d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2201      	movs	r2, #1
 8008fe4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2201      	movs	r2, #1
 8008fec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2201      	movs	r2, #1
 8009004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2201      	movs	r2, #1
 800900c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2201      	movs	r2, #1
 8009014:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2201      	movs	r2, #1
 800901c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2201      	movs	r2, #1
 8009024:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2201      	movs	r2, #1
 800902c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2201      	movs	r2, #1
 800903c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009040:	2300      	movs	r3, #0
}
 8009042:	4618      	mov	r0, r3
 8009044:	3708      	adds	r7, #8
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}

0800904a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800904a:	b480      	push	{r7}
 800904c:	b083      	sub	sp, #12
 800904e:	af00      	add	r7, sp, #0
 8009050:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009052:	bf00      	nop
 8009054:	370c      	adds	r7, #12
 8009056:	46bd      	mov	sp, r7
 8009058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905c:	4770      	bx	lr
	...

08009060 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009060:	b480      	push	{r7}
 8009062:	b085      	sub	sp, #20
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800906e:	b2db      	uxtb	r3, r3
 8009070:	2b01      	cmp	r3, #1
 8009072:	d001      	beq.n	8009078 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009074:	2301      	movs	r3, #1
 8009076:	e04f      	b.n	8009118 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2202      	movs	r2, #2
 800907c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	68da      	ldr	r2, [r3, #12]
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f042 0201 	orr.w	r2, r2, #1
 800908e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4a23      	ldr	r2, [pc, #140]	; (8009124 <HAL_TIM_Base_Start_IT+0xc4>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d01d      	beq.n	80090d6 <HAL_TIM_Base_Start_IT+0x76>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090a2:	d018      	beq.n	80090d6 <HAL_TIM_Base_Start_IT+0x76>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a1f      	ldr	r2, [pc, #124]	; (8009128 <HAL_TIM_Base_Start_IT+0xc8>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d013      	beq.n	80090d6 <HAL_TIM_Base_Start_IT+0x76>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a1e      	ldr	r2, [pc, #120]	; (800912c <HAL_TIM_Base_Start_IT+0xcc>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d00e      	beq.n	80090d6 <HAL_TIM_Base_Start_IT+0x76>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a1c      	ldr	r2, [pc, #112]	; (8009130 <HAL_TIM_Base_Start_IT+0xd0>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d009      	beq.n	80090d6 <HAL_TIM_Base_Start_IT+0x76>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4a1b      	ldr	r2, [pc, #108]	; (8009134 <HAL_TIM_Base_Start_IT+0xd4>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d004      	beq.n	80090d6 <HAL_TIM_Base_Start_IT+0x76>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a19      	ldr	r2, [pc, #100]	; (8009138 <HAL_TIM_Base_Start_IT+0xd8>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d115      	bne.n	8009102 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	689a      	ldr	r2, [r3, #8]
 80090dc:	4b17      	ldr	r3, [pc, #92]	; (800913c <HAL_TIM_Base_Start_IT+0xdc>)
 80090de:	4013      	ands	r3, r2
 80090e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2b06      	cmp	r3, #6
 80090e6:	d015      	beq.n	8009114 <HAL_TIM_Base_Start_IT+0xb4>
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090ee:	d011      	beq.n	8009114 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	681a      	ldr	r2, [r3, #0]
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f042 0201 	orr.w	r2, r2, #1
 80090fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009100:	e008      	b.n	8009114 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	681a      	ldr	r2, [r3, #0]
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f042 0201 	orr.w	r2, r2, #1
 8009110:	601a      	str	r2, [r3, #0]
 8009112:	e000      	b.n	8009116 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009114:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009116:	2300      	movs	r3, #0
}
 8009118:	4618      	mov	r0, r3
 800911a:	3714      	adds	r7, #20
 800911c:	46bd      	mov	sp, r7
 800911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009122:	4770      	bx	lr
 8009124:	40012c00 	.word	0x40012c00
 8009128:	40000400 	.word	0x40000400
 800912c:	40000800 	.word	0x40000800
 8009130:	40000c00 	.word	0x40000c00
 8009134:	40013400 	.word	0x40013400
 8009138:	40014000 	.word	0x40014000
 800913c:	00010007 	.word	0x00010007

08009140 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b082      	sub	sp, #8
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	691b      	ldr	r3, [r3, #16]
 800914e:	f003 0302 	and.w	r3, r3, #2
 8009152:	2b02      	cmp	r3, #2
 8009154:	d122      	bne.n	800919c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	68db      	ldr	r3, [r3, #12]
 800915c:	f003 0302 	and.w	r3, r3, #2
 8009160:	2b02      	cmp	r3, #2
 8009162:	d11b      	bne.n	800919c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f06f 0202 	mvn.w	r2, #2
 800916c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2201      	movs	r2, #1
 8009172:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	699b      	ldr	r3, [r3, #24]
 800917a:	f003 0303 	and.w	r3, r3, #3
 800917e:	2b00      	cmp	r3, #0
 8009180:	d003      	beq.n	800918a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f000 f905 	bl	8009392 <HAL_TIM_IC_CaptureCallback>
 8009188:	e005      	b.n	8009196 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f000 f8f7 	bl	800937e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009190:	6878      	ldr	r0, [r7, #4]
 8009192:	f000 f908 	bl	80093a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2200      	movs	r2, #0
 800919a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	691b      	ldr	r3, [r3, #16]
 80091a2:	f003 0304 	and.w	r3, r3, #4
 80091a6:	2b04      	cmp	r3, #4
 80091a8:	d122      	bne.n	80091f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	f003 0304 	and.w	r3, r3, #4
 80091b4:	2b04      	cmp	r3, #4
 80091b6:	d11b      	bne.n	80091f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f06f 0204 	mvn.w	r2, #4
 80091c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2202      	movs	r2, #2
 80091c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	699b      	ldr	r3, [r3, #24]
 80091ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d003      	beq.n	80091de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f000 f8db 	bl	8009392 <HAL_TIM_IC_CaptureCallback>
 80091dc:	e005      	b.n	80091ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	f000 f8cd 	bl	800937e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f000 f8de 	bl	80093a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	691b      	ldr	r3, [r3, #16]
 80091f6:	f003 0308 	and.w	r3, r3, #8
 80091fa:	2b08      	cmp	r3, #8
 80091fc:	d122      	bne.n	8009244 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	68db      	ldr	r3, [r3, #12]
 8009204:	f003 0308 	and.w	r3, r3, #8
 8009208:	2b08      	cmp	r3, #8
 800920a:	d11b      	bne.n	8009244 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f06f 0208 	mvn.w	r2, #8
 8009214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2204      	movs	r2, #4
 800921a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	69db      	ldr	r3, [r3, #28]
 8009222:	f003 0303 	and.w	r3, r3, #3
 8009226:	2b00      	cmp	r3, #0
 8009228:	d003      	beq.n	8009232 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800922a:	6878      	ldr	r0, [r7, #4]
 800922c:	f000 f8b1 	bl	8009392 <HAL_TIM_IC_CaptureCallback>
 8009230:	e005      	b.n	800923e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f000 f8a3 	bl	800937e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f000 f8b4 	bl	80093a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2200      	movs	r2, #0
 8009242:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	691b      	ldr	r3, [r3, #16]
 800924a:	f003 0310 	and.w	r3, r3, #16
 800924e:	2b10      	cmp	r3, #16
 8009250:	d122      	bne.n	8009298 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	68db      	ldr	r3, [r3, #12]
 8009258:	f003 0310 	and.w	r3, r3, #16
 800925c:	2b10      	cmp	r3, #16
 800925e:	d11b      	bne.n	8009298 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f06f 0210 	mvn.w	r2, #16
 8009268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2208      	movs	r2, #8
 800926e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	69db      	ldr	r3, [r3, #28]
 8009276:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800927a:	2b00      	cmp	r3, #0
 800927c:	d003      	beq.n	8009286 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f000 f887 	bl	8009392 <HAL_TIM_IC_CaptureCallback>
 8009284:	e005      	b.n	8009292 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009286:	6878      	ldr	r0, [r7, #4]
 8009288:	f000 f879 	bl	800937e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f000 f88a 	bl	80093a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	691b      	ldr	r3, [r3, #16]
 800929e:	f003 0301 	and.w	r3, r3, #1
 80092a2:	2b01      	cmp	r3, #1
 80092a4:	d10e      	bne.n	80092c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	68db      	ldr	r3, [r3, #12]
 80092ac:	f003 0301 	and.w	r3, r3, #1
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d107      	bne.n	80092c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f06f 0201 	mvn.w	r2, #1
 80092bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f7f8 fb2e 	bl	8001920 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	691b      	ldr	r3, [r3, #16]
 80092ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092ce:	2b80      	cmp	r3, #128	; 0x80
 80092d0:	d10e      	bne.n	80092f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	68db      	ldr	r3, [r3, #12]
 80092d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092dc:	2b80      	cmp	r3, #128	; 0x80
 80092de:	d107      	bne.n	80092f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80092e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f000 f914 	bl	8009518 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	691b      	ldr	r3, [r3, #16]
 80092f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80092fe:	d10e      	bne.n	800931e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	68db      	ldr	r3, [r3, #12]
 8009306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800930a:	2b80      	cmp	r3, #128	; 0x80
 800930c:	d107      	bne.n	800931e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009316:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f000 f907 	bl	800952c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	691b      	ldr	r3, [r3, #16]
 8009324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009328:	2b40      	cmp	r3, #64	; 0x40
 800932a:	d10e      	bne.n	800934a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	68db      	ldr	r3, [r3, #12]
 8009332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009336:	2b40      	cmp	r3, #64	; 0x40
 8009338:	d107      	bne.n	800934a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009342:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f000 f838 	bl	80093ba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	691b      	ldr	r3, [r3, #16]
 8009350:	f003 0320 	and.w	r3, r3, #32
 8009354:	2b20      	cmp	r3, #32
 8009356:	d10e      	bne.n	8009376 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	68db      	ldr	r3, [r3, #12]
 800935e:	f003 0320 	and.w	r3, r3, #32
 8009362:	2b20      	cmp	r3, #32
 8009364:	d107      	bne.n	8009376 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f06f 0220 	mvn.w	r2, #32
 800936e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f000 f8c7 	bl	8009504 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009376:	bf00      	nop
 8009378:	3708      	adds	r7, #8
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}

0800937e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800937e:	b480      	push	{r7}
 8009380:	b083      	sub	sp, #12
 8009382:	af00      	add	r7, sp, #0
 8009384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009386:	bf00      	nop
 8009388:	370c      	adds	r7, #12
 800938a:	46bd      	mov	sp, r7
 800938c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009390:	4770      	bx	lr

08009392 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009392:	b480      	push	{r7}
 8009394:	b083      	sub	sp, #12
 8009396:	af00      	add	r7, sp, #0
 8009398:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800939a:	bf00      	nop
 800939c:	370c      	adds	r7, #12
 800939e:	46bd      	mov	sp, r7
 80093a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a4:	4770      	bx	lr

080093a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80093a6:	b480      	push	{r7}
 80093a8:	b083      	sub	sp, #12
 80093aa:	af00      	add	r7, sp, #0
 80093ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80093ae:	bf00      	nop
 80093b0:	370c      	adds	r7, #12
 80093b2:	46bd      	mov	sp, r7
 80093b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b8:	4770      	bx	lr

080093ba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80093ba:	b480      	push	{r7}
 80093bc:	b083      	sub	sp, #12
 80093be:	af00      	add	r7, sp, #0
 80093c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80093c2:	bf00      	nop
 80093c4:	370c      	adds	r7, #12
 80093c6:	46bd      	mov	sp, r7
 80093c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093cc:	4770      	bx	lr
	...

080093d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b085      	sub	sp, #20
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
 80093d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	4a40      	ldr	r2, [pc, #256]	; (80094e4 <TIM_Base_SetConfig+0x114>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d013      	beq.n	8009410 <TIM_Base_SetConfig+0x40>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093ee:	d00f      	beq.n	8009410 <TIM_Base_SetConfig+0x40>
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	4a3d      	ldr	r2, [pc, #244]	; (80094e8 <TIM_Base_SetConfig+0x118>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d00b      	beq.n	8009410 <TIM_Base_SetConfig+0x40>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	4a3c      	ldr	r2, [pc, #240]	; (80094ec <TIM_Base_SetConfig+0x11c>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d007      	beq.n	8009410 <TIM_Base_SetConfig+0x40>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	4a3b      	ldr	r2, [pc, #236]	; (80094f0 <TIM_Base_SetConfig+0x120>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d003      	beq.n	8009410 <TIM_Base_SetConfig+0x40>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	4a3a      	ldr	r2, [pc, #232]	; (80094f4 <TIM_Base_SetConfig+0x124>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d108      	bne.n	8009422 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009416:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	68fa      	ldr	r2, [r7, #12]
 800941e:	4313      	orrs	r3, r2
 8009420:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	4a2f      	ldr	r2, [pc, #188]	; (80094e4 <TIM_Base_SetConfig+0x114>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d01f      	beq.n	800946a <TIM_Base_SetConfig+0x9a>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009430:	d01b      	beq.n	800946a <TIM_Base_SetConfig+0x9a>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	4a2c      	ldr	r2, [pc, #176]	; (80094e8 <TIM_Base_SetConfig+0x118>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d017      	beq.n	800946a <TIM_Base_SetConfig+0x9a>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	4a2b      	ldr	r2, [pc, #172]	; (80094ec <TIM_Base_SetConfig+0x11c>)
 800943e:	4293      	cmp	r3, r2
 8009440:	d013      	beq.n	800946a <TIM_Base_SetConfig+0x9a>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	4a2a      	ldr	r2, [pc, #168]	; (80094f0 <TIM_Base_SetConfig+0x120>)
 8009446:	4293      	cmp	r3, r2
 8009448:	d00f      	beq.n	800946a <TIM_Base_SetConfig+0x9a>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	4a29      	ldr	r2, [pc, #164]	; (80094f4 <TIM_Base_SetConfig+0x124>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d00b      	beq.n	800946a <TIM_Base_SetConfig+0x9a>
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	4a28      	ldr	r2, [pc, #160]	; (80094f8 <TIM_Base_SetConfig+0x128>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d007      	beq.n	800946a <TIM_Base_SetConfig+0x9a>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	4a27      	ldr	r2, [pc, #156]	; (80094fc <TIM_Base_SetConfig+0x12c>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d003      	beq.n	800946a <TIM_Base_SetConfig+0x9a>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	4a26      	ldr	r2, [pc, #152]	; (8009500 <TIM_Base_SetConfig+0x130>)
 8009466:	4293      	cmp	r3, r2
 8009468:	d108      	bne.n	800947c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009470:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	68db      	ldr	r3, [r3, #12]
 8009476:	68fa      	ldr	r2, [r7, #12]
 8009478:	4313      	orrs	r3, r2
 800947a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	695b      	ldr	r3, [r3, #20]
 8009486:	4313      	orrs	r3, r2
 8009488:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	68fa      	ldr	r2, [r7, #12]
 800948e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	689a      	ldr	r2, [r3, #8]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	681a      	ldr	r2, [r3, #0]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	4a10      	ldr	r2, [pc, #64]	; (80094e4 <TIM_Base_SetConfig+0x114>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d00f      	beq.n	80094c8 <TIM_Base_SetConfig+0xf8>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	4a12      	ldr	r2, [pc, #72]	; (80094f4 <TIM_Base_SetConfig+0x124>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d00b      	beq.n	80094c8 <TIM_Base_SetConfig+0xf8>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4a11      	ldr	r2, [pc, #68]	; (80094f8 <TIM_Base_SetConfig+0x128>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d007      	beq.n	80094c8 <TIM_Base_SetConfig+0xf8>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	4a10      	ldr	r2, [pc, #64]	; (80094fc <TIM_Base_SetConfig+0x12c>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d003      	beq.n	80094c8 <TIM_Base_SetConfig+0xf8>
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	4a0f      	ldr	r2, [pc, #60]	; (8009500 <TIM_Base_SetConfig+0x130>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d103      	bne.n	80094d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	691a      	ldr	r2, [r3, #16]
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2201      	movs	r2, #1
 80094d4:	615a      	str	r2, [r3, #20]
}
 80094d6:	bf00      	nop
 80094d8:	3714      	adds	r7, #20
 80094da:	46bd      	mov	sp, r7
 80094dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e0:	4770      	bx	lr
 80094e2:	bf00      	nop
 80094e4:	40012c00 	.word	0x40012c00
 80094e8:	40000400 	.word	0x40000400
 80094ec:	40000800 	.word	0x40000800
 80094f0:	40000c00 	.word	0x40000c00
 80094f4:	40013400 	.word	0x40013400
 80094f8:	40014000 	.word	0x40014000
 80094fc:	40014400 	.word	0x40014400
 8009500:	40014800 	.word	0x40014800

08009504 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009504:	b480      	push	{r7}
 8009506:	b083      	sub	sp, #12
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800950c:	bf00      	nop
 800950e:	370c      	adds	r7, #12
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr

08009518 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009518:	b480      	push	{r7}
 800951a:	b083      	sub	sp, #12
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009520:	bf00      	nop
 8009522:	370c      	adds	r7, #12
 8009524:	46bd      	mov	sp, r7
 8009526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952a:	4770      	bx	lr

0800952c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800952c:	b480      	push	{r7}
 800952e:	b083      	sub	sp, #12
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009534:	bf00      	nop
 8009536:	370c      	adds	r7, #12
 8009538:	46bd      	mov	sp, r7
 800953a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953e:	4770      	bx	lr

08009540 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 8009540:	b480      	push	{r7}
 8009542:	b087      	sub	sp, #28
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
 8009548:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	681a      	ldr	r2, [r3, #0]
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009554:	683a      	ldr	r2, [r7, #0]
 8009556:	6812      	ldr	r2, [r2, #0]
 8009558:	f023 0101 	bic.w	r1, r3, #1
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	689b      	ldr	r3, [r3, #8]
 8009566:	2b08      	cmp	r3, #8
 8009568:	d102      	bne.n	8009570 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800956a:	2340      	movs	r3, #64	; 0x40
 800956c:	617b      	str	r3, [r7, #20]
 800956e:	e001      	b.n	8009574 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8009570:	2300      	movs	r3, #0
 8009572:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8009578:	697b      	ldr	r3, [r7, #20]
 800957a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8009580:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8009586:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800958c:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8009592:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8009598:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 800959e:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 80095a4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 80095aa:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 80095b0:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 80095b6:	4313      	orrs	r3, r2
 80095b8:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095be:	693a      	ldr	r2, [r7, #16]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095c8:	693a      	ldr	r2, [r7, #16]
 80095ca:	4313      	orrs	r3, r2
 80095cc:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095d2:	693a      	ldr	r2, [r7, #16]
 80095d4:	4313      	orrs	r3, r2
 80095d6:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095dc:	693a      	ldr	r2, [r7, #16]
 80095de:	4313      	orrs	r3, r2
 80095e0:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 80095e2:	4b23      	ldr	r3, [pc, #140]	; (8009670 <FMC_NORSRAM_Init+0x130>)
 80095e4:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80095ec:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80095f4:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 80095fc:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8009604:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	681a      	ldr	r2, [r3, #0]
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	43db      	mvns	r3, r3
 8009614:	ea02 0103 	and.w	r1, r2, r3
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	681a      	ldr	r2, [r3, #0]
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	4319      	orrs	r1, r3
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800962a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800962e:	d10c      	bne.n	800964a <FMC_NORSRAM_Init+0x10a>
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d008      	beq.n	800964a <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009644:	431a      	orrs	r2, r3
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d006      	beq.n	8009660 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681a      	ldr	r2, [r3, #0]
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800965a:	431a      	orrs	r2, r3
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 8009660:	2300      	movs	r3, #0
}
 8009662:	4618      	mov	r0, r3
 8009664:	371c      	adds	r7, #28
 8009666:	46bd      	mov	sp, r7
 8009668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966c:	4770      	bx	lr
 800966e:	bf00      	nop
 8009670:	0008fb7f 	.word	0x0008fb7f

08009674 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009674:	b480      	push	{r7}
 8009676:	b087      	sub	sp, #28
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	60b9      	str	r1, [r7, #8]
 800967e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
#if defined(FMC_BTRx_DATAHLD)
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	1c5a      	adds	r2, r3, #1
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	681a      	ldr	r2, [r3, #0]
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	685b      	ldr	r3, [r3, #4]
 8009692:	011b      	lsls	r3, r3, #4
 8009694:	431a      	orrs	r2, r3
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	689b      	ldr	r3, [r3, #8]
 800969a:	021b      	lsls	r3, r3, #8
 800969c:	431a      	orrs	r2, r3
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	68db      	ldr	r3, [r3, #12]
 80096a2:	079b      	lsls	r3, r3, #30
 80096a4:	431a      	orrs	r2, r3
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	691b      	ldr	r3, [r3, #16]
 80096aa:	041b      	lsls	r3, r3, #16
 80096ac:	431a      	orrs	r2, r3
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	695b      	ldr	r3, [r3, #20]
 80096b2:	3b01      	subs	r3, #1
 80096b4:	051b      	lsls	r3, r3, #20
 80096b6:	431a      	orrs	r2, r3
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	699b      	ldr	r3, [r3, #24]
 80096bc:	3b02      	subs	r3, #2
 80096be:	061b      	lsls	r3, r3, #24
 80096c0:	ea42 0103 	orr.w	r1, r2, r3
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	69db      	ldr	r3, [r3, #28]
 80096c8:	687a      	ldr	r2, [r7, #4]
 80096ca:	3201      	adds	r2, #1
 80096cc:	4319      	orrs	r1, r3
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80096dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80096e0:	d113      	bne.n	800970a <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	685b      	ldr	r3, [r3, #4]
 80096e6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80096ea:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	695b      	ldr	r3, [r3, #20]
 80096f0:	3b01      	subs	r3, #1
 80096f2:	051b      	lsls	r3, r3, #20
 80096f4:	697a      	ldr	r2, [r7, #20]
 80096f6:	4313      	orrs	r3, r2
 80096f8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	685b      	ldr	r3, [r3, #4]
 80096fe:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	431a      	orrs	r2, r3
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800970a:	2300      	movs	r3, #0
}
 800970c:	4618      	mov	r0, r3
 800970e:	371c      	adds	r7, #28
 8009710:	46bd      	mov	sp, r7
 8009712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009716:	4770      	bx	lr

08009718 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8009718:	b480      	push	{r7}
 800971a:	b085      	sub	sp, #20
 800971c:	af00      	add	r7, sp, #0
 800971e:	60f8      	str	r0, [r7, #12]
 8009720:	60b9      	str	r1, [r7, #8]
 8009722:	607a      	str	r2, [r7, #4]
 8009724:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800972c:	d121      	bne.n	8009772 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FMC_BTRx_DATAHLD)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	687a      	ldr	r2, [r7, #4]
 8009732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009736:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	6819      	ldr	r1, [r3, #0]
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	685b      	ldr	r3, [r3, #4]
 8009742:	011b      	lsls	r3, r3, #4
 8009744:	4319      	orrs	r1, r3
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	021b      	lsls	r3, r3, #8
 800974c:	4319      	orrs	r1, r3
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	68db      	ldr	r3, [r3, #12]
 8009752:	079b      	lsls	r3, r3, #30
 8009754:	4319      	orrs	r1, r3
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	69db      	ldr	r3, [r3, #28]
 800975a:	4319      	orrs	r1, r3
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	691b      	ldr	r3, [r3, #16]
 8009760:	041b      	lsls	r3, r3, #16
 8009762:	430b      	orrs	r3, r1
 8009764:	ea42 0103 	orr.w	r1, r2, r3
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009770:	e005      	b.n	800977e <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	687a      	ldr	r2, [r7, #4]
 8009776:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800977a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800977e:	2300      	movs	r3, #0
}
 8009780:	4618      	mov	r0, r3
 8009782:	3714      	adds	r7, #20
 8009784:	46bd      	mov	sp, r7
 8009786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978a:	4770      	bx	lr

0800978c <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800978c:	b084      	sub	sp, #16
 800978e:	b480      	push	{r7}
 8009790:	b085      	sub	sp, #20
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
 8009796:	f107 001c 	add.w	r0, r7, #28
 800979a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800979e:	2300      	movs	r3, #0
 80097a0:	60fb      	str	r3, [r7, #12]

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
#endif
  tmpreg |= (Init.ClockEdge           |\
 80097a2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 80097a4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80097a6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80097a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      |\
 80097aa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80097ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             |\
 80097ae:	431a      	orrs	r2, r3
             Init.ClockDiv
 80097b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl |\
 80097b2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80097b4:	68fa      	ldr	r2, [r7, #12]
 80097b6:	4313      	orrs	r3, r2
 80097b8:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	685a      	ldr	r2, [r3, #4]
 80097be:	4b07      	ldr	r3, [pc, #28]	; (80097dc <SDMMC_Init+0x50>)
 80097c0:	4013      	ands	r3, r2
 80097c2:	68fa      	ldr	r2, [r7, #12]
 80097c4:	431a      	orrs	r2, r3
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80097ca:	2300      	movs	r3, #0
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	3714      	adds	r7, #20
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	b004      	add	sp, #16
 80097d8:	4770      	bx	lr
 80097da:	bf00      	nop
 80097dc:	ffc02c00 	.word	0xffc02c00

080097e0 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80097e0:	b480      	push	{r7}
 80097e2:	b083      	sub	sp, #12
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	370c      	adds	r7, #12
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr

080097fa <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80097fa:	b480      	push	{r7}
 80097fc:	b083      	sub	sp, #12
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
 8009802:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	681a      	ldr	r2, [r3, #0]
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800980e:	2300      	movs	r3, #0
}
 8009810:	4618      	mov	r0, r3
 8009812:	370c      	adds	r7, #12
 8009814:	46bd      	mov	sp, r7
 8009816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981a:	4770      	bx	lr

0800981c <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b082      	sub	sp, #8
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f043 0203 	orr.w	r2, r3, #3
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	601a      	str	r2, [r3, #0]
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8009830:	2002      	movs	r0, #2
 8009832:	f7f8 fe1b 	bl	800246c <HAL_Delay>

  return HAL_OK;
 8009836:	2300      	movs	r3, #0
}
 8009838:	4618      	mov	r0, r3
 800983a:	3708      	adds	r7, #8
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8009840:	b480      	push	{r7}
 8009842:	b083      	sub	sp, #12
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f003 0303 	and.w	r3, r3, #3
}
 8009850:	4618      	mov	r0, r3
 8009852:	370c      	adds	r7, #12
 8009854:	46bd      	mov	sp, r7
 8009856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985a:	4770      	bx	lr

0800985c <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800985c:	b480      	push	{r7}
 800985e:	b085      	sub	sp, #20
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
 8009864:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009866:	2300      	movs	r3, #0
 8009868:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	681a      	ldr	r2, [r3, #0]
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800987a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009880:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009886:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009888:	68fa      	ldr	r2, [r7, #12]
 800988a:	4313      	orrs	r3, r2
 800988c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	68da      	ldr	r2, [r3, #12]
 8009892:	4b06      	ldr	r3, [pc, #24]	; (80098ac <SDMMC_SendCommand+0x50>)
 8009894:	4013      	ands	r3, r2
 8009896:	68fa      	ldr	r2, [r7, #12]
 8009898:	431a      	orrs	r2, r3
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800989e:	2300      	movs	r3, #0
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3714      	adds	r7, #20
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr
 80098ac:	fffee0c0 	.word	0xfffee0c0

080098b0 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 80098b0:	b480      	push	{r7}
 80098b2:	b083      	sub	sp, #12
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	691b      	ldr	r3, [r3, #16]
 80098bc:	b2db      	uxtb	r3, r3
}
 80098be:	4618      	mov	r0, r3
 80098c0:	370c      	adds	r7, #12
 80098c2:	46bd      	mov	sp, r7
 80098c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c8:	4770      	bx	lr

080098ca <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80098ca:	b480      	push	{r7}
 80098cc:	b085      	sub	sp, #20
 80098ce:	af00      	add	r7, sp, #0
 80098d0:	6078      	str	r0, [r7, #4]
 80098d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	3314      	adds	r3, #20
 80098d8:	461a      	mov	r2, r3
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	4413      	add	r3, r2
 80098de:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3714      	adds	r7, #20
 80098e8:	46bd      	mov	sp, r7
 80098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ee:	4770      	bx	lr

080098f0 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b085      	sub	sp, #20
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
 80098f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80098fa:	2300      	movs	r3, #0
 80098fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	681a      	ldr	r2, [r3, #0]
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	685a      	ldr	r2, [r3, #4]
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009916:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800991c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009922:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009924:	68fa      	ldr	r2, [r7, #12]
 8009926:	4313      	orrs	r3, r2
 8009928:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800992e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	431a      	orrs	r2, r3
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800993a:	2300      	movs	r3, #0

}
 800993c:	4618      	mov	r0, r3
 800993e:	3714      	adds	r7, #20
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr

08009948 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b088      	sub	sp, #32
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
 8009950:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009956:	2310      	movs	r3, #16
 8009958:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800995a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800995e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009960:	2300      	movs	r3, #0
 8009962:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009964:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009968:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800996a:	f107 0308 	add.w	r3, r7, #8
 800996e:	4619      	mov	r1, r3
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f7ff ff73 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8009976:	f241 3288 	movw	r2, #5000	; 0x1388
 800997a:	2110      	movs	r1, #16
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f000 fa7b 	bl	8009e78 <SDMMC_GetCmdResp1>
 8009982:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009984:	69fb      	ldr	r3, [r7, #28]
}
 8009986:	4618      	mov	r0, r3
 8009988:	3720      	adds	r7, #32
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}

0800998e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800998e:	b580      	push	{r7, lr}
 8009990:	b088      	sub	sp, #32
 8009992:	af00      	add	r7, sp, #0
 8009994:	6078      	str	r0, [r7, #4]
 8009996:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800999c:	2311      	movs	r3, #17
 800999e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80099a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80099a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80099a6:	2300      	movs	r3, #0
 80099a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80099aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80099ae:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80099b0:	f107 0308 	add.w	r3, r7, #8
 80099b4:	4619      	mov	r1, r3
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f7ff ff50 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80099bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80099c0:	2111      	movs	r1, #17
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f000 fa58 	bl	8009e78 <SDMMC_GetCmdResp1>
 80099c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099ca:	69fb      	ldr	r3, [r7, #28]
}
 80099cc:	4618      	mov	r0, r3
 80099ce:	3720      	adds	r7, #32
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}

080099d4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b088      	sub	sp, #32
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
 80099dc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80099e2:	2312      	movs	r3, #18
 80099e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80099e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80099ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80099ec:	2300      	movs	r3, #0
 80099ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80099f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80099f4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80099f6:	f107 0308 	add.w	r3, r7, #8
 80099fa:	4619      	mov	r1, r3
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f7ff ff2d 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a06:	2112      	movs	r1, #18
 8009a08:	6878      	ldr	r0, [r7, #4]
 8009a0a:	f000 fa35 	bl	8009e78 <SDMMC_GetCmdResp1>
 8009a0e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a10:	69fb      	ldr	r3, [r7, #28]
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3720      	adds	r7, #32
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}

08009a1a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8009a1a:	b580      	push	{r7, lr}
 8009a1c:	b088      	sub	sp, #32
 8009a1e:	af00      	add	r7, sp, #0
 8009a20:	6078      	str	r0, [r7, #4]
 8009a22:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009a28:	2318      	movs	r3, #24
 8009a2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009a2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009a32:	2300      	movs	r3, #0
 8009a34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009a36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009a3a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009a3c:	f107 0308 	add.w	r3, r7, #8
 8009a40:	4619      	mov	r1, r3
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f7ff ff0a 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8009a48:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a4c:	2118      	movs	r1, #24
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f000 fa12 	bl	8009e78 <SDMMC_GetCmdResp1>
 8009a54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a56:	69fb      	ldr	r3, [r7, #28]
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3720      	adds	r7, #32
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b088      	sub	sp, #32
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
 8009a68:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009a6e:	2319      	movs	r3, #25
 8009a70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009a72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a76:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009a7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009a80:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009a82:	f107 0308 	add.w	r3, r7, #8
 8009a86:	4619      	mov	r1, r3
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f7ff fee7 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009a8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a92:	2119      	movs	r1, #25
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f000 f9ef 	bl	8009e78 <SDMMC_GetCmdResp1>
 8009a9a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a9c:	69fb      	ldr	r3, [r7, #28]
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3720      	adds	r7, #32
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}
	...

08009aa8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b088      	sub	sp, #32
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009ab4:	230c      	movs	r3, #12
 8009ab6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009ab8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009abc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009ac2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009ac6:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	68db      	ldr	r3, [r3, #12]
 8009acc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	68db      	ldr	r3, [r3, #12]
 8009ad8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009ae0:	f107 0308 	add.w	r3, r7, #8
 8009ae4:	4619      	mov	r1, r3
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f7ff feb8 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8009aec:	4a08      	ldr	r2, [pc, #32]	; (8009b10 <SDMMC_CmdStopTransfer+0x68>)
 8009aee:	210c      	movs	r1, #12
 8009af0:	6878      	ldr	r0, [r7, #4]
 8009af2:	f000 f9c1 	bl	8009e78 <SDMMC_GetCmdResp1>
 8009af6:	61f8      	str	r0, [r7, #28]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	68db      	ldr	r3, [r3, #12]
 8009afc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return errorstate;
 8009b04:	69fb      	ldr	r3, [r7, #28]
}
 8009b06:	4618      	mov	r0, r3
 8009b08:	3720      	adds	r7, #32
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	bd80      	pop	{r7, pc}
 8009b0e:	bf00      	nop
 8009b10:	05f5e100 	.word	0x05f5e100

08009b14 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b08a      	sub	sp, #40	; 0x28
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	60f8      	str	r0, [r7, #12]
 8009b1c:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009b24:	2307      	movs	r3, #7
 8009b26:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009b28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009b2c:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009b2e:	2300      	movs	r3, #0
 8009b30:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009b32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009b36:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009b38:	f107 0310 	add.w	r3, r7, #16
 8009b3c:	4619      	mov	r1, r3
 8009b3e:	68f8      	ldr	r0, [r7, #12]
 8009b40:	f7ff fe8c 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8009b44:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b48:	2107      	movs	r1, #7
 8009b4a:	68f8      	ldr	r0, [r7, #12]
 8009b4c:	f000 f994 	bl	8009e78 <SDMMC_GetCmdResp1>
 8009b50:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8009b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3728      	adds	r7, #40	; 0x28
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b088      	sub	sp, #32
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8009b64:	2300      	movs	r3, #0
 8009b66:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009b70:	2300      	movs	r3, #0
 8009b72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009b74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009b78:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009b7a:	f107 0308 	add.w	r3, r7, #8
 8009b7e:	4619      	mov	r1, r3
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f7ff fe6b 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 fbb8 	bl	800a2fc <SDMMC_GetCmdError>
 8009b8c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b8e:	69fb      	ldr	r3, [r7, #28]
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3720      	adds	r7, #32
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}

08009b98 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b088      	sub	sp, #32
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009ba0:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009ba4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009ba6:	2308      	movs	r3, #8
 8009ba8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009baa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009bae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009bb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009bb8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009bba:	f107 0308 	add.w	r3, r7, #8
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f7ff fe4b 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f000 fb4a 	bl	800a260 <SDMMC_GetCmdResp7>
 8009bcc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009bce:	69fb      	ldr	r3, [r7, #28]
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	3720      	adds	r7, #32
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b088      	sub	sp, #32
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009be6:	2337      	movs	r3, #55	; 0x37
 8009be8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009bea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009bee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009bf4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009bf8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009bfa:	f107 0308 	add.w	r3, r7, #8
 8009bfe:	4619      	mov	r1, r3
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f7ff fe2b 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8009c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c0a:	2137      	movs	r1, #55	; 0x37
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f000 f933 	bl	8009e78 <SDMMC_GetCmdResp1>
 8009c12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c14:	69fb      	ldr	r3, [r7, #28]
}
 8009c16:	4618      	mov	r0, r3
 8009c18:	3720      	adds	r7, #32
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}

08009c1e <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009c1e:	b580      	push	{r7, lr}
 8009c20:	b088      	sub	sp, #32
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	6078      	str	r0, [r7, #4]
 8009c26:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	60bb      	str	r3, [r7, #8]
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009c2c:	2329      	movs	r3, #41	; 0x29
 8009c2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009c30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009c34:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009c36:	2300      	movs	r3, #0
 8009c38:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009c3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009c3e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009c40:	f107 0308 	add.w	r3, r7, #8
 8009c44:	4619      	mov	r1, r3
 8009c46:	6878      	ldr	r0, [r7, #4]
 8009c48:	f7ff fe08 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f000 fa4f 	bl	800a0f0 <SDMMC_GetCmdResp3>
 8009c52:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c54:	69fb      	ldr	r3, [r7, #28]
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3720      	adds	r7, #32
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}

08009c5e <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8009c5e:	b580      	push	{r7, lr}
 8009c60:	b088      	sub	sp, #32
 8009c62:	af00      	add	r7, sp, #0
 8009c64:	6078      	str	r0, [r7, #4]
 8009c66:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009c6c:	2306      	movs	r3, #6
 8009c6e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009c70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009c74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009c76:	2300      	movs	r3, #0
 8009c78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009c7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009c7e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009c80:	f107 0308 	add.w	r3, r7, #8
 8009c84:	4619      	mov	r1, r3
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f7ff fde8 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8009c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c90:	2106      	movs	r1, #6
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f000 f8f0 	bl	8009e78 <SDMMC_GetCmdResp1>
 8009c98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c9a:	69fb      	ldr	r3, [r7, #28]
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	3720      	adds	r7, #32
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}

08009ca4 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b088      	sub	sp, #32
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009cac:	2300      	movs	r3, #0
 8009cae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009cb0:	2333      	movs	r3, #51	; 0x33
 8009cb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009cb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009cb8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009cbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009cc2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009cc4:	f107 0308 	add.w	r3, r7, #8
 8009cc8:	4619      	mov	r1, r3
 8009cca:	6878      	ldr	r0, [r7, #4]
 8009ccc:	f7ff fdc6 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8009cd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009cd4:	2133      	movs	r1, #51	; 0x33
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f000 f8ce 	bl	8009e78 <SDMMC_GetCmdResp1>
 8009cdc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009cde:	69fb      	ldr	r3, [r7, #28]
}
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	3720      	adds	r7, #32
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	bd80      	pop	{r7, pc}

08009ce8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b088      	sub	sp, #32
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009cf4:	2302      	movs	r3, #2
 8009cf6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009cf8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8009cfc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009cfe:	2300      	movs	r3, #0
 8009d00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009d02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009d06:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009d08:	f107 0308 	add.w	r3, r7, #8
 8009d0c:	4619      	mov	r1, r3
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f7ff fda4 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 f9a1 	bl	800a05c <SDMMC_GetCmdResp2>
 8009d1a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d1c:	69fb      	ldr	r3, [r7, #28]
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	3720      	adds	r7, #32
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bd80      	pop	{r7, pc}

08009d26 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009d26:	b580      	push	{r7, lr}
 8009d28:	b088      	sub	sp, #32
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	6078      	str	r0, [r7, #4]
 8009d2e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009d34:	2309      	movs	r3, #9
 8009d36:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009d38:	f44f 7340 	mov.w	r3, #768	; 0x300
 8009d3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009d42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009d46:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009d48:	f107 0308 	add.w	r3, r7, #8
 8009d4c:	4619      	mov	r1, r3
 8009d4e:	6878      	ldr	r0, [r7, #4]
 8009d50:	f7ff fd84 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009d54:	6878      	ldr	r0, [r7, #4]
 8009d56:	f000 f981 	bl	800a05c <SDMMC_GetCmdResp2>
 8009d5a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d5c:	69fb      	ldr	r3, [r7, #28]
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	3720      	adds	r7, #32
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd80      	pop	{r7, pc}

08009d66 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8009d66:	b580      	push	{r7, lr}
 8009d68:	b088      	sub	sp, #32
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
 8009d6e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009d70:	2300      	movs	r3, #0
 8009d72:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009d74:	2303      	movs	r3, #3
 8009d76:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009d78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009d7c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009d7e:	2300      	movs	r3, #0
 8009d80:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009d82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009d86:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009d88:	f107 0308 	add.w	r3, r7, #8
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f7ff fd64 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009d94:	683a      	ldr	r2, [r7, #0]
 8009d96:	2103      	movs	r1, #3
 8009d98:	6878      	ldr	r0, [r7, #4]
 8009d9a:	f000 f9e9 	bl	800a170 <SDMMC_GetCmdResp6>
 8009d9e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009da0:	69fb      	ldr	r3, [r7, #28]
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3720      	adds	r7, #32
 8009da6:	46bd      	mov	sp, r7
 8009da8:	bd80      	pop	{r7, pc}

08009daa <SDMMC_CmdSendStatus>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009daa:	b580      	push	{r7, lr}
 8009dac:	b088      	sub	sp, #32
 8009dae:	af00      	add	r7, sp, #0
 8009db0:	6078      	str	r0, [r7, #4]
 8009db2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009db8:	230d      	movs	r3, #13
 8009dba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009dbc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009dc0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009dc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009dca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009dcc:	f107 0308 	add.w	r3, r7, #8
 8009dd0:	4619      	mov	r1, r3
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f7ff fd42 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8009dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ddc:	210d      	movs	r1, #13
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f000 f84a 	bl	8009e78 <SDMMC_GetCmdResp1>
 8009de4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009de6:	69fb      	ldr	r3, [r7, #28]
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3720      	adds	r7, #32
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}

08009df0 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b088      	sub	sp, #32
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8009dfc:	230d      	movs	r3, #13
 8009dfe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009e00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009e04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009e06:	2300      	movs	r3, #0
 8009e08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009e0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009e0e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009e10:	f107 0308 	add.w	r3, r7, #8
 8009e14:	4619      	mov	r1, r3
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f7ff fd20 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8009e1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e20:	210d      	movs	r1, #13
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f000 f828 	bl	8009e78 <SDMMC_GetCmdResp1>
 8009e28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e2a:	69fb      	ldr	r3, [r7, #28]
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	3720      	adds	r7, #32
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bd80      	pop	{r7, pc}

08009e34 <SDMMC_CmdVoltageSwitch>:
  *         condition register (OCR)
  * @param  None
  * @retval HAL status
  */
uint32_t SDMMC_CmdVoltageSwitch(SDMMC_TypeDef *SDMMCx)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b088      	sub	sp, #32
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0x00000000;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 8009e40:	230b      	movs	r3, #11
 8009e42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009e44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009e48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009e4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009e52:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009e54:	f107 0308 	add.w	r3, r7, #8
 8009e58:	4619      	mov	r1, r3
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f7ff fcfe 	bl	800985c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 8009e60:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e64:	210b      	movs	r1, #11
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 f806 	bl	8009e78 <SDMMC_GetCmdResp1>
 8009e6c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e6e:	69fb      	ldr	r3, [r7, #28]
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3720      	adds	r7, #32
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}

08009e78 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b088      	sub	sp, #32
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	60f8      	str	r0, [r7, #12]
 8009e80:	460b      	mov	r3, r1
 8009e82:	607a      	str	r2, [r7, #4]
 8009e84:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009e86:	4b70      	ldr	r3, [pc, #448]	; (800a048 <SDMMC_GetCmdResp1+0x1d0>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	4a70      	ldr	r2, [pc, #448]	; (800a04c <SDMMC_GetCmdResp1+0x1d4>)
 8009e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8009e90:	0a5a      	lsrs	r2, r3, #9
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	fb02 f303 	mul.w	r3, r2, r3
 8009e98:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8009e9a:	69fb      	ldr	r3, [r7, #28]
 8009e9c:	1e5a      	subs	r2, r3, #1
 8009e9e:	61fa      	str	r2, [r7, #28]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d102      	bne.n	8009eaa <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009ea4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009ea8:	e0c9      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009eae:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8009eb0:	69ba      	ldr	r2, [r7, #24]
 8009eb2:	4b67      	ldr	r3, [pc, #412]	; (800a050 <SDMMC_GetCmdResp1+0x1d8>)
 8009eb4:	4013      	ands	r3, r2
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d0ef      	beq.n	8009e9a <SDMMC_GetCmdResp1+0x22>
 8009eba:	69bb      	ldr	r3, [r7, #24]
 8009ebc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d1ea      	bne.n	8009e9a <SDMMC_GetCmdResp1+0x22>
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ec8:	f003 0304 	and.w	r3, r3, #4
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d004      	beq.n	8009eda <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	2204      	movs	r2, #4
 8009ed4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009ed6:	2304      	movs	r3, #4
 8009ed8:	e0b1      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ede:	f003 0301 	and.w	r3, r3, #1
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d004      	beq.n	8009ef0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2201      	movs	r2, #1
 8009eea:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009eec:	2301      	movs	r3, #1
 8009eee:	e0a6      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	4a58      	ldr	r2, [pc, #352]	; (800a054 <SDMMC_GetCmdResp1+0x1dc>)
 8009ef4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8009ef6:	68f8      	ldr	r0, [r7, #12]
 8009ef8:	f7ff fcda 	bl	80098b0 <SDMMC_GetCommandResponse>
 8009efc:	4603      	mov	r3, r0
 8009efe:	461a      	mov	r2, r3
 8009f00:	7afb      	ldrb	r3, [r7, #11]
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d001      	beq.n	8009f0a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009f06:	2301      	movs	r3, #1
 8009f08:	e099      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8009f0a:	2100      	movs	r1, #0
 8009f0c:	68f8      	ldr	r0, [r7, #12]
 8009f0e:	f7ff fcdc 	bl	80098ca <SDMMC_GetResponse>
 8009f12:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009f14:	697a      	ldr	r2, [r7, #20]
 8009f16:	4b50      	ldr	r3, [pc, #320]	; (800a058 <SDMMC_GetCmdResp1+0x1e0>)
 8009f18:	4013      	ands	r3, r2
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d101      	bne.n	8009f22 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	e08d      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009f22:	697b      	ldr	r3, [r7, #20]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	da02      	bge.n	8009f2e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009f28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009f2c:	e087      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d001      	beq.n	8009f3c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009f38:	2340      	movs	r3, #64	; 0x40
 8009f3a:	e080      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d001      	beq.n	8009f4a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009f46:	2380      	movs	r3, #128	; 0x80
 8009f48:	e079      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d002      	beq.n	8009f5a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009f54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009f58:	e071      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009f5a:	697b      	ldr	r3, [r7, #20]
 8009f5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d002      	beq.n	8009f6a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009f64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009f68:	e069      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d002      	beq.n	8009f7a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009f74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f78:	e061      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009f7a:	697b      	ldr	r3, [r7, #20]
 8009f7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d002      	beq.n	8009f8a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009f84:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009f88:	e059      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d002      	beq.n	8009f9a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009f94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009f98:	e051      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d002      	beq.n	8009faa <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009fa4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009fa8:	e049      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d002      	beq.n	8009fba <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009fb4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009fb8:	e041      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009fba:	697b      	ldr	r3, [r7, #20]
 8009fbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d002      	beq.n	8009fca <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009fc4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009fc8:	e039      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009fca:	697b      	ldr	r3, [r7, #20]
 8009fcc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d002      	beq.n	8009fda <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009fd4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009fd8:	e031      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d002      	beq.n	8009fea <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009fe4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009fe8:	e029      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009fea:	697b      	ldr	r3, [r7, #20]
 8009fec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d002      	beq.n	8009ffa <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009ff4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009ff8:	e021      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009ffa:	697b      	ldr	r3, [r7, #20]
 8009ffc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a000:	2b00      	cmp	r3, #0
 800a002:	d002      	beq.n	800a00a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a004:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800a008:	e019      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a010:	2b00      	cmp	r3, #0
 800a012:	d002      	beq.n	800a01a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a014:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800a018:	e011      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a01a:	697b      	ldr	r3, [r7, #20]
 800a01c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a020:	2b00      	cmp	r3, #0
 800a022:	d002      	beq.n	800a02a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a024:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a028:	e009      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a02a:	697b      	ldr	r3, [r7, #20]
 800a02c:	f003 0308 	and.w	r3, r3, #8
 800a030:	2b00      	cmp	r3, #0
 800a032:	d002      	beq.n	800a03a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a034:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800a038:	e001      	b.n	800a03e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a03a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a03e:	4618      	mov	r0, r3
 800a040:	3720      	adds	r7, #32
 800a042:	46bd      	mov	sp, r7
 800a044:	bd80      	pop	{r7, pc}
 800a046:	bf00      	nop
 800a048:	20000000 	.word	0x20000000
 800a04c:	10624dd3 	.word	0x10624dd3
 800a050:	00200045 	.word	0x00200045
 800a054:	002000c5 	.word	0x002000c5
 800a058:	fdffe008 	.word	0xfdffe008

0800a05c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800a05c:	b480      	push	{r7}
 800a05e:	b085      	sub	sp, #20
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a064:	4b1f      	ldr	r3, [pc, #124]	; (800a0e4 <SDMMC_GetCmdResp2+0x88>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4a1f      	ldr	r2, [pc, #124]	; (800a0e8 <SDMMC_GetCmdResp2+0x8c>)
 800a06a:	fba2 2303 	umull	r2, r3, r2, r3
 800a06e:	0a5b      	lsrs	r3, r3, #9
 800a070:	f241 3288 	movw	r2, #5000	; 0x1388
 800a074:	fb02 f303 	mul.w	r3, r2, r3
 800a078:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	1e5a      	subs	r2, r3, #1
 800a07e:	60fa      	str	r2, [r7, #12]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d102      	bne.n	800a08a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a084:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a088:	e026      	b.n	800a0d8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a08e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a090:	68bb      	ldr	r3, [r7, #8]
 800a092:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a096:	2b00      	cmp	r3, #0
 800a098:	d0ef      	beq.n	800a07a <SDMMC_GetCmdResp2+0x1e>
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d1ea      	bne.n	800a07a <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0a8:	f003 0304 	and.w	r3, r3, #4
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d004      	beq.n	800a0ba <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2204      	movs	r2, #4
 800a0b4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a0b6:	2304      	movs	r3, #4
 800a0b8:	e00e      	b.n	800a0d8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0be:	f003 0301 	and.w	r3, r3, #1
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d004      	beq.n	800a0d0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	e003      	b.n	800a0d8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	4a06      	ldr	r2, [pc, #24]	; (800a0ec <SDMMC_GetCmdResp2+0x90>)
 800a0d4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800a0d6:	2300      	movs	r3, #0
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3714      	adds	r7, #20
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e2:	4770      	bx	lr
 800a0e4:	20000000 	.word	0x20000000
 800a0e8:	10624dd3 	.word	0x10624dd3
 800a0ec:	002000c5 	.word	0x002000c5

0800a0f0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b085      	sub	sp, #20
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a0f8:	4b1a      	ldr	r3, [pc, #104]	; (800a164 <SDMMC_GetCmdResp3+0x74>)
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	4a1a      	ldr	r2, [pc, #104]	; (800a168 <SDMMC_GetCmdResp3+0x78>)
 800a0fe:	fba2 2303 	umull	r2, r3, r2, r3
 800a102:	0a5b      	lsrs	r3, r3, #9
 800a104:	f241 3288 	movw	r2, #5000	; 0x1388
 800a108:	fb02 f303 	mul.w	r3, r2, r3
 800a10c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	1e5a      	subs	r2, r3, #1
 800a112:	60fa      	str	r2, [r7, #12]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d102      	bne.n	800a11e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a118:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a11c:	e01b      	b.n	800a156 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a122:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a124:	68bb      	ldr	r3, [r7, #8]
 800a126:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d0ef      	beq.n	800a10e <SDMMC_GetCmdResp3+0x1e>
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a134:	2b00      	cmp	r3, #0
 800a136:	d1ea      	bne.n	800a10e <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a13c:	f003 0304 	and.w	r3, r3, #4
 800a140:	2b00      	cmp	r3, #0
 800a142:	d004      	beq.n	800a14e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2204      	movs	r2, #4
 800a148:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a14a:	2304      	movs	r3, #4
 800a14c:	e003      	b.n	800a156 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	4a06      	ldr	r2, [pc, #24]	; (800a16c <SDMMC_GetCmdResp3+0x7c>)
 800a152:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800a154:	2300      	movs	r3, #0
}
 800a156:	4618      	mov	r0, r3
 800a158:	3714      	adds	r7, #20
 800a15a:	46bd      	mov	sp, r7
 800a15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a160:	4770      	bx	lr
 800a162:	bf00      	nop
 800a164:	20000000 	.word	0x20000000
 800a168:	10624dd3 	.word	0x10624dd3
 800a16c:	002000c5 	.word	0x002000c5

0800a170 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b088      	sub	sp, #32
 800a174:	af00      	add	r7, sp, #0
 800a176:	60f8      	str	r0, [r7, #12]
 800a178:	460b      	mov	r3, r1
 800a17a:	607a      	str	r2, [r7, #4]
 800a17c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a17e:	4b35      	ldr	r3, [pc, #212]	; (800a254 <SDMMC_GetCmdResp6+0xe4>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	4a35      	ldr	r2, [pc, #212]	; (800a258 <SDMMC_GetCmdResp6+0xe8>)
 800a184:	fba2 2303 	umull	r2, r3, r2, r3
 800a188:	0a5b      	lsrs	r3, r3, #9
 800a18a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a18e:	fb02 f303 	mul.w	r3, r2, r3
 800a192:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800a194:	69fb      	ldr	r3, [r7, #28]
 800a196:	1e5a      	subs	r2, r3, #1
 800a198:	61fa      	str	r2, [r7, #28]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d102      	bne.n	800a1a4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a19e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a1a2:	e052      	b.n	800a24a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1a8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a1aa:	69bb      	ldr	r3, [r7, #24]
 800a1ac:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d0ef      	beq.n	800a194 <SDMMC_GetCmdResp6+0x24>
 800a1b4:	69bb      	ldr	r3, [r7, #24]
 800a1b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d1ea      	bne.n	800a194 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1c2:	f003 0304 	and.w	r3, r3, #4
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d004      	beq.n	800a1d4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	2204      	movs	r2, #4
 800a1ce:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a1d0:	2304      	movs	r3, #4
 800a1d2:	e03a      	b.n	800a24a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1d8:	f003 0301 	and.w	r3, r3, #1
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d004      	beq.n	800a1ea <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	e02f      	b.n	800a24a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a1ea:	68f8      	ldr	r0, [r7, #12]
 800a1ec:	f7ff fb60 	bl	80098b0 <SDMMC_GetCommandResponse>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	461a      	mov	r2, r3
 800a1f4:	7afb      	ldrb	r3, [r7, #11]
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d001      	beq.n	800a1fe <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	e025      	b.n	800a24a <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	4a16      	ldr	r2, [pc, #88]	; (800a25c <SDMMC_GetCmdResp6+0xec>)
 800a202:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a204:	2100      	movs	r1, #0
 800a206:	68f8      	ldr	r0, [r7, #12]
 800a208:	f7ff fb5f 	bl	80098ca <SDMMC_GetResponse>
 800a20c:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800a214:	2b00      	cmp	r3, #0
 800a216:	d106      	bne.n	800a226 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a218:	697b      	ldr	r3, [r7, #20]
 800a21a:	0c1b      	lsrs	r3, r3, #16
 800a21c:	b29a      	uxth	r2, r3
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800a222:	2300      	movs	r3, #0
 800a224:	e011      	b.n	800a24a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d002      	beq.n	800a236 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a230:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a234:	e009      	b.n	800a24a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a236:	697b      	ldr	r3, [r7, #20]
 800a238:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d002      	beq.n	800a246 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a240:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a244:	e001      	b.n	800a24a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a246:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a24a:	4618      	mov	r0, r3
 800a24c:	3720      	adds	r7, #32
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}
 800a252:	bf00      	nop
 800a254:	20000000 	.word	0x20000000
 800a258:	10624dd3 	.word	0x10624dd3
 800a25c:	002000c5 	.word	0x002000c5

0800a260 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800a260:	b480      	push	{r7}
 800a262:	b085      	sub	sp, #20
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a268:	4b22      	ldr	r3, [pc, #136]	; (800a2f4 <SDMMC_GetCmdResp7+0x94>)
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a22      	ldr	r2, [pc, #136]	; (800a2f8 <SDMMC_GetCmdResp7+0x98>)
 800a26e:	fba2 2303 	umull	r2, r3, r2, r3
 800a272:	0a5b      	lsrs	r3, r3, #9
 800a274:	f241 3288 	movw	r2, #5000	; 0x1388
 800a278:	fb02 f303 	mul.w	r3, r2, r3
 800a27c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	1e5a      	subs	r2, r3, #1
 800a282:	60fa      	str	r2, [r7, #12]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d102      	bne.n	800a28e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a288:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a28c:	e02c      	b.n	800a2e8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a292:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a294:	68bb      	ldr	r3, [r7, #8]
 800a296:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d0ef      	beq.n	800a27e <SDMMC_GetCmdResp7+0x1e>
 800a29e:	68bb      	ldr	r3, [r7, #8]
 800a2a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d1ea      	bne.n	800a27e <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2ac:	f003 0304 	and.w	r3, r3, #4
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d004      	beq.n	800a2be <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2204      	movs	r2, #4
 800a2b8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a2ba:	2304      	movs	r3, #4
 800a2bc:	e014      	b.n	800a2e8 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2c2:	f003 0301 	and.w	r3, r3, #1
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d004      	beq.n	800a2d4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2201      	movs	r2, #1
 800a2ce:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	e009      	b.n	800a2e8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d002      	beq.n	800a2e6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2240      	movs	r2, #64	; 0x40
 800a2e4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800a2e6:	2300      	movs	r3, #0

}
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	3714      	adds	r7, #20
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f2:	4770      	bx	lr
 800a2f4:	20000000 	.word	0x20000000
 800a2f8:	10624dd3 	.word	0x10624dd3

0800a2fc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800a2fc:	b480      	push	{r7}
 800a2fe:	b085      	sub	sp, #20
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a304:	4b11      	ldr	r3, [pc, #68]	; (800a34c <SDMMC_GetCmdError+0x50>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4a11      	ldr	r2, [pc, #68]	; (800a350 <SDMMC_GetCmdError+0x54>)
 800a30a:	fba2 2303 	umull	r2, r3, r2, r3
 800a30e:	0a5b      	lsrs	r3, r3, #9
 800a310:	f241 3288 	movw	r2, #5000	; 0x1388
 800a314:	fb02 f303 	mul.w	r3, r2, r3
 800a318:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	1e5a      	subs	r2, r3, #1
 800a31e:	60fa      	str	r2, [r7, #12]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d102      	bne.n	800a32a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a324:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a328:	e009      	b.n	800a33e <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a32e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a332:	2b00      	cmp	r3, #0
 800a334:	d0f1      	beq.n	800a31a <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	4a06      	ldr	r2, [pc, #24]	; (800a354 <SDMMC_GetCmdError+0x58>)
 800a33a:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 800a33c:	2300      	movs	r3, #0
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3714      	adds	r7, #20
 800a342:	46bd      	mov	sp, r7
 800a344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a348:	4770      	bx	lr
 800a34a:	bf00      	nop
 800a34c:	20000000 	.word	0x20000000
 800a350:	10624dd3 	.word	0x10624dd3
 800a354:	002000c5 	.word	0x002000c5

0800a358 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a35c:	4904      	ldr	r1, [pc, #16]	; (800a370 <MX_FATFS_Init+0x18>)
 800a35e:	4805      	ldr	r0, [pc, #20]	; (800a374 <MX_FATFS_Init+0x1c>)
 800a360:	f003 f8e8 	bl	800d534 <FATFS_LinkDriver>
 800a364:	4603      	mov	r3, r0
 800a366:	461a      	mov	r2, r3
 800a368:	4b03      	ldr	r3, [pc, #12]	; (800a378 <MX_FATFS_Init+0x20>)
 800a36a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a36c:	bf00      	nop
 800a36e:	bd80      	pop	{r7, pc}
 800a370:	20000958 	.word	0x20000958
 800a374:	08015f70 	.word	0x08015f70
 800a378:	20000954 	.word	0x20000954

0800a37c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a37c:	b480      	push	{r7}
 800a37e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a380:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a382:	4618      	mov	r0, r3
 800a384:	46bd      	mov	sp, r7
 800a386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38a:	4770      	bx	lr

0800a38c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b082      	sub	sp, #8
 800a390:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a392:	2300      	movs	r3, #0
 800a394:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a396:	f000 f885 	bl	800a4a4 <BSP_SD_IsDetected>
 800a39a:	4603      	mov	r3, r0
 800a39c:	2b01      	cmp	r3, #1
 800a39e:	d001      	beq.n	800a3a4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800a3a0:	2302      	movs	r3, #2
 800a3a2:	e012      	b.n	800a3ca <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800a3a4:	480b      	ldr	r0, [pc, #44]	; (800a3d4 <BSP_SD_Init+0x48>)
 800a3a6:	f7fd f819 	bl	80073dc <HAL_SD_Init>
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a3ae:	79fb      	ldrb	r3, [r7, #7]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d109      	bne.n	800a3c8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800a3b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a3b8:	4806      	ldr	r0, [pc, #24]	; (800a3d4 <BSP_SD_Init+0x48>)
 800a3ba:	f7fd fecd 	bl	8008158 <HAL_SD_ConfigWideBusOperation>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d001      	beq.n	800a3c8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a3c8:	79fb      	ldrb	r3, [r7, #7]
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	3708      	adds	r7, #8
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	bd80      	pop	{r7, pc}
 800a3d2:	bf00      	nop
 800a3d4:	200003bc 	.word	0x200003bc

0800a3d8 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b086      	sub	sp, #24
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	60f8      	str	r0, [r7, #12]
 800a3e0:	60b9      	str	r1, [r7, #8]
 800a3e2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	68ba      	ldr	r2, [r7, #8]
 800a3ec:	68f9      	ldr	r1, [r7, #12]
 800a3ee:	4806      	ldr	r0, [pc, #24]	; (800a408 <BSP_SD_ReadBlocks_DMA+0x30>)
 800a3f0:	f7fd f91c 	bl	800762c <HAL_SD_ReadBlocks_DMA>
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d001      	beq.n	800a3fe <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a3fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800a400:	4618      	mov	r0, r3
 800a402:	3718      	adds	r7, #24
 800a404:	46bd      	mov	sp, r7
 800a406:	bd80      	pop	{r7, pc}
 800a408:	200003bc 	.word	0x200003bc

0800a40c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b086      	sub	sp, #24
 800a410:	af00      	add	r7, sp, #0
 800a412:	60f8      	str	r0, [r7, #12]
 800a414:	60b9      	str	r1, [r7, #8]
 800a416:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a418:	2300      	movs	r3, #0
 800a41a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	68ba      	ldr	r2, [r7, #8]
 800a420:	68f9      	ldr	r1, [r7, #12]
 800a422:	4806      	ldr	r0, [pc, #24]	; (800a43c <BSP_SD_WriteBlocks_DMA+0x30>)
 800a424:	f7fd f9aa 	bl	800777c <HAL_SD_WriteBlocks_DMA>
 800a428:	4603      	mov	r3, r0
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d001      	beq.n	800a432 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a42e:	2301      	movs	r3, #1
 800a430:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a432:	7dfb      	ldrb	r3, [r7, #23]
}
 800a434:	4618      	mov	r0, r3
 800a436:	3718      	adds	r7, #24
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}
 800a43c:	200003bc 	.word	0x200003bc

0800a440 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a440:	b580      	push	{r7, lr}
 800a442:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a444:	4805      	ldr	r0, [pc, #20]	; (800a45c <BSP_SD_GetCardState+0x1c>)
 800a446:	f7fd ff9b 	bl	8008380 <HAL_SD_GetCardState>
 800a44a:	4603      	mov	r3, r0
 800a44c:	2b04      	cmp	r3, #4
 800a44e:	bf14      	ite	ne
 800a450:	2301      	movne	r3, #1
 800a452:	2300      	moveq	r3, #0
 800a454:	b2db      	uxtb	r3, r3
}
 800a456:	4618      	mov	r0, r3
 800a458:	bd80      	pop	{r7, pc}
 800a45a:	bf00      	nop
 800a45c:	200003bc 	.word	0x200003bc

0800a460 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(BSP_SD_CardInfo *CardInfo)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b082      	sub	sp, #8
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800a468:	6879      	ldr	r1, [r7, #4]
 800a46a:	4803      	ldr	r0, [pc, #12]	; (800a478 <BSP_SD_GetCardInfo+0x18>)
 800a46c:	f7fd fe48 	bl	8008100 <HAL_SD_GetCardInfo>
}
 800a470:	bf00      	nop
 800a472:	3708      	adds	r7, #8
 800a474:	46bd      	mov	sp, r7
 800a476:	bd80      	pop	{r7, pc}
 800a478:	200003bc 	.word	0x200003bc

0800a47c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b082      	sub	sp, #8
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a484:	f000 f9aa 	bl	800a7dc <BSP_SD_WriteCpltCallback>
}
 800a488:	bf00      	nop
 800a48a:	3708      	adds	r7, #8
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}

0800a490 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b082      	sub	sp, #8
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a498:	f000 f9b2 	bl	800a800 <BSP_SD_ReadCpltCallback>
}
 800a49c:	bf00      	nop
 800a49e:	3708      	adds	r7, #8
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}

0800a4a4 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b082      	sub	sp, #8
 800a4a8:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800a4ae:	f000 f80b 	bl	800a4c8 <BSP_PlatformIsDetected>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d101      	bne.n	800a4bc <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800a4bc:	79fb      	ldrb	r3, [r7, #7]
 800a4be:	b2db      	uxtb	r3, r3
}
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	3708      	adds	r7, #8
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}

0800a4c8 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b082      	sub	sp, #8
 800a4cc:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800a4d2:	2120      	movs	r1, #32
 800a4d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a4d8:	f7fa f8a6 	bl	8004628 <HAL_GPIO_ReadPin>
 800a4dc:	4603      	mov	r3, r0
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d001      	beq.n	800a4e6 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800a4e6:	79fb      	ldrb	r3, [r7, #7]
}
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	3708      	adds	r7, #8
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}

0800a4f0 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b084      	sub	sp, #16
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800a4f8:	f003 f920 	bl	800d73c <osKernelGetTickCount>
 800a4fc:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800a4fe:	e006      	b.n	800a50e <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a500:	f7ff ff9e 	bl	800a440 <BSP_SD_GetCardState>
 800a504:	4603      	mov	r3, r0
 800a506:	2b00      	cmp	r3, #0
 800a508:	d101      	bne.n	800a50e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800a50a:	2300      	movs	r3, #0
 800a50c:	e009      	b.n	800a522 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800a50e:	f003 f915 	bl	800d73c <osKernelGetTickCount>
 800a512:	4602      	mov	r2, r0
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	1ad3      	subs	r3, r2, r3
 800a518:	687a      	ldr	r2, [r7, #4]
 800a51a:	429a      	cmp	r2, r3
 800a51c:	d8f0      	bhi.n	800a500 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800a51e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800a522:	4618      	mov	r0, r3
 800a524:	3710      	adds	r7, #16
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}
	...

0800a52c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b082      	sub	sp, #8
 800a530:	af00      	add	r7, sp, #0
 800a532:	4603      	mov	r3, r0
 800a534:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800a536:	4b0b      	ldr	r3, [pc, #44]	; (800a564 <SD_CheckStatus+0x38>)
 800a538:	2201      	movs	r2, #1
 800a53a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a53c:	f7ff ff80 	bl	800a440 <BSP_SD_GetCardState>
 800a540:	4603      	mov	r3, r0
 800a542:	2b00      	cmp	r3, #0
 800a544:	d107      	bne.n	800a556 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800a546:	4b07      	ldr	r3, [pc, #28]	; (800a564 <SD_CheckStatus+0x38>)
 800a548:	781b      	ldrb	r3, [r3, #0]
 800a54a:	b2db      	uxtb	r3, r3
 800a54c:	f023 0301 	bic.w	r3, r3, #1
 800a550:	b2da      	uxtb	r2, r3
 800a552:	4b04      	ldr	r3, [pc, #16]	; (800a564 <SD_CheckStatus+0x38>)
 800a554:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800a556:	4b03      	ldr	r3, [pc, #12]	; (800a564 <SD_CheckStatus+0x38>)
 800a558:	781b      	ldrb	r3, [r3, #0]
 800a55a:	b2db      	uxtb	r3, r3
}
 800a55c:	4618      	mov	r0, r3
 800a55e:	3708      	adds	r7, #8
 800a560:	46bd      	mov	sp, r7
 800a562:	bd80      	pop	{r7, pc}
 800a564:	20000009 	.word	0x20000009

0800a568 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b082      	sub	sp, #8
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	4603      	mov	r3, r0
 800a570:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800a572:	4b1c      	ldr	r3, [pc, #112]	; (800a5e4 <SD_initialize+0x7c>)
 800a574:	2201      	movs	r2, #1
 800a576:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800a578:	f003 f898 	bl	800d6ac <osKernelGetState>
 800a57c:	4603      	mov	r3, r0
 800a57e:	2b02      	cmp	r3, #2
 800a580:	d129      	bne.n	800a5d6 <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800a582:	f7ff ff03 	bl	800a38c <BSP_SD_Init>
 800a586:	4603      	mov	r3, r0
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d107      	bne.n	800a59c <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800a58c:	79fb      	ldrb	r3, [r7, #7]
 800a58e:	4618      	mov	r0, r3
 800a590:	f7ff ffcc 	bl	800a52c <SD_CheckStatus>
 800a594:	4603      	mov	r3, r0
 800a596:	461a      	mov	r2, r3
 800a598:	4b12      	ldr	r3, [pc, #72]	; (800a5e4 <SD_initialize+0x7c>)
 800a59a:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800a59c:	4b11      	ldr	r3, [pc, #68]	; (800a5e4 <SD_initialize+0x7c>)
 800a59e:	781b      	ldrb	r3, [r3, #0]
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	2b01      	cmp	r3, #1
 800a5a4:	d017      	beq.n	800a5d6 <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800a5a6:	4b10      	ldr	r3, [pc, #64]	; (800a5e8 <SD_initialize+0x80>)
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d107      	bne.n	800a5be <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	2102      	movs	r1, #2
 800a5b2:	200a      	movs	r0, #10
 800a5b4:	f003 fc3e 	bl	800de34 <osMessageQueueNew>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	4a0b      	ldr	r2, [pc, #44]	; (800a5e8 <SD_initialize+0x80>)
 800a5bc:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800a5be:	4b0a      	ldr	r3, [pc, #40]	; (800a5e8 <SD_initialize+0x80>)
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d107      	bne.n	800a5d6 <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800a5c6:	4b07      	ldr	r3, [pc, #28]	; (800a5e4 <SD_initialize+0x7c>)
 800a5c8:	781b      	ldrb	r3, [r3, #0]
 800a5ca:	b2db      	uxtb	r3, r3
 800a5cc:	f043 0301 	orr.w	r3, r3, #1
 800a5d0:	b2da      	uxtb	r2, r3
 800a5d2:	4b04      	ldr	r3, [pc, #16]	; (800a5e4 <SD_initialize+0x7c>)
 800a5d4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800a5d6:	4b03      	ldr	r3, [pc, #12]	; (800a5e4 <SD_initialize+0x7c>)
 800a5d8:	781b      	ldrb	r3, [r3, #0]
 800a5da:	b2db      	uxtb	r3, r3
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3708      	adds	r7, #8
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}
 800a5e4:	20000009 	.word	0x20000009
 800a5e8:	20000dc0 	.word	0x20000dc0

0800a5ec <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b082      	sub	sp, #8
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800a5f6:	79fb      	ldrb	r3, [r7, #7]
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	f7ff ff97 	bl	800a52c <SD_CheckStatus>
 800a5fe:	4603      	mov	r3, r0
}
 800a600:	4618      	mov	r0, r3
 800a602:	3708      	adds	r7, #8
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}

0800a608 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b088      	sub	sp, #32
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	60b9      	str	r1, [r7, #8]
 800a610:	607a      	str	r2, [r7, #4]
 800a612:	603b      	str	r3, [r7, #0]
 800a614:	4603      	mov	r3, r0
 800a616:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800a618:	2301      	movs	r3, #1
 800a61a:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a61c:	f247 5030 	movw	r0, #30000	; 0x7530
 800a620:	f7ff ff66 	bl	800a4f0 <SD_CheckStatusWithTimeout>
 800a624:	4603      	mov	r3, r0
 800a626:	2b00      	cmp	r3, #0
 800a628:	da01      	bge.n	800a62e <SD_read+0x26>
  {
    return res;
 800a62a:	7ffb      	ldrb	r3, [r7, #31]
 800a62c:	e02f      	b.n	800a68e <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800a62e:	683a      	ldr	r2, [r7, #0]
 800a630:	6879      	ldr	r1, [r7, #4]
 800a632:	68b8      	ldr	r0, [r7, #8]
 800a634:	f7ff fed0 	bl	800a3d8 <BSP_SD_ReadBlocks_DMA>
 800a638:	4603      	mov	r3, r0
 800a63a:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800a63c:	7fbb      	ldrb	r3, [r7, #30]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d124      	bne.n	800a68c <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800a642:	4b15      	ldr	r3, [pc, #84]	; (800a698 <SD_read+0x90>)
 800a644:	6818      	ldr	r0, [r3, #0]
 800a646:	f107 0112 	add.w	r1, r7, #18
 800a64a:	f247 5330 	movw	r3, #30000	; 0x7530
 800a64e:	2200      	movs	r2, #0
 800a650:	f003 fcc4 	bl	800dfdc <osMessageQueueGet>
 800a654:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800a656:	69bb      	ldr	r3, [r7, #24]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d117      	bne.n	800a68c <SD_read+0x84>
 800a65c:	8a7b      	ldrh	r3, [r7, #18]
 800a65e:	2b01      	cmp	r3, #1
 800a660:	d114      	bne.n	800a68c <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800a662:	f003 f86b 	bl	800d73c <osKernelGetTickCount>
 800a666:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800a668:	e007      	b.n	800a67a <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a66a:	f7ff fee9 	bl	800a440 <BSP_SD_GetCardState>
 800a66e:	4603      	mov	r3, r0
 800a670:	2b00      	cmp	r3, #0
 800a672:	d102      	bne.n	800a67a <SD_read+0x72>
              {
                res = RES_OK;
 800a674:	2300      	movs	r3, #0
 800a676:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800a678:	e008      	b.n	800a68c <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800a67a:	f003 f85f 	bl	800d73c <osKernelGetTickCount>
 800a67e:	4602      	mov	r2, r0
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	1ad3      	subs	r3, r2, r3
 800a684:	f247 522f 	movw	r2, #29999	; 0x752f
 800a688:	4293      	cmp	r3, r2
 800a68a:	d9ee      	bls.n	800a66a <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800a68c:	7ffb      	ldrb	r3, [r7, #31]
}
 800a68e:	4618      	mov	r0, r3
 800a690:	3720      	adds	r7, #32
 800a692:	46bd      	mov	sp, r7
 800a694:	bd80      	pop	{r7, pc}
 800a696:	bf00      	nop
 800a698:	20000dc0 	.word	0x20000dc0

0800a69c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b088      	sub	sp, #32
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	60b9      	str	r1, [r7, #8]
 800a6a4:	607a      	str	r2, [r7, #4]
 800a6a6:	603b      	str	r3, [r7, #0]
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a6b0:	f247 5030 	movw	r0, #30000	; 0x7530
 800a6b4:	f7ff ff1c 	bl	800a4f0 <SD_CheckStatusWithTimeout>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	da01      	bge.n	800a6c2 <SD_write+0x26>
  {
    return res;
 800a6be:	7ffb      	ldrb	r3, [r7, #31]
 800a6c0:	e02d      	b.n	800a71e <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800a6c2:	683a      	ldr	r2, [r7, #0]
 800a6c4:	6879      	ldr	r1, [r7, #4]
 800a6c6:	68b8      	ldr	r0, [r7, #8]
 800a6c8:	f7ff fea0 	bl	800a40c <BSP_SD_WriteBlocks_DMA>
 800a6cc:	4603      	mov	r3, r0
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d124      	bne.n	800a71c <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800a6d2:	4b15      	ldr	r3, [pc, #84]	; (800a728 <SD_write+0x8c>)
 800a6d4:	6818      	ldr	r0, [r3, #0]
 800a6d6:	f107 0112 	add.w	r1, r7, #18
 800a6da:	f247 5330 	movw	r3, #30000	; 0x7530
 800a6de:	2200      	movs	r2, #0
 800a6e0:	f003 fc7c 	bl	800dfdc <osMessageQueueGet>
 800a6e4:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800a6e6:	69bb      	ldr	r3, [r7, #24]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d117      	bne.n	800a71c <SD_write+0x80>
 800a6ec:	8a7b      	ldrh	r3, [r7, #18]
 800a6ee:	2b02      	cmp	r3, #2
 800a6f0:	d114      	bne.n	800a71c <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800a6f2:	f003 f823 	bl	800d73c <osKernelGetTickCount>
 800a6f6:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800a6f8:	e007      	b.n	800a70a <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a6fa:	f7ff fea1 	bl	800a440 <BSP_SD_GetCardState>
 800a6fe:	4603      	mov	r3, r0
 800a700:	2b00      	cmp	r3, #0
 800a702:	d102      	bne.n	800a70a <SD_write+0x6e>
          {
            res = RES_OK;
 800a704:	2300      	movs	r3, #0
 800a706:	77fb      	strb	r3, [r7, #31]
            break;
 800a708:	e008      	b.n	800a71c <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800a70a:	f003 f817 	bl	800d73c <osKernelGetTickCount>
 800a70e:	4602      	mov	r2, r0
 800a710:	697b      	ldr	r3, [r7, #20]
 800a712:	1ad3      	subs	r3, r2, r3
 800a714:	f247 522f 	movw	r2, #29999	; 0x752f
 800a718:	4293      	cmp	r3, r2
 800a71a:	d9ee      	bls.n	800a6fa <SD_write+0x5e>
    }

  }
#endif

  return res;
 800a71c:	7ffb      	ldrb	r3, [r7, #31]
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3720      	adds	r7, #32
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop
 800a728:	20000dc0 	.word	0x20000dc0

0800a72c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b08c      	sub	sp, #48	; 0x30
 800a730:	af00      	add	r7, sp, #0
 800a732:	4603      	mov	r3, r0
 800a734:	603a      	str	r2, [r7, #0]
 800a736:	71fb      	strb	r3, [r7, #7]
 800a738:	460b      	mov	r3, r1
 800a73a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a73c:	2301      	movs	r3, #1
 800a73e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a742:	4b25      	ldr	r3, [pc, #148]	; (800a7d8 <SD_ioctl+0xac>)
 800a744:	781b      	ldrb	r3, [r3, #0]
 800a746:	b2db      	uxtb	r3, r3
 800a748:	f003 0301 	and.w	r3, r3, #1
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d001      	beq.n	800a754 <SD_ioctl+0x28>
 800a750:	2303      	movs	r3, #3
 800a752:	e03c      	b.n	800a7ce <SD_ioctl+0xa2>

  switch (cmd)
 800a754:	79bb      	ldrb	r3, [r7, #6]
 800a756:	2b03      	cmp	r3, #3
 800a758:	d834      	bhi.n	800a7c4 <SD_ioctl+0x98>
 800a75a:	a201      	add	r2, pc, #4	; (adr r2, 800a760 <SD_ioctl+0x34>)
 800a75c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a760:	0800a771 	.word	0x0800a771
 800a764:	0800a779 	.word	0x0800a779
 800a768:	0800a791 	.word	0x0800a791
 800a76c:	0800a7ab 	.word	0x0800a7ab
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a770:	2300      	movs	r3, #0
 800a772:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a776:	e028      	b.n	800a7ca <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a778:	f107 0308 	add.w	r3, r7, #8
 800a77c:	4618      	mov	r0, r3
 800a77e:	f7ff fe6f 	bl	800a460 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a782:	6a3a      	ldr	r2, [r7, #32]
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a788:	2300      	movs	r3, #0
 800a78a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a78e:	e01c      	b.n	800a7ca <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a790:	f107 0308 	add.w	r3, r7, #8
 800a794:	4618      	mov	r0, r3
 800a796:	f7ff fe63 	bl	800a460 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a79a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a79c:	b29a      	uxth	r2, r3
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a7a8:	e00f      	b.n	800a7ca <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a7aa:	f107 0308 	add.w	r3, r7, #8
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	f7ff fe56 	bl	800a460 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800a7b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7b6:	0a5a      	lsrs	r2, r3, #9
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a7bc:	2300      	movs	r3, #0
 800a7be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a7c2:	e002      	b.n	800a7ca <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800a7c4:	2304      	movs	r3, #4
 800a7c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800a7ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	3730      	adds	r7, #48	; 0x30
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
 800a7d6:	bf00      	nop
 800a7d8:	20000009 	.word	0x20000009

0800a7dc <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b082      	sub	sp, #8
 800a7e0:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800a7e2:	2302      	movs	r3, #2
 800a7e4:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800a7e6:	4b05      	ldr	r3, [pc, #20]	; (800a7fc <BSP_SD_WriteCpltCallback+0x20>)
 800a7e8:	6818      	ldr	r0, [r3, #0]
 800a7ea:	1db9      	adds	r1, r7, #6
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	f003 fb94 	bl	800df1c <osMessageQueuePut>
#endif
}
 800a7f4:	bf00      	nop
 800a7f6:	3708      	adds	r7, #8
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}
 800a7fc:	20000dc0 	.word	0x20000dc0

0800a800 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b082      	sub	sp, #8
 800a804:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800a806:	2301      	movs	r3, #1
 800a808:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800a80a:	4b05      	ldr	r3, [pc, #20]	; (800a820 <BSP_SD_ReadCpltCallback+0x20>)
 800a80c:	6818      	ldr	r0, [r3, #0]
 800a80e:	1db9      	adds	r1, r7, #6
 800a810:	2300      	movs	r3, #0
 800a812:	2200      	movs	r2, #0
 800a814:	f003 fb82 	bl	800df1c <osMessageQueuePut>
#endif
}
 800a818:	bf00      	nop
 800a81a:	3708      	adds	r7, #8
 800a81c:	46bd      	mov	sp, r7
 800a81e:	bd80      	pop	{r7, pc}
 800a820:	20000dc0 	.word	0x20000dc0

0800a824 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b084      	sub	sp, #16
 800a828:	af00      	add	r7, sp, #0
 800a82a:	4603      	mov	r3, r0
 800a82c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a82e:	79fb      	ldrb	r3, [r7, #7]
 800a830:	4a08      	ldr	r2, [pc, #32]	; (800a854 <disk_status+0x30>)
 800a832:	009b      	lsls	r3, r3, #2
 800a834:	4413      	add	r3, r2
 800a836:	685b      	ldr	r3, [r3, #4]
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	79fa      	ldrb	r2, [r7, #7]
 800a83c:	4905      	ldr	r1, [pc, #20]	; (800a854 <disk_status+0x30>)
 800a83e:	440a      	add	r2, r1
 800a840:	7a12      	ldrb	r2, [r2, #8]
 800a842:	4610      	mov	r0, r2
 800a844:	4798      	blx	r3
 800a846:	4603      	mov	r3, r0
 800a848:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a84a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	3710      	adds	r7, #16
 800a850:	46bd      	mov	sp, r7
 800a852:	bd80      	pop	{r7, pc}
 800a854:	20000dec 	.word	0x20000dec

0800a858 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b084      	sub	sp, #16
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	4603      	mov	r3, r0
 800a860:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a862:	2300      	movs	r3, #0
 800a864:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a866:	79fb      	ldrb	r3, [r7, #7]
 800a868:	4a0d      	ldr	r2, [pc, #52]	; (800a8a0 <disk_initialize+0x48>)
 800a86a:	5cd3      	ldrb	r3, [r2, r3]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d111      	bne.n	800a894 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800a870:	79fb      	ldrb	r3, [r7, #7]
 800a872:	4a0b      	ldr	r2, [pc, #44]	; (800a8a0 <disk_initialize+0x48>)
 800a874:	2101      	movs	r1, #1
 800a876:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a878:	79fb      	ldrb	r3, [r7, #7]
 800a87a:	4a09      	ldr	r2, [pc, #36]	; (800a8a0 <disk_initialize+0x48>)
 800a87c:	009b      	lsls	r3, r3, #2
 800a87e:	4413      	add	r3, r2
 800a880:	685b      	ldr	r3, [r3, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	79fa      	ldrb	r2, [r7, #7]
 800a886:	4906      	ldr	r1, [pc, #24]	; (800a8a0 <disk_initialize+0x48>)
 800a888:	440a      	add	r2, r1
 800a88a:	7a12      	ldrb	r2, [r2, #8]
 800a88c:	4610      	mov	r0, r2
 800a88e:	4798      	blx	r3
 800a890:	4603      	mov	r3, r0
 800a892:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800a894:	7bfb      	ldrb	r3, [r7, #15]
}
 800a896:	4618      	mov	r0, r3
 800a898:	3710      	adds	r7, #16
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}
 800a89e:	bf00      	nop
 800a8a0:	20000dec 	.word	0x20000dec

0800a8a4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a8a4:	b590      	push	{r4, r7, lr}
 800a8a6:	b087      	sub	sp, #28
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	60b9      	str	r1, [r7, #8]
 800a8ac:	607a      	str	r2, [r7, #4]
 800a8ae:	603b      	str	r3, [r7, #0]
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a8b4:	7bfb      	ldrb	r3, [r7, #15]
 800a8b6:	4a0a      	ldr	r2, [pc, #40]	; (800a8e0 <disk_read+0x3c>)
 800a8b8:	009b      	lsls	r3, r3, #2
 800a8ba:	4413      	add	r3, r2
 800a8bc:	685b      	ldr	r3, [r3, #4]
 800a8be:	689c      	ldr	r4, [r3, #8]
 800a8c0:	7bfb      	ldrb	r3, [r7, #15]
 800a8c2:	4a07      	ldr	r2, [pc, #28]	; (800a8e0 <disk_read+0x3c>)
 800a8c4:	4413      	add	r3, r2
 800a8c6:	7a18      	ldrb	r0, [r3, #8]
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	687a      	ldr	r2, [r7, #4]
 800a8cc:	68b9      	ldr	r1, [r7, #8]
 800a8ce:	47a0      	blx	r4
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	75fb      	strb	r3, [r7, #23]
  return res;
 800a8d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	371c      	adds	r7, #28
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd90      	pop	{r4, r7, pc}
 800a8de:	bf00      	nop
 800a8e0:	20000dec 	.word	0x20000dec

0800a8e4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a8e4:	b590      	push	{r4, r7, lr}
 800a8e6:	b087      	sub	sp, #28
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	60b9      	str	r1, [r7, #8]
 800a8ec:	607a      	str	r2, [r7, #4]
 800a8ee:	603b      	str	r3, [r7, #0]
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a8f4:	7bfb      	ldrb	r3, [r7, #15]
 800a8f6:	4a0a      	ldr	r2, [pc, #40]	; (800a920 <disk_write+0x3c>)
 800a8f8:	009b      	lsls	r3, r3, #2
 800a8fa:	4413      	add	r3, r2
 800a8fc:	685b      	ldr	r3, [r3, #4]
 800a8fe:	68dc      	ldr	r4, [r3, #12]
 800a900:	7bfb      	ldrb	r3, [r7, #15]
 800a902:	4a07      	ldr	r2, [pc, #28]	; (800a920 <disk_write+0x3c>)
 800a904:	4413      	add	r3, r2
 800a906:	7a18      	ldrb	r0, [r3, #8]
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	687a      	ldr	r2, [r7, #4]
 800a90c:	68b9      	ldr	r1, [r7, #8]
 800a90e:	47a0      	blx	r4
 800a910:	4603      	mov	r3, r0
 800a912:	75fb      	strb	r3, [r7, #23]
  return res;
 800a914:	7dfb      	ldrb	r3, [r7, #23]
}
 800a916:	4618      	mov	r0, r3
 800a918:	371c      	adds	r7, #28
 800a91a:	46bd      	mov	sp, r7
 800a91c:	bd90      	pop	{r4, r7, pc}
 800a91e:	bf00      	nop
 800a920:	20000dec 	.word	0x20000dec

0800a924 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b084      	sub	sp, #16
 800a928:	af00      	add	r7, sp, #0
 800a92a:	4603      	mov	r3, r0
 800a92c:	603a      	str	r2, [r7, #0]
 800a92e:	71fb      	strb	r3, [r7, #7]
 800a930:	460b      	mov	r3, r1
 800a932:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a934:	79fb      	ldrb	r3, [r7, #7]
 800a936:	4a09      	ldr	r2, [pc, #36]	; (800a95c <disk_ioctl+0x38>)
 800a938:	009b      	lsls	r3, r3, #2
 800a93a:	4413      	add	r3, r2
 800a93c:	685b      	ldr	r3, [r3, #4]
 800a93e:	691b      	ldr	r3, [r3, #16]
 800a940:	79fa      	ldrb	r2, [r7, #7]
 800a942:	4906      	ldr	r1, [pc, #24]	; (800a95c <disk_ioctl+0x38>)
 800a944:	440a      	add	r2, r1
 800a946:	7a10      	ldrb	r0, [r2, #8]
 800a948:	79b9      	ldrb	r1, [r7, #6]
 800a94a:	683a      	ldr	r2, [r7, #0]
 800a94c:	4798      	blx	r3
 800a94e:	4603      	mov	r3, r0
 800a950:	73fb      	strb	r3, [r7, #15]
  return res;
 800a952:	7bfb      	ldrb	r3, [r7, #15]
}
 800a954:	4618      	mov	r0, r3
 800a956:	3710      	adds	r7, #16
 800a958:	46bd      	mov	sp, r7
 800a95a:	bd80      	pop	{r7, pc}
 800a95c:	20000dec 	.word	0x20000dec

0800a960 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a960:	b480      	push	{r7}
 800a962:	b085      	sub	sp, #20
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	3301      	adds	r3, #1
 800a96c:	781b      	ldrb	r3, [r3, #0]
 800a96e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a970:	89fb      	ldrh	r3, [r7, #14]
 800a972:	021b      	lsls	r3, r3, #8
 800a974:	b21a      	sxth	r2, r3
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	781b      	ldrb	r3, [r3, #0]
 800a97a:	b21b      	sxth	r3, r3
 800a97c:	4313      	orrs	r3, r2
 800a97e:	b21b      	sxth	r3, r3
 800a980:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a982:	89fb      	ldrh	r3, [r7, #14]
}
 800a984:	4618      	mov	r0, r3
 800a986:	3714      	adds	r7, #20
 800a988:	46bd      	mov	sp, r7
 800a98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98e:	4770      	bx	lr

0800a990 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a990:	b480      	push	{r7}
 800a992:	b085      	sub	sp, #20
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	3303      	adds	r3, #3
 800a99c:	781b      	ldrb	r3, [r3, #0]
 800a99e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	021b      	lsls	r3, r3, #8
 800a9a4:	687a      	ldr	r2, [r7, #4]
 800a9a6:	3202      	adds	r2, #2
 800a9a8:	7812      	ldrb	r2, [r2, #0]
 800a9aa:	4313      	orrs	r3, r2
 800a9ac:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	021b      	lsls	r3, r3, #8
 800a9b2:	687a      	ldr	r2, [r7, #4]
 800a9b4:	3201      	adds	r2, #1
 800a9b6:	7812      	ldrb	r2, [r2, #0]
 800a9b8:	4313      	orrs	r3, r2
 800a9ba:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	021b      	lsls	r3, r3, #8
 800a9c0:	687a      	ldr	r2, [r7, #4]
 800a9c2:	7812      	ldrb	r2, [r2, #0]
 800a9c4:	4313      	orrs	r3, r2
 800a9c6:	60fb      	str	r3, [r7, #12]
	return rv;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3714      	adds	r7, #20
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d4:	4770      	bx	lr

0800a9d6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a9d6:	b480      	push	{r7}
 800a9d8:	b083      	sub	sp, #12
 800a9da:	af00      	add	r7, sp, #0
 800a9dc:	6078      	str	r0, [r7, #4]
 800a9de:	460b      	mov	r3, r1
 800a9e0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	1c5a      	adds	r2, r3, #1
 800a9e6:	607a      	str	r2, [r7, #4]
 800a9e8:	887a      	ldrh	r2, [r7, #2]
 800a9ea:	b2d2      	uxtb	r2, r2
 800a9ec:	701a      	strb	r2, [r3, #0]
 800a9ee:	887b      	ldrh	r3, [r7, #2]
 800a9f0:	0a1b      	lsrs	r3, r3, #8
 800a9f2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	1c5a      	adds	r2, r3, #1
 800a9f8:	607a      	str	r2, [r7, #4]
 800a9fa:	887a      	ldrh	r2, [r7, #2]
 800a9fc:	b2d2      	uxtb	r2, r2
 800a9fe:	701a      	strb	r2, [r3, #0]
}
 800aa00:	bf00      	nop
 800aa02:	370c      	adds	r7, #12
 800aa04:	46bd      	mov	sp, r7
 800aa06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0a:	4770      	bx	lr

0800aa0c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	b083      	sub	sp, #12
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
 800aa14:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	1c5a      	adds	r2, r3, #1
 800aa1a:	607a      	str	r2, [r7, #4]
 800aa1c:	683a      	ldr	r2, [r7, #0]
 800aa1e:	b2d2      	uxtb	r2, r2
 800aa20:	701a      	strb	r2, [r3, #0]
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	0a1b      	lsrs	r3, r3, #8
 800aa26:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	1c5a      	adds	r2, r3, #1
 800aa2c:	607a      	str	r2, [r7, #4]
 800aa2e:	683a      	ldr	r2, [r7, #0]
 800aa30:	b2d2      	uxtb	r2, r2
 800aa32:	701a      	strb	r2, [r3, #0]
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	0a1b      	lsrs	r3, r3, #8
 800aa38:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	1c5a      	adds	r2, r3, #1
 800aa3e:	607a      	str	r2, [r7, #4]
 800aa40:	683a      	ldr	r2, [r7, #0]
 800aa42:	b2d2      	uxtb	r2, r2
 800aa44:	701a      	strb	r2, [r3, #0]
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	0a1b      	lsrs	r3, r3, #8
 800aa4a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	1c5a      	adds	r2, r3, #1
 800aa50:	607a      	str	r2, [r7, #4]
 800aa52:	683a      	ldr	r2, [r7, #0]
 800aa54:	b2d2      	uxtb	r2, r2
 800aa56:	701a      	strb	r2, [r3, #0]
}
 800aa58:	bf00      	nop
 800aa5a:	370c      	adds	r7, #12
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa62:	4770      	bx	lr

0800aa64 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800aa64:	b480      	push	{r7}
 800aa66:	b087      	sub	sp, #28
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	60f8      	str	r0, [r7, #12]
 800aa6c:	60b9      	str	r1, [r7, #8]
 800aa6e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d00d      	beq.n	800aa9a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800aa7e:	693a      	ldr	r2, [r7, #16]
 800aa80:	1c53      	adds	r3, r2, #1
 800aa82:	613b      	str	r3, [r7, #16]
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	1c59      	adds	r1, r3, #1
 800aa88:	6179      	str	r1, [r7, #20]
 800aa8a:	7812      	ldrb	r2, [r2, #0]
 800aa8c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	3b01      	subs	r3, #1
 800aa92:	607b      	str	r3, [r7, #4]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d1f1      	bne.n	800aa7e <mem_cpy+0x1a>
	}
}
 800aa9a:	bf00      	nop
 800aa9c:	371c      	adds	r7, #28
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa4:	4770      	bx	lr

0800aaa6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800aaa6:	b480      	push	{r7}
 800aaa8:	b087      	sub	sp, #28
 800aaaa:	af00      	add	r7, sp, #0
 800aaac:	60f8      	str	r0, [r7, #12]
 800aaae:	60b9      	str	r1, [r7, #8]
 800aab0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800aab6:	697b      	ldr	r3, [r7, #20]
 800aab8:	1c5a      	adds	r2, r3, #1
 800aaba:	617a      	str	r2, [r7, #20]
 800aabc:	68ba      	ldr	r2, [r7, #8]
 800aabe:	b2d2      	uxtb	r2, r2
 800aac0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	3b01      	subs	r3, #1
 800aac6:	607b      	str	r3, [r7, #4]
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d1f3      	bne.n	800aab6 <mem_set+0x10>
}
 800aace:	bf00      	nop
 800aad0:	bf00      	nop
 800aad2:	371c      	adds	r7, #28
 800aad4:	46bd      	mov	sp, r7
 800aad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aada:	4770      	bx	lr

0800aadc <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800aadc:	b480      	push	{r7}
 800aade:	b089      	sub	sp, #36	; 0x24
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	60f8      	str	r0, [r7, #12]
 800aae4:	60b9      	str	r1, [r7, #8]
 800aae6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	61fb      	str	r3, [r7, #28]
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800aaf4:	69fb      	ldr	r3, [r7, #28]
 800aaf6:	1c5a      	adds	r2, r3, #1
 800aaf8:	61fa      	str	r2, [r7, #28]
 800aafa:	781b      	ldrb	r3, [r3, #0]
 800aafc:	4619      	mov	r1, r3
 800aafe:	69bb      	ldr	r3, [r7, #24]
 800ab00:	1c5a      	adds	r2, r3, #1
 800ab02:	61ba      	str	r2, [r7, #24]
 800ab04:	781b      	ldrb	r3, [r3, #0]
 800ab06:	1acb      	subs	r3, r1, r3
 800ab08:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	3b01      	subs	r3, #1
 800ab0e:	607b      	str	r3, [r7, #4]
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d002      	beq.n	800ab1c <mem_cmp+0x40>
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d0eb      	beq.n	800aaf4 <mem_cmp+0x18>

	return r;
 800ab1c:	697b      	ldr	r3, [r7, #20]
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	3724      	adds	r7, #36	; 0x24
 800ab22:	46bd      	mov	sp, r7
 800ab24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab28:	4770      	bx	lr

0800ab2a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800ab2a:	b480      	push	{r7}
 800ab2c:	b083      	sub	sp, #12
 800ab2e:	af00      	add	r7, sp, #0
 800ab30:	6078      	str	r0, [r7, #4]
 800ab32:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800ab34:	e002      	b.n	800ab3c <chk_chr+0x12>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	3301      	adds	r3, #1
 800ab3a:	607b      	str	r3, [r7, #4]
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	781b      	ldrb	r3, [r3, #0]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d005      	beq.n	800ab50 <chk_chr+0x26>
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	781b      	ldrb	r3, [r3, #0]
 800ab48:	461a      	mov	r2, r3
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	4293      	cmp	r3, r2
 800ab4e:	d1f2      	bne.n	800ab36 <chk_chr+0xc>
	return *str;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	781b      	ldrb	r3, [r3, #0]
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	370c      	adds	r7, #12
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5e:	4770      	bx	lr

0800ab60 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b082      	sub	sp, #8
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d009      	beq.n	800ab82 <lock_fs+0x22>
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	68db      	ldr	r3, [r3, #12]
 800ab72:	4618      	mov	r0, r3
 800ab74:	f002 fd12 	bl	800d59c <ff_req_grant>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d001      	beq.n	800ab82 <lock_fs+0x22>
 800ab7e:	2301      	movs	r3, #1
 800ab80:	e000      	b.n	800ab84 <lock_fs+0x24>
 800ab82:	2300      	movs	r3, #0
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	3708      	adds	r7, #8
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bd80      	pop	{r7, pc}

0800ab8c <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b082      	sub	sp, #8
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
 800ab94:	460b      	mov	r3, r1
 800ab96:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d00d      	beq.n	800abba <unlock_fs+0x2e>
 800ab9e:	78fb      	ldrb	r3, [r7, #3]
 800aba0:	2b0c      	cmp	r3, #12
 800aba2:	d00a      	beq.n	800abba <unlock_fs+0x2e>
 800aba4:	78fb      	ldrb	r3, [r7, #3]
 800aba6:	2b0b      	cmp	r3, #11
 800aba8:	d007      	beq.n	800abba <unlock_fs+0x2e>
 800abaa:	78fb      	ldrb	r3, [r7, #3]
 800abac:	2b0f      	cmp	r3, #15
 800abae:	d004      	beq.n	800abba <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	68db      	ldr	r3, [r3, #12]
 800abb4:	4618      	mov	r0, r3
 800abb6:	f002 fd06 	bl	800d5c6 <ff_rel_grant>
	}
}
 800abba:	bf00      	nop
 800abbc:	3708      	adds	r7, #8
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bd80      	pop	{r7, pc}
	...

0800abc4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800abc4:	b480      	push	{r7}
 800abc6:	b085      	sub	sp, #20
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800abce:	2300      	movs	r3, #0
 800abd0:	60bb      	str	r3, [r7, #8]
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	60fb      	str	r3, [r7, #12]
 800abd6:	e029      	b.n	800ac2c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800abd8:	4a27      	ldr	r2, [pc, #156]	; (800ac78 <chk_lock+0xb4>)
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	011b      	lsls	r3, r3, #4
 800abde:	4413      	add	r3, r2
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d01d      	beq.n	800ac22 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800abe6:	4a24      	ldr	r2, [pc, #144]	; (800ac78 <chk_lock+0xb4>)
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	011b      	lsls	r3, r3, #4
 800abec:	4413      	add	r3, r2
 800abee:	681a      	ldr	r2, [r3, #0]
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	429a      	cmp	r2, r3
 800abf6:	d116      	bne.n	800ac26 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800abf8:	4a1f      	ldr	r2, [pc, #124]	; (800ac78 <chk_lock+0xb4>)
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	011b      	lsls	r3, r3, #4
 800abfe:	4413      	add	r3, r2
 800ac00:	3304      	adds	r3, #4
 800ac02:	681a      	ldr	r2, [r3, #0]
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ac08:	429a      	cmp	r2, r3
 800ac0a:	d10c      	bne.n	800ac26 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ac0c:	4a1a      	ldr	r2, [pc, #104]	; (800ac78 <chk_lock+0xb4>)
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	011b      	lsls	r3, r3, #4
 800ac12:	4413      	add	r3, r2
 800ac14:	3308      	adds	r3, #8
 800ac16:	681a      	ldr	r2, [r3, #0]
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d102      	bne.n	800ac26 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ac20:	e007      	b.n	800ac32 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ac22:	2301      	movs	r3, #1
 800ac24:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	3301      	adds	r3, #1
 800ac2a:	60fb      	str	r3, [r7, #12]
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	2b01      	cmp	r3, #1
 800ac30:	d9d2      	bls.n	800abd8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	2b02      	cmp	r3, #2
 800ac36:	d109      	bne.n	800ac4c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d102      	bne.n	800ac44 <chk_lock+0x80>
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	2b02      	cmp	r3, #2
 800ac42:	d101      	bne.n	800ac48 <chk_lock+0x84>
 800ac44:	2300      	movs	r3, #0
 800ac46:	e010      	b.n	800ac6a <chk_lock+0xa6>
 800ac48:	2312      	movs	r3, #18
 800ac4a:	e00e      	b.n	800ac6a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d108      	bne.n	800ac64 <chk_lock+0xa0>
 800ac52:	4a09      	ldr	r2, [pc, #36]	; (800ac78 <chk_lock+0xb4>)
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	011b      	lsls	r3, r3, #4
 800ac58:	4413      	add	r3, r2
 800ac5a:	330c      	adds	r3, #12
 800ac5c:	881b      	ldrh	r3, [r3, #0]
 800ac5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac62:	d101      	bne.n	800ac68 <chk_lock+0xa4>
 800ac64:	2310      	movs	r3, #16
 800ac66:	e000      	b.n	800ac6a <chk_lock+0xa6>
 800ac68:	2300      	movs	r3, #0
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3714      	adds	r7, #20
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr
 800ac76:	bf00      	nop
 800ac78:	20000dcc 	.word	0x20000dcc

0800ac7c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b083      	sub	sp, #12
 800ac80:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ac82:	2300      	movs	r3, #0
 800ac84:	607b      	str	r3, [r7, #4]
 800ac86:	e002      	b.n	800ac8e <enq_lock+0x12>
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	3301      	adds	r3, #1
 800ac8c:	607b      	str	r3, [r7, #4]
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2b01      	cmp	r3, #1
 800ac92:	d806      	bhi.n	800aca2 <enq_lock+0x26>
 800ac94:	4a09      	ldr	r2, [pc, #36]	; (800acbc <enq_lock+0x40>)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	011b      	lsls	r3, r3, #4
 800ac9a:	4413      	add	r3, r2
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d1f2      	bne.n	800ac88 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2b02      	cmp	r3, #2
 800aca6:	bf14      	ite	ne
 800aca8:	2301      	movne	r3, #1
 800acaa:	2300      	moveq	r3, #0
 800acac:	b2db      	uxtb	r3, r3
}
 800acae:	4618      	mov	r0, r3
 800acb0:	370c      	adds	r7, #12
 800acb2:	46bd      	mov	sp, r7
 800acb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb8:	4770      	bx	lr
 800acba:	bf00      	nop
 800acbc:	20000dcc 	.word	0x20000dcc

0800acc0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800acc0:	b480      	push	{r7}
 800acc2:	b085      	sub	sp, #20
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
 800acc8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800acca:	2300      	movs	r3, #0
 800accc:	60fb      	str	r3, [r7, #12]
 800acce:	e01f      	b.n	800ad10 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800acd0:	4a41      	ldr	r2, [pc, #260]	; (800add8 <inc_lock+0x118>)
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	011b      	lsls	r3, r3, #4
 800acd6:	4413      	add	r3, r2
 800acd8:	681a      	ldr	r2, [r3, #0]
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	429a      	cmp	r2, r3
 800ace0:	d113      	bne.n	800ad0a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ace2:	4a3d      	ldr	r2, [pc, #244]	; (800add8 <inc_lock+0x118>)
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	011b      	lsls	r3, r3, #4
 800ace8:	4413      	add	r3, r2
 800acea:	3304      	adds	r3, #4
 800acec:	681a      	ldr	r2, [r3, #0]
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800acf2:	429a      	cmp	r2, r3
 800acf4:	d109      	bne.n	800ad0a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800acf6:	4a38      	ldr	r2, [pc, #224]	; (800add8 <inc_lock+0x118>)
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	011b      	lsls	r3, r3, #4
 800acfc:	4413      	add	r3, r2
 800acfe:	3308      	adds	r3, #8
 800ad00:	681a      	ldr	r2, [r3, #0]
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ad06:	429a      	cmp	r2, r3
 800ad08:	d006      	beq.n	800ad18 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	3301      	adds	r3, #1
 800ad0e:	60fb      	str	r3, [r7, #12]
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2b01      	cmp	r3, #1
 800ad14:	d9dc      	bls.n	800acd0 <inc_lock+0x10>
 800ad16:	e000      	b.n	800ad1a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ad18:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	2b02      	cmp	r3, #2
 800ad1e:	d132      	bne.n	800ad86 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ad20:	2300      	movs	r3, #0
 800ad22:	60fb      	str	r3, [r7, #12]
 800ad24:	e002      	b.n	800ad2c <inc_lock+0x6c>
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	3301      	adds	r3, #1
 800ad2a:	60fb      	str	r3, [r7, #12]
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	2b01      	cmp	r3, #1
 800ad30:	d806      	bhi.n	800ad40 <inc_lock+0x80>
 800ad32:	4a29      	ldr	r2, [pc, #164]	; (800add8 <inc_lock+0x118>)
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	011b      	lsls	r3, r3, #4
 800ad38:	4413      	add	r3, r2
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d1f2      	bne.n	800ad26 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	2b02      	cmp	r3, #2
 800ad44:	d101      	bne.n	800ad4a <inc_lock+0x8a>
 800ad46:	2300      	movs	r3, #0
 800ad48:	e040      	b.n	800adcc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681a      	ldr	r2, [r3, #0]
 800ad4e:	4922      	ldr	r1, [pc, #136]	; (800add8 <inc_lock+0x118>)
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	011b      	lsls	r3, r3, #4
 800ad54:	440b      	add	r3, r1
 800ad56:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	689a      	ldr	r2, [r3, #8]
 800ad5c:	491e      	ldr	r1, [pc, #120]	; (800add8 <inc_lock+0x118>)
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	011b      	lsls	r3, r3, #4
 800ad62:	440b      	add	r3, r1
 800ad64:	3304      	adds	r3, #4
 800ad66:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	695a      	ldr	r2, [r3, #20]
 800ad6c:	491a      	ldr	r1, [pc, #104]	; (800add8 <inc_lock+0x118>)
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	011b      	lsls	r3, r3, #4
 800ad72:	440b      	add	r3, r1
 800ad74:	3308      	adds	r3, #8
 800ad76:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ad78:	4a17      	ldr	r2, [pc, #92]	; (800add8 <inc_lock+0x118>)
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	011b      	lsls	r3, r3, #4
 800ad7e:	4413      	add	r3, r2
 800ad80:	330c      	adds	r3, #12
 800ad82:	2200      	movs	r2, #0
 800ad84:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d009      	beq.n	800ada0 <inc_lock+0xe0>
 800ad8c:	4a12      	ldr	r2, [pc, #72]	; (800add8 <inc_lock+0x118>)
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	011b      	lsls	r3, r3, #4
 800ad92:	4413      	add	r3, r2
 800ad94:	330c      	adds	r3, #12
 800ad96:	881b      	ldrh	r3, [r3, #0]
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d001      	beq.n	800ada0 <inc_lock+0xe0>
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	e015      	b.n	800adcc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d108      	bne.n	800adb8 <inc_lock+0xf8>
 800ada6:	4a0c      	ldr	r2, [pc, #48]	; (800add8 <inc_lock+0x118>)
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	011b      	lsls	r3, r3, #4
 800adac:	4413      	add	r3, r2
 800adae:	330c      	adds	r3, #12
 800adb0:	881b      	ldrh	r3, [r3, #0]
 800adb2:	3301      	adds	r3, #1
 800adb4:	b29a      	uxth	r2, r3
 800adb6:	e001      	b.n	800adbc <inc_lock+0xfc>
 800adb8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800adbc:	4906      	ldr	r1, [pc, #24]	; (800add8 <inc_lock+0x118>)
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	011b      	lsls	r3, r3, #4
 800adc2:	440b      	add	r3, r1
 800adc4:	330c      	adds	r3, #12
 800adc6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	3301      	adds	r3, #1
}
 800adcc:	4618      	mov	r0, r3
 800adce:	3714      	adds	r7, #20
 800add0:	46bd      	mov	sp, r7
 800add2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add6:	4770      	bx	lr
 800add8:	20000dcc 	.word	0x20000dcc

0800addc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800addc:	b480      	push	{r7}
 800adde:	b085      	sub	sp, #20
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	3b01      	subs	r3, #1
 800ade8:	607b      	str	r3, [r7, #4]
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	2b01      	cmp	r3, #1
 800adee:	d825      	bhi.n	800ae3c <dec_lock+0x60>
		n = Files[i].ctr;
 800adf0:	4a17      	ldr	r2, [pc, #92]	; (800ae50 <dec_lock+0x74>)
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	011b      	lsls	r3, r3, #4
 800adf6:	4413      	add	r3, r2
 800adf8:	330c      	adds	r3, #12
 800adfa:	881b      	ldrh	r3, [r3, #0]
 800adfc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800adfe:	89fb      	ldrh	r3, [r7, #14]
 800ae00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae04:	d101      	bne.n	800ae0a <dec_lock+0x2e>
 800ae06:	2300      	movs	r3, #0
 800ae08:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ae0a:	89fb      	ldrh	r3, [r7, #14]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d002      	beq.n	800ae16 <dec_lock+0x3a>
 800ae10:	89fb      	ldrh	r3, [r7, #14]
 800ae12:	3b01      	subs	r3, #1
 800ae14:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ae16:	4a0e      	ldr	r2, [pc, #56]	; (800ae50 <dec_lock+0x74>)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	011b      	lsls	r3, r3, #4
 800ae1c:	4413      	add	r3, r2
 800ae1e:	330c      	adds	r3, #12
 800ae20:	89fa      	ldrh	r2, [r7, #14]
 800ae22:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ae24:	89fb      	ldrh	r3, [r7, #14]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d105      	bne.n	800ae36 <dec_lock+0x5a>
 800ae2a:	4a09      	ldr	r2, [pc, #36]	; (800ae50 <dec_lock+0x74>)
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	011b      	lsls	r3, r3, #4
 800ae30:	4413      	add	r3, r2
 800ae32:	2200      	movs	r2, #0
 800ae34:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800ae36:	2300      	movs	r3, #0
 800ae38:	737b      	strb	r3, [r7, #13]
 800ae3a:	e001      	b.n	800ae40 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ae3c:	2302      	movs	r3, #2
 800ae3e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800ae40:	7b7b      	ldrb	r3, [r7, #13]
}
 800ae42:	4618      	mov	r0, r3
 800ae44:	3714      	adds	r7, #20
 800ae46:	46bd      	mov	sp, r7
 800ae48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4c:	4770      	bx	lr
 800ae4e:	bf00      	nop
 800ae50:	20000dcc 	.word	0x20000dcc

0800ae54 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ae54:	b480      	push	{r7}
 800ae56:	b085      	sub	sp, #20
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	60fb      	str	r3, [r7, #12]
 800ae60:	e010      	b.n	800ae84 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ae62:	4a0d      	ldr	r2, [pc, #52]	; (800ae98 <clear_lock+0x44>)
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	011b      	lsls	r3, r3, #4
 800ae68:	4413      	add	r3, r2
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	687a      	ldr	r2, [r7, #4]
 800ae6e:	429a      	cmp	r2, r3
 800ae70:	d105      	bne.n	800ae7e <clear_lock+0x2a>
 800ae72:	4a09      	ldr	r2, [pc, #36]	; (800ae98 <clear_lock+0x44>)
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	011b      	lsls	r3, r3, #4
 800ae78:	4413      	add	r3, r2
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	3301      	adds	r3, #1
 800ae82:	60fb      	str	r3, [r7, #12]
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	2b01      	cmp	r3, #1
 800ae88:	d9eb      	bls.n	800ae62 <clear_lock+0xe>
	}
}
 800ae8a:	bf00      	nop
 800ae8c:	bf00      	nop
 800ae8e:	3714      	adds	r7, #20
 800ae90:	46bd      	mov	sp, r7
 800ae92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae96:	4770      	bx	lr
 800ae98:	20000dcc 	.word	0x20000dcc

0800ae9c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b086      	sub	sp, #24
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800aea4:	2300      	movs	r3, #0
 800aea6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	78db      	ldrb	r3, [r3, #3]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d034      	beq.n	800af1a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aeb4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	7858      	ldrb	r0, [r3, #1]
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800aec0:	2301      	movs	r3, #1
 800aec2:	697a      	ldr	r2, [r7, #20]
 800aec4:	f7ff fd0e 	bl	800a8e4 <disk_write>
 800aec8:	4603      	mov	r3, r0
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d002      	beq.n	800aed4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800aece:	2301      	movs	r3, #1
 800aed0:	73fb      	strb	r3, [r7, #15]
 800aed2:	e022      	b.n	800af1a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2200      	movs	r2, #0
 800aed8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aede:	697a      	ldr	r2, [r7, #20]
 800aee0:	1ad2      	subs	r2, r2, r3
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	69db      	ldr	r3, [r3, #28]
 800aee6:	429a      	cmp	r2, r3
 800aee8:	d217      	bcs.n	800af1a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	789b      	ldrb	r3, [r3, #2]
 800aeee:	613b      	str	r3, [r7, #16]
 800aef0:	e010      	b.n	800af14 <sync_window+0x78>
					wsect += fs->fsize;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	69db      	ldr	r3, [r3, #28]
 800aef6:	697a      	ldr	r2, [r7, #20]
 800aef8:	4413      	add	r3, r2
 800aefa:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	7858      	ldrb	r0, [r3, #1]
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800af06:	2301      	movs	r3, #1
 800af08:	697a      	ldr	r2, [r7, #20]
 800af0a:	f7ff fceb 	bl	800a8e4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800af0e:	693b      	ldr	r3, [r7, #16]
 800af10:	3b01      	subs	r3, #1
 800af12:	613b      	str	r3, [r7, #16]
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	2b01      	cmp	r3, #1
 800af18:	d8eb      	bhi.n	800aef2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800af1a:	7bfb      	ldrb	r3, [r7, #15]
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3718      	adds	r7, #24
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}

0800af24 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b084      	sub	sp, #16
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
 800af2c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800af2e:	2300      	movs	r3, #0
 800af30:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af36:	683a      	ldr	r2, [r7, #0]
 800af38:	429a      	cmp	r2, r3
 800af3a:	d01b      	beq.n	800af74 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f7ff ffad 	bl	800ae9c <sync_window>
 800af42:	4603      	mov	r3, r0
 800af44:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800af46:	7bfb      	ldrb	r3, [r7, #15]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d113      	bne.n	800af74 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	7858      	ldrb	r0, [r3, #1]
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800af56:	2301      	movs	r3, #1
 800af58:	683a      	ldr	r2, [r7, #0]
 800af5a:	f7ff fca3 	bl	800a8a4 <disk_read>
 800af5e:	4603      	mov	r3, r0
 800af60:	2b00      	cmp	r3, #0
 800af62:	d004      	beq.n	800af6e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800af64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800af68:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800af6a:	2301      	movs	r3, #1
 800af6c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	683a      	ldr	r2, [r7, #0]
 800af72:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800af74:	7bfb      	ldrb	r3, [r7, #15]
}
 800af76:	4618      	mov	r0, r3
 800af78:	3710      	adds	r7, #16
 800af7a:	46bd      	mov	sp, r7
 800af7c:	bd80      	pop	{r7, pc}
	...

0800af80 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b084      	sub	sp, #16
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800af88:	6878      	ldr	r0, [r7, #4]
 800af8a:	f7ff ff87 	bl	800ae9c <sync_window>
 800af8e:	4603      	mov	r3, r0
 800af90:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800af92:	7bfb      	ldrb	r3, [r7, #15]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d158      	bne.n	800b04a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	781b      	ldrb	r3, [r3, #0]
 800af9c:	2b03      	cmp	r3, #3
 800af9e:	d148      	bne.n	800b032 <sync_fs+0xb2>
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	791b      	ldrb	r3, [r3, #4]
 800afa4:	2b01      	cmp	r3, #1
 800afa6:	d144      	bne.n	800b032 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	3334      	adds	r3, #52	; 0x34
 800afac:	f44f 7200 	mov.w	r2, #512	; 0x200
 800afb0:	2100      	movs	r1, #0
 800afb2:	4618      	mov	r0, r3
 800afb4:	f7ff fd77 	bl	800aaa6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	3334      	adds	r3, #52	; 0x34
 800afbc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800afc0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800afc4:	4618      	mov	r0, r3
 800afc6:	f7ff fd06 	bl	800a9d6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	3334      	adds	r3, #52	; 0x34
 800afce:	4921      	ldr	r1, [pc, #132]	; (800b054 <sync_fs+0xd4>)
 800afd0:	4618      	mov	r0, r3
 800afd2:	f7ff fd1b 	bl	800aa0c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	3334      	adds	r3, #52	; 0x34
 800afda:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800afde:	491e      	ldr	r1, [pc, #120]	; (800b058 <sync_fs+0xd8>)
 800afe0:	4618      	mov	r0, r3
 800afe2:	f7ff fd13 	bl	800aa0c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	3334      	adds	r3, #52	; 0x34
 800afea:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	695b      	ldr	r3, [r3, #20]
 800aff2:	4619      	mov	r1, r3
 800aff4:	4610      	mov	r0, r2
 800aff6:	f7ff fd09 	bl	800aa0c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	3334      	adds	r3, #52	; 0x34
 800affe:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	691b      	ldr	r3, [r3, #16]
 800b006:	4619      	mov	r1, r3
 800b008:	4610      	mov	r0, r2
 800b00a:	f7ff fcff 	bl	800aa0c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	6a1b      	ldr	r3, [r3, #32]
 800b012:	1c5a      	adds	r2, r3, #1
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	7858      	ldrb	r0, [r3, #1]
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b026:	2301      	movs	r3, #1
 800b028:	f7ff fc5c 	bl	800a8e4 <disk_write>
			fs->fsi_flag = 0;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2200      	movs	r2, #0
 800b030:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	785b      	ldrb	r3, [r3, #1]
 800b036:	2200      	movs	r2, #0
 800b038:	2100      	movs	r1, #0
 800b03a:	4618      	mov	r0, r3
 800b03c:	f7ff fc72 	bl	800a924 <disk_ioctl>
 800b040:	4603      	mov	r3, r0
 800b042:	2b00      	cmp	r3, #0
 800b044:	d001      	beq.n	800b04a <sync_fs+0xca>
 800b046:	2301      	movs	r3, #1
 800b048:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b04a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	3710      	adds	r7, #16
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}
 800b054:	41615252 	.word	0x41615252
 800b058:	61417272 	.word	0x61417272

0800b05c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b05c:	b480      	push	{r7}
 800b05e:	b083      	sub	sp, #12
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
 800b064:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	3b02      	subs	r3, #2
 800b06a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	699b      	ldr	r3, [r3, #24]
 800b070:	3b02      	subs	r3, #2
 800b072:	683a      	ldr	r2, [r7, #0]
 800b074:	429a      	cmp	r2, r3
 800b076:	d301      	bcc.n	800b07c <clust2sect+0x20>
 800b078:	2300      	movs	r3, #0
 800b07a:	e008      	b.n	800b08e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	895b      	ldrh	r3, [r3, #10]
 800b080:	461a      	mov	r2, r3
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	fb03 f202 	mul.w	r2, r3, r2
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b08c:	4413      	add	r3, r2
}
 800b08e:	4618      	mov	r0, r3
 800b090:	370c      	adds	r7, #12
 800b092:	46bd      	mov	sp, r7
 800b094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b098:	4770      	bx	lr

0800b09a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b09a:	b580      	push	{r7, lr}
 800b09c:	b086      	sub	sp, #24
 800b09e:	af00      	add	r7, sp, #0
 800b0a0:	6078      	str	r0, [r7, #4]
 800b0a2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	2b01      	cmp	r3, #1
 800b0ae:	d904      	bls.n	800b0ba <get_fat+0x20>
 800b0b0:	693b      	ldr	r3, [r7, #16]
 800b0b2:	699b      	ldr	r3, [r3, #24]
 800b0b4:	683a      	ldr	r2, [r7, #0]
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	d302      	bcc.n	800b0c0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	617b      	str	r3, [r7, #20]
 800b0be:	e08f      	b.n	800b1e0 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b0c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b0c4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b0c6:	693b      	ldr	r3, [r7, #16]
 800b0c8:	781b      	ldrb	r3, [r3, #0]
 800b0ca:	2b03      	cmp	r3, #3
 800b0cc:	d062      	beq.n	800b194 <get_fat+0xfa>
 800b0ce:	2b03      	cmp	r3, #3
 800b0d0:	dc7c      	bgt.n	800b1cc <get_fat+0x132>
 800b0d2:	2b01      	cmp	r3, #1
 800b0d4:	d002      	beq.n	800b0dc <get_fat+0x42>
 800b0d6:	2b02      	cmp	r3, #2
 800b0d8:	d042      	beq.n	800b160 <get_fat+0xc6>
 800b0da:	e077      	b.n	800b1cc <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	60fb      	str	r3, [r7, #12]
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	085b      	lsrs	r3, r3, #1
 800b0e4:	68fa      	ldr	r2, [r7, #12]
 800b0e6:	4413      	add	r3, r2
 800b0e8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b0ea:	693b      	ldr	r3, [r7, #16]
 800b0ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	0a5b      	lsrs	r3, r3, #9
 800b0f2:	4413      	add	r3, r2
 800b0f4:	4619      	mov	r1, r3
 800b0f6:	6938      	ldr	r0, [r7, #16]
 800b0f8:	f7ff ff14 	bl	800af24 <move_window>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d167      	bne.n	800b1d2 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	1c5a      	adds	r2, r3, #1
 800b106:	60fa      	str	r2, [r7, #12]
 800b108:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b10c:	693a      	ldr	r2, [r7, #16]
 800b10e:	4413      	add	r3, r2
 800b110:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b114:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b116:	693b      	ldr	r3, [r7, #16]
 800b118:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	0a5b      	lsrs	r3, r3, #9
 800b11e:	4413      	add	r3, r2
 800b120:	4619      	mov	r1, r3
 800b122:	6938      	ldr	r0, [r7, #16]
 800b124:	f7ff fefe 	bl	800af24 <move_window>
 800b128:	4603      	mov	r3, r0
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d153      	bne.n	800b1d6 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b134:	693a      	ldr	r2, [r7, #16]
 800b136:	4413      	add	r3, r2
 800b138:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b13c:	021b      	lsls	r3, r3, #8
 800b13e:	461a      	mov	r2, r3
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	4313      	orrs	r3, r2
 800b144:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	f003 0301 	and.w	r3, r3, #1
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d002      	beq.n	800b156 <get_fat+0xbc>
 800b150:	68bb      	ldr	r3, [r7, #8]
 800b152:	091b      	lsrs	r3, r3, #4
 800b154:	e002      	b.n	800b15c <get_fat+0xc2>
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b15c:	617b      	str	r3, [r7, #20]
			break;
 800b15e:	e03f      	b.n	800b1e0 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b160:	693b      	ldr	r3, [r7, #16]
 800b162:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	0a1b      	lsrs	r3, r3, #8
 800b168:	4413      	add	r3, r2
 800b16a:	4619      	mov	r1, r3
 800b16c:	6938      	ldr	r0, [r7, #16]
 800b16e:	f7ff fed9 	bl	800af24 <move_window>
 800b172:	4603      	mov	r3, r0
 800b174:	2b00      	cmp	r3, #0
 800b176:	d130      	bne.n	800b1da <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b178:	693b      	ldr	r3, [r7, #16]
 800b17a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	005b      	lsls	r3, r3, #1
 800b182:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800b186:	4413      	add	r3, r2
 800b188:	4618      	mov	r0, r3
 800b18a:	f7ff fbe9 	bl	800a960 <ld_word>
 800b18e:	4603      	mov	r3, r0
 800b190:	617b      	str	r3, [r7, #20]
			break;
 800b192:	e025      	b.n	800b1e0 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	09db      	lsrs	r3, r3, #7
 800b19c:	4413      	add	r3, r2
 800b19e:	4619      	mov	r1, r3
 800b1a0:	6938      	ldr	r0, [r7, #16]
 800b1a2:	f7ff febf 	bl	800af24 <move_window>
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d118      	bne.n	800b1de <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b1ac:	693b      	ldr	r3, [r7, #16]
 800b1ae:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	009b      	lsls	r3, r3, #2
 800b1b6:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800b1ba:	4413      	add	r3, r2
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f7ff fbe7 	bl	800a990 <ld_dword>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b1c8:	617b      	str	r3, [r7, #20]
			break;
 800b1ca:	e009      	b.n	800b1e0 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	617b      	str	r3, [r7, #20]
 800b1d0:	e006      	b.n	800b1e0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b1d2:	bf00      	nop
 800b1d4:	e004      	b.n	800b1e0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b1d6:	bf00      	nop
 800b1d8:	e002      	b.n	800b1e0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b1da:	bf00      	nop
 800b1dc:	e000      	b.n	800b1e0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b1de:	bf00      	nop
		}
	}

	return val;
 800b1e0:	697b      	ldr	r3, [r7, #20]
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3718      	adds	r7, #24
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd80      	pop	{r7, pc}

0800b1ea <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b1ea:	b590      	push	{r4, r7, lr}
 800b1ec:	b089      	sub	sp, #36	; 0x24
 800b1ee:	af00      	add	r7, sp, #0
 800b1f0:	60f8      	str	r0, [r7, #12]
 800b1f2:	60b9      	str	r1, [r7, #8]
 800b1f4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b1f6:	2302      	movs	r3, #2
 800b1f8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	2b01      	cmp	r3, #1
 800b1fe:	f240 80d2 	bls.w	800b3a6 <put_fat+0x1bc>
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	699b      	ldr	r3, [r3, #24]
 800b206:	68ba      	ldr	r2, [r7, #8]
 800b208:	429a      	cmp	r2, r3
 800b20a:	f080 80cc 	bcs.w	800b3a6 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	781b      	ldrb	r3, [r3, #0]
 800b212:	2b03      	cmp	r3, #3
 800b214:	f000 8096 	beq.w	800b344 <put_fat+0x15a>
 800b218:	2b03      	cmp	r3, #3
 800b21a:	f300 80cd 	bgt.w	800b3b8 <put_fat+0x1ce>
 800b21e:	2b01      	cmp	r3, #1
 800b220:	d002      	beq.n	800b228 <put_fat+0x3e>
 800b222:	2b02      	cmp	r3, #2
 800b224:	d06e      	beq.n	800b304 <put_fat+0x11a>
 800b226:	e0c7      	b.n	800b3b8 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b228:	68bb      	ldr	r3, [r7, #8]
 800b22a:	61bb      	str	r3, [r7, #24]
 800b22c:	69bb      	ldr	r3, [r7, #24]
 800b22e:	085b      	lsrs	r3, r3, #1
 800b230:	69ba      	ldr	r2, [r7, #24]
 800b232:	4413      	add	r3, r2
 800b234:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b23a:	69bb      	ldr	r3, [r7, #24]
 800b23c:	0a5b      	lsrs	r3, r3, #9
 800b23e:	4413      	add	r3, r2
 800b240:	4619      	mov	r1, r3
 800b242:	68f8      	ldr	r0, [r7, #12]
 800b244:	f7ff fe6e 	bl	800af24 <move_window>
 800b248:	4603      	mov	r3, r0
 800b24a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b24c:	7ffb      	ldrb	r3, [r7, #31]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	f040 80ab 	bne.w	800b3aa <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b25a:	69bb      	ldr	r3, [r7, #24]
 800b25c:	1c59      	adds	r1, r3, #1
 800b25e:	61b9      	str	r1, [r7, #24]
 800b260:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b264:	4413      	add	r3, r2
 800b266:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	f003 0301 	and.w	r3, r3, #1
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d00d      	beq.n	800b28e <put_fat+0xa4>
 800b272:	697b      	ldr	r3, [r7, #20]
 800b274:	781b      	ldrb	r3, [r3, #0]
 800b276:	b25b      	sxtb	r3, r3
 800b278:	f003 030f 	and.w	r3, r3, #15
 800b27c:	b25a      	sxtb	r2, r3
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	b2db      	uxtb	r3, r3
 800b282:	011b      	lsls	r3, r3, #4
 800b284:	b25b      	sxtb	r3, r3
 800b286:	4313      	orrs	r3, r2
 800b288:	b25b      	sxtb	r3, r3
 800b28a:	b2db      	uxtb	r3, r3
 800b28c:	e001      	b.n	800b292 <put_fat+0xa8>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	b2db      	uxtb	r3, r3
 800b292:	697a      	ldr	r2, [r7, #20]
 800b294:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	2201      	movs	r2, #1
 800b29a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b2a0:	69bb      	ldr	r3, [r7, #24]
 800b2a2:	0a5b      	lsrs	r3, r3, #9
 800b2a4:	4413      	add	r3, r2
 800b2a6:	4619      	mov	r1, r3
 800b2a8:	68f8      	ldr	r0, [r7, #12]
 800b2aa:	f7ff fe3b 	bl	800af24 <move_window>
 800b2ae:	4603      	mov	r3, r0
 800b2b0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b2b2:	7ffb      	ldrb	r3, [r7, #31]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d17a      	bne.n	800b3ae <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b2be:	69bb      	ldr	r3, [r7, #24]
 800b2c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2c4:	4413      	add	r3, r2
 800b2c6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b2c8:	68bb      	ldr	r3, [r7, #8]
 800b2ca:	f003 0301 	and.w	r3, r3, #1
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d003      	beq.n	800b2da <put_fat+0xf0>
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	091b      	lsrs	r3, r3, #4
 800b2d6:	b2db      	uxtb	r3, r3
 800b2d8:	e00e      	b.n	800b2f8 <put_fat+0x10e>
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	781b      	ldrb	r3, [r3, #0]
 800b2de:	b25b      	sxtb	r3, r3
 800b2e0:	f023 030f 	bic.w	r3, r3, #15
 800b2e4:	b25a      	sxtb	r2, r3
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	0a1b      	lsrs	r3, r3, #8
 800b2ea:	b25b      	sxtb	r3, r3
 800b2ec:	f003 030f 	and.w	r3, r3, #15
 800b2f0:	b25b      	sxtb	r3, r3
 800b2f2:	4313      	orrs	r3, r2
 800b2f4:	b25b      	sxtb	r3, r3
 800b2f6:	b2db      	uxtb	r3, r3
 800b2f8:	697a      	ldr	r2, [r7, #20]
 800b2fa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	2201      	movs	r2, #1
 800b300:	70da      	strb	r2, [r3, #3]
			break;
 800b302:	e059      	b.n	800b3b8 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	0a1b      	lsrs	r3, r3, #8
 800b30c:	4413      	add	r3, r2
 800b30e:	4619      	mov	r1, r3
 800b310:	68f8      	ldr	r0, [r7, #12]
 800b312:	f7ff fe07 	bl	800af24 <move_window>
 800b316:	4603      	mov	r3, r0
 800b318:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b31a:	7ffb      	ldrb	r3, [r7, #31]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d148      	bne.n	800b3b2 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	005b      	lsls	r3, r3, #1
 800b32a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800b32e:	4413      	add	r3, r2
 800b330:	687a      	ldr	r2, [r7, #4]
 800b332:	b292      	uxth	r2, r2
 800b334:	4611      	mov	r1, r2
 800b336:	4618      	mov	r0, r3
 800b338:	f7ff fb4d 	bl	800a9d6 <st_word>
			fs->wflag = 1;
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	2201      	movs	r2, #1
 800b340:	70da      	strb	r2, [r3, #3]
			break;
 800b342:	e039      	b.n	800b3b8 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	09db      	lsrs	r3, r3, #7
 800b34c:	4413      	add	r3, r2
 800b34e:	4619      	mov	r1, r3
 800b350:	68f8      	ldr	r0, [r7, #12]
 800b352:	f7ff fde7 	bl	800af24 <move_window>
 800b356:	4603      	mov	r3, r0
 800b358:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b35a:	7ffb      	ldrb	r3, [r7, #31]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d12a      	bne.n	800b3b6 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	009b      	lsls	r3, r3, #2
 800b370:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800b374:	4413      	add	r3, r2
 800b376:	4618      	mov	r0, r3
 800b378:	f7ff fb0a 	bl	800a990 <ld_dword>
 800b37c:	4603      	mov	r3, r0
 800b37e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b382:	4323      	orrs	r3, r4
 800b384:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	009b      	lsls	r3, r3, #2
 800b390:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800b394:	4413      	add	r3, r2
 800b396:	6879      	ldr	r1, [r7, #4]
 800b398:	4618      	mov	r0, r3
 800b39a:	f7ff fb37 	bl	800aa0c <st_dword>
			fs->wflag = 1;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	2201      	movs	r2, #1
 800b3a2:	70da      	strb	r2, [r3, #3]
			break;
 800b3a4:	e008      	b.n	800b3b8 <put_fat+0x1ce>
		}
	}
 800b3a6:	bf00      	nop
 800b3a8:	e006      	b.n	800b3b8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b3aa:	bf00      	nop
 800b3ac:	e004      	b.n	800b3b8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b3ae:	bf00      	nop
 800b3b0:	e002      	b.n	800b3b8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b3b2:	bf00      	nop
 800b3b4:	e000      	b.n	800b3b8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b3b6:	bf00      	nop
	return res;
 800b3b8:	7ffb      	ldrb	r3, [r7, #31]
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3724      	adds	r7, #36	; 0x24
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd90      	pop	{r4, r7, pc}

0800b3c2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b3c2:	b580      	push	{r7, lr}
 800b3c4:	b088      	sub	sp, #32
 800b3c6:	af00      	add	r7, sp, #0
 800b3c8:	60f8      	str	r0, [r7, #12]
 800b3ca:	60b9      	str	r1, [r7, #8]
 800b3cc:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b3d8:	68bb      	ldr	r3, [r7, #8]
 800b3da:	2b01      	cmp	r3, #1
 800b3dc:	d904      	bls.n	800b3e8 <remove_chain+0x26>
 800b3de:	69bb      	ldr	r3, [r7, #24]
 800b3e0:	699b      	ldr	r3, [r3, #24]
 800b3e2:	68ba      	ldr	r2, [r7, #8]
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	d301      	bcc.n	800b3ec <remove_chain+0x2a>
 800b3e8:	2302      	movs	r3, #2
 800b3ea:	e04b      	b.n	800b484 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d00c      	beq.n	800b40c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b3f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b3f6:	6879      	ldr	r1, [r7, #4]
 800b3f8:	69b8      	ldr	r0, [r7, #24]
 800b3fa:	f7ff fef6 	bl	800b1ea <put_fat>
 800b3fe:	4603      	mov	r3, r0
 800b400:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b402:	7ffb      	ldrb	r3, [r7, #31]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d001      	beq.n	800b40c <remove_chain+0x4a>
 800b408:	7ffb      	ldrb	r3, [r7, #31]
 800b40a:	e03b      	b.n	800b484 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b40c:	68b9      	ldr	r1, [r7, #8]
 800b40e:	68f8      	ldr	r0, [r7, #12]
 800b410:	f7ff fe43 	bl	800b09a <get_fat>
 800b414:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b416:	697b      	ldr	r3, [r7, #20]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d031      	beq.n	800b480 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b41c:	697b      	ldr	r3, [r7, #20]
 800b41e:	2b01      	cmp	r3, #1
 800b420:	d101      	bne.n	800b426 <remove_chain+0x64>
 800b422:	2302      	movs	r3, #2
 800b424:	e02e      	b.n	800b484 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b42c:	d101      	bne.n	800b432 <remove_chain+0x70>
 800b42e:	2301      	movs	r3, #1
 800b430:	e028      	b.n	800b484 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b432:	2200      	movs	r2, #0
 800b434:	68b9      	ldr	r1, [r7, #8]
 800b436:	69b8      	ldr	r0, [r7, #24]
 800b438:	f7ff fed7 	bl	800b1ea <put_fat>
 800b43c:	4603      	mov	r3, r0
 800b43e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b440:	7ffb      	ldrb	r3, [r7, #31]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d001      	beq.n	800b44a <remove_chain+0x88>
 800b446:	7ffb      	ldrb	r3, [r7, #31]
 800b448:	e01c      	b.n	800b484 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b44a:	69bb      	ldr	r3, [r7, #24]
 800b44c:	695a      	ldr	r2, [r3, #20]
 800b44e:	69bb      	ldr	r3, [r7, #24]
 800b450:	699b      	ldr	r3, [r3, #24]
 800b452:	3b02      	subs	r3, #2
 800b454:	429a      	cmp	r2, r3
 800b456:	d20b      	bcs.n	800b470 <remove_chain+0xae>
			fs->free_clst++;
 800b458:	69bb      	ldr	r3, [r7, #24]
 800b45a:	695b      	ldr	r3, [r3, #20]
 800b45c:	1c5a      	adds	r2, r3, #1
 800b45e:	69bb      	ldr	r3, [r7, #24]
 800b460:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800b462:	69bb      	ldr	r3, [r7, #24]
 800b464:	791b      	ldrb	r3, [r3, #4]
 800b466:	f043 0301 	orr.w	r3, r3, #1
 800b46a:	b2da      	uxtb	r2, r3
 800b46c:	69bb      	ldr	r3, [r7, #24]
 800b46e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b470:	697b      	ldr	r3, [r7, #20]
 800b472:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b474:	69bb      	ldr	r3, [r7, #24]
 800b476:	699b      	ldr	r3, [r3, #24]
 800b478:	68ba      	ldr	r2, [r7, #8]
 800b47a:	429a      	cmp	r2, r3
 800b47c:	d3c6      	bcc.n	800b40c <remove_chain+0x4a>
 800b47e:	e000      	b.n	800b482 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b480:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b482:	2300      	movs	r3, #0
}
 800b484:	4618      	mov	r0, r3
 800b486:	3720      	adds	r7, #32
 800b488:	46bd      	mov	sp, r7
 800b48a:	bd80      	pop	{r7, pc}

0800b48c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b088      	sub	sp, #32
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
 800b494:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d10d      	bne.n	800b4be <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b4a2:	693b      	ldr	r3, [r7, #16]
 800b4a4:	691b      	ldr	r3, [r3, #16]
 800b4a6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b4a8:	69bb      	ldr	r3, [r7, #24]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d004      	beq.n	800b4b8 <create_chain+0x2c>
 800b4ae:	693b      	ldr	r3, [r7, #16]
 800b4b0:	699b      	ldr	r3, [r3, #24]
 800b4b2:	69ba      	ldr	r2, [r7, #24]
 800b4b4:	429a      	cmp	r2, r3
 800b4b6:	d31b      	bcc.n	800b4f0 <create_chain+0x64>
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	61bb      	str	r3, [r7, #24]
 800b4bc:	e018      	b.n	800b4f0 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b4be:	6839      	ldr	r1, [r7, #0]
 800b4c0:	6878      	ldr	r0, [r7, #4]
 800b4c2:	f7ff fdea 	bl	800b09a <get_fat>
 800b4c6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	2b01      	cmp	r3, #1
 800b4cc:	d801      	bhi.n	800b4d2 <create_chain+0x46>
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	e070      	b.n	800b5b4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b4d8:	d101      	bne.n	800b4de <create_chain+0x52>
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	e06a      	b.n	800b5b4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b4de:	693b      	ldr	r3, [r7, #16]
 800b4e0:	699b      	ldr	r3, [r3, #24]
 800b4e2:	68fa      	ldr	r2, [r7, #12]
 800b4e4:	429a      	cmp	r2, r3
 800b4e6:	d201      	bcs.n	800b4ec <create_chain+0x60>
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	e063      	b.n	800b5b4 <create_chain+0x128>
		scl = clst;
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b4f0:	69bb      	ldr	r3, [r7, #24]
 800b4f2:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b4f4:	69fb      	ldr	r3, [r7, #28]
 800b4f6:	3301      	adds	r3, #1
 800b4f8:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	699b      	ldr	r3, [r3, #24]
 800b4fe:	69fa      	ldr	r2, [r7, #28]
 800b500:	429a      	cmp	r2, r3
 800b502:	d307      	bcc.n	800b514 <create_chain+0x88>
				ncl = 2;
 800b504:	2302      	movs	r3, #2
 800b506:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b508:	69fa      	ldr	r2, [r7, #28]
 800b50a:	69bb      	ldr	r3, [r7, #24]
 800b50c:	429a      	cmp	r2, r3
 800b50e:	d901      	bls.n	800b514 <create_chain+0x88>
 800b510:	2300      	movs	r3, #0
 800b512:	e04f      	b.n	800b5b4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b514:	69f9      	ldr	r1, [r7, #28]
 800b516:	6878      	ldr	r0, [r7, #4]
 800b518:	f7ff fdbf 	bl	800b09a <get_fat>
 800b51c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d00e      	beq.n	800b542 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	2b01      	cmp	r3, #1
 800b528:	d003      	beq.n	800b532 <create_chain+0xa6>
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b530:	d101      	bne.n	800b536 <create_chain+0xaa>
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	e03e      	b.n	800b5b4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b536:	69fa      	ldr	r2, [r7, #28]
 800b538:	69bb      	ldr	r3, [r7, #24]
 800b53a:	429a      	cmp	r2, r3
 800b53c:	d1da      	bne.n	800b4f4 <create_chain+0x68>
 800b53e:	2300      	movs	r3, #0
 800b540:	e038      	b.n	800b5b4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b542:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b544:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b548:	69f9      	ldr	r1, [r7, #28]
 800b54a:	6938      	ldr	r0, [r7, #16]
 800b54c:	f7ff fe4d 	bl	800b1ea <put_fat>
 800b550:	4603      	mov	r3, r0
 800b552:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b554:	7dfb      	ldrb	r3, [r7, #23]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d109      	bne.n	800b56e <create_chain+0xe2>
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d006      	beq.n	800b56e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b560:	69fa      	ldr	r2, [r7, #28]
 800b562:	6839      	ldr	r1, [r7, #0]
 800b564:	6938      	ldr	r0, [r7, #16]
 800b566:	f7ff fe40 	bl	800b1ea <put_fat>
 800b56a:	4603      	mov	r3, r0
 800b56c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b56e:	7dfb      	ldrb	r3, [r7, #23]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d116      	bne.n	800b5a2 <create_chain+0x116>
		fs->last_clst = ncl;
 800b574:	693b      	ldr	r3, [r7, #16]
 800b576:	69fa      	ldr	r2, [r7, #28]
 800b578:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b57a:	693b      	ldr	r3, [r7, #16]
 800b57c:	695a      	ldr	r2, [r3, #20]
 800b57e:	693b      	ldr	r3, [r7, #16]
 800b580:	699b      	ldr	r3, [r3, #24]
 800b582:	3b02      	subs	r3, #2
 800b584:	429a      	cmp	r2, r3
 800b586:	d804      	bhi.n	800b592 <create_chain+0x106>
 800b588:	693b      	ldr	r3, [r7, #16]
 800b58a:	695b      	ldr	r3, [r3, #20]
 800b58c:	1e5a      	subs	r2, r3, #1
 800b58e:	693b      	ldr	r3, [r7, #16]
 800b590:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800b592:	693b      	ldr	r3, [r7, #16]
 800b594:	791b      	ldrb	r3, [r3, #4]
 800b596:	f043 0301 	orr.w	r3, r3, #1
 800b59a:	b2da      	uxtb	r2, r3
 800b59c:	693b      	ldr	r3, [r7, #16]
 800b59e:	711a      	strb	r2, [r3, #4]
 800b5a0:	e007      	b.n	800b5b2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b5a2:	7dfb      	ldrb	r3, [r7, #23]
 800b5a4:	2b01      	cmp	r3, #1
 800b5a6:	d102      	bne.n	800b5ae <create_chain+0x122>
 800b5a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b5ac:	e000      	b.n	800b5b0 <create_chain+0x124>
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b5b2:	69fb      	ldr	r3, [r7, #28]
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3720      	adds	r7, #32
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}

0800b5bc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b087      	sub	sp, #28
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
 800b5c4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5d0:	3304      	adds	r3, #4
 800b5d2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	0a5b      	lsrs	r3, r3, #9
 800b5d8:	68fa      	ldr	r2, [r7, #12]
 800b5da:	8952      	ldrh	r2, [r2, #10]
 800b5dc:	fbb3 f3f2 	udiv	r3, r3, r2
 800b5e0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b5e2:	693b      	ldr	r3, [r7, #16]
 800b5e4:	1d1a      	adds	r2, r3, #4
 800b5e6:	613a      	str	r2, [r7, #16]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b5ec:	68bb      	ldr	r3, [r7, #8]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d101      	bne.n	800b5f6 <clmt_clust+0x3a>
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	e010      	b.n	800b618 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800b5f6:	697a      	ldr	r2, [r7, #20]
 800b5f8:	68bb      	ldr	r3, [r7, #8]
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	d307      	bcc.n	800b60e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800b5fe:	697a      	ldr	r2, [r7, #20]
 800b600:	68bb      	ldr	r3, [r7, #8]
 800b602:	1ad3      	subs	r3, r2, r3
 800b604:	617b      	str	r3, [r7, #20]
 800b606:	693b      	ldr	r3, [r7, #16]
 800b608:	3304      	adds	r3, #4
 800b60a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b60c:	e7e9      	b.n	800b5e2 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800b60e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b610:	693b      	ldr	r3, [r7, #16]
 800b612:	681a      	ldr	r2, [r3, #0]
 800b614:	697b      	ldr	r3, [r7, #20]
 800b616:	4413      	add	r3, r2
}
 800b618:	4618      	mov	r0, r3
 800b61a:	371c      	adds	r7, #28
 800b61c:	46bd      	mov	sp, r7
 800b61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b622:	4770      	bx	lr

0800b624 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b086      	sub	sp, #24
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
 800b62c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b63a:	d204      	bcs.n	800b646 <dir_sdi+0x22>
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	f003 031f 	and.w	r3, r3, #31
 800b642:	2b00      	cmp	r3, #0
 800b644:	d001      	beq.n	800b64a <dir_sdi+0x26>
		return FR_INT_ERR;
 800b646:	2302      	movs	r3, #2
 800b648:	e063      	b.n	800b712 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	683a      	ldr	r2, [r7, #0]
 800b64e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	689b      	ldr	r3, [r3, #8]
 800b654:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b656:	697b      	ldr	r3, [r7, #20]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d106      	bne.n	800b66a <dir_sdi+0x46>
 800b65c:	693b      	ldr	r3, [r7, #16]
 800b65e:	781b      	ldrb	r3, [r3, #0]
 800b660:	2b02      	cmp	r3, #2
 800b662:	d902      	bls.n	800b66a <dir_sdi+0x46>
		clst = fs->dirbase;
 800b664:	693b      	ldr	r3, [r7, #16]
 800b666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b668:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b66a:	697b      	ldr	r3, [r7, #20]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d10c      	bne.n	800b68a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	095b      	lsrs	r3, r3, #5
 800b674:	693a      	ldr	r2, [r7, #16]
 800b676:	8912      	ldrh	r2, [r2, #8]
 800b678:	4293      	cmp	r3, r2
 800b67a:	d301      	bcc.n	800b680 <dir_sdi+0x5c>
 800b67c:	2302      	movs	r3, #2
 800b67e:	e048      	b.n	800b712 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800b680:	693b      	ldr	r3, [r7, #16]
 800b682:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	61da      	str	r2, [r3, #28]
 800b688:	e029      	b.n	800b6de <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b68a:	693b      	ldr	r3, [r7, #16]
 800b68c:	895b      	ldrh	r3, [r3, #10]
 800b68e:	025b      	lsls	r3, r3, #9
 800b690:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b692:	e019      	b.n	800b6c8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	6979      	ldr	r1, [r7, #20]
 800b698:	4618      	mov	r0, r3
 800b69a:	f7ff fcfe 	bl	800b09a <get_fat>
 800b69e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b6a0:	697b      	ldr	r3, [r7, #20]
 800b6a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b6a6:	d101      	bne.n	800b6ac <dir_sdi+0x88>
 800b6a8:	2301      	movs	r3, #1
 800b6aa:	e032      	b.n	800b712 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b6ac:	697b      	ldr	r3, [r7, #20]
 800b6ae:	2b01      	cmp	r3, #1
 800b6b0:	d904      	bls.n	800b6bc <dir_sdi+0x98>
 800b6b2:	693b      	ldr	r3, [r7, #16]
 800b6b4:	699b      	ldr	r3, [r3, #24]
 800b6b6:	697a      	ldr	r2, [r7, #20]
 800b6b8:	429a      	cmp	r2, r3
 800b6ba:	d301      	bcc.n	800b6c0 <dir_sdi+0x9c>
 800b6bc:	2302      	movs	r3, #2
 800b6be:	e028      	b.n	800b712 <dir_sdi+0xee>
			ofs -= csz;
 800b6c0:	683a      	ldr	r2, [r7, #0]
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	1ad3      	subs	r3, r2, r3
 800b6c6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b6c8:	683a      	ldr	r2, [r7, #0]
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	429a      	cmp	r2, r3
 800b6ce:	d2e1      	bcs.n	800b694 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800b6d0:	6979      	ldr	r1, [r7, #20]
 800b6d2:	6938      	ldr	r0, [r7, #16]
 800b6d4:	f7ff fcc2 	bl	800b05c <clust2sect>
 800b6d8:	4602      	mov	r2, r0
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	697a      	ldr	r2, [r7, #20]
 800b6e2:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	69db      	ldr	r3, [r3, #28]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d101      	bne.n	800b6f0 <dir_sdi+0xcc>
 800b6ec:	2302      	movs	r3, #2
 800b6ee:	e010      	b.n	800b712 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	69da      	ldr	r2, [r3, #28]
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	0a5b      	lsrs	r3, r3, #9
 800b6f8:	441a      	add	r2, r3
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b6fe:	693b      	ldr	r3, [r7, #16]
 800b700:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b704:	683b      	ldr	r3, [r7, #0]
 800b706:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b70a:	441a      	add	r2, r3
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b710:	2300      	movs	r3, #0
}
 800b712:	4618      	mov	r0, r3
 800b714:	3718      	adds	r7, #24
 800b716:	46bd      	mov	sp, r7
 800b718:	bd80      	pop	{r7, pc}

0800b71a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b71a:	b580      	push	{r7, lr}
 800b71c:	b086      	sub	sp, #24
 800b71e:	af00      	add	r7, sp, #0
 800b720:	6078      	str	r0, [r7, #4]
 800b722:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	695b      	ldr	r3, [r3, #20]
 800b72e:	3320      	adds	r3, #32
 800b730:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	69db      	ldr	r3, [r3, #28]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d003      	beq.n	800b742 <dir_next+0x28>
 800b73a:	68bb      	ldr	r3, [r7, #8]
 800b73c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b740:	d301      	bcc.n	800b746 <dir_next+0x2c>
 800b742:	2304      	movs	r3, #4
 800b744:	e0aa      	b.n	800b89c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	f040 8098 	bne.w	800b882 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	69db      	ldr	r3, [r3, #28]
 800b756:	1c5a      	adds	r2, r3, #1
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	699b      	ldr	r3, [r3, #24]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d10b      	bne.n	800b77c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	095b      	lsrs	r3, r3, #5
 800b768:	68fa      	ldr	r2, [r7, #12]
 800b76a:	8912      	ldrh	r2, [r2, #8]
 800b76c:	4293      	cmp	r3, r2
 800b76e:	f0c0 8088 	bcc.w	800b882 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2200      	movs	r2, #0
 800b776:	61da      	str	r2, [r3, #28]
 800b778:	2304      	movs	r3, #4
 800b77a:	e08f      	b.n	800b89c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b77c:	68bb      	ldr	r3, [r7, #8]
 800b77e:	0a5b      	lsrs	r3, r3, #9
 800b780:	68fa      	ldr	r2, [r7, #12]
 800b782:	8952      	ldrh	r2, [r2, #10]
 800b784:	3a01      	subs	r2, #1
 800b786:	4013      	ands	r3, r2
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d17a      	bne.n	800b882 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b78c:	687a      	ldr	r2, [r7, #4]
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	699b      	ldr	r3, [r3, #24]
 800b792:	4619      	mov	r1, r3
 800b794:	4610      	mov	r0, r2
 800b796:	f7ff fc80 	bl	800b09a <get_fat>
 800b79a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b79c:	697b      	ldr	r3, [r7, #20]
 800b79e:	2b01      	cmp	r3, #1
 800b7a0:	d801      	bhi.n	800b7a6 <dir_next+0x8c>
 800b7a2:	2302      	movs	r3, #2
 800b7a4:	e07a      	b.n	800b89c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b7ac:	d101      	bne.n	800b7b2 <dir_next+0x98>
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	e074      	b.n	800b89c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	699b      	ldr	r3, [r3, #24]
 800b7b6:	697a      	ldr	r2, [r7, #20]
 800b7b8:	429a      	cmp	r2, r3
 800b7ba:	d358      	bcc.n	800b86e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d104      	bne.n	800b7cc <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	61da      	str	r2, [r3, #28]
 800b7c8:	2304      	movs	r3, #4
 800b7ca:	e067      	b.n	800b89c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b7cc:	687a      	ldr	r2, [r7, #4]
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	699b      	ldr	r3, [r3, #24]
 800b7d2:	4619      	mov	r1, r3
 800b7d4:	4610      	mov	r0, r2
 800b7d6:	f7ff fe59 	bl	800b48c <create_chain>
 800b7da:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b7dc:	697b      	ldr	r3, [r7, #20]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d101      	bne.n	800b7e6 <dir_next+0xcc>
 800b7e2:	2307      	movs	r3, #7
 800b7e4:	e05a      	b.n	800b89c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b7e6:	697b      	ldr	r3, [r7, #20]
 800b7e8:	2b01      	cmp	r3, #1
 800b7ea:	d101      	bne.n	800b7f0 <dir_next+0xd6>
 800b7ec:	2302      	movs	r3, #2
 800b7ee:	e055      	b.n	800b89c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b7f0:	697b      	ldr	r3, [r7, #20]
 800b7f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b7f6:	d101      	bne.n	800b7fc <dir_next+0xe2>
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	e04f      	b.n	800b89c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b7fc:	68f8      	ldr	r0, [r7, #12]
 800b7fe:	f7ff fb4d 	bl	800ae9c <sync_window>
 800b802:	4603      	mov	r3, r0
 800b804:	2b00      	cmp	r3, #0
 800b806:	d001      	beq.n	800b80c <dir_next+0xf2>
 800b808:	2301      	movs	r3, #1
 800b80a:	e047      	b.n	800b89c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	3334      	adds	r3, #52	; 0x34
 800b810:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b814:	2100      	movs	r1, #0
 800b816:	4618      	mov	r0, r3
 800b818:	f7ff f945 	bl	800aaa6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b81c:	2300      	movs	r3, #0
 800b81e:	613b      	str	r3, [r7, #16]
 800b820:	6979      	ldr	r1, [r7, #20]
 800b822:	68f8      	ldr	r0, [r7, #12]
 800b824:	f7ff fc1a 	bl	800b05c <clust2sect>
 800b828:	4602      	mov	r2, r0
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	631a      	str	r2, [r3, #48]	; 0x30
 800b82e:	e012      	b.n	800b856 <dir_next+0x13c>
						fs->wflag = 1;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	2201      	movs	r2, #1
 800b834:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b836:	68f8      	ldr	r0, [r7, #12]
 800b838:	f7ff fb30 	bl	800ae9c <sync_window>
 800b83c:	4603      	mov	r3, r0
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d001      	beq.n	800b846 <dir_next+0x12c>
 800b842:	2301      	movs	r3, #1
 800b844:	e02a      	b.n	800b89c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	3301      	adds	r3, #1
 800b84a:	613b      	str	r3, [r7, #16]
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b850:	1c5a      	adds	r2, r3, #1
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	631a      	str	r2, [r3, #48]	; 0x30
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	895b      	ldrh	r3, [r3, #10]
 800b85a:	461a      	mov	r2, r3
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	4293      	cmp	r3, r2
 800b860:	d3e6      	bcc.n	800b830 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	1ad2      	subs	r2, r2, r3
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	697a      	ldr	r2, [r7, #20]
 800b872:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800b874:	6979      	ldr	r1, [r7, #20]
 800b876:	68f8      	ldr	r0, [r7, #12]
 800b878:	f7ff fbf0 	bl	800b05c <clust2sect>
 800b87c:	4602      	mov	r2, r0
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	68ba      	ldr	r2, [r7, #8]
 800b886:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b88e:	68bb      	ldr	r3, [r7, #8]
 800b890:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b894:	441a      	add	r2, r3
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b89a:	2300      	movs	r3, #0
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3718      	adds	r7, #24
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}

0800b8a4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b086      	sub	sp, #24
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
 800b8ac:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b8b4:	2100      	movs	r1, #0
 800b8b6:	6878      	ldr	r0, [r7, #4]
 800b8b8:	f7ff feb4 	bl	800b624 <dir_sdi>
 800b8bc:	4603      	mov	r3, r0
 800b8be:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b8c0:	7dfb      	ldrb	r3, [r7, #23]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d12b      	bne.n	800b91e <dir_alloc+0x7a>
		n = 0;
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	69db      	ldr	r3, [r3, #28]
 800b8ce:	4619      	mov	r1, r3
 800b8d0:	68f8      	ldr	r0, [r7, #12]
 800b8d2:	f7ff fb27 	bl	800af24 <move_window>
 800b8d6:	4603      	mov	r3, r0
 800b8d8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b8da:	7dfb      	ldrb	r3, [r7, #23]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d11d      	bne.n	800b91c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	6a1b      	ldr	r3, [r3, #32]
 800b8e4:	781b      	ldrb	r3, [r3, #0]
 800b8e6:	2be5      	cmp	r3, #229	; 0xe5
 800b8e8:	d004      	beq.n	800b8f4 <dir_alloc+0x50>
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	6a1b      	ldr	r3, [r3, #32]
 800b8ee:	781b      	ldrb	r3, [r3, #0]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d107      	bne.n	800b904 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b8f4:	693b      	ldr	r3, [r7, #16]
 800b8f6:	3301      	adds	r3, #1
 800b8f8:	613b      	str	r3, [r7, #16]
 800b8fa:	693a      	ldr	r2, [r7, #16]
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	429a      	cmp	r2, r3
 800b900:	d102      	bne.n	800b908 <dir_alloc+0x64>
 800b902:	e00c      	b.n	800b91e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b904:	2300      	movs	r3, #0
 800b906:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b908:	2101      	movs	r1, #1
 800b90a:	6878      	ldr	r0, [r7, #4]
 800b90c:	f7ff ff05 	bl	800b71a <dir_next>
 800b910:	4603      	mov	r3, r0
 800b912:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b914:	7dfb      	ldrb	r3, [r7, #23]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d0d7      	beq.n	800b8ca <dir_alloc+0x26>
 800b91a:	e000      	b.n	800b91e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800b91c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b91e:	7dfb      	ldrb	r3, [r7, #23]
 800b920:	2b04      	cmp	r3, #4
 800b922:	d101      	bne.n	800b928 <dir_alloc+0x84>
 800b924:	2307      	movs	r3, #7
 800b926:	75fb      	strb	r3, [r7, #23]
	return res;
 800b928:	7dfb      	ldrb	r3, [r7, #23]
}
 800b92a:	4618      	mov	r0, r3
 800b92c:	3718      	adds	r7, #24
 800b92e:	46bd      	mov	sp, r7
 800b930:	bd80      	pop	{r7, pc}

0800b932 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b932:	b580      	push	{r7, lr}
 800b934:	b084      	sub	sp, #16
 800b936:	af00      	add	r7, sp, #0
 800b938:	6078      	str	r0, [r7, #4]
 800b93a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	331a      	adds	r3, #26
 800b940:	4618      	mov	r0, r3
 800b942:	f7ff f80d 	bl	800a960 <ld_word>
 800b946:	4603      	mov	r3, r0
 800b948:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	781b      	ldrb	r3, [r3, #0]
 800b94e:	2b03      	cmp	r3, #3
 800b950:	d109      	bne.n	800b966 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	3314      	adds	r3, #20
 800b956:	4618      	mov	r0, r3
 800b958:	f7ff f802 	bl	800a960 <ld_word>
 800b95c:	4603      	mov	r3, r0
 800b95e:	041b      	lsls	r3, r3, #16
 800b960:	68fa      	ldr	r2, [r7, #12]
 800b962:	4313      	orrs	r3, r2
 800b964:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b966:	68fb      	ldr	r3, [r7, #12]
}
 800b968:	4618      	mov	r0, r3
 800b96a:	3710      	adds	r7, #16
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}

0800b970 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b084      	sub	sp, #16
 800b974:	af00      	add	r7, sp, #0
 800b976:	60f8      	str	r0, [r7, #12]
 800b978:	60b9      	str	r1, [r7, #8]
 800b97a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b97c:	68bb      	ldr	r3, [r7, #8]
 800b97e:	331a      	adds	r3, #26
 800b980:	687a      	ldr	r2, [r7, #4]
 800b982:	b292      	uxth	r2, r2
 800b984:	4611      	mov	r1, r2
 800b986:	4618      	mov	r0, r3
 800b988:	f7ff f825 	bl	800a9d6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	781b      	ldrb	r3, [r3, #0]
 800b990:	2b03      	cmp	r3, #3
 800b992:	d109      	bne.n	800b9a8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b994:	68bb      	ldr	r3, [r7, #8]
 800b996:	f103 0214 	add.w	r2, r3, #20
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	0c1b      	lsrs	r3, r3, #16
 800b99e:	b29b      	uxth	r3, r3
 800b9a0:	4619      	mov	r1, r3
 800b9a2:	4610      	mov	r0, r2
 800b9a4:	f7ff f817 	bl	800a9d6 <st_word>
	}
}
 800b9a8:	bf00      	nop
 800b9aa:	3710      	adds	r7, #16
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	bd80      	pop	{r7, pc}

0800b9b0 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b086      	sub	sp, #24
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800b9be:	2100      	movs	r1, #0
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f7ff fe2f 	bl	800b624 <dir_sdi>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800b9ca:	7dfb      	ldrb	r3, [r7, #23]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d001      	beq.n	800b9d4 <dir_find+0x24>
 800b9d0:	7dfb      	ldrb	r3, [r7, #23]
 800b9d2:	e03e      	b.n	800ba52 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	69db      	ldr	r3, [r3, #28]
 800b9d8:	4619      	mov	r1, r3
 800b9da:	6938      	ldr	r0, [r7, #16]
 800b9dc:	f7ff faa2 	bl	800af24 <move_window>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b9e4:	7dfb      	ldrb	r3, [r7, #23]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d12f      	bne.n	800ba4a <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6a1b      	ldr	r3, [r3, #32]
 800b9ee:	781b      	ldrb	r3, [r3, #0]
 800b9f0:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800b9f2:	7bfb      	ldrb	r3, [r7, #15]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d102      	bne.n	800b9fe <dir_find+0x4e>
 800b9f8:	2304      	movs	r3, #4
 800b9fa:	75fb      	strb	r3, [r7, #23]
 800b9fc:	e028      	b.n	800ba50 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	6a1b      	ldr	r3, [r3, #32]
 800ba02:	330b      	adds	r3, #11
 800ba04:	781b      	ldrb	r3, [r3, #0]
 800ba06:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ba0a:	b2da      	uxtb	r2, r3
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	6a1b      	ldr	r3, [r3, #32]
 800ba14:	330b      	adds	r3, #11
 800ba16:	781b      	ldrb	r3, [r3, #0]
 800ba18:	f003 0308 	and.w	r3, r3, #8
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d10a      	bne.n	800ba36 <dir_find+0x86>
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	6a18      	ldr	r0, [r3, #32]
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	3324      	adds	r3, #36	; 0x24
 800ba28:	220b      	movs	r2, #11
 800ba2a:	4619      	mov	r1, r3
 800ba2c:	f7ff f856 	bl	800aadc <mem_cmp>
 800ba30:	4603      	mov	r3, r0
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d00b      	beq.n	800ba4e <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ba36:	2100      	movs	r1, #0
 800ba38:	6878      	ldr	r0, [r7, #4]
 800ba3a:	f7ff fe6e 	bl	800b71a <dir_next>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ba42:	7dfb      	ldrb	r3, [r7, #23]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d0c5      	beq.n	800b9d4 <dir_find+0x24>
 800ba48:	e002      	b.n	800ba50 <dir_find+0xa0>
		if (res != FR_OK) break;
 800ba4a:	bf00      	nop
 800ba4c:	e000      	b.n	800ba50 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ba4e:	bf00      	nop

	return res;
 800ba50:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba52:	4618      	mov	r0, r3
 800ba54:	3718      	adds	r7, #24
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}

0800ba5a <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ba5a:	b580      	push	{r7, lr}
 800ba5c:	b084      	sub	sp, #16
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800ba68:	2101      	movs	r1, #1
 800ba6a:	6878      	ldr	r0, [r7, #4]
 800ba6c:	f7ff ff1a 	bl	800b8a4 <dir_alloc>
 800ba70:	4603      	mov	r3, r0
 800ba72:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800ba74:	7bfb      	ldrb	r3, [r7, #15]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d11c      	bne.n	800bab4 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	69db      	ldr	r3, [r3, #28]
 800ba7e:	4619      	mov	r1, r3
 800ba80:	68b8      	ldr	r0, [r7, #8]
 800ba82:	f7ff fa4f 	bl	800af24 <move_window>
 800ba86:	4603      	mov	r3, r0
 800ba88:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ba8a:	7bfb      	ldrb	r3, [r7, #15]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d111      	bne.n	800bab4 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	6a1b      	ldr	r3, [r3, #32]
 800ba94:	2220      	movs	r2, #32
 800ba96:	2100      	movs	r1, #0
 800ba98:	4618      	mov	r0, r3
 800ba9a:	f7ff f804 	bl	800aaa6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	6a18      	ldr	r0, [r3, #32]
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	3324      	adds	r3, #36	; 0x24
 800baa6:	220b      	movs	r2, #11
 800baa8:	4619      	mov	r1, r3
 800baaa:	f7fe ffdb 	bl	800aa64 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	2201      	movs	r2, #1
 800bab2:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800bab4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bab6:	4618      	mov	r0, r3
 800bab8:	3710      	adds	r7, #16
 800baba:	46bd      	mov	sp, r7
 800babc:	bd80      	pop	{r7, pc}
	...

0800bac0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b088      	sub	sp, #32
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	6078      	str	r0, [r7, #4]
 800bac8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	60fb      	str	r3, [r7, #12]
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	3324      	adds	r3, #36	; 0x24
 800bad4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800bad6:	220b      	movs	r2, #11
 800bad8:	2120      	movs	r1, #32
 800bada:	68b8      	ldr	r0, [r7, #8]
 800badc:	f7fe ffe3 	bl	800aaa6 <mem_set>
	si = i = 0; ni = 8;
 800bae0:	2300      	movs	r3, #0
 800bae2:	613b      	str	r3, [r7, #16]
 800bae4:	693b      	ldr	r3, [r7, #16]
 800bae6:	61fb      	str	r3, [r7, #28]
 800bae8:	2308      	movs	r3, #8
 800baea:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800baec:	69fb      	ldr	r3, [r7, #28]
 800baee:	1c5a      	adds	r2, r3, #1
 800baf0:	61fa      	str	r2, [r7, #28]
 800baf2:	68fa      	ldr	r2, [r7, #12]
 800baf4:	4413      	add	r3, r2
 800baf6:	781b      	ldrb	r3, [r3, #0]
 800baf8:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800bafa:	7efb      	ldrb	r3, [r7, #27]
 800bafc:	2b20      	cmp	r3, #32
 800bafe:	d94e      	bls.n	800bb9e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800bb00:	7efb      	ldrb	r3, [r7, #27]
 800bb02:	2b2f      	cmp	r3, #47	; 0x2f
 800bb04:	d006      	beq.n	800bb14 <create_name+0x54>
 800bb06:	7efb      	ldrb	r3, [r7, #27]
 800bb08:	2b5c      	cmp	r3, #92	; 0x5c
 800bb0a:	d110      	bne.n	800bb2e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800bb0c:	e002      	b.n	800bb14 <create_name+0x54>
 800bb0e:	69fb      	ldr	r3, [r7, #28]
 800bb10:	3301      	adds	r3, #1
 800bb12:	61fb      	str	r3, [r7, #28]
 800bb14:	68fa      	ldr	r2, [r7, #12]
 800bb16:	69fb      	ldr	r3, [r7, #28]
 800bb18:	4413      	add	r3, r2
 800bb1a:	781b      	ldrb	r3, [r3, #0]
 800bb1c:	2b2f      	cmp	r3, #47	; 0x2f
 800bb1e:	d0f6      	beq.n	800bb0e <create_name+0x4e>
 800bb20:	68fa      	ldr	r2, [r7, #12]
 800bb22:	69fb      	ldr	r3, [r7, #28]
 800bb24:	4413      	add	r3, r2
 800bb26:	781b      	ldrb	r3, [r3, #0]
 800bb28:	2b5c      	cmp	r3, #92	; 0x5c
 800bb2a:	d0f0      	beq.n	800bb0e <create_name+0x4e>
			break;
 800bb2c:	e038      	b.n	800bba0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800bb2e:	7efb      	ldrb	r3, [r7, #27]
 800bb30:	2b2e      	cmp	r3, #46	; 0x2e
 800bb32:	d003      	beq.n	800bb3c <create_name+0x7c>
 800bb34:	693a      	ldr	r2, [r7, #16]
 800bb36:	697b      	ldr	r3, [r7, #20]
 800bb38:	429a      	cmp	r2, r3
 800bb3a:	d30c      	bcc.n	800bb56 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800bb3c:	697b      	ldr	r3, [r7, #20]
 800bb3e:	2b0b      	cmp	r3, #11
 800bb40:	d002      	beq.n	800bb48 <create_name+0x88>
 800bb42:	7efb      	ldrb	r3, [r7, #27]
 800bb44:	2b2e      	cmp	r3, #46	; 0x2e
 800bb46:	d001      	beq.n	800bb4c <create_name+0x8c>
 800bb48:	2306      	movs	r3, #6
 800bb4a:	e044      	b.n	800bbd6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800bb4c:	2308      	movs	r3, #8
 800bb4e:	613b      	str	r3, [r7, #16]
 800bb50:	230b      	movs	r3, #11
 800bb52:	617b      	str	r3, [r7, #20]
			continue;
 800bb54:	e022      	b.n	800bb9c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800bb56:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	da04      	bge.n	800bb68 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800bb5e:	7efb      	ldrb	r3, [r7, #27]
 800bb60:	3b80      	subs	r3, #128	; 0x80
 800bb62:	4a1f      	ldr	r2, [pc, #124]	; (800bbe0 <create_name+0x120>)
 800bb64:	5cd3      	ldrb	r3, [r2, r3]
 800bb66:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800bb68:	7efb      	ldrb	r3, [r7, #27]
 800bb6a:	4619      	mov	r1, r3
 800bb6c:	481d      	ldr	r0, [pc, #116]	; (800bbe4 <create_name+0x124>)
 800bb6e:	f7fe ffdc 	bl	800ab2a <chk_chr>
 800bb72:	4603      	mov	r3, r0
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d001      	beq.n	800bb7c <create_name+0xbc>
 800bb78:	2306      	movs	r3, #6
 800bb7a:	e02c      	b.n	800bbd6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800bb7c:	7efb      	ldrb	r3, [r7, #27]
 800bb7e:	2b60      	cmp	r3, #96	; 0x60
 800bb80:	d905      	bls.n	800bb8e <create_name+0xce>
 800bb82:	7efb      	ldrb	r3, [r7, #27]
 800bb84:	2b7a      	cmp	r3, #122	; 0x7a
 800bb86:	d802      	bhi.n	800bb8e <create_name+0xce>
 800bb88:	7efb      	ldrb	r3, [r7, #27]
 800bb8a:	3b20      	subs	r3, #32
 800bb8c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800bb8e:	693b      	ldr	r3, [r7, #16]
 800bb90:	1c5a      	adds	r2, r3, #1
 800bb92:	613a      	str	r2, [r7, #16]
 800bb94:	68ba      	ldr	r2, [r7, #8]
 800bb96:	4413      	add	r3, r2
 800bb98:	7efa      	ldrb	r2, [r7, #27]
 800bb9a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800bb9c:	e7a6      	b.n	800baec <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800bb9e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800bba0:	68fa      	ldr	r2, [r7, #12]
 800bba2:	69fb      	ldr	r3, [r7, #28]
 800bba4:	441a      	add	r2, r3
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800bbaa:	693b      	ldr	r3, [r7, #16]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d101      	bne.n	800bbb4 <create_name+0xf4>
 800bbb0:	2306      	movs	r3, #6
 800bbb2:	e010      	b.n	800bbd6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	781b      	ldrb	r3, [r3, #0]
 800bbb8:	2be5      	cmp	r3, #229	; 0xe5
 800bbba:	d102      	bne.n	800bbc2 <create_name+0x102>
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	2205      	movs	r2, #5
 800bbc0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800bbc2:	7efb      	ldrb	r3, [r7, #27]
 800bbc4:	2b20      	cmp	r3, #32
 800bbc6:	d801      	bhi.n	800bbcc <create_name+0x10c>
 800bbc8:	2204      	movs	r2, #4
 800bbca:	e000      	b.n	800bbce <create_name+0x10e>
 800bbcc:	2200      	movs	r2, #0
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	330b      	adds	r3, #11
 800bbd2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800bbd4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	3720      	adds	r7, #32
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd80      	pop	{r7, pc}
 800bbde:	bf00      	nop
 800bbe0:	08015f84 	.word	0x08015f84
 800bbe4:	08015e68 	.word	0x08015e68

0800bbe8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b086      	sub	sp, #24
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	6078      	str	r0, [r7, #4]
 800bbf0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800bbf6:	693b      	ldr	r3, [r7, #16]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800bbfc:	e002      	b.n	800bc04 <follow_path+0x1c>
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	3301      	adds	r3, #1
 800bc02:	603b      	str	r3, [r7, #0]
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	781b      	ldrb	r3, [r3, #0]
 800bc08:	2b2f      	cmp	r3, #47	; 0x2f
 800bc0a:	d0f8      	beq.n	800bbfe <follow_path+0x16>
 800bc0c:	683b      	ldr	r3, [r7, #0]
 800bc0e:	781b      	ldrb	r3, [r3, #0]
 800bc10:	2b5c      	cmp	r3, #92	; 0x5c
 800bc12:	d0f4      	beq.n	800bbfe <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800bc14:	693b      	ldr	r3, [r7, #16]
 800bc16:	2200      	movs	r2, #0
 800bc18:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	781b      	ldrb	r3, [r3, #0]
 800bc1e:	2b1f      	cmp	r3, #31
 800bc20:	d80a      	bhi.n	800bc38 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2280      	movs	r2, #128	; 0x80
 800bc26:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800bc2a:	2100      	movs	r1, #0
 800bc2c:	6878      	ldr	r0, [r7, #4]
 800bc2e:	f7ff fcf9 	bl	800b624 <dir_sdi>
 800bc32:	4603      	mov	r3, r0
 800bc34:	75fb      	strb	r3, [r7, #23]
 800bc36:	e043      	b.n	800bcc0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800bc38:	463b      	mov	r3, r7
 800bc3a:	4619      	mov	r1, r3
 800bc3c:	6878      	ldr	r0, [r7, #4]
 800bc3e:	f7ff ff3f 	bl	800bac0 <create_name>
 800bc42:	4603      	mov	r3, r0
 800bc44:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800bc46:	7dfb      	ldrb	r3, [r7, #23]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d134      	bne.n	800bcb6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800bc4c:	6878      	ldr	r0, [r7, #4]
 800bc4e:	f7ff feaf 	bl	800b9b0 <dir_find>
 800bc52:	4603      	mov	r3, r0
 800bc54:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800bc5c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800bc5e:	7dfb      	ldrb	r3, [r7, #23]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d00a      	beq.n	800bc7a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800bc64:	7dfb      	ldrb	r3, [r7, #23]
 800bc66:	2b04      	cmp	r3, #4
 800bc68:	d127      	bne.n	800bcba <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800bc6a:	7afb      	ldrb	r3, [r7, #11]
 800bc6c:	f003 0304 	and.w	r3, r3, #4
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d122      	bne.n	800bcba <follow_path+0xd2>
 800bc74:	2305      	movs	r3, #5
 800bc76:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800bc78:	e01f      	b.n	800bcba <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800bc7a:	7afb      	ldrb	r3, [r7, #11]
 800bc7c:	f003 0304 	and.w	r3, r3, #4
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d11c      	bne.n	800bcbe <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800bc84:	693b      	ldr	r3, [r7, #16]
 800bc86:	799b      	ldrb	r3, [r3, #6]
 800bc88:	f003 0310 	and.w	r3, r3, #16
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d102      	bne.n	800bc96 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800bc90:	2305      	movs	r3, #5
 800bc92:	75fb      	strb	r3, [r7, #23]
 800bc94:	e014      	b.n	800bcc0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	695b      	ldr	r3, [r3, #20]
 800bca0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bca4:	4413      	add	r3, r2
 800bca6:	4619      	mov	r1, r3
 800bca8:	68f8      	ldr	r0, [r7, #12]
 800bcaa:	f7ff fe42 	bl	800b932 <ld_clust>
 800bcae:	4602      	mov	r2, r0
 800bcb0:	693b      	ldr	r3, [r7, #16]
 800bcb2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800bcb4:	e7c0      	b.n	800bc38 <follow_path+0x50>
			if (res != FR_OK) break;
 800bcb6:	bf00      	nop
 800bcb8:	e002      	b.n	800bcc0 <follow_path+0xd8>
				break;
 800bcba:	bf00      	nop
 800bcbc:	e000      	b.n	800bcc0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800bcbe:	bf00      	nop
			}
		}
	}

	return res;
 800bcc0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	3718      	adds	r7, #24
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	bd80      	pop	{r7, pc}

0800bcca <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800bcca:	b480      	push	{r7}
 800bccc:	b087      	sub	sp, #28
 800bcce:	af00      	add	r7, sp, #0
 800bcd0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800bcd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bcd6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d031      	beq.n	800bd44 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	617b      	str	r3, [r7, #20]
 800bce6:	e002      	b.n	800bcee <get_ldnumber+0x24>
 800bce8:	697b      	ldr	r3, [r7, #20]
 800bcea:	3301      	adds	r3, #1
 800bcec:	617b      	str	r3, [r7, #20]
 800bcee:	697b      	ldr	r3, [r7, #20]
 800bcf0:	781b      	ldrb	r3, [r3, #0]
 800bcf2:	2b20      	cmp	r3, #32
 800bcf4:	d903      	bls.n	800bcfe <get_ldnumber+0x34>
 800bcf6:	697b      	ldr	r3, [r7, #20]
 800bcf8:	781b      	ldrb	r3, [r3, #0]
 800bcfa:	2b3a      	cmp	r3, #58	; 0x3a
 800bcfc:	d1f4      	bne.n	800bce8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800bcfe:	697b      	ldr	r3, [r7, #20]
 800bd00:	781b      	ldrb	r3, [r3, #0]
 800bd02:	2b3a      	cmp	r3, #58	; 0x3a
 800bd04:	d11c      	bne.n	800bd40 <get_ldnumber+0x76>
			tp = *path;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	1c5a      	adds	r2, r3, #1
 800bd10:	60fa      	str	r2, [r7, #12]
 800bd12:	781b      	ldrb	r3, [r3, #0]
 800bd14:	3b30      	subs	r3, #48	; 0x30
 800bd16:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	2b09      	cmp	r3, #9
 800bd1c:	d80e      	bhi.n	800bd3c <get_ldnumber+0x72>
 800bd1e:	68fa      	ldr	r2, [r7, #12]
 800bd20:	697b      	ldr	r3, [r7, #20]
 800bd22:	429a      	cmp	r2, r3
 800bd24:	d10a      	bne.n	800bd3c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800bd26:	68bb      	ldr	r3, [r7, #8]
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d107      	bne.n	800bd3c <get_ldnumber+0x72>
					vol = (int)i;
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800bd30:	697b      	ldr	r3, [r7, #20]
 800bd32:	3301      	adds	r3, #1
 800bd34:	617b      	str	r3, [r7, #20]
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	697a      	ldr	r2, [r7, #20]
 800bd3a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800bd3c:	693b      	ldr	r3, [r7, #16]
 800bd3e:	e002      	b.n	800bd46 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800bd40:	2300      	movs	r3, #0
 800bd42:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800bd44:	693b      	ldr	r3, [r7, #16]
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	371c      	adds	r7, #28
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd50:	4770      	bx	lr
	...

0800bd54 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b082      	sub	sp, #8
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
 800bd5c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	2200      	movs	r2, #0
 800bd62:	70da      	strb	r2, [r3, #3]
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bd6a:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800bd6c:	6839      	ldr	r1, [r7, #0]
 800bd6e:	6878      	ldr	r0, [r7, #4]
 800bd70:	f7ff f8d8 	bl	800af24 <move_window>
 800bd74:	4603      	mov	r3, r0
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d001      	beq.n	800bd7e <check_fs+0x2a>
 800bd7a:	2304      	movs	r3, #4
 800bd7c:	e038      	b.n	800bdf0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	3334      	adds	r3, #52	; 0x34
 800bd82:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bd86:	4618      	mov	r0, r3
 800bd88:	f7fe fdea 	bl	800a960 <ld_word>
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	461a      	mov	r2, r3
 800bd90:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800bd94:	429a      	cmp	r2, r3
 800bd96:	d001      	beq.n	800bd9c <check_fs+0x48>
 800bd98:	2303      	movs	r3, #3
 800bd9a:	e029      	b.n	800bdf0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800bda2:	2be9      	cmp	r3, #233	; 0xe9
 800bda4:	d009      	beq.n	800bdba <check_fs+0x66>
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800bdac:	2beb      	cmp	r3, #235	; 0xeb
 800bdae:	d11e      	bne.n	800bdee <check_fs+0x9a>
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800bdb6:	2b90      	cmp	r3, #144	; 0x90
 800bdb8:	d119      	bne.n	800bdee <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	3334      	adds	r3, #52	; 0x34
 800bdbe:	3336      	adds	r3, #54	; 0x36
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	f7fe fde5 	bl	800a990 <ld_dword>
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800bdcc:	4a0a      	ldr	r2, [pc, #40]	; (800bdf8 <check_fs+0xa4>)
 800bdce:	4293      	cmp	r3, r2
 800bdd0:	d101      	bne.n	800bdd6 <check_fs+0x82>
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	e00c      	b.n	800bdf0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	3334      	adds	r3, #52	; 0x34
 800bdda:	3352      	adds	r3, #82	; 0x52
 800bddc:	4618      	mov	r0, r3
 800bdde:	f7fe fdd7 	bl	800a990 <ld_dword>
 800bde2:	4603      	mov	r3, r0
 800bde4:	4a05      	ldr	r2, [pc, #20]	; (800bdfc <check_fs+0xa8>)
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d101      	bne.n	800bdee <check_fs+0x9a>
 800bdea:	2300      	movs	r3, #0
 800bdec:	e000      	b.n	800bdf0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800bdee:	2302      	movs	r3, #2
}
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	3708      	adds	r7, #8
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bd80      	pop	{r7, pc}
 800bdf8:	00544146 	.word	0x00544146
 800bdfc:	33544146 	.word	0x33544146

0800be00 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b096      	sub	sp, #88	; 0x58
 800be04:	af00      	add	r7, sp, #0
 800be06:	60f8      	str	r0, [r7, #12]
 800be08:	60b9      	str	r1, [r7, #8]
 800be0a:	4613      	mov	r3, r2
 800be0c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800be0e:	68bb      	ldr	r3, [r7, #8]
 800be10:	2200      	movs	r2, #0
 800be12:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800be14:	68f8      	ldr	r0, [r7, #12]
 800be16:	f7ff ff58 	bl	800bcca <get_ldnumber>
 800be1a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800be1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be1e:	2b00      	cmp	r3, #0
 800be20:	da01      	bge.n	800be26 <find_volume+0x26>
 800be22:	230b      	movs	r3, #11
 800be24:	e235      	b.n	800c292 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800be26:	4aa5      	ldr	r2, [pc, #660]	; (800c0bc <find_volume+0x2bc>)
 800be28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be2e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800be30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be32:	2b00      	cmp	r3, #0
 800be34:	d101      	bne.n	800be3a <find_volume+0x3a>
 800be36:	230c      	movs	r3, #12
 800be38:	e22b      	b.n	800c292 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800be3a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800be3c:	f7fe fe90 	bl	800ab60 <lock_fs>
 800be40:	4603      	mov	r3, r0
 800be42:	2b00      	cmp	r3, #0
 800be44:	d101      	bne.n	800be4a <find_volume+0x4a>
 800be46:	230f      	movs	r3, #15
 800be48:	e223      	b.n	800c292 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800be4a:	68bb      	ldr	r3, [r7, #8]
 800be4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800be4e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800be50:	79fb      	ldrb	r3, [r7, #7]
 800be52:	f023 0301 	bic.w	r3, r3, #1
 800be56:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800be58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be5a:	781b      	ldrb	r3, [r3, #0]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d01a      	beq.n	800be96 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800be60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be62:	785b      	ldrb	r3, [r3, #1]
 800be64:	4618      	mov	r0, r3
 800be66:	f7fe fcdd 	bl	800a824 <disk_status>
 800be6a:	4603      	mov	r3, r0
 800be6c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800be70:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800be74:	f003 0301 	and.w	r3, r3, #1
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d10c      	bne.n	800be96 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800be7c:	79fb      	ldrb	r3, [r7, #7]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d007      	beq.n	800be92 <find_volume+0x92>
 800be82:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800be86:	f003 0304 	and.w	r3, r3, #4
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d001      	beq.n	800be92 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800be8e:	230a      	movs	r3, #10
 800be90:	e1ff      	b.n	800c292 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800be92:	2300      	movs	r3, #0
 800be94:	e1fd      	b.n	800c292 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800be96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be98:	2200      	movs	r2, #0
 800be9a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800be9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be9e:	b2da      	uxtb	r2, r3
 800bea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bea2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800bea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bea6:	785b      	ldrb	r3, [r3, #1]
 800bea8:	4618      	mov	r0, r3
 800beaa:	f7fe fcd5 	bl	800a858 <disk_initialize>
 800beae:	4603      	mov	r3, r0
 800beb0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800beb4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800beb8:	f003 0301 	and.w	r3, r3, #1
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d001      	beq.n	800bec4 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800bec0:	2303      	movs	r3, #3
 800bec2:	e1e6      	b.n	800c292 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800bec4:	79fb      	ldrb	r3, [r7, #7]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d007      	beq.n	800beda <find_volume+0xda>
 800beca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bece:	f003 0304 	and.w	r3, r3, #4
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d001      	beq.n	800beda <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800bed6:	230a      	movs	r3, #10
 800bed8:	e1db      	b.n	800c292 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800beda:	2300      	movs	r3, #0
 800bedc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800bede:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bee0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bee2:	f7ff ff37 	bl	800bd54 <check_fs>
 800bee6:	4603      	mov	r3, r0
 800bee8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800beec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bef0:	2b02      	cmp	r3, #2
 800bef2:	d149      	bne.n	800bf88 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bef4:	2300      	movs	r3, #0
 800bef6:	643b      	str	r3, [r7, #64]	; 0x40
 800bef8:	e01e      	b.n	800bf38 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800befa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800befc:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800bf00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf02:	011b      	lsls	r3, r3, #4
 800bf04:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800bf08:	4413      	add	r3, r2
 800bf0a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800bf0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf0e:	3304      	adds	r3, #4
 800bf10:	781b      	ldrb	r3, [r3, #0]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d006      	beq.n	800bf24 <find_volume+0x124>
 800bf16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf18:	3308      	adds	r3, #8
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	f7fe fd38 	bl	800a990 <ld_dword>
 800bf20:	4602      	mov	r2, r0
 800bf22:	e000      	b.n	800bf26 <find_volume+0x126>
 800bf24:	2200      	movs	r2, #0
 800bf26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf28:	009b      	lsls	r3, r3, #2
 800bf2a:	3358      	adds	r3, #88	; 0x58
 800bf2c:	443b      	add	r3, r7
 800bf2e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bf32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf34:	3301      	adds	r3, #1
 800bf36:	643b      	str	r3, [r7, #64]	; 0x40
 800bf38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf3a:	2b03      	cmp	r3, #3
 800bf3c:	d9dd      	bls.n	800befa <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800bf3e:	2300      	movs	r3, #0
 800bf40:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800bf42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d002      	beq.n	800bf4e <find_volume+0x14e>
 800bf48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf4a:	3b01      	subs	r3, #1
 800bf4c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800bf4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf50:	009b      	lsls	r3, r3, #2
 800bf52:	3358      	adds	r3, #88	; 0x58
 800bf54:	443b      	add	r3, r7
 800bf56:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800bf5a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800bf5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d005      	beq.n	800bf6e <find_volume+0x16e>
 800bf62:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bf64:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bf66:	f7ff fef5 	bl	800bd54 <check_fs>
 800bf6a:	4603      	mov	r3, r0
 800bf6c:	e000      	b.n	800bf70 <find_volume+0x170>
 800bf6e:	2303      	movs	r3, #3
 800bf70:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800bf74:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bf78:	2b01      	cmp	r3, #1
 800bf7a:	d905      	bls.n	800bf88 <find_volume+0x188>
 800bf7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf7e:	3301      	adds	r3, #1
 800bf80:	643b      	str	r3, [r7, #64]	; 0x40
 800bf82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf84:	2b03      	cmp	r3, #3
 800bf86:	d9e2      	bls.n	800bf4e <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800bf88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bf8c:	2b04      	cmp	r3, #4
 800bf8e:	d101      	bne.n	800bf94 <find_volume+0x194>
 800bf90:	2301      	movs	r3, #1
 800bf92:	e17e      	b.n	800c292 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800bf94:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bf98:	2b01      	cmp	r3, #1
 800bf9a:	d901      	bls.n	800bfa0 <find_volume+0x1a0>
 800bf9c:	230d      	movs	r3, #13
 800bf9e:	e178      	b.n	800c292 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800bfa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfa2:	3334      	adds	r3, #52	; 0x34
 800bfa4:	330b      	adds	r3, #11
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	f7fe fcda 	bl	800a960 <ld_word>
 800bfac:	4603      	mov	r3, r0
 800bfae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bfb2:	d001      	beq.n	800bfb8 <find_volume+0x1b8>
 800bfb4:	230d      	movs	r3, #13
 800bfb6:	e16c      	b.n	800c292 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800bfb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfba:	3334      	adds	r3, #52	; 0x34
 800bfbc:	3316      	adds	r3, #22
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	f7fe fcce 	bl	800a960 <ld_word>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800bfc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d106      	bne.n	800bfdc <find_volume+0x1dc>
 800bfce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfd0:	3334      	adds	r3, #52	; 0x34
 800bfd2:	3324      	adds	r3, #36	; 0x24
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	f7fe fcdb 	bl	800a990 <ld_dword>
 800bfda:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800bfdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfde:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800bfe0:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800bfe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfe4:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800bfe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfea:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800bfec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfee:	789b      	ldrb	r3, [r3, #2]
 800bff0:	2b01      	cmp	r3, #1
 800bff2:	d005      	beq.n	800c000 <find_volume+0x200>
 800bff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bff6:	789b      	ldrb	r3, [r3, #2]
 800bff8:	2b02      	cmp	r3, #2
 800bffa:	d001      	beq.n	800c000 <find_volume+0x200>
 800bffc:	230d      	movs	r3, #13
 800bffe:	e148      	b.n	800c292 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c002:	789b      	ldrb	r3, [r3, #2]
 800c004:	461a      	mov	r2, r3
 800c006:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c008:	fb02 f303 	mul.w	r3, r2, r3
 800c00c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c00e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c010:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c014:	b29a      	uxth	r2, r3
 800c016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c018:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c01a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c01c:	895b      	ldrh	r3, [r3, #10]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d008      	beq.n	800c034 <find_volume+0x234>
 800c022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c024:	895b      	ldrh	r3, [r3, #10]
 800c026:	461a      	mov	r2, r3
 800c028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c02a:	895b      	ldrh	r3, [r3, #10]
 800c02c:	3b01      	subs	r3, #1
 800c02e:	4013      	ands	r3, r2
 800c030:	2b00      	cmp	r3, #0
 800c032:	d001      	beq.n	800c038 <find_volume+0x238>
 800c034:	230d      	movs	r3, #13
 800c036:	e12c      	b.n	800c292 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c03a:	3334      	adds	r3, #52	; 0x34
 800c03c:	3311      	adds	r3, #17
 800c03e:	4618      	mov	r0, r3
 800c040:	f7fe fc8e 	bl	800a960 <ld_word>
 800c044:	4603      	mov	r3, r0
 800c046:	461a      	mov	r2, r3
 800c048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c04a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c04c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c04e:	891b      	ldrh	r3, [r3, #8]
 800c050:	f003 030f 	and.w	r3, r3, #15
 800c054:	b29b      	uxth	r3, r3
 800c056:	2b00      	cmp	r3, #0
 800c058:	d001      	beq.n	800c05e <find_volume+0x25e>
 800c05a:	230d      	movs	r3, #13
 800c05c:	e119      	b.n	800c292 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c05e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c060:	3334      	adds	r3, #52	; 0x34
 800c062:	3313      	adds	r3, #19
 800c064:	4618      	mov	r0, r3
 800c066:	f7fe fc7b 	bl	800a960 <ld_word>
 800c06a:	4603      	mov	r3, r0
 800c06c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c06e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c070:	2b00      	cmp	r3, #0
 800c072:	d106      	bne.n	800c082 <find_volume+0x282>
 800c074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c076:	3334      	adds	r3, #52	; 0x34
 800c078:	3320      	adds	r3, #32
 800c07a:	4618      	mov	r0, r3
 800c07c:	f7fe fc88 	bl	800a990 <ld_dword>
 800c080:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c084:	3334      	adds	r3, #52	; 0x34
 800c086:	330e      	adds	r3, #14
 800c088:	4618      	mov	r0, r3
 800c08a:	f7fe fc69 	bl	800a960 <ld_word>
 800c08e:	4603      	mov	r3, r0
 800c090:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c092:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c094:	2b00      	cmp	r3, #0
 800c096:	d101      	bne.n	800c09c <find_volume+0x29c>
 800c098:	230d      	movs	r3, #13
 800c09a:	e0fa      	b.n	800c292 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c09c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c09e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c0a0:	4413      	add	r3, r2
 800c0a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c0a4:	8912      	ldrh	r2, [r2, #8]
 800c0a6:	0912      	lsrs	r2, r2, #4
 800c0a8:	b292      	uxth	r2, r2
 800c0aa:	4413      	add	r3, r2
 800c0ac:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c0ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c0b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0b2:	429a      	cmp	r2, r3
 800c0b4:	d204      	bcs.n	800c0c0 <find_volume+0x2c0>
 800c0b6:	230d      	movs	r3, #13
 800c0b8:	e0eb      	b.n	800c292 <find_volume+0x492>
 800c0ba:	bf00      	nop
 800c0bc:	20000dc4 	.word	0x20000dc4
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c0c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c0c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0c4:	1ad3      	subs	r3, r2, r3
 800c0c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c0c8:	8952      	ldrh	r2, [r2, #10]
 800c0ca:	fbb3 f3f2 	udiv	r3, r3, r2
 800c0ce:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c0d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d101      	bne.n	800c0da <find_volume+0x2da>
 800c0d6:	230d      	movs	r3, #13
 800c0d8:	e0db      	b.n	800c292 <find_volume+0x492>
		fmt = FS_FAT32;
 800c0da:	2303      	movs	r3, #3
 800c0dc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0e2:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d802      	bhi.n	800c0f0 <find_volume+0x2f0>
 800c0ea:	2302      	movs	r3, #2
 800c0ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0f2:	f640 72f5 	movw	r2, #4085	; 0xff5
 800c0f6:	4293      	cmp	r3, r2
 800c0f8:	d802      	bhi.n	800c100 <find_volume+0x300>
 800c0fa:	2301      	movs	r3, #1
 800c0fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c102:	1c9a      	adds	r2, r3, #2
 800c104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c106:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800c108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c10a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c10c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c10e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c110:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c112:	441a      	add	r2, r3
 800c114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c116:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800c118:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c11a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c11c:	441a      	add	r2, r3
 800c11e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c120:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800c122:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c126:	2b03      	cmp	r3, #3
 800c128:	d11e      	bne.n	800c168 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c12a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c12c:	3334      	adds	r3, #52	; 0x34
 800c12e:	332a      	adds	r3, #42	; 0x2a
 800c130:	4618      	mov	r0, r3
 800c132:	f7fe fc15 	bl	800a960 <ld_word>
 800c136:	4603      	mov	r3, r0
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d001      	beq.n	800c140 <find_volume+0x340>
 800c13c:	230d      	movs	r3, #13
 800c13e:	e0a8      	b.n	800c292 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c142:	891b      	ldrh	r3, [r3, #8]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d001      	beq.n	800c14c <find_volume+0x34c>
 800c148:	230d      	movs	r3, #13
 800c14a:	e0a2      	b.n	800c292 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c14c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c14e:	3334      	adds	r3, #52	; 0x34
 800c150:	332c      	adds	r3, #44	; 0x2c
 800c152:	4618      	mov	r0, r3
 800c154:	f7fe fc1c 	bl	800a990 <ld_dword>
 800c158:	4602      	mov	r2, r0
 800c15a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c15c:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c15e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c160:	699b      	ldr	r3, [r3, #24]
 800c162:	009b      	lsls	r3, r3, #2
 800c164:	647b      	str	r3, [r7, #68]	; 0x44
 800c166:	e01f      	b.n	800c1a8 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c16a:	891b      	ldrh	r3, [r3, #8]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d101      	bne.n	800c174 <find_volume+0x374>
 800c170:	230d      	movs	r3, #13
 800c172:	e08e      	b.n	800c292 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c176:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c178:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c17a:	441a      	add	r2, r3
 800c17c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c17e:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c180:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c184:	2b02      	cmp	r3, #2
 800c186:	d103      	bne.n	800c190 <find_volume+0x390>
 800c188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c18a:	699b      	ldr	r3, [r3, #24]
 800c18c:	005b      	lsls	r3, r3, #1
 800c18e:	e00a      	b.n	800c1a6 <find_volume+0x3a6>
 800c190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c192:	699a      	ldr	r2, [r3, #24]
 800c194:	4613      	mov	r3, r2
 800c196:	005b      	lsls	r3, r3, #1
 800c198:	4413      	add	r3, r2
 800c19a:	085a      	lsrs	r2, r3, #1
 800c19c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c19e:	699b      	ldr	r3, [r3, #24]
 800c1a0:	f003 0301 	and.w	r3, r3, #1
 800c1a4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c1a6:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c1a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1aa:	69da      	ldr	r2, [r3, #28]
 800c1ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c1ae:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800c1b2:	0a5b      	lsrs	r3, r3, #9
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d201      	bcs.n	800c1bc <find_volume+0x3bc>
 800c1b8:	230d      	movs	r3, #13
 800c1ba:	e06a      	b.n	800c292 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c1bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c1c2:	615a      	str	r2, [r3, #20]
 800c1c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1c6:	695a      	ldr	r2, [r3, #20]
 800c1c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1ca:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800c1cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1ce:	2280      	movs	r2, #128	; 0x80
 800c1d0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c1d2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c1d6:	2b03      	cmp	r3, #3
 800c1d8:	d149      	bne.n	800c26e <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c1da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1dc:	3334      	adds	r3, #52	; 0x34
 800c1de:	3330      	adds	r3, #48	; 0x30
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	f7fe fbbd 	bl	800a960 <ld_word>
 800c1e6:	4603      	mov	r3, r0
 800c1e8:	2b01      	cmp	r3, #1
 800c1ea:	d140      	bne.n	800c26e <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c1ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c1ee:	3301      	adds	r3, #1
 800c1f0:	4619      	mov	r1, r3
 800c1f2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c1f4:	f7fe fe96 	bl	800af24 <move_window>
 800c1f8:	4603      	mov	r3, r0
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d137      	bne.n	800c26e <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800c1fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c200:	2200      	movs	r2, #0
 800c202:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c206:	3334      	adds	r3, #52	; 0x34
 800c208:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c20c:	4618      	mov	r0, r3
 800c20e:	f7fe fba7 	bl	800a960 <ld_word>
 800c212:	4603      	mov	r3, r0
 800c214:	461a      	mov	r2, r3
 800c216:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800c21a:	429a      	cmp	r2, r3
 800c21c:	d127      	bne.n	800c26e <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c21e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c220:	3334      	adds	r3, #52	; 0x34
 800c222:	4618      	mov	r0, r3
 800c224:	f7fe fbb4 	bl	800a990 <ld_dword>
 800c228:	4603      	mov	r3, r0
 800c22a:	4a1c      	ldr	r2, [pc, #112]	; (800c29c <find_volume+0x49c>)
 800c22c:	4293      	cmp	r3, r2
 800c22e:	d11e      	bne.n	800c26e <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c232:	3334      	adds	r3, #52	; 0x34
 800c234:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c238:	4618      	mov	r0, r3
 800c23a:	f7fe fba9 	bl	800a990 <ld_dword>
 800c23e:	4603      	mov	r3, r0
 800c240:	4a17      	ldr	r2, [pc, #92]	; (800c2a0 <find_volume+0x4a0>)
 800c242:	4293      	cmp	r3, r2
 800c244:	d113      	bne.n	800c26e <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c248:	3334      	adds	r3, #52	; 0x34
 800c24a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800c24e:	4618      	mov	r0, r3
 800c250:	f7fe fb9e 	bl	800a990 <ld_dword>
 800c254:	4602      	mov	r2, r0
 800c256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c258:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c25a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c25c:	3334      	adds	r3, #52	; 0x34
 800c25e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800c262:	4618      	mov	r0, r3
 800c264:	f7fe fb94 	bl	800a990 <ld_dword>
 800c268:	4602      	mov	r2, r0
 800c26a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c26c:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c26e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c270:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800c274:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c276:	4b0b      	ldr	r3, [pc, #44]	; (800c2a4 <find_volume+0x4a4>)
 800c278:	881b      	ldrh	r3, [r3, #0]
 800c27a:	3301      	adds	r3, #1
 800c27c:	b29a      	uxth	r2, r3
 800c27e:	4b09      	ldr	r3, [pc, #36]	; (800c2a4 <find_volume+0x4a4>)
 800c280:	801a      	strh	r2, [r3, #0]
 800c282:	4b08      	ldr	r3, [pc, #32]	; (800c2a4 <find_volume+0x4a4>)
 800c284:	881a      	ldrh	r2, [r3, #0]
 800c286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c288:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c28a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c28c:	f7fe fde2 	bl	800ae54 <clear_lock>
#endif
	return FR_OK;
 800c290:	2300      	movs	r3, #0
}
 800c292:	4618      	mov	r0, r3
 800c294:	3758      	adds	r7, #88	; 0x58
 800c296:	46bd      	mov	sp, r7
 800c298:	bd80      	pop	{r7, pc}
 800c29a:	bf00      	nop
 800c29c:	41615252 	.word	0x41615252
 800c2a0:	61417272 	.word	0x61417272
 800c2a4:	20000dc8 	.word	0x20000dc8

0800c2a8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b084      	sub	sp, #16
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
 800c2b0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c2b2:	2309      	movs	r3, #9
 800c2b4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d02e      	beq.n	800c31a <validate+0x72>
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d02a      	beq.n	800c31a <validate+0x72>
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d025      	beq.n	800c31a <validate+0x72>
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	889a      	ldrh	r2, [r3, #4]
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	88db      	ldrh	r3, [r3, #6]
 800c2d8:	429a      	cmp	r2, r3
 800c2da:	d11e      	bne.n	800c31a <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	f7fe fc3d 	bl	800ab60 <lock_fs>
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d014      	beq.n	800c316 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	785b      	ldrb	r3, [r3, #1]
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	f7fe fa96 	bl	800a824 <disk_status>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	f003 0301 	and.w	r3, r3, #1
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d102      	bne.n	800c308 <validate+0x60>
				res = FR_OK;
 800c302:	2300      	movs	r3, #0
 800c304:	73fb      	strb	r3, [r7, #15]
 800c306:	e008      	b.n	800c31a <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	2100      	movs	r1, #0
 800c30e:	4618      	mov	r0, r3
 800c310:	f7fe fc3c 	bl	800ab8c <unlock_fs>
 800c314:	e001      	b.n	800c31a <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800c316:	230f      	movs	r3, #15
 800c318:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800c31a:	7bfb      	ldrb	r3, [r7, #15]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d102      	bne.n	800c326 <validate+0x7e>
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	e000      	b.n	800c328 <validate+0x80>
 800c326:	2300      	movs	r3, #0
 800c328:	683a      	ldr	r2, [r7, #0]
 800c32a:	6013      	str	r3, [r2, #0]
	return res;
 800c32c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c32e:	4618      	mov	r0, r3
 800c330:	3710      	adds	r7, #16
 800c332:	46bd      	mov	sp, r7
 800c334:	bd80      	pop	{r7, pc}
	...

0800c338 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c338:	b580      	push	{r7, lr}
 800c33a:	b088      	sub	sp, #32
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	60f8      	str	r0, [r7, #12]
 800c340:	60b9      	str	r1, [r7, #8]
 800c342:	4613      	mov	r3, r2
 800c344:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c346:	68bb      	ldr	r3, [r7, #8]
 800c348:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c34a:	f107 0310 	add.w	r3, r7, #16
 800c34e:	4618      	mov	r0, r3
 800c350:	f7ff fcbb 	bl	800bcca <get_ldnumber>
 800c354:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c356:	69fb      	ldr	r3, [r7, #28]
 800c358:	2b00      	cmp	r3, #0
 800c35a:	da01      	bge.n	800c360 <f_mount+0x28>
 800c35c:	230b      	movs	r3, #11
 800c35e:	e048      	b.n	800c3f2 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c360:	4a26      	ldr	r2, [pc, #152]	; (800c3fc <f_mount+0xc4>)
 800c362:	69fb      	ldr	r3, [r7, #28]
 800c364:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c368:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c36a:	69bb      	ldr	r3, [r7, #24]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d00f      	beq.n	800c390 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c370:	69b8      	ldr	r0, [r7, #24]
 800c372:	f7fe fd6f 	bl	800ae54 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800c376:	69bb      	ldr	r3, [r7, #24]
 800c378:	68db      	ldr	r3, [r3, #12]
 800c37a:	4618      	mov	r0, r3
 800c37c:	f001 f902 	bl	800d584 <ff_del_syncobj>
 800c380:	4603      	mov	r3, r0
 800c382:	2b00      	cmp	r3, #0
 800c384:	d101      	bne.n	800c38a <f_mount+0x52>
 800c386:	2302      	movs	r3, #2
 800c388:	e033      	b.n	800c3f2 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c38a:	69bb      	ldr	r3, [r7, #24]
 800c38c:	2200      	movs	r2, #0
 800c38e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d00f      	beq.n	800c3b6 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	2200      	movs	r2, #0
 800c39a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800c39c:	69fb      	ldr	r3, [r7, #28]
 800c39e:	b2da      	uxtb	r2, r3
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	330c      	adds	r3, #12
 800c3a4:	4619      	mov	r1, r3
 800c3a6:	4610      	mov	r0, r2
 800c3a8:	f001 f8d3 	bl	800d552 <ff_cre_syncobj>
 800c3ac:	4603      	mov	r3, r0
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d101      	bne.n	800c3b6 <f_mount+0x7e>
 800c3b2:	2302      	movs	r3, #2
 800c3b4:	e01d      	b.n	800c3f2 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c3b6:	68fa      	ldr	r2, [r7, #12]
 800c3b8:	4910      	ldr	r1, [pc, #64]	; (800c3fc <f_mount+0xc4>)
 800c3ba:	69fb      	ldr	r3, [r7, #28]
 800c3bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d002      	beq.n	800c3cc <f_mount+0x94>
 800c3c6:	79fb      	ldrb	r3, [r7, #7]
 800c3c8:	2b01      	cmp	r3, #1
 800c3ca:	d001      	beq.n	800c3d0 <f_mount+0x98>
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	e010      	b.n	800c3f2 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c3d0:	f107 010c 	add.w	r1, r7, #12
 800c3d4:	f107 0308 	add.w	r3, r7, #8
 800c3d8:	2200      	movs	r2, #0
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f7ff fd10 	bl	800be00 <find_volume>
 800c3e0:	4603      	mov	r3, r0
 800c3e2:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	7dfa      	ldrb	r2, [r7, #23]
 800c3e8:	4611      	mov	r1, r2
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	f7fe fbce 	bl	800ab8c <unlock_fs>
 800c3f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	3720      	adds	r7, #32
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	bd80      	pop	{r7, pc}
 800c3fa:	bf00      	nop
 800c3fc:	20000dc4 	.word	0x20000dc4

0800c400 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b098      	sub	sp, #96	; 0x60
 800c404:	af00      	add	r7, sp, #0
 800c406:	60f8      	str	r0, [r7, #12]
 800c408:	60b9      	str	r1, [r7, #8]
 800c40a:	4613      	mov	r3, r2
 800c40c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d101      	bne.n	800c418 <f_open+0x18>
 800c414:	2309      	movs	r3, #9
 800c416:	e1b4      	b.n	800c782 <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c418:	79fb      	ldrb	r3, [r7, #7]
 800c41a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c41e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800c420:	79fa      	ldrb	r2, [r7, #7]
 800c422:	f107 0110 	add.w	r1, r7, #16
 800c426:	f107 0308 	add.w	r3, r7, #8
 800c42a:	4618      	mov	r0, r3
 800c42c:	f7ff fce8 	bl	800be00 <find_volume>
 800c430:	4603      	mov	r3, r0
 800c432:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800c436:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	f040 8191 	bne.w	800c762 <f_open+0x362>
		dj.obj.fs = fs;
 800c440:	693b      	ldr	r3, [r7, #16]
 800c442:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800c444:	68ba      	ldr	r2, [r7, #8]
 800c446:	f107 0314 	add.w	r3, r7, #20
 800c44a:	4611      	mov	r1, r2
 800c44c:	4618      	mov	r0, r3
 800c44e:	f7ff fbcb 	bl	800bbe8 <follow_path>
 800c452:	4603      	mov	r3, r0
 800c454:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c458:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d11a      	bne.n	800c496 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c460:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c464:	b25b      	sxtb	r3, r3
 800c466:	2b00      	cmp	r3, #0
 800c468:	da03      	bge.n	800c472 <f_open+0x72>
				res = FR_INVALID_NAME;
 800c46a:	2306      	movs	r3, #6
 800c46c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800c470:	e011      	b.n	800c496 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c472:	79fb      	ldrb	r3, [r7, #7]
 800c474:	f023 0301 	bic.w	r3, r3, #1
 800c478:	2b00      	cmp	r3, #0
 800c47a:	bf14      	ite	ne
 800c47c:	2301      	movne	r3, #1
 800c47e:	2300      	moveq	r3, #0
 800c480:	b2db      	uxtb	r3, r3
 800c482:	461a      	mov	r2, r3
 800c484:	f107 0314 	add.w	r3, r7, #20
 800c488:	4611      	mov	r1, r2
 800c48a:	4618      	mov	r0, r3
 800c48c:	f7fe fb9a 	bl	800abc4 <chk_lock>
 800c490:	4603      	mov	r3, r0
 800c492:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c496:	79fb      	ldrb	r3, [r7, #7]
 800c498:	f003 031c 	and.w	r3, r3, #28
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d07f      	beq.n	800c5a0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800c4a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d017      	beq.n	800c4d8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c4a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c4ac:	2b04      	cmp	r3, #4
 800c4ae:	d10e      	bne.n	800c4ce <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c4b0:	f7fe fbe4 	bl	800ac7c <enq_lock>
 800c4b4:	4603      	mov	r3, r0
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d006      	beq.n	800c4c8 <f_open+0xc8>
 800c4ba:	f107 0314 	add.w	r3, r7, #20
 800c4be:	4618      	mov	r0, r3
 800c4c0:	f7ff facb 	bl	800ba5a <dir_register>
 800c4c4:	4603      	mov	r3, r0
 800c4c6:	e000      	b.n	800c4ca <f_open+0xca>
 800c4c8:	2312      	movs	r3, #18
 800c4ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c4ce:	79fb      	ldrb	r3, [r7, #7]
 800c4d0:	f043 0308 	orr.w	r3, r3, #8
 800c4d4:	71fb      	strb	r3, [r7, #7]
 800c4d6:	e010      	b.n	800c4fa <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c4d8:	7ebb      	ldrb	r3, [r7, #26]
 800c4da:	f003 0311 	and.w	r3, r3, #17
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d003      	beq.n	800c4ea <f_open+0xea>
					res = FR_DENIED;
 800c4e2:	2307      	movs	r3, #7
 800c4e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800c4e8:	e007      	b.n	800c4fa <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c4ea:	79fb      	ldrb	r3, [r7, #7]
 800c4ec:	f003 0304 	and.w	r3, r3, #4
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d002      	beq.n	800c4fa <f_open+0xfa>
 800c4f4:	2308      	movs	r3, #8
 800c4f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c4fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d168      	bne.n	800c5d4 <f_open+0x1d4>
 800c502:	79fb      	ldrb	r3, [r7, #7]
 800c504:	f003 0308 	and.w	r3, r3, #8
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d063      	beq.n	800c5d4 <f_open+0x1d4>
				dw = GET_FATTIME();
 800c50c:	f7fd ff36 	bl	800a37c <get_fattime>
 800c510:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c512:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c514:	330e      	adds	r3, #14
 800c516:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c518:	4618      	mov	r0, r3
 800c51a:	f7fe fa77 	bl	800aa0c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c51e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c520:	3316      	adds	r3, #22
 800c522:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c524:	4618      	mov	r0, r3
 800c526:	f7fe fa71 	bl	800aa0c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c52a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c52c:	330b      	adds	r3, #11
 800c52e:	2220      	movs	r2, #32
 800c530:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c532:	693b      	ldr	r3, [r7, #16]
 800c534:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c536:	4611      	mov	r1, r2
 800c538:	4618      	mov	r0, r3
 800c53a:	f7ff f9fa 	bl	800b932 <ld_clust>
 800c53e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c540:	693b      	ldr	r3, [r7, #16]
 800c542:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800c544:	2200      	movs	r2, #0
 800c546:	4618      	mov	r0, r3
 800c548:	f7ff fa12 	bl	800b970 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c54c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c54e:	331c      	adds	r3, #28
 800c550:	2100      	movs	r1, #0
 800c552:	4618      	mov	r0, r3
 800c554:	f7fe fa5a 	bl	800aa0c <st_dword>
					fs->wflag = 1;
 800c558:	693b      	ldr	r3, [r7, #16]
 800c55a:	2201      	movs	r2, #1
 800c55c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c55e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c560:	2b00      	cmp	r3, #0
 800c562:	d037      	beq.n	800c5d4 <f_open+0x1d4>
						dw = fs->winsect;
 800c564:	693b      	ldr	r3, [r7, #16]
 800c566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c568:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800c56a:	f107 0314 	add.w	r3, r7, #20
 800c56e:	2200      	movs	r2, #0
 800c570:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c572:	4618      	mov	r0, r3
 800c574:	f7fe ff25 	bl	800b3c2 <remove_chain>
 800c578:	4603      	mov	r3, r0
 800c57a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800c57e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c582:	2b00      	cmp	r3, #0
 800c584:	d126      	bne.n	800c5d4 <f_open+0x1d4>
							res = move_window(fs, dw);
 800c586:	693b      	ldr	r3, [r7, #16]
 800c588:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c58a:	4618      	mov	r0, r3
 800c58c:	f7fe fcca 	bl	800af24 <move_window>
 800c590:	4603      	mov	r3, r0
 800c592:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c596:	693b      	ldr	r3, [r7, #16]
 800c598:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c59a:	3a01      	subs	r2, #1
 800c59c:	611a      	str	r2, [r3, #16]
 800c59e:	e019      	b.n	800c5d4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c5a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d115      	bne.n	800c5d4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c5a8:	7ebb      	ldrb	r3, [r7, #26]
 800c5aa:	f003 0310 	and.w	r3, r3, #16
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d003      	beq.n	800c5ba <f_open+0x1ba>
					res = FR_NO_FILE;
 800c5b2:	2304      	movs	r3, #4
 800c5b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800c5b8:	e00c      	b.n	800c5d4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c5ba:	79fb      	ldrb	r3, [r7, #7]
 800c5bc:	f003 0302 	and.w	r3, r3, #2
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d007      	beq.n	800c5d4 <f_open+0x1d4>
 800c5c4:	7ebb      	ldrb	r3, [r7, #26]
 800c5c6:	f003 0301 	and.w	r3, r3, #1
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d002      	beq.n	800c5d4 <f_open+0x1d4>
						res = FR_DENIED;
 800c5ce:	2307      	movs	r3, #7
 800c5d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800c5d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d128      	bne.n	800c62e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c5dc:	79fb      	ldrb	r3, [r7, #7]
 800c5de:	f003 0308 	and.w	r3, r3, #8
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d003      	beq.n	800c5ee <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800c5e6:	79fb      	ldrb	r3, [r7, #7]
 800c5e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5ec:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c5ee:	693b      	ldr	r3, [r7, #16]
 800c5f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800c5f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c5fc:	79fb      	ldrb	r3, [r7, #7]
 800c5fe:	f023 0301 	bic.w	r3, r3, #1
 800c602:	2b00      	cmp	r3, #0
 800c604:	bf14      	ite	ne
 800c606:	2301      	movne	r3, #1
 800c608:	2300      	moveq	r3, #0
 800c60a:	b2db      	uxtb	r3, r3
 800c60c:	461a      	mov	r2, r3
 800c60e:	f107 0314 	add.w	r3, r7, #20
 800c612:	4611      	mov	r1, r2
 800c614:	4618      	mov	r0, r3
 800c616:	f7fe fb53 	bl	800acc0 <inc_lock>
 800c61a:	4602      	mov	r2, r0
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	691b      	ldr	r3, [r3, #16]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d102      	bne.n	800c62e <f_open+0x22e>
 800c628:	2302      	movs	r3, #2
 800c62a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c62e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c632:	2b00      	cmp	r3, #0
 800c634:	f040 8095 	bne.w	800c762 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c638:	693b      	ldr	r3, [r7, #16]
 800c63a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c63c:	4611      	mov	r1, r2
 800c63e:	4618      	mov	r0, r3
 800c640:	f7ff f977 	bl	800b932 <ld_clust>
 800c644:	4602      	mov	r2, r0
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c64a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c64c:	331c      	adds	r3, #28
 800c64e:	4618      	mov	r0, r3
 800c650:	f7fe f99e 	bl	800a990 <ld_dword>
 800c654:	4602      	mov	r2, r0
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	2200      	movs	r2, #0
 800c65e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c660:	693a      	ldr	r2, [r7, #16]
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c666:	693b      	ldr	r3, [r7, #16]
 800c668:	88da      	ldrh	r2, [r3, #6]
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	79fa      	ldrb	r2, [r7, #7]
 800c672:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	2200      	movs	r2, #0
 800c678:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	2200      	movs	r2, #0
 800c67e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	2200      	movs	r2, #0
 800c684:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	3330      	adds	r3, #48	; 0x30
 800c68a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c68e:	2100      	movs	r1, #0
 800c690:	4618      	mov	r0, r3
 800c692:	f7fe fa08 	bl	800aaa6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c696:	79fb      	ldrb	r3, [r7, #7]
 800c698:	f003 0320 	and.w	r3, r3, #32
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d060      	beq.n	800c762 <f_open+0x362>
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	68db      	ldr	r3, [r3, #12]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d05c      	beq.n	800c762 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	68da      	ldr	r2, [r3, #12]
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c6b0:	693b      	ldr	r3, [r7, #16]
 800c6b2:	895b      	ldrh	r3, [r3, #10]
 800c6b4:	025b      	lsls	r3, r3, #9
 800c6b6:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	689b      	ldr	r3, [r3, #8]
 800c6bc:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	68db      	ldr	r3, [r3, #12]
 800c6c2:	657b      	str	r3, [r7, #84]	; 0x54
 800c6c4:	e016      	b.n	800c6f4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	f7fe fce5 	bl	800b09a <get_fat>
 800c6d0:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800c6d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c6d4:	2b01      	cmp	r3, #1
 800c6d6:	d802      	bhi.n	800c6de <f_open+0x2de>
 800c6d8:	2302      	movs	r3, #2
 800c6da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c6de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c6e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c6e4:	d102      	bne.n	800c6ec <f_open+0x2ec>
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c6ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c6ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c6f0:	1ad3      	subs	r3, r2, r3
 800c6f2:	657b      	str	r3, [r7, #84]	; 0x54
 800c6f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d103      	bne.n	800c704 <f_open+0x304>
 800c6fc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c6fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c700:	429a      	cmp	r2, r3
 800c702:	d8e0      	bhi.n	800c6c6 <f_open+0x2c6>
				}
				fp->clust = clst;
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c708:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c70a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d127      	bne.n	800c762 <f_open+0x362>
 800c712:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d022      	beq.n	800c762 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c71c:	693b      	ldr	r3, [r7, #16]
 800c71e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c720:	4618      	mov	r0, r3
 800c722:	f7fe fc9b 	bl	800b05c <clust2sect>
 800c726:	6478      	str	r0, [r7, #68]	; 0x44
 800c728:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d103      	bne.n	800c736 <f_open+0x336>
						res = FR_INT_ERR;
 800c72e:	2302      	movs	r3, #2
 800c730:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800c734:	e015      	b.n	800c762 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c736:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c738:	0a5a      	lsrs	r2, r3, #9
 800c73a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c73c:	441a      	add	r2, r3
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c742:	693b      	ldr	r3, [r7, #16]
 800c744:	7858      	ldrb	r0, [r3, #1]
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	6a1a      	ldr	r2, [r3, #32]
 800c750:	2301      	movs	r3, #1
 800c752:	f7fe f8a7 	bl	800a8a4 <disk_read>
 800c756:	4603      	mov	r3, r0
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d002      	beq.n	800c762 <f_open+0x362>
 800c75c:	2301      	movs	r3, #1
 800c75e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c762:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c766:	2b00      	cmp	r3, #0
 800c768:	d002      	beq.n	800c770 <f_open+0x370>
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	2200      	movs	r2, #0
 800c76e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c770:	693b      	ldr	r3, [r7, #16]
 800c772:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 800c776:	4611      	mov	r1, r2
 800c778:	4618      	mov	r0, r3
 800c77a:	f7fe fa07 	bl	800ab8c <unlock_fs>
 800c77e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800c782:	4618      	mov	r0, r3
 800c784:	3760      	adds	r7, #96	; 0x60
 800c786:	46bd      	mov	sp, r7
 800c788:	bd80      	pop	{r7, pc}

0800c78a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800c78a:	b580      	push	{r7, lr}
 800c78c:	b08c      	sub	sp, #48	; 0x30
 800c78e:	af00      	add	r7, sp, #0
 800c790:	60f8      	str	r0, [r7, #12]
 800c792:	60b9      	str	r1, [r7, #8]
 800c794:	607a      	str	r2, [r7, #4]
 800c796:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	2200      	movs	r2, #0
 800c7a0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	f107 0210 	add.w	r2, r7, #16
 800c7a8:	4611      	mov	r1, r2
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	f7ff fd7c 	bl	800c2a8 <validate>
 800c7b0:	4603      	mov	r3, r0
 800c7b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c7b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d107      	bne.n	800c7ce <f_write+0x44>
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	7d5b      	ldrb	r3, [r3, #21]
 800c7c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800c7c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d009      	beq.n	800c7e2 <f_write+0x58>
 800c7ce:	693b      	ldr	r3, [r7, #16]
 800c7d0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800c7d4:	4611      	mov	r1, r2
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	f7fe f9d8 	bl	800ab8c <unlock_fs>
 800c7dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c7e0:	e173      	b.n	800caca <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	7d1b      	ldrb	r3, [r3, #20]
 800c7e6:	f003 0302 	and.w	r3, r3, #2
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d106      	bne.n	800c7fc <f_write+0x72>
 800c7ee:	693b      	ldr	r3, [r7, #16]
 800c7f0:	2107      	movs	r1, #7
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	f7fe f9ca 	bl	800ab8c <unlock_fs>
 800c7f8:	2307      	movs	r3, #7
 800c7fa:	e166      	b.n	800caca <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	699a      	ldr	r2, [r3, #24]
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	441a      	add	r2, r3
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	699b      	ldr	r3, [r3, #24]
 800c808:	429a      	cmp	r2, r3
 800c80a:	f080 814b 	bcs.w	800caa4 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	699b      	ldr	r3, [r3, #24]
 800c812:	43db      	mvns	r3, r3
 800c814:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800c816:	e145      	b.n	800caa4 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	699b      	ldr	r3, [r3, #24]
 800c81c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c820:	2b00      	cmp	r3, #0
 800c822:	f040 8101 	bne.w	800ca28 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	699b      	ldr	r3, [r3, #24]
 800c82a:	0a5b      	lsrs	r3, r3, #9
 800c82c:	693a      	ldr	r2, [r7, #16]
 800c82e:	8952      	ldrh	r2, [r2, #10]
 800c830:	3a01      	subs	r2, #1
 800c832:	4013      	ands	r3, r2
 800c834:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800c836:	69bb      	ldr	r3, [r7, #24]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d14d      	bne.n	800c8d8 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	699b      	ldr	r3, [r3, #24]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d10c      	bne.n	800c85e <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	689b      	ldr	r3, [r3, #8]
 800c848:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800c84a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d11a      	bne.n	800c886 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	2100      	movs	r1, #0
 800c854:	4618      	mov	r0, r3
 800c856:	f7fe fe19 	bl	800b48c <create_chain>
 800c85a:	62b8      	str	r0, [r7, #40]	; 0x28
 800c85c:	e013      	b.n	800c886 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c862:	2b00      	cmp	r3, #0
 800c864:	d007      	beq.n	800c876 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	699b      	ldr	r3, [r3, #24]
 800c86a:	4619      	mov	r1, r3
 800c86c:	68f8      	ldr	r0, [r7, #12]
 800c86e:	f7fe fea5 	bl	800b5bc <clmt_clust>
 800c872:	62b8      	str	r0, [r7, #40]	; 0x28
 800c874:	e007      	b.n	800c886 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800c876:	68fa      	ldr	r2, [r7, #12]
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	69db      	ldr	r3, [r3, #28]
 800c87c:	4619      	mov	r1, r3
 800c87e:	4610      	mov	r0, r2
 800c880:	f7fe fe04 	bl	800b48c <create_chain>
 800c884:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c888:	2b00      	cmp	r3, #0
 800c88a:	f000 8110 	beq.w	800caae <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c88e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c890:	2b01      	cmp	r3, #1
 800c892:	d109      	bne.n	800c8a8 <f_write+0x11e>
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	2202      	movs	r2, #2
 800c898:	755a      	strb	r2, [r3, #21]
 800c89a:	693b      	ldr	r3, [r7, #16]
 800c89c:	2102      	movs	r1, #2
 800c89e:	4618      	mov	r0, r3
 800c8a0:	f7fe f974 	bl	800ab8c <unlock_fs>
 800c8a4:	2302      	movs	r3, #2
 800c8a6:	e110      	b.n	800caca <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c8ae:	d109      	bne.n	800c8c4 <f_write+0x13a>
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	2201      	movs	r2, #1
 800c8b4:	755a      	strb	r2, [r3, #21]
 800c8b6:	693b      	ldr	r3, [r7, #16]
 800c8b8:	2101      	movs	r1, #1
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	f7fe f966 	bl	800ab8c <unlock_fs>
 800c8c0:	2301      	movs	r3, #1
 800c8c2:	e102      	b.n	800caca <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c8c8:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	689b      	ldr	r3, [r3, #8]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d102      	bne.n	800c8d8 <f_write+0x14e>
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c8d6:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	7d1b      	ldrb	r3, [r3, #20]
 800c8dc:	b25b      	sxtb	r3, r3
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	da1d      	bge.n	800c91e <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c8e2:	693b      	ldr	r3, [r7, #16]
 800c8e4:	7858      	ldrb	r0, [r3, #1]
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	6a1a      	ldr	r2, [r3, #32]
 800c8f0:	2301      	movs	r3, #1
 800c8f2:	f7fd fff7 	bl	800a8e4 <disk_write>
 800c8f6:	4603      	mov	r3, r0
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d009      	beq.n	800c910 <f_write+0x186>
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	2201      	movs	r2, #1
 800c900:	755a      	strb	r2, [r3, #21]
 800c902:	693b      	ldr	r3, [r7, #16]
 800c904:	2101      	movs	r1, #1
 800c906:	4618      	mov	r0, r3
 800c908:	f7fe f940 	bl	800ab8c <unlock_fs>
 800c90c:	2301      	movs	r3, #1
 800c90e:	e0dc      	b.n	800caca <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	7d1b      	ldrb	r3, [r3, #20]
 800c914:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c918:	b2da      	uxtb	r2, r3
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c91e:	693a      	ldr	r2, [r7, #16]
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	69db      	ldr	r3, [r3, #28]
 800c924:	4619      	mov	r1, r3
 800c926:	4610      	mov	r0, r2
 800c928:	f7fe fb98 	bl	800b05c <clust2sect>
 800c92c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c92e:	697b      	ldr	r3, [r7, #20]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d109      	bne.n	800c948 <f_write+0x1be>
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	2202      	movs	r2, #2
 800c938:	755a      	strb	r2, [r3, #21]
 800c93a:	693b      	ldr	r3, [r7, #16]
 800c93c:	2102      	movs	r1, #2
 800c93e:	4618      	mov	r0, r3
 800c940:	f7fe f924 	bl	800ab8c <unlock_fs>
 800c944:	2302      	movs	r3, #2
 800c946:	e0c0      	b.n	800caca <f_write+0x340>
			sect += csect;
 800c948:	697a      	ldr	r2, [r7, #20]
 800c94a:	69bb      	ldr	r3, [r7, #24]
 800c94c:	4413      	add	r3, r2
 800c94e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	0a5b      	lsrs	r3, r3, #9
 800c954:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c956:	6a3b      	ldr	r3, [r7, #32]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d041      	beq.n	800c9e0 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c95c:	69ba      	ldr	r2, [r7, #24]
 800c95e:	6a3b      	ldr	r3, [r7, #32]
 800c960:	4413      	add	r3, r2
 800c962:	693a      	ldr	r2, [r7, #16]
 800c964:	8952      	ldrh	r2, [r2, #10]
 800c966:	4293      	cmp	r3, r2
 800c968:	d905      	bls.n	800c976 <f_write+0x1ec>
					cc = fs->csize - csect;
 800c96a:	693b      	ldr	r3, [r7, #16]
 800c96c:	895b      	ldrh	r3, [r3, #10]
 800c96e:	461a      	mov	r2, r3
 800c970:	69bb      	ldr	r3, [r7, #24]
 800c972:	1ad3      	subs	r3, r2, r3
 800c974:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c976:	693b      	ldr	r3, [r7, #16]
 800c978:	7858      	ldrb	r0, [r3, #1]
 800c97a:	6a3b      	ldr	r3, [r7, #32]
 800c97c:	697a      	ldr	r2, [r7, #20]
 800c97e:	69f9      	ldr	r1, [r7, #28]
 800c980:	f7fd ffb0 	bl	800a8e4 <disk_write>
 800c984:	4603      	mov	r3, r0
 800c986:	2b00      	cmp	r3, #0
 800c988:	d009      	beq.n	800c99e <f_write+0x214>
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	2201      	movs	r2, #1
 800c98e:	755a      	strb	r2, [r3, #21]
 800c990:	693b      	ldr	r3, [r7, #16]
 800c992:	2101      	movs	r1, #1
 800c994:	4618      	mov	r0, r3
 800c996:	f7fe f8f9 	bl	800ab8c <unlock_fs>
 800c99a:	2301      	movs	r3, #1
 800c99c:	e095      	b.n	800caca <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	6a1a      	ldr	r2, [r3, #32]
 800c9a2:	697b      	ldr	r3, [r7, #20]
 800c9a4:	1ad3      	subs	r3, r2, r3
 800c9a6:	6a3a      	ldr	r2, [r7, #32]
 800c9a8:	429a      	cmp	r2, r3
 800c9aa:	d915      	bls.n	800c9d8 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	6a1a      	ldr	r2, [r3, #32]
 800c9b6:	697b      	ldr	r3, [r7, #20]
 800c9b8:	1ad3      	subs	r3, r2, r3
 800c9ba:	025b      	lsls	r3, r3, #9
 800c9bc:	69fa      	ldr	r2, [r7, #28]
 800c9be:	4413      	add	r3, r2
 800c9c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c9c4:	4619      	mov	r1, r3
 800c9c6:	f7fe f84d 	bl	800aa64 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	7d1b      	ldrb	r3, [r3, #20]
 800c9ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9d2:	b2da      	uxtb	r2, r3
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800c9d8:	6a3b      	ldr	r3, [r7, #32]
 800c9da:	025b      	lsls	r3, r3, #9
 800c9dc:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800c9de:	e044      	b.n	800ca6a <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	6a1b      	ldr	r3, [r3, #32]
 800c9e4:	697a      	ldr	r2, [r7, #20]
 800c9e6:	429a      	cmp	r2, r3
 800c9e8:	d01b      	beq.n	800ca22 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	699a      	ldr	r2, [r3, #24]
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c9f2:	429a      	cmp	r2, r3
 800c9f4:	d215      	bcs.n	800ca22 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800c9f6:	693b      	ldr	r3, [r7, #16]
 800c9f8:	7858      	ldrb	r0, [r3, #1]
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ca00:	2301      	movs	r3, #1
 800ca02:	697a      	ldr	r2, [r7, #20]
 800ca04:	f7fd ff4e 	bl	800a8a4 <disk_read>
 800ca08:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d009      	beq.n	800ca22 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	2201      	movs	r2, #1
 800ca12:	755a      	strb	r2, [r3, #21]
 800ca14:	693b      	ldr	r3, [r7, #16]
 800ca16:	2101      	movs	r1, #1
 800ca18:	4618      	mov	r0, r3
 800ca1a:	f7fe f8b7 	bl	800ab8c <unlock_fs>
 800ca1e:	2301      	movs	r3, #1
 800ca20:	e053      	b.n	800caca <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	697a      	ldr	r2, [r7, #20]
 800ca26:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	699b      	ldr	r3, [r3, #24]
 800ca2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca30:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800ca34:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800ca36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	429a      	cmp	r2, r3
 800ca3c:	d901      	bls.n	800ca42 <f_write+0x2b8>
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	699b      	ldr	r3, [r3, #24]
 800ca4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca50:	4413      	add	r3, r2
 800ca52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca54:	69f9      	ldr	r1, [r7, #28]
 800ca56:	4618      	mov	r0, r3
 800ca58:	f7fe f804 	bl	800aa64 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	7d1b      	ldrb	r3, [r3, #20]
 800ca60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ca64:	b2da      	uxtb	r2, r3
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800ca6a:	69fa      	ldr	r2, [r7, #28]
 800ca6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca6e:	4413      	add	r3, r2
 800ca70:	61fb      	str	r3, [r7, #28]
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	699a      	ldr	r2, [r3, #24]
 800ca76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca78:	441a      	add	r2, r3
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	619a      	str	r2, [r3, #24]
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	68da      	ldr	r2, [r3, #12]
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	699b      	ldr	r3, [r3, #24]
 800ca86:	429a      	cmp	r2, r3
 800ca88:	bf38      	it	cc
 800ca8a:	461a      	movcc	r2, r3
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	60da      	str	r2, [r3, #12]
 800ca90:	683b      	ldr	r3, [r7, #0]
 800ca92:	681a      	ldr	r2, [r3, #0]
 800ca94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca96:	441a      	add	r2, r3
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	601a      	str	r2, [r3, #0]
 800ca9c:	687a      	ldr	r2, [r7, #4]
 800ca9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caa0:	1ad3      	subs	r3, r2, r3
 800caa2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	f47f aeb6 	bne.w	800c818 <f_write+0x8e>
 800caac:	e000      	b.n	800cab0 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800caae:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	7d1b      	ldrb	r3, [r3, #20]
 800cab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cab8:	b2da      	uxtb	r2, r3
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800cabe:	693b      	ldr	r3, [r7, #16]
 800cac0:	2100      	movs	r1, #0
 800cac2:	4618      	mov	r0, r3
 800cac4:	f7fe f862 	bl	800ab8c <unlock_fs>
 800cac8:	2300      	movs	r3, #0
}
 800caca:	4618      	mov	r0, r3
 800cacc:	3730      	adds	r7, #48	; 0x30
 800cace:	46bd      	mov	sp, r7
 800cad0:	bd80      	pop	{r7, pc}

0800cad2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800cad2:	b580      	push	{r7, lr}
 800cad4:	b086      	sub	sp, #24
 800cad6:	af00      	add	r7, sp, #0
 800cad8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	f107 0208 	add.w	r2, r7, #8
 800cae0:	4611      	mov	r1, r2
 800cae2:	4618      	mov	r0, r3
 800cae4:	f7ff fbe0 	bl	800c2a8 <validate>
 800cae8:	4603      	mov	r3, r0
 800caea:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800caec:	7dfb      	ldrb	r3, [r7, #23]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d16d      	bne.n	800cbce <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	7d1b      	ldrb	r3, [r3, #20]
 800caf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d067      	beq.n	800cbce <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	7d1b      	ldrb	r3, [r3, #20]
 800cb02:	b25b      	sxtb	r3, r3
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	da1a      	bge.n	800cb3e <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	7858      	ldrb	r0, [r3, #1]
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	6a1a      	ldr	r2, [r3, #32]
 800cb16:	2301      	movs	r3, #1
 800cb18:	f7fd fee4 	bl	800a8e4 <disk_write>
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d006      	beq.n	800cb30 <f_sync+0x5e>
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	2101      	movs	r1, #1
 800cb26:	4618      	mov	r0, r3
 800cb28:	f7fe f830 	bl	800ab8c <unlock_fs>
 800cb2c:	2301      	movs	r3, #1
 800cb2e:	e055      	b.n	800cbdc <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	7d1b      	ldrb	r3, [r3, #20]
 800cb34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb38:	b2da      	uxtb	r2, r3
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800cb3e:	f7fd fc1d 	bl	800a37c <get_fattime>
 800cb42:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800cb44:	68ba      	ldr	r2, [r7, #8]
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb4a:	4619      	mov	r1, r3
 800cb4c:	4610      	mov	r0, r2
 800cb4e:	f7fe f9e9 	bl	800af24 <move_window>
 800cb52:	4603      	mov	r3, r0
 800cb54:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800cb56:	7dfb      	ldrb	r3, [r7, #23]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d138      	bne.n	800cbce <f_sync+0xfc>
					dir = fp->dir_ptr;
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb60:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	330b      	adds	r3, #11
 800cb66:	781a      	ldrb	r2, [r3, #0]
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	330b      	adds	r3, #11
 800cb6c:	f042 0220 	orr.w	r2, r2, #32
 800cb70:	b2d2      	uxtb	r2, r2
 800cb72:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6818      	ldr	r0, [r3, #0]
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	689b      	ldr	r3, [r3, #8]
 800cb7c:	461a      	mov	r2, r3
 800cb7e:	68f9      	ldr	r1, [r7, #12]
 800cb80:	f7fe fef6 	bl	800b970 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	f103 021c 	add.w	r2, r3, #28
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	68db      	ldr	r3, [r3, #12]
 800cb8e:	4619      	mov	r1, r3
 800cb90:	4610      	mov	r0, r2
 800cb92:	f7fd ff3b 	bl	800aa0c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	3316      	adds	r3, #22
 800cb9a:	6939      	ldr	r1, [r7, #16]
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	f7fd ff35 	bl	800aa0c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	3312      	adds	r3, #18
 800cba6:	2100      	movs	r1, #0
 800cba8:	4618      	mov	r0, r3
 800cbaa:	f7fd ff14 	bl	800a9d6 <st_word>
					fs->wflag = 1;
 800cbae:	68bb      	ldr	r3, [r7, #8]
 800cbb0:	2201      	movs	r2, #1
 800cbb2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800cbb4:	68bb      	ldr	r3, [r7, #8]
 800cbb6:	4618      	mov	r0, r3
 800cbb8:	f7fe f9e2 	bl	800af80 <sync_fs>
 800cbbc:	4603      	mov	r3, r0
 800cbbe:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	7d1b      	ldrb	r3, [r3, #20]
 800cbc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cbc8:	b2da      	uxtb	r2, r3
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800cbce:	68bb      	ldr	r3, [r7, #8]
 800cbd0:	7dfa      	ldrb	r2, [r7, #23]
 800cbd2:	4611      	mov	r1, r2
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	f7fd ffd9 	bl	800ab8c <unlock_fs>
 800cbda:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbdc:	4618      	mov	r0, r3
 800cbde:	3718      	adds	r7, #24
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	bd80      	pop	{r7, pc}

0800cbe4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b084      	sub	sp, #16
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800cbec:	6878      	ldr	r0, [r7, #4]
 800cbee:	f7ff ff70 	bl	800cad2 <f_sync>
 800cbf2:	4603      	mov	r3, r0
 800cbf4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800cbf6:	7bfb      	ldrb	r3, [r7, #15]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d11d      	bne.n	800cc38 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	f107 0208 	add.w	r2, r7, #8
 800cc02:	4611      	mov	r1, r2
 800cc04:	4618      	mov	r0, r3
 800cc06:	f7ff fb4f 	bl	800c2a8 <validate>
 800cc0a:	4603      	mov	r3, r0
 800cc0c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cc0e:	7bfb      	ldrb	r3, [r7, #15]
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d111      	bne.n	800cc38 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	691b      	ldr	r3, [r3, #16]
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f7fe f8df 	bl	800addc <dec_lock>
 800cc1e:	4603      	mov	r3, r0
 800cc20:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800cc22:	7bfb      	ldrb	r3, [r7, #15]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d102      	bne.n	800cc2e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800cc2e:	68bb      	ldr	r3, [r7, #8]
 800cc30:	2100      	movs	r1, #0
 800cc32:	4618      	mov	r0, r3
 800cc34:	f7fd ffaa 	bl	800ab8c <unlock_fs>
#endif
		}
	}
	return res;
 800cc38:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc3a:	4618      	mov	r0, r3
 800cc3c:	3710      	adds	r7, #16
 800cc3e:	46bd      	mov	sp, r7
 800cc40:	bd80      	pop	{r7, pc}
	...

0800cc44 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 800cc44:	b590      	push	{r4, r7, lr}
 800cc46:	b09d      	sub	sp, #116	; 0x74
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	60f8      	str	r0, [r7, #12]
 800cc4c:	607a      	str	r2, [r7, #4]
 800cc4e:	603b      	str	r3, [r7, #0]
 800cc50:	460b      	mov	r3, r1
 800cc52:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 800cc54:	2301      	movs	r3, #1
 800cc56:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 800cc58:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cc5c:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800cc5e:	f107 030c 	add.w	r3, r7, #12
 800cc62:	4618      	mov	r0, r3
 800cc64:	f7ff f831 	bl	800bcca <get_ldnumber>
 800cc68:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800cc6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	da02      	bge.n	800cc76 <f_mkfs+0x32>
 800cc70:	230b      	movs	r3, #11
 800cc72:	f000 bc0d 	b.w	800d490 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 800cc76:	4a94      	ldr	r2, [pc, #592]	; (800cec8 <f_mkfs+0x284>)
 800cc78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cc7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d005      	beq.n	800cc8e <f_mkfs+0x4a>
 800cc82:	4a91      	ldr	r2, [pc, #580]	; (800cec8 <f_mkfs+0x284>)
 800cc84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cc86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 800cc8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cc90:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 800cc94:	2300      	movs	r3, #0
 800cc96:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 800cc9a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800cc9e:	4618      	mov	r0, r3
 800cca0:	f7fd fdda 	bl	800a858 <disk_initialize>
 800cca4:	4603      	mov	r3, r0
 800cca6:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800ccaa:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800ccae:	f003 0301 	and.w	r3, r3, #1
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d001      	beq.n	800ccba <f_mkfs+0x76>
 800ccb6:	2303      	movs	r3, #3
 800ccb8:	e3ea      	b.n	800d490 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 800ccba:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800ccbe:	f003 0304 	and.w	r3, r3, #4
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d001      	beq.n	800ccca <f_mkfs+0x86>
 800ccc6:	230a      	movs	r3, #10
 800ccc8:	e3e2      	b.n	800d490 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 800ccca:	f107 0214 	add.w	r2, r7, #20
 800ccce:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800ccd2:	2103      	movs	r1, #3
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	f7fd fe25 	bl	800a924 <disk_ioctl>
 800ccda:	4603      	mov	r3, r0
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d10c      	bne.n	800ccfa <f_mkfs+0xb6>
 800cce0:	697b      	ldr	r3, [r7, #20]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d009      	beq.n	800ccfa <f_mkfs+0xb6>
 800cce6:	697b      	ldr	r3, [r7, #20]
 800cce8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ccec:	d805      	bhi.n	800ccfa <f_mkfs+0xb6>
 800ccee:	697b      	ldr	r3, [r7, #20]
 800ccf0:	1e5a      	subs	r2, r3, #1
 800ccf2:	697b      	ldr	r3, [r7, #20]
 800ccf4:	4013      	ands	r3, r2
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d001      	beq.n	800ccfe <f_mkfs+0xba>
 800ccfa:	2301      	movs	r3, #1
 800ccfc:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 800ccfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cd02:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d003      	beq.n	800cd12 <f_mkfs+0xce>
 800cd0a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cd0c:	687a      	ldr	r2, [r7, #4]
 800cd0e:	429a      	cmp	r2, r3
 800cd10:	d309      	bcc.n	800cd26 <f_mkfs+0xe2>
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800cd18:	d805      	bhi.n	800cd26 <f_mkfs+0xe2>
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	1e5a      	subs	r2, r3, #1
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	4013      	ands	r3, r2
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d001      	beq.n	800cd2a <f_mkfs+0xe6>
 800cd26:	2313      	movs	r3, #19
 800cd28:	e3b2      	b.n	800d490 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 800cd2a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cd2c:	687a      	ldr	r2, [r7, #4]
 800cd2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd32:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 800cd38:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cd3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800cd3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd42:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 800cd44:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800cd46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd48:	fb02 f303 	mul.w	r3, r2, r3
 800cd4c:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 800cd4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d101      	bne.n	800cd58 <f_mkfs+0x114>
 800cd54:	230e      	movs	r3, #14
 800cd56:	e39b      	b.n	800d490 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 800cd58:	f107 0210 	add.w	r2, r7, #16
 800cd5c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800cd60:	2101      	movs	r1, #1
 800cd62:	4618      	mov	r0, r3
 800cd64:	f7fd fdde 	bl	800a924 <disk_ioctl>
 800cd68:	4603      	mov	r3, r0
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d001      	beq.n	800cd72 <f_mkfs+0x12e>
 800cd6e:	2301      	movs	r3, #1
 800cd70:	e38e      	b.n	800d490 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 800cd72:	7afb      	ldrb	r3, [r7, #11]
 800cd74:	f003 0308 	and.w	r3, r3, #8
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d001      	beq.n	800cd80 <f_mkfs+0x13c>
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	e000      	b.n	800cd82 <f_mkfs+0x13e>
 800cd80:	233f      	movs	r3, #63	; 0x3f
 800cd82:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 800cd84:	693b      	ldr	r3, [r7, #16]
 800cd86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd88:	429a      	cmp	r2, r3
 800cd8a:	d901      	bls.n	800cd90 <f_mkfs+0x14c>
 800cd8c:	230e      	movs	r3, #14
 800cd8e:	e37f      	b.n	800d490 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 800cd90:	693a      	ldr	r2, [r7, #16]
 800cd92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd94:	1ad3      	subs	r3, r2, r3
 800cd96:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 800cd98:	693b      	ldr	r3, [r7, #16]
 800cd9a:	2b7f      	cmp	r3, #127	; 0x7f
 800cd9c:	d801      	bhi.n	800cda2 <f_mkfs+0x15e>
 800cd9e:	230e      	movs	r3, #14
 800cda0:	e376      	b.n	800d490 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	2b80      	cmp	r3, #128	; 0x80
 800cda6:	d901      	bls.n	800cdac <f_mkfs+0x168>
 800cda8:	2313      	movs	r3, #19
 800cdaa:	e371      	b.n	800d490 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 800cdac:	7afb      	ldrb	r3, [r7, #11]
 800cdae:	f003 0302 	and.w	r3, r3, #2
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d00d      	beq.n	800cdd2 <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 800cdb6:	7afb      	ldrb	r3, [r7, #11]
 800cdb8:	f003 0307 	and.w	r3, r3, #7
 800cdbc:	2b02      	cmp	r3, #2
 800cdbe:	d004      	beq.n	800cdca <f_mkfs+0x186>
 800cdc0:	7afb      	ldrb	r3, [r7, #11]
 800cdc2:	f003 0301 	and.w	r3, r3, #1
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d103      	bne.n	800cdd2 <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 800cdca:	2303      	movs	r3, #3
 800cdcc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800cdd0:	e009      	b.n	800cde6 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 800cdd2:	7afb      	ldrb	r3, [r7, #11]
 800cdd4:	f003 0301 	and.w	r3, r3, #1
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d101      	bne.n	800cde0 <f_mkfs+0x19c>
 800cddc:	2313      	movs	r3, #19
 800cdde:	e357      	b.n	800d490 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 800cde0:	2302      	movs	r3, #2
 800cde2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	653b      	str	r3, [r7, #80]	; 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 800cdea:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cdee:	2b03      	cmp	r3, #3
 800cdf0:	d13c      	bne.n	800ce6c <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 800cdf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d11b      	bne.n	800ce30 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800cdf8:	693b      	ldr	r3, [r7, #16]
 800cdfa:	0c5b      	lsrs	r3, r3, #17
 800cdfc:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800cdfe:	2300      	movs	r3, #0
 800ce00:	64bb      	str	r3, [r7, #72]	; 0x48
 800ce02:	2301      	movs	r3, #1
 800ce04:	653b      	str	r3, [r7, #80]	; 0x50
 800ce06:	e005      	b.n	800ce14 <f_mkfs+0x1d0>
 800ce08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce0a:	3301      	adds	r3, #1
 800ce0c:	64bb      	str	r3, [r7, #72]	; 0x48
 800ce0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce10:	005b      	lsls	r3, r3, #1
 800ce12:	653b      	str	r3, [r7, #80]	; 0x50
 800ce14:	4a2d      	ldr	r2, [pc, #180]	; (800cecc <f_mkfs+0x288>)
 800ce16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d007      	beq.n	800ce30 <f_mkfs+0x1ec>
 800ce20:	4a2a      	ldr	r2, [pc, #168]	; (800cecc <f_mkfs+0x288>)
 800ce22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce28:	461a      	mov	r2, r3
 800ce2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ce2c:	4293      	cmp	r3, r2
 800ce2e:	d2eb      	bcs.n	800ce08 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 800ce30:	693a      	ldr	r2, [r7, #16]
 800ce32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce34:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce38:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800ce3a:	6a3b      	ldr	r3, [r7, #32]
 800ce3c:	3302      	adds	r3, #2
 800ce3e:	009a      	lsls	r2, r3, #2
 800ce40:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ce42:	4413      	add	r3, r2
 800ce44:	1e5a      	subs	r2, r3, #1
 800ce46:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ce48:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce4c:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 800ce4e:	2320      	movs	r3, #32
 800ce50:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = 0;		/* No static directory */
 800ce52:	2300      	movs	r3, #0
 800ce54:	66fb      	str	r3, [r7, #108]	; 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 800ce56:	6a3b      	ldr	r3, [r7, #32]
 800ce58:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ce5c:	4293      	cmp	r3, r2
 800ce5e:	d903      	bls.n	800ce68 <f_mkfs+0x224>
 800ce60:	6a3b      	ldr	r3, [r7, #32]
 800ce62:	4a1b      	ldr	r2, [pc, #108]	; (800ced0 <f_mkfs+0x28c>)
 800ce64:	4293      	cmp	r3, r2
 800ce66:	d952      	bls.n	800cf0e <f_mkfs+0x2ca>
 800ce68:	230e      	movs	r3, #14
 800ce6a:	e311      	b.n	800d490 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 800ce6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d11b      	bne.n	800ceaa <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800ce72:	693b      	ldr	r3, [r7, #16]
 800ce74:	0b1b      	lsrs	r3, r3, #12
 800ce76:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800ce78:	2300      	movs	r3, #0
 800ce7a:	64bb      	str	r3, [r7, #72]	; 0x48
 800ce7c:	2301      	movs	r3, #1
 800ce7e:	653b      	str	r3, [r7, #80]	; 0x50
 800ce80:	e005      	b.n	800ce8e <f_mkfs+0x24a>
 800ce82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce84:	3301      	adds	r3, #1
 800ce86:	64bb      	str	r3, [r7, #72]	; 0x48
 800ce88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce8a:	005b      	lsls	r3, r3, #1
 800ce8c:	653b      	str	r3, [r7, #80]	; 0x50
 800ce8e:	4a11      	ldr	r2, [pc, #68]	; (800ced4 <f_mkfs+0x290>)
 800ce90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d007      	beq.n	800ceaa <f_mkfs+0x266>
 800ce9a:	4a0e      	ldr	r2, [pc, #56]	; (800ced4 <f_mkfs+0x290>)
 800ce9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cea2:	461a      	mov	r2, r3
 800cea4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cea6:	4293      	cmp	r3, r2
 800cea8:	d2eb      	bcs.n	800ce82 <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 800ceaa:	693a      	ldr	r2, [r7, #16]
 800ceac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ceae:	fbb2 f3f3 	udiv	r3, r2, r3
 800ceb2:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 800ceb4:	6a3b      	ldr	r3, [r7, #32]
 800ceb6:	f640 72f5 	movw	r2, #4085	; 0xff5
 800ceba:	4293      	cmp	r3, r2
 800cebc:	d90c      	bls.n	800ced8 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800cebe:	6a3b      	ldr	r3, [r7, #32]
 800cec0:	3302      	adds	r3, #2
 800cec2:	005b      	lsls	r3, r3, #1
 800cec4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cec6:	e012      	b.n	800ceee <f_mkfs+0x2aa>
 800cec8:	20000dc4 	.word	0x20000dc4
 800cecc:	08016004 	.word	0x08016004
 800ced0:	0ffffff5 	.word	0x0ffffff5
 800ced4:	08016014 	.word	0x08016014
				} else {
					fmt = FS_FAT12;
 800ced8:	2301      	movs	r3, #1
 800ceda:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800cede:	6a3a      	ldr	r2, [r7, #32]
 800cee0:	4613      	mov	r3, r2
 800cee2:	005b      	lsls	r3, r3, #1
 800cee4:	4413      	add	r3, r2
 800cee6:	3301      	adds	r3, #1
 800cee8:	085b      	lsrs	r3, r3, #1
 800ceea:	3303      	adds	r3, #3
 800ceec:	65fb      	str	r3, [r7, #92]	; 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800ceee:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800cef0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cef2:	4413      	add	r3, r2
 800cef4:	1e5a      	subs	r2, r3, #1
 800cef6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cef8:	fbb2 f3f3 	udiv	r3, r2, r3
 800cefc:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 800cefe:	2301      	movs	r3, #1
 800cf00:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 800cf02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf04:	015a      	lsls	r2, r3, #5
 800cf06:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cf08:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf0c:	66fb      	str	r3, [r7, #108]	; 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800cf0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cf12:	4413      	add	r3, r2
 800cf14:	65bb      	str	r3, [r7, #88]	; 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 800cf16:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cf18:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cf1a:	fb03 f202 	mul.w	r2, r3, r2
 800cf1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800cf20:	4413      	add	r3, r2
 800cf22:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800cf24:	4413      	add	r3, r2
 800cf26:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 800cf28:	697a      	ldr	r2, [r7, #20]
 800cf2a:	69fb      	ldr	r3, [r7, #28]
 800cf2c:	4413      	add	r3, r2
 800cf2e:	1e5a      	subs	r2, r3, #1
 800cf30:	697b      	ldr	r3, [r7, #20]
 800cf32:	425b      	negs	r3, r3
 800cf34:	401a      	ands	r2, r3
 800cf36:	69fb      	ldr	r3, [r7, #28]
 800cf38:	1ad3      	subs	r3, r2, r3
 800cf3a:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 800cf3c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cf40:	2b03      	cmp	r3, #3
 800cf42:	d108      	bne.n	800cf56 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 800cf44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800cf46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cf48:	4413      	add	r3, r2
 800cf4a:	657b      	str	r3, [r7, #84]	; 0x54
 800cf4c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800cf4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cf50:	4413      	add	r3, r2
 800cf52:	65bb      	str	r3, [r7, #88]	; 0x58
 800cf54:	e006      	b.n	800cf64 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 800cf56:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cf58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cf5a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf5e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800cf60:	4413      	add	r3, r2
 800cf62:	66bb      	str	r3, [r7, #104]	; 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 800cf64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cf66:	011a      	lsls	r2, r3, #4
 800cf68:	69fb      	ldr	r3, [r7, #28]
 800cf6a:	441a      	add	r2, r3
 800cf6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf6e:	1ad2      	subs	r2, r2, r3
 800cf70:	693b      	ldr	r3, [r7, #16]
 800cf72:	429a      	cmp	r2, r3
 800cf74:	d901      	bls.n	800cf7a <f_mkfs+0x336>
 800cf76:	230e      	movs	r3, #14
 800cf78:	e28a      	b.n	800d490 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 800cf7a:	693a      	ldr	r2, [r7, #16]
 800cf7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cf7e:	1ad2      	subs	r2, r2, r3
 800cf80:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cf82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cf84:	fb01 f303 	mul.w	r3, r1, r3
 800cf88:	1ad2      	subs	r2, r2, r3
 800cf8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf8c:	1ad2      	subs	r2, r2, r3
 800cf8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cf90:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf94:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 800cf96:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cf9a:	2b03      	cmp	r3, #3
 800cf9c:	d10f      	bne.n	800cfbe <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 800cf9e:	6a3b      	ldr	r3, [r7, #32]
 800cfa0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800cfa4:	4293      	cmp	r3, r2
 800cfa6:	d80a      	bhi.n	800cfbe <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d105      	bne.n	800cfba <f_mkfs+0x376>
 800cfae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cfb0:	085b      	lsrs	r3, r3, #1
 800cfb2:	607b      	str	r3, [r7, #4]
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d144      	bne.n	800d044 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 800cfba:	230e      	movs	r3, #14
 800cfbc:	e268      	b.n	800d490 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 800cfbe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cfc2:	2b02      	cmp	r3, #2
 800cfc4:	d133      	bne.n	800d02e <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800cfc6:	6a3b      	ldr	r3, [r7, #32]
 800cfc8:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800cfcc:	4293      	cmp	r3, r2
 800cfce:	d91e      	bls.n	800d00e <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d107      	bne.n	800cfe6 <f_mkfs+0x3a2>
 800cfd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cfd8:	005b      	lsls	r3, r3, #1
 800cfda:	2b40      	cmp	r3, #64	; 0x40
 800cfdc:	d803      	bhi.n	800cfe6 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 800cfde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cfe0:	005b      	lsls	r3, r3, #1
 800cfe2:	607b      	str	r3, [r7, #4]
 800cfe4:	e033      	b.n	800d04e <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 800cfe6:	7afb      	ldrb	r3, [r7, #11]
 800cfe8:	f003 0302 	and.w	r3, r3, #2
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d003      	beq.n	800cff8 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800cff0:	2303      	movs	r3, #3
 800cff2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800cff6:	e02a      	b.n	800d04e <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d105      	bne.n	800d00a <f_mkfs+0x3c6>
 800cffe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d000:	005b      	lsls	r3, r3, #1
 800d002:	607b      	str	r3, [r7, #4]
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	2b80      	cmp	r3, #128	; 0x80
 800d008:	d91e      	bls.n	800d048 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 800d00a:	230e      	movs	r3, #14
 800d00c:	e240      	b.n	800d490 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800d00e:	6a3b      	ldr	r3, [r7, #32]
 800d010:	f640 72f5 	movw	r2, #4085	; 0xff5
 800d014:	4293      	cmp	r3, r2
 800d016:	d80a      	bhi.n	800d02e <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d105      	bne.n	800d02a <f_mkfs+0x3e6>
 800d01e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d020:	005b      	lsls	r3, r3, #1
 800d022:	607b      	str	r3, [r7, #4]
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	2b80      	cmp	r3, #128	; 0x80
 800d028:	d910      	bls.n	800d04c <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 800d02a:	230e      	movs	r3, #14
 800d02c:	e230      	b.n	800d490 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 800d02e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800d032:	2b01      	cmp	r3, #1
 800d034:	d10c      	bne.n	800d050 <f_mkfs+0x40c>
 800d036:	6a3b      	ldr	r3, [r7, #32]
 800d038:	f640 72f5 	movw	r2, #4085	; 0xff5
 800d03c:	4293      	cmp	r3, r2
 800d03e:	d907      	bls.n	800d050 <f_mkfs+0x40c>
 800d040:	230e      	movs	r3, #14
 800d042:	e225      	b.n	800d490 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800d044:	bf00      	nop
 800d046:	e6ce      	b.n	800cde6 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800d048:	bf00      	nop
 800d04a:	e6cc      	b.n	800cde6 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800d04c:	bf00      	nop
			pau = au;
 800d04e:	e6ca      	b.n	800cde6 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 800d050:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 800d052:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800d054:	461a      	mov	r2, r3
 800d056:	2100      	movs	r1, #0
 800d058:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d05a:	f7fd fd24 	bl	800aaa6 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 800d05e:	220b      	movs	r2, #11
 800d060:	49b2      	ldr	r1, [pc, #712]	; (800d32c <f_mkfs+0x6e8>)
 800d062:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d064:	f7fd fcfe 	bl	800aa64 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800d068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d06a:	330b      	adds	r3, #11
 800d06c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800d06e:	4611      	mov	r1, r2
 800d070:	4618      	mov	r0, r3
 800d072:	f7fd fcb0 	bl	800a9d6 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800d076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d078:	330d      	adds	r3, #13
 800d07a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d07c:	b2d2      	uxtb	r2, r2
 800d07e:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800d080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d082:	330e      	adds	r3, #14
 800d084:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d086:	b292      	uxth	r2, r2
 800d088:	4611      	mov	r1, r2
 800d08a:	4618      	mov	r0, r3
 800d08c:	f7fd fca3 	bl	800a9d6 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 800d090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d092:	3310      	adds	r3, #16
 800d094:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d096:	b2d2      	uxtb	r2, r2
 800d098:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 800d09a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d09c:	f103 0211 	add.w	r2, r3, #17
 800d0a0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800d0a4:	2b03      	cmp	r3, #3
 800d0a6:	d002      	beq.n	800d0ae <f_mkfs+0x46a>
 800d0a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d0aa:	b29b      	uxth	r3, r3
 800d0ac:	e000      	b.n	800d0b0 <f_mkfs+0x46c>
 800d0ae:	2300      	movs	r3, #0
 800d0b0:	4619      	mov	r1, r3
 800d0b2:	4610      	mov	r0, r2
 800d0b4:	f7fd fc8f 	bl	800a9d6 <st_word>
		if (sz_vol < 0x10000) {
 800d0b8:	693b      	ldr	r3, [r7, #16]
 800d0ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d0be:	d208      	bcs.n	800d0d2 <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800d0c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0c2:	3313      	adds	r3, #19
 800d0c4:	693a      	ldr	r2, [r7, #16]
 800d0c6:	b292      	uxth	r2, r2
 800d0c8:	4611      	mov	r1, r2
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	f7fd fc83 	bl	800a9d6 <st_word>
 800d0d0:	e006      	b.n	800d0e0 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 800d0d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0d4:	3320      	adds	r3, #32
 800d0d6:	693a      	ldr	r2, [r7, #16]
 800d0d8:	4611      	mov	r1, r2
 800d0da:	4618      	mov	r0, r3
 800d0dc:	f7fd fc96 	bl	800aa0c <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800d0e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0e2:	3315      	adds	r3, #21
 800d0e4:	22f8      	movs	r2, #248	; 0xf8
 800d0e6:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800d0e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0ea:	3318      	adds	r3, #24
 800d0ec:	213f      	movs	r1, #63	; 0x3f
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	f7fd fc71 	bl	800a9d6 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800d0f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0f6:	331a      	adds	r3, #26
 800d0f8:	21ff      	movs	r1, #255	; 0xff
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	f7fd fc6b 	bl	800a9d6 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 800d100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d102:	331c      	adds	r3, #28
 800d104:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d106:	4618      	mov	r0, r3
 800d108:	f7fd fc80 	bl	800aa0c <st_dword>
		if (fmt == FS_FAT32) {
 800d10c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800d110:	2b03      	cmp	r3, #3
 800d112:	d131      	bne.n	800d178 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 800d114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d116:	f103 0443 	add.w	r4, r3, #67	; 0x43
 800d11a:	f7fd f92f 	bl	800a37c <get_fattime>
 800d11e:	4603      	mov	r3, r0
 800d120:	4619      	mov	r1, r3
 800d122:	4620      	mov	r0, r4
 800d124:	f7fd fc72 	bl	800aa0c <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800d128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d12a:	3324      	adds	r3, #36	; 0x24
 800d12c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d12e:	4618      	mov	r0, r3
 800d130:	f7fd fc6c 	bl	800aa0c <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800d134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d136:	332c      	adds	r3, #44	; 0x2c
 800d138:	2102      	movs	r1, #2
 800d13a:	4618      	mov	r0, r3
 800d13c:	f7fd fc66 	bl	800aa0c <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800d140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d142:	3330      	adds	r3, #48	; 0x30
 800d144:	2101      	movs	r1, #1
 800d146:	4618      	mov	r0, r3
 800d148:	f7fd fc45 	bl	800a9d6 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800d14c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d14e:	3332      	adds	r3, #50	; 0x32
 800d150:	2106      	movs	r1, #6
 800d152:	4618      	mov	r0, r3
 800d154:	f7fd fc3f 	bl	800a9d6 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800d158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d15a:	3340      	adds	r3, #64	; 0x40
 800d15c:	2280      	movs	r2, #128	; 0x80
 800d15e:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800d160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d162:	3342      	adds	r3, #66	; 0x42
 800d164:	2229      	movs	r2, #41	; 0x29
 800d166:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800d168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d16a:	3347      	adds	r3, #71	; 0x47
 800d16c:	2213      	movs	r2, #19
 800d16e:	4970      	ldr	r1, [pc, #448]	; (800d330 <f_mkfs+0x6ec>)
 800d170:	4618      	mov	r0, r3
 800d172:	f7fd fc77 	bl	800aa64 <mem_cpy>
 800d176:	e020      	b.n	800d1ba <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 800d178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d17a:	f103 0427 	add.w	r4, r3, #39	; 0x27
 800d17e:	f7fd f8fd 	bl	800a37c <get_fattime>
 800d182:	4603      	mov	r3, r0
 800d184:	4619      	mov	r1, r3
 800d186:	4620      	mov	r0, r4
 800d188:	f7fd fc40 	bl	800aa0c <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800d18c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d18e:	3316      	adds	r3, #22
 800d190:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800d192:	b292      	uxth	r2, r2
 800d194:	4611      	mov	r1, r2
 800d196:	4618      	mov	r0, r3
 800d198:	f7fd fc1d 	bl	800a9d6 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800d19c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d19e:	3324      	adds	r3, #36	; 0x24
 800d1a0:	2280      	movs	r2, #128	; 0x80
 800d1a2:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800d1a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1a6:	3326      	adds	r3, #38	; 0x26
 800d1a8:	2229      	movs	r2, #41	; 0x29
 800d1aa:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800d1ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1ae:	332b      	adds	r3, #43	; 0x2b
 800d1b0:	2213      	movs	r2, #19
 800d1b2:	4960      	ldr	r1, [pc, #384]	; (800d334 <f_mkfs+0x6f0>)
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	f7fd fc55 	bl	800aa64 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800d1ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1bc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d1c0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f7fd fc06 	bl	800a9d6 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 800d1ca:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800d1ce:	2301      	movs	r3, #1
 800d1d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d1d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d1d4:	f7fd fb86 	bl	800a8e4 <disk_write>
 800d1d8:	4603      	mov	r3, r0
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d001      	beq.n	800d1e2 <f_mkfs+0x59e>
 800d1de:	2301      	movs	r3, #1
 800d1e0:	e156      	b.n	800d490 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 800d1e2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800d1e6:	2b03      	cmp	r3, #3
 800d1e8:	d140      	bne.n	800d26c <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800d1ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ec:	1d9a      	adds	r2, r3, #6
 800d1ee:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800d1f2:	2301      	movs	r3, #1
 800d1f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d1f6:	f7fd fb75 	bl	800a8e4 <disk_write>
			mem_set(buf, 0, ss);
 800d1fa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800d1fc:	461a      	mov	r2, r3
 800d1fe:	2100      	movs	r1, #0
 800d200:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d202:	f7fd fc50 	bl	800aaa6 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800d206:	494c      	ldr	r1, [pc, #304]	; (800d338 <f_mkfs+0x6f4>)
 800d208:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d20a:	f7fd fbff 	bl	800aa0c <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800d20e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d210:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d214:	4949      	ldr	r1, [pc, #292]	; (800d33c <f_mkfs+0x6f8>)
 800d216:	4618      	mov	r0, r3
 800d218:	f7fd fbf8 	bl	800aa0c <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800d21c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d21e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800d222:	6a3b      	ldr	r3, [r7, #32]
 800d224:	3b01      	subs	r3, #1
 800d226:	4619      	mov	r1, r3
 800d228:	4610      	mov	r0, r2
 800d22a:	f7fd fbef 	bl	800aa0c <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800d22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d230:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800d234:	2102      	movs	r1, #2
 800d236:	4618      	mov	r0, r3
 800d238:	f7fd fbe8 	bl	800aa0c <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800d23c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d23e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d242:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800d246:	4618      	mov	r0, r3
 800d248:	f7fd fbc5 	bl	800a9d6 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800d24c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d24e:	1dda      	adds	r2, r3, #7
 800d250:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800d254:	2301      	movs	r3, #1
 800d256:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d258:	f7fd fb44 	bl	800a8e4 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800d25c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d25e:	1c5a      	adds	r2, r3, #1
 800d260:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800d264:	2301      	movs	r3, #1
 800d266:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d268:	f7fd fb3c 	bl	800a8e4 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 800d26c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d26e:	2100      	movs	r1, #0
 800d270:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d272:	f7fd fc18 	bl	800aaa6 <mem_set>
		sect = b_fat;		/* FAT start sector */
 800d276:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d278:	667b      	str	r3, [r7, #100]	; 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800d27a:	2300      	movs	r3, #0
 800d27c:	64bb      	str	r3, [r7, #72]	; 0x48
 800d27e:	e04b      	b.n	800d318 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 800d280:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800d284:	2b03      	cmp	r3, #3
 800d286:	d113      	bne.n	800d2b0 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 800d288:	f06f 0107 	mvn.w	r1, #7
 800d28c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d28e:	f7fd fbbd 	bl	800aa0c <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 800d292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d294:	3304      	adds	r3, #4
 800d296:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800d29a:	4618      	mov	r0, r3
 800d29c:	f7fd fbb6 	bl	800aa0c <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 800d2a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2a2:	3308      	adds	r3, #8
 800d2a4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	f7fd fbaf 	bl	800aa0c <st_dword>
 800d2ae:	e00b      	b.n	800d2c8 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 800d2b0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800d2b4:	2b01      	cmp	r3, #1
 800d2b6:	d101      	bne.n	800d2bc <f_mkfs+0x678>
 800d2b8:	4b21      	ldr	r3, [pc, #132]	; (800d340 <f_mkfs+0x6fc>)
 800d2ba:	e001      	b.n	800d2c0 <f_mkfs+0x67c>
 800d2bc:	f06f 0307 	mvn.w	r3, #7
 800d2c0:	4619      	mov	r1, r3
 800d2c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d2c4:	f7fd fba2 	bl	800aa0c <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800d2c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d2ca:	663b      	str	r3, [r7, #96]	; 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800d2cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d2ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2d0:	4293      	cmp	r3, r2
 800d2d2:	bf28      	it	cs
 800d2d4:	4613      	movcs	r3, r2
 800d2d6:	65fb      	str	r3, [r7, #92]	; 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800d2d8:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800d2dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d2de:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d2e0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d2e2:	f7fd faff 	bl	800a8e4 <disk_write>
 800d2e6:	4603      	mov	r3, r0
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d001      	beq.n	800d2f0 <f_mkfs+0x6ac>
 800d2ec:	2301      	movs	r3, #1
 800d2ee:	e0cf      	b.n	800d490 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 800d2f0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800d2f2:	461a      	mov	r2, r3
 800d2f4:	2100      	movs	r1, #0
 800d2f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d2f8:	f7fd fbd5 	bl	800aaa6 <mem_set>
				sect += n; nsect -= n;
 800d2fc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d2fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d300:	4413      	add	r3, r2
 800d302:	667b      	str	r3, [r7, #100]	; 0x64
 800d304:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d306:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d308:	1ad3      	subs	r3, r2, r3
 800d30a:	663b      	str	r3, [r7, #96]	; 0x60
			} while (nsect);
 800d30c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d1dc      	bne.n	800d2cc <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800d312:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d314:	3301      	adds	r3, #1
 800d316:	64bb      	str	r3, [r7, #72]	; 0x48
 800d318:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d31a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d31c:	429a      	cmp	r2, r3
 800d31e:	d3af      	bcc.n	800d280 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800d320:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800d324:	2b03      	cmp	r3, #3
 800d326:	d10d      	bne.n	800d344 <f_mkfs+0x700>
 800d328:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d32a:	e00c      	b.n	800d346 <f_mkfs+0x702>
 800d32c:	08015e78 	.word	0x08015e78
 800d330:	08015e84 	.word	0x08015e84
 800d334:	08015e98 	.word	0x08015e98
 800d338:	41615252 	.word	0x41615252
 800d33c:	61417272 	.word	0x61417272
 800d340:	00fffff8 	.word	0x00fffff8
 800d344:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d346:	663b      	str	r3, [r7, #96]	; 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800d348:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d34a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d34c:	4293      	cmp	r3, r2
 800d34e:	bf28      	it	cs
 800d350:	4613      	movcs	r3, r2
 800d352:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800d354:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800d358:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d35a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d35c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d35e:	f7fd fac1 	bl	800a8e4 <disk_write>
 800d362:	4603      	mov	r3, r0
 800d364:	2b00      	cmp	r3, #0
 800d366:	d001      	beq.n	800d36c <f_mkfs+0x728>
 800d368:	2301      	movs	r3, #1
 800d36a:	e091      	b.n	800d490 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 800d36c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d36e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d370:	4413      	add	r3, r2
 800d372:	667b      	str	r3, [r7, #100]	; 0x64
 800d374:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d376:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d378:	1ad3      	subs	r3, r2, r3
 800d37a:	663b      	str	r3, [r7, #96]	; 0x60
		} while (nsect);
 800d37c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d1e2      	bne.n	800d348 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 800d382:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800d386:	2b03      	cmp	r3, #3
 800d388:	d103      	bne.n	800d392 <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 800d38a:	230c      	movs	r3, #12
 800d38c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800d390:	e010      	b.n	800d3b4 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 800d392:	693b      	ldr	r3, [r7, #16]
 800d394:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d398:	d303      	bcc.n	800d3a2 <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 800d39a:	2306      	movs	r3, #6
 800d39c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800d3a0:	e008      	b.n	800d3b4 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 800d3a2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800d3a6:	2b02      	cmp	r3, #2
 800d3a8:	d101      	bne.n	800d3ae <f_mkfs+0x76a>
 800d3aa:	2304      	movs	r3, #4
 800d3ac:	e000      	b.n	800d3b0 <f_mkfs+0x76c>
 800d3ae:	2301      	movs	r3, #1
 800d3b0:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 800d3b4:	7afb      	ldrb	r3, [r7, #11]
 800d3b6:	f003 0308 	and.w	r3, r3, #8
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d15b      	bne.n	800d476 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 800d3be:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800d3c0:	461a      	mov	r2, r3
 800d3c2:	2100      	movs	r1, #0
 800d3c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d3c6:	f7fd fb6e 	bl	800aaa6 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800d3ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3cc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d3d0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	f7fd fafe 	bl	800a9d6 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 800d3da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3dc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800d3e0:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 800d3e2:	69bb      	ldr	r3, [r7, #24]
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 800d3e8:	69bb      	ldr	r3, [r7, #24]
 800d3ea:	3301      	adds	r3, #1
 800d3ec:	2201      	movs	r2, #1
 800d3ee:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 800d3f0:	69bb      	ldr	r3, [r7, #24]
 800d3f2:	3302      	adds	r3, #2
 800d3f4:	2201      	movs	r2, #1
 800d3f6:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 800d3f8:	69bb      	ldr	r3, [r7, #24]
 800d3fa:	3303      	adds	r3, #3
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 800d400:	69bb      	ldr	r3, [r7, #24]
 800d402:	3304      	adds	r3, #4
 800d404:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 800d408:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 800d40a:	693a      	ldr	r2, [r7, #16]
 800d40c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d40e:	441a      	add	r2, r3
 800d410:	4b21      	ldr	r3, [pc, #132]	; (800d498 <f_mkfs+0x854>)
 800d412:	fba3 1302 	umull	r1, r3, r3, r2
 800d416:	1ad2      	subs	r2, r2, r3
 800d418:	0852      	lsrs	r2, r2, #1
 800d41a:	4413      	add	r3, r2
 800d41c:	0b5b      	lsrs	r3, r3, #13
 800d41e:	65fb      	str	r3, [r7, #92]	; 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 800d420:	69bb      	ldr	r3, [r7, #24]
 800d422:	3305      	adds	r3, #5
 800d424:	22fe      	movs	r2, #254	; 0xfe
 800d426:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 800d428:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d42a:	089b      	lsrs	r3, r3, #2
 800d42c:	b2da      	uxtb	r2, r3
 800d42e:	69bb      	ldr	r3, [r7, #24]
 800d430:	3306      	adds	r3, #6
 800d432:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 800d436:	b2d2      	uxtb	r2, r2
 800d438:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 800d43a:	69bb      	ldr	r3, [r7, #24]
 800d43c:	3307      	adds	r3, #7
 800d43e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d440:	b2d2      	uxtb	r2, r2
 800d442:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 800d444:	69bb      	ldr	r3, [r7, #24]
 800d446:	3308      	adds	r3, #8
 800d448:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d44a:	4618      	mov	r0, r3
 800d44c:	f7fd fade 	bl	800aa0c <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 800d450:	69bb      	ldr	r3, [r7, #24]
 800d452:	330c      	adds	r3, #12
 800d454:	693a      	ldr	r2, [r7, #16]
 800d456:	4611      	mov	r1, r2
 800d458:	4618      	mov	r0, r3
 800d45a:	f7fd fad7 	bl	800aa0c <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800d45e:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800d462:	2301      	movs	r3, #1
 800d464:	2200      	movs	r2, #0
 800d466:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d468:	f7fd fa3c 	bl	800a8e4 <disk_write>
 800d46c:	4603      	mov	r3, r0
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d001      	beq.n	800d476 <f_mkfs+0x832>
 800d472:	2301      	movs	r3, #1
 800d474:	e00c      	b.n	800d490 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 800d476:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800d47a:	2200      	movs	r2, #0
 800d47c:	2100      	movs	r1, #0
 800d47e:	4618      	mov	r0, r3
 800d480:	f7fd fa50 	bl	800a924 <disk_ioctl>
 800d484:	4603      	mov	r3, r0
 800d486:	2b00      	cmp	r3, #0
 800d488:	d001      	beq.n	800d48e <f_mkfs+0x84a>
 800d48a:	2301      	movs	r3, #1
 800d48c:	e000      	b.n	800d490 <f_mkfs+0x84c>

	return FR_OK;
 800d48e:	2300      	movs	r3, #0
}
 800d490:	4618      	mov	r0, r3
 800d492:	3774      	adds	r7, #116	; 0x74
 800d494:	46bd      	mov	sp, r7
 800d496:	bd90      	pop	{r4, r7, pc}
 800d498:	0515565b 	.word	0x0515565b

0800d49c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d49c:	b480      	push	{r7}
 800d49e:	b087      	sub	sp, #28
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	60f8      	str	r0, [r7, #12]
 800d4a4:	60b9      	str	r1, [r7, #8]
 800d4a6:	4613      	mov	r3, r2
 800d4a8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d4aa:	2301      	movs	r3, #1
 800d4ac:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d4ae:	2300      	movs	r3, #0
 800d4b0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d4b2:	4b1f      	ldr	r3, [pc, #124]	; (800d530 <FATFS_LinkDriverEx+0x94>)
 800d4b4:	7a5b      	ldrb	r3, [r3, #9]
 800d4b6:	b2db      	uxtb	r3, r3
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d131      	bne.n	800d520 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d4bc:	4b1c      	ldr	r3, [pc, #112]	; (800d530 <FATFS_LinkDriverEx+0x94>)
 800d4be:	7a5b      	ldrb	r3, [r3, #9]
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	461a      	mov	r2, r3
 800d4c4:	4b1a      	ldr	r3, [pc, #104]	; (800d530 <FATFS_LinkDriverEx+0x94>)
 800d4c6:	2100      	movs	r1, #0
 800d4c8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d4ca:	4b19      	ldr	r3, [pc, #100]	; (800d530 <FATFS_LinkDriverEx+0x94>)
 800d4cc:	7a5b      	ldrb	r3, [r3, #9]
 800d4ce:	b2db      	uxtb	r3, r3
 800d4d0:	4a17      	ldr	r2, [pc, #92]	; (800d530 <FATFS_LinkDriverEx+0x94>)
 800d4d2:	009b      	lsls	r3, r3, #2
 800d4d4:	4413      	add	r3, r2
 800d4d6:	68fa      	ldr	r2, [r7, #12]
 800d4d8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d4da:	4b15      	ldr	r3, [pc, #84]	; (800d530 <FATFS_LinkDriverEx+0x94>)
 800d4dc:	7a5b      	ldrb	r3, [r3, #9]
 800d4de:	b2db      	uxtb	r3, r3
 800d4e0:	461a      	mov	r2, r3
 800d4e2:	4b13      	ldr	r3, [pc, #76]	; (800d530 <FATFS_LinkDriverEx+0x94>)
 800d4e4:	4413      	add	r3, r2
 800d4e6:	79fa      	ldrb	r2, [r7, #7]
 800d4e8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d4ea:	4b11      	ldr	r3, [pc, #68]	; (800d530 <FATFS_LinkDriverEx+0x94>)
 800d4ec:	7a5b      	ldrb	r3, [r3, #9]
 800d4ee:	b2db      	uxtb	r3, r3
 800d4f0:	1c5a      	adds	r2, r3, #1
 800d4f2:	b2d1      	uxtb	r1, r2
 800d4f4:	4a0e      	ldr	r2, [pc, #56]	; (800d530 <FATFS_LinkDriverEx+0x94>)
 800d4f6:	7251      	strb	r1, [r2, #9]
 800d4f8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d4fa:	7dbb      	ldrb	r3, [r7, #22]
 800d4fc:	3330      	adds	r3, #48	; 0x30
 800d4fe:	b2da      	uxtb	r2, r3
 800d500:	68bb      	ldr	r3, [r7, #8]
 800d502:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d504:	68bb      	ldr	r3, [r7, #8]
 800d506:	3301      	adds	r3, #1
 800d508:	223a      	movs	r2, #58	; 0x3a
 800d50a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d50c:	68bb      	ldr	r3, [r7, #8]
 800d50e:	3302      	adds	r3, #2
 800d510:	222f      	movs	r2, #47	; 0x2f
 800d512:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d514:	68bb      	ldr	r3, [r7, #8]
 800d516:	3303      	adds	r3, #3
 800d518:	2200      	movs	r2, #0
 800d51a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d51c:	2300      	movs	r3, #0
 800d51e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d520:	7dfb      	ldrb	r3, [r7, #23]
}
 800d522:	4618      	mov	r0, r3
 800d524:	371c      	adds	r7, #28
 800d526:	46bd      	mov	sp, r7
 800d528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52c:	4770      	bx	lr
 800d52e:	bf00      	nop
 800d530:	20000dec 	.word	0x20000dec

0800d534 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d534:	b580      	push	{r7, lr}
 800d536:	b082      	sub	sp, #8
 800d538:	af00      	add	r7, sp, #0
 800d53a:	6078      	str	r0, [r7, #4]
 800d53c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d53e:	2200      	movs	r2, #0
 800d540:	6839      	ldr	r1, [r7, #0]
 800d542:	6878      	ldr	r0, [r7, #4]
 800d544:	f7ff ffaa 	bl	800d49c <FATFS_LinkDriverEx>
 800d548:	4603      	mov	r3, r0
}
 800d54a:	4618      	mov	r0, r3
 800d54c:	3708      	adds	r7, #8
 800d54e:	46bd      	mov	sp, r7
 800d550:	bd80      	pop	{r7, pc}

0800d552 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800d552:	b580      	push	{r7, lr}
 800d554:	b084      	sub	sp, #16
 800d556:	af00      	add	r7, sp, #0
 800d558:	4603      	mov	r3, r0
 800d55a:	6039      	str	r1, [r7, #0]
 800d55c:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osMutexDef(MTX);
    *sobj = osMutexCreate(osMutex(MTX));
#else
    *sobj = osMutexNew(NULL);
 800d55e:	2000      	movs	r0, #0
 800d560:	f000 fa14 	bl	800d98c <osMutexNew>
 800d564:	4602      	mov	r2, r0
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 800d56a:	683b      	ldr	r3, [r7, #0]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	bf14      	ite	ne
 800d572:	2301      	movne	r3, #1
 800d574:	2300      	moveq	r3, #0
 800d576:	b2db      	uxtb	r3, r3
 800d578:	60fb      	str	r3, [r7, #12]

    return ret;
 800d57a:	68fb      	ldr	r3, [r7, #12]
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	3710      	adds	r7, #16
 800d580:	46bd      	mov	sp, r7
 800d582:	bd80      	pop	{r7, pc}

0800d584 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b082      	sub	sp, #8
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
 800d58c:	6878      	ldr	r0, [r7, #4]
 800d58e:	f000 fb0b 	bl	800dba8 <osMutexDelete>
#else
    osSemaphoreDelete (sobj);
#endif
    return 1;
 800d592:	2301      	movs	r3, #1
}
 800d594:	4618      	mov	r0, r3
 800d596:	3708      	adds	r7, #8
 800d598:	46bd      	mov	sp, r7
 800d59a:	bd80      	pop	{r7, pc}

0800d59c <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b084      	sub	sp, #16
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	60fb      	str	r3, [r7, #12]
#endif

#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
 800d5a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800d5ac:	6878      	ldr	r0, [r7, #4]
 800d5ae:	f000 fa73 	bl	800da98 <osMutexAcquire>
 800d5b2:	4603      	mov	r3, r0
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d101      	bne.n	800d5bc <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 800d5b8:	2301      	movs	r3, #1
 800d5ba:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800d5bc:	68fb      	ldr	r3, [r7, #12]
}
 800d5be:	4618      	mov	r0, r3
 800d5c0:	3710      	adds	r7, #16
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	bd80      	pop	{r7, pc}

0800d5c6 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800d5c6:	b580      	push	{r7, lr}
 800d5c8:	b082      	sub	sp, #8
 800d5ca:	af00      	add	r7, sp, #0
 800d5cc:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
 800d5ce:	6878      	ldr	r0, [r7, #4]
 800d5d0:	f000 faad 	bl	800db2e <osMutexRelease>
#else
  osSemaphoreRelease(sobj);
#endif
}
 800d5d4:	bf00      	nop
 800d5d6:	3708      	adds	r7, #8
 800d5d8:	46bd      	mov	sp, r7
 800d5da:	bd80      	pop	{r7, pc}

0800d5dc <__NVIC_SetPriority>:
{
 800d5dc:	b480      	push	{r7}
 800d5de:	b083      	sub	sp, #12
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	4603      	mov	r3, r0
 800d5e4:	6039      	str	r1, [r7, #0]
 800d5e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d5e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	db0a      	blt.n	800d606 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d5f0:	683b      	ldr	r3, [r7, #0]
 800d5f2:	b2da      	uxtb	r2, r3
 800d5f4:	490c      	ldr	r1, [pc, #48]	; (800d628 <__NVIC_SetPriority+0x4c>)
 800d5f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d5fa:	0112      	lsls	r2, r2, #4
 800d5fc:	b2d2      	uxtb	r2, r2
 800d5fe:	440b      	add	r3, r1
 800d600:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800d604:	e00a      	b.n	800d61c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	b2da      	uxtb	r2, r3
 800d60a:	4908      	ldr	r1, [pc, #32]	; (800d62c <__NVIC_SetPriority+0x50>)
 800d60c:	79fb      	ldrb	r3, [r7, #7]
 800d60e:	f003 030f 	and.w	r3, r3, #15
 800d612:	3b04      	subs	r3, #4
 800d614:	0112      	lsls	r2, r2, #4
 800d616:	b2d2      	uxtb	r2, r2
 800d618:	440b      	add	r3, r1
 800d61a:	761a      	strb	r2, [r3, #24]
}
 800d61c:	bf00      	nop
 800d61e:	370c      	adds	r7, #12
 800d620:	46bd      	mov	sp, r7
 800d622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d626:	4770      	bx	lr
 800d628:	e000e100 	.word	0xe000e100
 800d62c:	e000ed00 	.word	0xe000ed00

0800d630 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800d630:	b580      	push	{r7, lr}
 800d632:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800d634:	4b05      	ldr	r3, [pc, #20]	; (800d64c <SysTick_Handler+0x1c>)
 800d636:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800d638:	f002 fd44 	bl	80100c4 <xTaskGetSchedulerState>
 800d63c:	4603      	mov	r3, r0
 800d63e:	2b01      	cmp	r3, #1
 800d640:	d001      	beq.n	800d646 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800d642:	f003 fc29 	bl	8010e98 <xPortSysTickHandler>
  }
}
 800d646:	bf00      	nop
 800d648:	bd80      	pop	{r7, pc}
 800d64a:	bf00      	nop
 800d64c:	e000e010 	.word	0xe000e010

0800d650 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d650:	b580      	push	{r7, lr}
 800d652:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800d654:	2100      	movs	r1, #0
 800d656:	f06f 0004 	mvn.w	r0, #4
 800d65a:	f7ff ffbf 	bl	800d5dc <__NVIC_SetPriority>
#endif
}
 800d65e:	bf00      	nop
 800d660:	bd80      	pop	{r7, pc}
	...

0800d664 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d664:	b480      	push	{r7}
 800d666:	b083      	sub	sp, #12
 800d668:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d66a:	f3ef 8305 	mrs	r3, IPSR
 800d66e:	603b      	str	r3, [r7, #0]
  return(result);
 800d670:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d672:	2b00      	cmp	r3, #0
 800d674:	d003      	beq.n	800d67e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800d676:	f06f 0305 	mvn.w	r3, #5
 800d67a:	607b      	str	r3, [r7, #4]
 800d67c:	e00c      	b.n	800d698 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d67e:	4b0a      	ldr	r3, [pc, #40]	; (800d6a8 <osKernelInitialize+0x44>)
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d105      	bne.n	800d692 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d686:	4b08      	ldr	r3, [pc, #32]	; (800d6a8 <osKernelInitialize+0x44>)
 800d688:	2201      	movs	r2, #1
 800d68a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d68c:	2300      	movs	r3, #0
 800d68e:	607b      	str	r3, [r7, #4]
 800d690:	e002      	b.n	800d698 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800d692:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d696:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d698:	687b      	ldr	r3, [r7, #4]
}
 800d69a:	4618      	mov	r0, r3
 800d69c:	370c      	adds	r7, #12
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a4:	4770      	bx	lr
 800d6a6:	bf00      	nop
 800d6a8:	20000df8 	.word	0x20000df8

0800d6ac <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b082      	sub	sp, #8
 800d6b0:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 800d6b2:	f002 fd07 	bl	80100c4 <xTaskGetSchedulerState>
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d004      	beq.n	800d6c6 <osKernelGetState+0x1a>
 800d6bc:	2b02      	cmp	r3, #2
 800d6be:	d105      	bne.n	800d6cc <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 800d6c0:	2302      	movs	r3, #2
 800d6c2:	607b      	str	r3, [r7, #4]
      break;
 800d6c4:	e00c      	b.n	800d6e0 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 800d6c6:	2303      	movs	r3, #3
 800d6c8:	607b      	str	r3, [r7, #4]
      break;
 800d6ca:	e009      	b.n	800d6e0 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 800d6cc:	4b07      	ldr	r3, [pc, #28]	; (800d6ec <osKernelGetState+0x40>)
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	2b01      	cmp	r3, #1
 800d6d2:	d102      	bne.n	800d6da <osKernelGetState+0x2e>
        state = osKernelReady;
 800d6d4:	2301      	movs	r3, #1
 800d6d6:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 800d6d8:	e001      	b.n	800d6de <osKernelGetState+0x32>
        state = osKernelInactive;
 800d6da:	2300      	movs	r3, #0
 800d6dc:	607b      	str	r3, [r7, #4]
      break;
 800d6de:	bf00      	nop
  }

  return (state);
 800d6e0:	687b      	ldr	r3, [r7, #4]
}
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	3708      	adds	r7, #8
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}
 800d6ea:	bf00      	nop
 800d6ec:	20000df8 	.word	0x20000df8

0800d6f0 <osKernelStart>:

osStatus_t osKernelStart (void) {
 800d6f0:	b580      	push	{r7, lr}
 800d6f2:	b082      	sub	sp, #8
 800d6f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d6f6:	f3ef 8305 	mrs	r3, IPSR
 800d6fa:	603b      	str	r3, [r7, #0]
  return(result);
 800d6fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d003      	beq.n	800d70a <osKernelStart+0x1a>
    stat = osErrorISR;
 800d702:	f06f 0305 	mvn.w	r3, #5
 800d706:	607b      	str	r3, [r7, #4]
 800d708:	e010      	b.n	800d72c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d70a:	4b0b      	ldr	r3, [pc, #44]	; (800d738 <osKernelStart+0x48>)
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	2b01      	cmp	r3, #1
 800d710:	d109      	bne.n	800d726 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d712:	f7ff ff9d 	bl	800d650 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d716:	4b08      	ldr	r3, [pc, #32]	; (800d738 <osKernelStart+0x48>)
 800d718:	2202      	movs	r2, #2
 800d71a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d71c:	f002 f854 	bl	800f7c8 <vTaskStartScheduler>
      stat = osOK;
 800d720:	2300      	movs	r3, #0
 800d722:	607b      	str	r3, [r7, #4]
 800d724:	e002      	b.n	800d72c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800d726:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d72a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d72c:	687b      	ldr	r3, [r7, #4]
}
 800d72e:	4618      	mov	r0, r3
 800d730:	3708      	adds	r7, #8
 800d732:	46bd      	mov	sp, r7
 800d734:	bd80      	pop	{r7, pc}
 800d736:	bf00      	nop
 800d738:	20000df8 	.word	0x20000df8

0800d73c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b082      	sub	sp, #8
 800d740:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d742:	f3ef 8305 	mrs	r3, IPSR
 800d746:	603b      	str	r3, [r7, #0]
  return(result);
 800d748:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d003      	beq.n	800d756 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800d74e:	f002 f967 	bl	800fa20 <xTaskGetTickCountFromISR>
 800d752:	6078      	str	r0, [r7, #4]
 800d754:	e002      	b.n	800d75c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800d756:	f002 f953 	bl	800fa00 <xTaskGetTickCount>
 800d75a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800d75c:	687b      	ldr	r3, [r7, #4]
}
 800d75e:	4618      	mov	r0, r3
 800d760:	3708      	adds	r7, #8
 800d762:	46bd      	mov	sp, r7
 800d764:	bd80      	pop	{r7, pc}
	...

0800d768 <OS_Tick_GetCount>:
uint32_t osKernelGetTickFreq (void) {
  return (configTICK_RATE_HZ);
}

/* Get OS Tick count value */
static uint32_t OS_Tick_GetCount (void) {
 800d768:	b480      	push	{r7}
 800d76a:	b083      	sub	sp, #12
 800d76c:	af00      	add	r7, sp, #0
  uint32_t load = SysTick->LOAD;
 800d76e:	4b06      	ldr	r3, [pc, #24]	; (800d788 <OS_Tick_GetCount+0x20>)
 800d770:	685b      	ldr	r3, [r3, #4]
 800d772:	607b      	str	r3, [r7, #4]
  return  (load - SysTick->VAL);
 800d774:	4b04      	ldr	r3, [pc, #16]	; (800d788 <OS_Tick_GetCount+0x20>)
 800d776:	689b      	ldr	r3, [r3, #8]
 800d778:	687a      	ldr	r2, [r7, #4]
 800d77a:	1ad3      	subs	r3, r2, r3
}
 800d77c:	4618      	mov	r0, r3
 800d77e:	370c      	adds	r7, #12
 800d780:	46bd      	mov	sp, r7
 800d782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d786:	4770      	bx	lr
 800d788:	e000e010 	.word	0xe000e010

0800d78c <OS_Tick_GetOverflow>:

/* Get OS Tick overflow status */
static uint32_t OS_Tick_GetOverflow (void) {
 800d78c:	b480      	push	{r7}
 800d78e:	af00      	add	r7, sp, #0
  return ((SysTick->CTRL >> 16) & 1U);
 800d790:	4b04      	ldr	r3, [pc, #16]	; (800d7a4 <OS_Tick_GetOverflow+0x18>)
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	0c1b      	lsrs	r3, r3, #16
 800d796:	f003 0301 	and.w	r3, r3, #1
}
 800d79a:	4618      	mov	r0, r3
 800d79c:	46bd      	mov	sp, r7
 800d79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a2:	4770      	bx	lr
 800d7a4:	e000e010 	.word	0xe000e010

0800d7a8 <OS_Tick_GetInterval>:

/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void) {
 800d7a8:	b480      	push	{r7}
 800d7aa:	af00      	add	r7, sp, #0
  return (SysTick->LOAD + 1U);
 800d7ac:	4b03      	ldr	r3, [pc, #12]	; (800d7bc <OS_Tick_GetInterval+0x14>)
 800d7ae:	685b      	ldr	r3, [r3, #4]
 800d7b0:	3301      	adds	r3, #1
}
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ba:	4770      	bx	lr
 800d7bc:	e000e010 	.word	0xe000e010

0800d7c0 <osKernelGetSysTimerCount>:

uint32_t osKernelGetSysTimerCount (void) {
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b086      	sub	sp, #24
 800d7c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d7c6:	f3ef 8310 	mrs	r3, PRIMASK
 800d7ca:	60bb      	str	r3, [r7, #8]
  return(result);
 800d7cc:	68bb      	ldr	r3, [r7, #8]
  uint32_t irqmask = IS_IRQ_MASKED();
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d105      	bne.n	800d7de <osKernelGetSysTimerCount+0x1e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d7d2:	f3ef 8311 	mrs	r3, BASEPRI
 800d7d6:	607b      	str	r3, [r7, #4]
  return(result);
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d001      	beq.n	800d7e2 <osKernelGetSysTimerCount+0x22>
 800d7de:	2301      	movs	r3, #1
 800d7e0:	e000      	b.n	800d7e4 <osKernelGetSysTimerCount+0x24>
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800d7e6:	b672      	cpsid	i
}
 800d7e8:	bf00      	nop
  TickType_t ticks;
  uint32_t val;

  __disable_irq();

  ticks = xTaskGetTickCount();
 800d7ea:	f002 f909 	bl	800fa00 <xTaskGetTickCount>
 800d7ee:	6178      	str	r0, [r7, #20]
  val   = OS_Tick_GetCount();
 800d7f0:	f7ff ffba 	bl	800d768 <OS_Tick_GetCount>
 800d7f4:	6138      	str	r0, [r7, #16]

  if (OS_Tick_GetOverflow() != 0U) {
 800d7f6:	f7ff ffc9 	bl	800d78c <OS_Tick_GetOverflow>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d005      	beq.n	800d80c <osKernelGetSysTimerCount+0x4c>
    val = OS_Tick_GetCount();
 800d800:	f7ff ffb2 	bl	800d768 <OS_Tick_GetCount>
 800d804:	6138      	str	r0, [r7, #16]
    ticks++;
 800d806:	697b      	ldr	r3, [r7, #20]
 800d808:	3301      	adds	r3, #1
 800d80a:	617b      	str	r3, [r7, #20]
  }
  val += ticks * OS_Tick_GetInterval();
 800d80c:	f7ff ffcc 	bl	800d7a8 <OS_Tick_GetInterval>
 800d810:	4602      	mov	r2, r0
 800d812:	697b      	ldr	r3, [r7, #20]
 800d814:	fb02 f303 	mul.w	r3, r2, r3
 800d818:	693a      	ldr	r2, [r7, #16]
 800d81a:	4413      	add	r3, r2
 800d81c:	613b      	str	r3, [r7, #16]

  if (irqmask == 0U) {
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d101      	bne.n	800d828 <osKernelGetSysTimerCount+0x68>
  __ASM volatile ("cpsie i" : : : "memory");
 800d824:	b662      	cpsie	i
}
 800d826:	bf00      	nop
    __enable_irq();
  }

  return (val);
 800d828:	693b      	ldr	r3, [r7, #16]
}
 800d82a:	4618      	mov	r0, r3
 800d82c:	3718      	adds	r7, #24
 800d82e:	46bd      	mov	sp, r7
 800d830:	bd80      	pop	{r7, pc}

0800d832 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d832:	b580      	push	{r7, lr}
 800d834:	b08e      	sub	sp, #56	; 0x38
 800d836:	af04      	add	r7, sp, #16
 800d838:	60f8      	str	r0, [r7, #12]
 800d83a:	60b9      	str	r1, [r7, #8]
 800d83c:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d83e:	2300      	movs	r3, #0
 800d840:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d842:	f3ef 8305 	mrs	r3, IPSR
 800d846:	617b      	str	r3, [r7, #20]
  return(result);
 800d848:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d17e      	bne.n	800d94c <osThreadNew+0x11a>
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d07b      	beq.n	800d94c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800d854:	2380      	movs	r3, #128	; 0x80
 800d856:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800d858:	2318      	movs	r3, #24
 800d85a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800d85c:	2300      	movs	r3, #0
 800d85e:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800d860:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d864:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d045      	beq.n	800d8f8 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	2b00      	cmp	r3, #0
 800d872:	d002      	beq.n	800d87a <osThreadNew+0x48>
        name = attr->name;
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	699b      	ldr	r3, [r3, #24]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d002      	beq.n	800d888 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	699b      	ldr	r3, [r3, #24]
 800d886:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d888:	69fb      	ldr	r3, [r7, #28]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d008      	beq.n	800d8a0 <osThreadNew+0x6e>
 800d88e:	69fb      	ldr	r3, [r7, #28]
 800d890:	2b38      	cmp	r3, #56	; 0x38
 800d892:	d805      	bhi.n	800d8a0 <osThreadNew+0x6e>
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	685b      	ldr	r3, [r3, #4]
 800d898:	f003 0301 	and.w	r3, r3, #1
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d001      	beq.n	800d8a4 <osThreadNew+0x72>
        return (NULL);
 800d8a0:	2300      	movs	r3, #0
 800d8a2:	e054      	b.n	800d94e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	695b      	ldr	r3, [r3, #20]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d003      	beq.n	800d8b4 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	695b      	ldr	r3, [r3, #20]
 800d8b0:	089b      	lsrs	r3, r3, #2
 800d8b2:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	689b      	ldr	r3, [r3, #8]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d00e      	beq.n	800d8da <osThreadNew+0xa8>
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	68db      	ldr	r3, [r3, #12]
 800d8c0:	2bbb      	cmp	r3, #187	; 0xbb
 800d8c2:	d90a      	bls.n	800d8da <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d006      	beq.n	800d8da <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	695b      	ldr	r3, [r3, #20]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d002      	beq.n	800d8da <osThreadNew+0xa8>
        mem = 1;
 800d8d4:	2301      	movs	r3, #1
 800d8d6:	61bb      	str	r3, [r7, #24]
 800d8d8:	e010      	b.n	800d8fc <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	689b      	ldr	r3, [r3, #8]
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d10c      	bne.n	800d8fc <osThreadNew+0xca>
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	68db      	ldr	r3, [r3, #12]
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d108      	bne.n	800d8fc <osThreadNew+0xca>
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	691b      	ldr	r3, [r3, #16]
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d104      	bne.n	800d8fc <osThreadNew+0xca>
          mem = 0;
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	61bb      	str	r3, [r7, #24]
 800d8f6:	e001      	b.n	800d8fc <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800d8f8:	2300      	movs	r3, #0
 800d8fa:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d8fc:	69bb      	ldr	r3, [r7, #24]
 800d8fe:	2b01      	cmp	r3, #1
 800d900:	d110      	bne.n	800d924 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d906:	687a      	ldr	r2, [r7, #4]
 800d908:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d90a:	9202      	str	r2, [sp, #8]
 800d90c:	9301      	str	r3, [sp, #4]
 800d90e:	69fb      	ldr	r3, [r7, #28]
 800d910:	9300      	str	r3, [sp, #0]
 800d912:	68bb      	ldr	r3, [r7, #8]
 800d914:	6a3a      	ldr	r2, [r7, #32]
 800d916:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d918:	68f8      	ldr	r0, [r7, #12]
 800d91a:	f001 fd69 	bl	800f3f0 <xTaskCreateStatic>
 800d91e:	4603      	mov	r3, r0
 800d920:	613b      	str	r3, [r7, #16]
 800d922:	e013      	b.n	800d94c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d924:	69bb      	ldr	r3, [r7, #24]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d110      	bne.n	800d94c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d92a:	6a3b      	ldr	r3, [r7, #32]
 800d92c:	b29a      	uxth	r2, r3
 800d92e:	f107 0310 	add.w	r3, r7, #16
 800d932:	9301      	str	r3, [sp, #4]
 800d934:	69fb      	ldr	r3, [r7, #28]
 800d936:	9300      	str	r3, [sp, #0]
 800d938:	68bb      	ldr	r3, [r7, #8]
 800d93a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d93c:	68f8      	ldr	r0, [r7, #12]
 800d93e:	f001 fdb4 	bl	800f4aa <xTaskCreate>
 800d942:	4603      	mov	r3, r0
 800d944:	2b01      	cmp	r3, #1
 800d946:	d001      	beq.n	800d94c <osThreadNew+0x11a>
            hTask = NULL;
 800d948:	2300      	movs	r3, #0
 800d94a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d94c:	693b      	ldr	r3, [r7, #16]
}
 800d94e:	4618      	mov	r0, r3
 800d950:	3728      	adds	r7, #40	; 0x28
 800d952:	46bd      	mov	sp, r7
 800d954:	bd80      	pop	{r7, pc}

0800d956 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800d956:	b580      	push	{r7, lr}
 800d958:	b084      	sub	sp, #16
 800d95a:	af00      	add	r7, sp, #0
 800d95c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d95e:	f3ef 8305 	mrs	r3, IPSR
 800d962:	60bb      	str	r3, [r7, #8]
  return(result);
 800d964:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d966:	2b00      	cmp	r3, #0
 800d968:	d003      	beq.n	800d972 <osDelay+0x1c>
    stat = osErrorISR;
 800d96a:	f06f 0305 	mvn.w	r3, #5
 800d96e:	60fb      	str	r3, [r7, #12]
 800d970:	e007      	b.n	800d982 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800d972:	2300      	movs	r3, #0
 800d974:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d002      	beq.n	800d982 <osDelay+0x2c>
      vTaskDelay(ticks);
 800d97c:	6878      	ldr	r0, [r7, #4]
 800d97e:	f001 feef 	bl	800f760 <vTaskDelay>
    }
  }

  return (stat);
 800d982:	68fb      	ldr	r3, [r7, #12]
}
 800d984:	4618      	mov	r0, r3
 800d986:	3710      	adds	r7, #16
 800d988:	46bd      	mov	sp, r7
 800d98a:	bd80      	pop	{r7, pc}

0800d98c <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b088      	sub	sp, #32
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800d994:	2300      	movs	r3, #0
 800d996:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d998:	f3ef 8305 	mrs	r3, IPSR
 800d99c:	60bb      	str	r3, [r7, #8]
  return(result);
 800d99e:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d174      	bne.n	800da8e <osMutexNew+0x102>
    if (attr != NULL) {
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d003      	beq.n	800d9b2 <osMutexNew+0x26>
      type = attr->attr_bits;
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	685b      	ldr	r3, [r3, #4]
 800d9ae:	61bb      	str	r3, [r7, #24]
 800d9b0:	e001      	b.n	800d9b6 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800d9b6:	69bb      	ldr	r3, [r7, #24]
 800d9b8:	f003 0301 	and.w	r3, r3, #1
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d002      	beq.n	800d9c6 <osMutexNew+0x3a>
      rmtx = 1U;
 800d9c0:	2301      	movs	r3, #1
 800d9c2:	617b      	str	r3, [r7, #20]
 800d9c4:	e001      	b.n	800d9ca <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800d9ca:	69bb      	ldr	r3, [r7, #24]
 800d9cc:	f003 0308 	and.w	r3, r3, #8
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d15c      	bne.n	800da8e <osMutexNew+0x102>
      mem = -1;
 800d9d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d9d8:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d015      	beq.n	800da0c <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	689b      	ldr	r3, [r3, #8]
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d006      	beq.n	800d9f6 <osMutexNew+0x6a>
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	68db      	ldr	r3, [r3, #12]
 800d9ec:	2b4f      	cmp	r3, #79	; 0x4f
 800d9ee:	d902      	bls.n	800d9f6 <osMutexNew+0x6a>
          mem = 1;
 800d9f0:	2301      	movs	r3, #1
 800d9f2:	613b      	str	r3, [r7, #16]
 800d9f4:	e00c      	b.n	800da10 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	689b      	ldr	r3, [r3, #8]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d108      	bne.n	800da10 <osMutexNew+0x84>
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	68db      	ldr	r3, [r3, #12]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d104      	bne.n	800da10 <osMutexNew+0x84>
            mem = 0;
 800da06:	2300      	movs	r3, #0
 800da08:	613b      	str	r3, [r7, #16]
 800da0a:	e001      	b.n	800da10 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800da0c:	2300      	movs	r3, #0
 800da0e:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800da10:	693b      	ldr	r3, [r7, #16]
 800da12:	2b01      	cmp	r3, #1
 800da14:	d112      	bne.n	800da3c <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800da16:	697b      	ldr	r3, [r7, #20]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d007      	beq.n	800da2c <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	689b      	ldr	r3, [r3, #8]
 800da20:	4619      	mov	r1, r3
 800da22:	2004      	movs	r0, #4
 800da24:	f000 fd8f 	bl	800e546 <xQueueCreateMutexStatic>
 800da28:	61f8      	str	r0, [r7, #28]
 800da2a:	e016      	b.n	800da5a <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	689b      	ldr	r3, [r3, #8]
 800da30:	4619      	mov	r1, r3
 800da32:	2001      	movs	r0, #1
 800da34:	f000 fd87 	bl	800e546 <xQueueCreateMutexStatic>
 800da38:	61f8      	str	r0, [r7, #28]
 800da3a:	e00e      	b.n	800da5a <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800da3c:	693b      	ldr	r3, [r7, #16]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d10b      	bne.n	800da5a <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800da42:	697b      	ldr	r3, [r7, #20]
 800da44:	2b00      	cmp	r3, #0
 800da46:	d004      	beq.n	800da52 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800da48:	2004      	movs	r0, #4
 800da4a:	f000 fd64 	bl	800e516 <xQueueCreateMutex>
 800da4e:	61f8      	str	r0, [r7, #28]
 800da50:	e003      	b.n	800da5a <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800da52:	2001      	movs	r0, #1
 800da54:	f000 fd5f 	bl	800e516 <xQueueCreateMutex>
 800da58:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800da5a:	69fb      	ldr	r3, [r7, #28]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d00c      	beq.n	800da7a <osMutexNew+0xee>
        if (attr != NULL) {
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	2b00      	cmp	r3, #0
 800da64:	d003      	beq.n	800da6e <osMutexNew+0xe2>
          name = attr->name;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	60fb      	str	r3, [r7, #12]
 800da6c:	e001      	b.n	800da72 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800da6e:	2300      	movs	r3, #0
 800da70:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800da72:	68f9      	ldr	r1, [r7, #12]
 800da74:	69f8      	ldr	r0, [r7, #28]
 800da76:	f001 fc33 	bl	800f2e0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800da7a:	69fb      	ldr	r3, [r7, #28]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d006      	beq.n	800da8e <osMutexNew+0x102>
 800da80:	697b      	ldr	r3, [r7, #20]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d003      	beq.n	800da8e <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800da86:	69fb      	ldr	r3, [r7, #28]
 800da88:	f043 0301 	orr.w	r3, r3, #1
 800da8c:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800da8e:	69fb      	ldr	r3, [r7, #28]
}
 800da90:	4618      	mov	r0, r3
 800da92:	3720      	adds	r7, #32
 800da94:	46bd      	mov	sp, r7
 800da96:	bd80      	pop	{r7, pc}

0800da98 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800da98:	b580      	push	{r7, lr}
 800da9a:	b086      	sub	sp, #24
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
 800daa0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	f023 0301 	bic.w	r3, r3, #1
 800daa8:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	f003 0301 	and.w	r3, r3, #1
 800dab0:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800dab2:	2300      	movs	r3, #0
 800dab4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dab6:	f3ef 8305 	mrs	r3, IPSR
 800daba:	60bb      	str	r3, [r7, #8]
  return(result);
 800dabc:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d003      	beq.n	800daca <osMutexAcquire+0x32>
    stat = osErrorISR;
 800dac2:	f06f 0305 	mvn.w	r3, #5
 800dac6:	617b      	str	r3, [r7, #20]
 800dac8:	e02c      	b.n	800db24 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800daca:	693b      	ldr	r3, [r7, #16]
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d103      	bne.n	800dad8 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800dad0:	f06f 0303 	mvn.w	r3, #3
 800dad4:	617b      	str	r3, [r7, #20]
 800dad6:	e025      	b.n	800db24 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d011      	beq.n	800db02 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800dade:	6839      	ldr	r1, [r7, #0]
 800dae0:	6938      	ldr	r0, [r7, #16]
 800dae2:	f000 fd7f 	bl	800e5e4 <xQueueTakeMutexRecursive>
 800dae6:	4603      	mov	r3, r0
 800dae8:	2b01      	cmp	r3, #1
 800daea:	d01b      	beq.n	800db24 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800daec:	683b      	ldr	r3, [r7, #0]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d003      	beq.n	800dafa <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800daf2:	f06f 0301 	mvn.w	r3, #1
 800daf6:	617b      	str	r3, [r7, #20]
 800daf8:	e014      	b.n	800db24 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800dafa:	f06f 0302 	mvn.w	r3, #2
 800dafe:	617b      	str	r3, [r7, #20]
 800db00:	e010      	b.n	800db24 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800db02:	6839      	ldr	r1, [r7, #0]
 800db04:	6938      	ldr	r0, [r7, #16]
 800db06:	f001 f913 	bl	800ed30 <xQueueSemaphoreTake>
 800db0a:	4603      	mov	r3, r0
 800db0c:	2b01      	cmp	r3, #1
 800db0e:	d009      	beq.n	800db24 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	2b00      	cmp	r3, #0
 800db14:	d003      	beq.n	800db1e <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800db16:	f06f 0301 	mvn.w	r3, #1
 800db1a:	617b      	str	r3, [r7, #20]
 800db1c:	e002      	b.n	800db24 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800db1e:	f06f 0302 	mvn.w	r3, #2
 800db22:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800db24:	697b      	ldr	r3, [r7, #20]
}
 800db26:	4618      	mov	r0, r3
 800db28:	3718      	adds	r7, #24
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}

0800db2e <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800db2e:	b580      	push	{r7, lr}
 800db30:	b086      	sub	sp, #24
 800db32:	af00      	add	r7, sp, #0
 800db34:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	f023 0301 	bic.w	r3, r3, #1
 800db3c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	f003 0301 	and.w	r3, r3, #1
 800db44:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800db46:	2300      	movs	r3, #0
 800db48:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800db4a:	f3ef 8305 	mrs	r3, IPSR
 800db4e:	60bb      	str	r3, [r7, #8]
  return(result);
 800db50:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800db52:	2b00      	cmp	r3, #0
 800db54:	d003      	beq.n	800db5e <osMutexRelease+0x30>
    stat = osErrorISR;
 800db56:	f06f 0305 	mvn.w	r3, #5
 800db5a:	617b      	str	r3, [r7, #20]
 800db5c:	e01f      	b.n	800db9e <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800db5e:	693b      	ldr	r3, [r7, #16]
 800db60:	2b00      	cmp	r3, #0
 800db62:	d103      	bne.n	800db6c <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800db64:	f06f 0303 	mvn.w	r3, #3
 800db68:	617b      	str	r3, [r7, #20]
 800db6a:	e018      	b.n	800db9e <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d009      	beq.n	800db86 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800db72:	6938      	ldr	r0, [r7, #16]
 800db74:	f000 fd02 	bl	800e57c <xQueueGiveMutexRecursive>
 800db78:	4603      	mov	r3, r0
 800db7a:	2b01      	cmp	r3, #1
 800db7c:	d00f      	beq.n	800db9e <osMutexRelease+0x70>
        stat = osErrorResource;
 800db7e:	f06f 0302 	mvn.w	r3, #2
 800db82:	617b      	str	r3, [r7, #20]
 800db84:	e00b      	b.n	800db9e <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800db86:	2300      	movs	r3, #0
 800db88:	2200      	movs	r2, #0
 800db8a:	2100      	movs	r1, #0
 800db8c:	6938      	ldr	r0, [r7, #16]
 800db8e:	f000 fdc9 	bl	800e724 <xQueueGenericSend>
 800db92:	4603      	mov	r3, r0
 800db94:	2b01      	cmp	r3, #1
 800db96:	d002      	beq.n	800db9e <osMutexRelease+0x70>
        stat = osErrorResource;
 800db98:	f06f 0302 	mvn.w	r3, #2
 800db9c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800db9e:	697b      	ldr	r3, [r7, #20]
}
 800dba0:	4618      	mov	r0, r3
 800dba2:	3718      	adds	r7, #24
 800dba4:	46bd      	mov	sp, r7
 800dba6:	bd80      	pop	{r7, pc}

0800dba8 <osMutexDelete>:
  }

  return (owner);
}

osStatus_t osMutexDelete (osMutexId_t mutex_id) {
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b086      	sub	sp, #24
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	6078      	str	r0, [r7, #4]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  SemaphoreHandle_t hMutex;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f023 0301 	bic.w	r3, r3, #1
 800dbb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dbb8:	f3ef 8305 	mrs	r3, IPSR
 800dbbc:	60fb      	str	r3, [r7, #12]
  return(result);
 800dbbe:	68fb      	ldr	r3, [r7, #12]

  if (IS_IRQ()) {
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d003      	beq.n	800dbcc <osMutexDelete+0x24>
    stat = osErrorISR;
 800dbc4:	f06f 0305 	mvn.w	r3, #5
 800dbc8:	617b      	str	r3, [r7, #20]
 800dbca:	e00e      	b.n	800dbea <osMutexDelete+0x42>
  }
  else if (hMutex == NULL) {
 800dbcc:	693b      	ldr	r3, [r7, #16]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d103      	bne.n	800dbda <osMutexDelete+0x32>
    stat = osErrorParameter;
 800dbd2:	f06f 0303 	mvn.w	r3, #3
 800dbd6:	617b      	str	r3, [r7, #20]
 800dbd8:	e007      	b.n	800dbea <osMutexDelete+0x42>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hMutex);
 800dbda:	6938      	ldr	r0, [r7, #16]
 800dbdc:	f001 fbaa 	bl	800f334 <vQueueUnregisterQueue>
    #endif
    stat = osOK;
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hMutex);
 800dbe4:	6938      	ldr	r0, [r7, #16]
 800dbe6:	f001 fa2f 	bl	800f048 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800dbea:	697b      	ldr	r3, [r7, #20]
}
 800dbec:	4618      	mov	r0, r3
 800dbee:	3718      	adds	r7, #24
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	bd80      	pop	{r7, pc}

0800dbf4 <osSemaphoreNew>:
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b08a      	sub	sp, #40	; 0x28
 800dbf8:	af02      	add	r7, sp, #8
 800dbfa:	60f8      	str	r0, [r7, #12]
 800dbfc:	60b9      	str	r1, [r7, #8]
 800dbfe:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800dc00:	2300      	movs	r3, #0
 800dc02:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dc04:	f3ef 8305 	mrs	r3, IPSR
 800dc08:	613b      	str	r3, [r7, #16]
  return(result);
 800dc0a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d175      	bne.n	800dcfc <osSemaphoreNew+0x108>
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d072      	beq.n	800dcfc <osSemaphoreNew+0x108>
 800dc16:	68ba      	ldr	r2, [r7, #8]
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	429a      	cmp	r2, r3
 800dc1c:	d86e      	bhi.n	800dcfc <osSemaphoreNew+0x108>
    mem = -1;
 800dc1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dc22:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d015      	beq.n	800dc56 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	689b      	ldr	r3, [r3, #8]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d006      	beq.n	800dc40 <osSemaphoreNew+0x4c>
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	68db      	ldr	r3, [r3, #12]
 800dc36:	2b4f      	cmp	r3, #79	; 0x4f
 800dc38:	d902      	bls.n	800dc40 <osSemaphoreNew+0x4c>
        mem = 1;
 800dc3a:	2301      	movs	r3, #1
 800dc3c:	61bb      	str	r3, [r7, #24]
 800dc3e:	e00c      	b.n	800dc5a <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	689b      	ldr	r3, [r3, #8]
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d108      	bne.n	800dc5a <osSemaphoreNew+0x66>
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	68db      	ldr	r3, [r3, #12]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d104      	bne.n	800dc5a <osSemaphoreNew+0x66>
          mem = 0;
 800dc50:	2300      	movs	r3, #0
 800dc52:	61bb      	str	r3, [r7, #24]
 800dc54:	e001      	b.n	800dc5a <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800dc56:	2300      	movs	r3, #0
 800dc58:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800dc5a:	69bb      	ldr	r3, [r7, #24]
 800dc5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dc60:	d04c      	beq.n	800dcfc <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	2b01      	cmp	r3, #1
 800dc66:	d128      	bne.n	800dcba <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800dc68:	69bb      	ldr	r3, [r7, #24]
 800dc6a:	2b01      	cmp	r3, #1
 800dc6c:	d10a      	bne.n	800dc84 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	689b      	ldr	r3, [r3, #8]
 800dc72:	2203      	movs	r2, #3
 800dc74:	9200      	str	r2, [sp, #0]
 800dc76:	2200      	movs	r2, #0
 800dc78:	2100      	movs	r1, #0
 800dc7a:	2001      	movs	r0, #1
 800dc7c:	f000 fb5c 	bl	800e338 <xQueueGenericCreateStatic>
 800dc80:	61f8      	str	r0, [r7, #28]
 800dc82:	e005      	b.n	800dc90 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800dc84:	2203      	movs	r2, #3
 800dc86:	2100      	movs	r1, #0
 800dc88:	2001      	movs	r0, #1
 800dc8a:	f000 fbcd 	bl	800e428 <xQueueGenericCreate>
 800dc8e:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800dc90:	69fb      	ldr	r3, [r7, #28]
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d022      	beq.n	800dcdc <osSemaphoreNew+0xe8>
 800dc96:	68bb      	ldr	r3, [r7, #8]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d01f      	beq.n	800dcdc <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800dc9c:	2300      	movs	r3, #0
 800dc9e:	2200      	movs	r2, #0
 800dca0:	2100      	movs	r1, #0
 800dca2:	69f8      	ldr	r0, [r7, #28]
 800dca4:	f000 fd3e 	bl	800e724 <xQueueGenericSend>
 800dca8:	4603      	mov	r3, r0
 800dcaa:	2b01      	cmp	r3, #1
 800dcac:	d016      	beq.n	800dcdc <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800dcae:	69f8      	ldr	r0, [r7, #28]
 800dcb0:	f001 f9ca 	bl	800f048 <vQueueDelete>
            hSemaphore = NULL;
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	61fb      	str	r3, [r7, #28]
 800dcb8:	e010      	b.n	800dcdc <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800dcba:	69bb      	ldr	r3, [r7, #24]
 800dcbc:	2b01      	cmp	r3, #1
 800dcbe:	d108      	bne.n	800dcd2 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	689b      	ldr	r3, [r3, #8]
 800dcc4:	461a      	mov	r2, r3
 800dcc6:	68b9      	ldr	r1, [r7, #8]
 800dcc8:	68f8      	ldr	r0, [r7, #12]
 800dcca:	f000 fcc1 	bl	800e650 <xQueueCreateCountingSemaphoreStatic>
 800dcce:	61f8      	str	r0, [r7, #28]
 800dcd0:	e004      	b.n	800dcdc <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800dcd2:	68b9      	ldr	r1, [r7, #8]
 800dcd4:	68f8      	ldr	r0, [r7, #12]
 800dcd6:	f000 fcf2 	bl	800e6be <xQueueCreateCountingSemaphore>
 800dcda:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800dcdc:	69fb      	ldr	r3, [r7, #28]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d00c      	beq.n	800dcfc <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d003      	beq.n	800dcf0 <osSemaphoreNew+0xfc>
          name = attr->name;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	617b      	str	r3, [r7, #20]
 800dcee:	e001      	b.n	800dcf4 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800dcf4:	6979      	ldr	r1, [r7, #20]
 800dcf6:	69f8      	ldr	r0, [r7, #28]
 800dcf8:	f001 faf2 	bl	800f2e0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800dcfc:	69fb      	ldr	r3, [r7, #28]
}
 800dcfe:	4618      	mov	r0, r3
 800dd00:	3720      	adds	r7, #32
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}
	...

0800dd08 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800dd08:	b580      	push	{r7, lr}
 800dd0a:	b086      	sub	sp, #24
 800dd0c:	af00      	add	r7, sp, #0
 800dd0e:	6078      	str	r0, [r7, #4]
 800dd10:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800dd16:	2300      	movs	r3, #0
 800dd18:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800dd1a:	693b      	ldr	r3, [r7, #16]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d103      	bne.n	800dd28 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800dd20:	f06f 0303 	mvn.w	r3, #3
 800dd24:	617b      	str	r3, [r7, #20]
 800dd26:	e039      	b.n	800dd9c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dd28:	f3ef 8305 	mrs	r3, IPSR
 800dd2c:	60fb      	str	r3, [r7, #12]
  return(result);
 800dd2e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d022      	beq.n	800dd7a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800dd34:	683b      	ldr	r3, [r7, #0]
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d003      	beq.n	800dd42 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800dd3a:	f06f 0303 	mvn.w	r3, #3
 800dd3e:	617b      	str	r3, [r7, #20]
 800dd40:	e02c      	b.n	800dd9c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800dd42:	2300      	movs	r3, #0
 800dd44:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800dd46:	f107 0308 	add.w	r3, r7, #8
 800dd4a:	461a      	mov	r2, r3
 800dd4c:	2100      	movs	r1, #0
 800dd4e:	6938      	ldr	r0, [r7, #16]
 800dd50:	f001 f8fa 	bl	800ef48 <xQueueReceiveFromISR>
 800dd54:	4603      	mov	r3, r0
 800dd56:	2b01      	cmp	r3, #1
 800dd58:	d003      	beq.n	800dd62 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800dd5a:	f06f 0302 	mvn.w	r3, #2
 800dd5e:	617b      	str	r3, [r7, #20]
 800dd60:	e01c      	b.n	800dd9c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800dd62:	68bb      	ldr	r3, [r7, #8]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d019      	beq.n	800dd9c <osSemaphoreAcquire+0x94>
 800dd68:	4b0f      	ldr	r3, [pc, #60]	; (800dda8 <osSemaphoreAcquire+0xa0>)
 800dd6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd6e:	601a      	str	r2, [r3, #0]
 800dd70:	f3bf 8f4f 	dsb	sy
 800dd74:	f3bf 8f6f 	isb	sy
 800dd78:	e010      	b.n	800dd9c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800dd7a:	6839      	ldr	r1, [r7, #0]
 800dd7c:	6938      	ldr	r0, [r7, #16]
 800dd7e:	f000 ffd7 	bl	800ed30 <xQueueSemaphoreTake>
 800dd82:	4603      	mov	r3, r0
 800dd84:	2b01      	cmp	r3, #1
 800dd86:	d009      	beq.n	800dd9c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800dd88:	683b      	ldr	r3, [r7, #0]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d003      	beq.n	800dd96 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800dd8e:	f06f 0301 	mvn.w	r3, #1
 800dd92:	617b      	str	r3, [r7, #20]
 800dd94:	e002      	b.n	800dd9c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800dd96:	f06f 0302 	mvn.w	r3, #2
 800dd9a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800dd9c:	697b      	ldr	r3, [r7, #20]
}
 800dd9e:	4618      	mov	r0, r3
 800dda0:	3718      	adds	r7, #24
 800dda2:	46bd      	mov	sp, r7
 800dda4:	bd80      	pop	{r7, pc}
 800dda6:	bf00      	nop
 800dda8:	e000ed04 	.word	0xe000ed04

0800ddac <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800ddac:	b580      	push	{r7, lr}
 800ddae:	b086      	sub	sp, #24
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ddb8:	2300      	movs	r3, #0
 800ddba:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800ddbc:	693b      	ldr	r3, [r7, #16]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d103      	bne.n	800ddca <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800ddc2:	f06f 0303 	mvn.w	r3, #3
 800ddc6:	617b      	str	r3, [r7, #20]
 800ddc8:	e02c      	b.n	800de24 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ddca:	f3ef 8305 	mrs	r3, IPSR
 800ddce:	60fb      	str	r3, [r7, #12]
  return(result);
 800ddd0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d01a      	beq.n	800de0c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ddda:	f107 0308 	add.w	r3, r7, #8
 800ddde:	4619      	mov	r1, r3
 800dde0:	6938      	ldr	r0, [r7, #16]
 800dde2:	f000 fe38 	bl	800ea56 <xQueueGiveFromISR>
 800dde6:	4603      	mov	r3, r0
 800dde8:	2b01      	cmp	r3, #1
 800ddea:	d003      	beq.n	800ddf4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800ddec:	f06f 0302 	mvn.w	r3, #2
 800ddf0:	617b      	str	r3, [r7, #20]
 800ddf2:	e017      	b.n	800de24 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800ddf4:	68bb      	ldr	r3, [r7, #8]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d014      	beq.n	800de24 <osSemaphoreRelease+0x78>
 800ddfa:	4b0d      	ldr	r3, [pc, #52]	; (800de30 <osSemaphoreRelease+0x84>)
 800ddfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de00:	601a      	str	r2, [r3, #0]
 800de02:	f3bf 8f4f 	dsb	sy
 800de06:	f3bf 8f6f 	isb	sy
 800de0a:	e00b      	b.n	800de24 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800de0c:	2300      	movs	r3, #0
 800de0e:	2200      	movs	r2, #0
 800de10:	2100      	movs	r1, #0
 800de12:	6938      	ldr	r0, [r7, #16]
 800de14:	f000 fc86 	bl	800e724 <xQueueGenericSend>
 800de18:	4603      	mov	r3, r0
 800de1a:	2b01      	cmp	r3, #1
 800de1c:	d002      	beq.n	800de24 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800de1e:	f06f 0302 	mvn.w	r3, #2
 800de22:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800de24:	697b      	ldr	r3, [r7, #20]
}
 800de26:	4618      	mov	r0, r3
 800de28:	3718      	adds	r7, #24
 800de2a:	46bd      	mov	sp, r7
 800de2c:	bd80      	pop	{r7, pc}
 800de2e:	bf00      	nop
 800de30:	e000ed04 	.word	0xe000ed04

0800de34 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800de34:	b580      	push	{r7, lr}
 800de36:	b08a      	sub	sp, #40	; 0x28
 800de38:	af02      	add	r7, sp, #8
 800de3a:	60f8      	str	r0, [r7, #12]
 800de3c:	60b9      	str	r1, [r7, #8]
 800de3e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800de40:	2300      	movs	r3, #0
 800de42:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800de44:	f3ef 8305 	mrs	r3, IPSR
 800de48:	613b      	str	r3, [r7, #16]
  return(result);
 800de4a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d15f      	bne.n	800df10 <osMessageQueueNew+0xdc>
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d05c      	beq.n	800df10 <osMessageQueueNew+0xdc>
 800de56:	68bb      	ldr	r3, [r7, #8]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d059      	beq.n	800df10 <osMessageQueueNew+0xdc>
    mem = -1;
 800de5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800de60:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	2b00      	cmp	r3, #0
 800de66:	d029      	beq.n	800debc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	689b      	ldr	r3, [r3, #8]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d012      	beq.n	800de96 <osMessageQueueNew+0x62>
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	68db      	ldr	r3, [r3, #12]
 800de74:	2b4f      	cmp	r3, #79	; 0x4f
 800de76:	d90e      	bls.n	800de96 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d00a      	beq.n	800de96 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	695a      	ldr	r2, [r3, #20]
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	68b9      	ldr	r1, [r7, #8]
 800de88:	fb01 f303 	mul.w	r3, r1, r3
 800de8c:	429a      	cmp	r2, r3
 800de8e:	d302      	bcc.n	800de96 <osMessageQueueNew+0x62>
        mem = 1;
 800de90:	2301      	movs	r3, #1
 800de92:	61bb      	str	r3, [r7, #24]
 800de94:	e014      	b.n	800dec0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	689b      	ldr	r3, [r3, #8]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d110      	bne.n	800dec0 <osMessageQueueNew+0x8c>
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	68db      	ldr	r3, [r3, #12]
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d10c      	bne.n	800dec0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d108      	bne.n	800dec0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	695b      	ldr	r3, [r3, #20]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d104      	bne.n	800dec0 <osMessageQueueNew+0x8c>
          mem = 0;
 800deb6:	2300      	movs	r3, #0
 800deb8:	61bb      	str	r3, [r7, #24]
 800deba:	e001      	b.n	800dec0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800debc:	2300      	movs	r3, #0
 800debe:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800dec0:	69bb      	ldr	r3, [r7, #24]
 800dec2:	2b01      	cmp	r3, #1
 800dec4:	d10b      	bne.n	800dede <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	691a      	ldr	r2, [r3, #16]
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	689b      	ldr	r3, [r3, #8]
 800dece:	2100      	movs	r1, #0
 800ded0:	9100      	str	r1, [sp, #0]
 800ded2:	68b9      	ldr	r1, [r7, #8]
 800ded4:	68f8      	ldr	r0, [r7, #12]
 800ded6:	f000 fa2f 	bl	800e338 <xQueueGenericCreateStatic>
 800deda:	61f8      	str	r0, [r7, #28]
 800dedc:	e008      	b.n	800def0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800dede:	69bb      	ldr	r3, [r7, #24]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d105      	bne.n	800def0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800dee4:	2200      	movs	r2, #0
 800dee6:	68b9      	ldr	r1, [r7, #8]
 800dee8:	68f8      	ldr	r0, [r7, #12]
 800deea:	f000 fa9d 	bl	800e428 <xQueueGenericCreate>
 800deee:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800def0:	69fb      	ldr	r3, [r7, #28]
 800def2:	2b00      	cmp	r3, #0
 800def4:	d00c      	beq.n	800df10 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d003      	beq.n	800df04 <osMessageQueueNew+0xd0>
        name = attr->name;
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	617b      	str	r3, [r7, #20]
 800df02:	e001      	b.n	800df08 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800df04:	2300      	movs	r3, #0
 800df06:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800df08:	6979      	ldr	r1, [r7, #20]
 800df0a:	69f8      	ldr	r0, [r7, #28]
 800df0c:	f001 f9e8 	bl	800f2e0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800df10:	69fb      	ldr	r3, [r7, #28]
}
 800df12:	4618      	mov	r0, r3
 800df14:	3720      	adds	r7, #32
 800df16:	46bd      	mov	sp, r7
 800df18:	bd80      	pop	{r7, pc}
	...

0800df1c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b088      	sub	sp, #32
 800df20:	af00      	add	r7, sp, #0
 800df22:	60f8      	str	r0, [r7, #12]
 800df24:	60b9      	str	r1, [r7, #8]
 800df26:	603b      	str	r3, [r7, #0]
 800df28:	4613      	mov	r3, r2
 800df2a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800df30:	2300      	movs	r3, #0
 800df32:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800df34:	f3ef 8305 	mrs	r3, IPSR
 800df38:	617b      	str	r3, [r7, #20]
  return(result);
 800df3a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d028      	beq.n	800df92 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800df40:	69bb      	ldr	r3, [r7, #24]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d005      	beq.n	800df52 <osMessageQueuePut+0x36>
 800df46:	68bb      	ldr	r3, [r7, #8]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d002      	beq.n	800df52 <osMessageQueuePut+0x36>
 800df4c:	683b      	ldr	r3, [r7, #0]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d003      	beq.n	800df5a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800df52:	f06f 0303 	mvn.w	r3, #3
 800df56:	61fb      	str	r3, [r7, #28]
 800df58:	e038      	b.n	800dfcc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800df5a:	2300      	movs	r3, #0
 800df5c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800df5e:	f107 0210 	add.w	r2, r7, #16
 800df62:	2300      	movs	r3, #0
 800df64:	68b9      	ldr	r1, [r7, #8]
 800df66:	69b8      	ldr	r0, [r7, #24]
 800df68:	f000 fcda 	bl	800e920 <xQueueGenericSendFromISR>
 800df6c:	4603      	mov	r3, r0
 800df6e:	2b01      	cmp	r3, #1
 800df70:	d003      	beq.n	800df7a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800df72:	f06f 0302 	mvn.w	r3, #2
 800df76:	61fb      	str	r3, [r7, #28]
 800df78:	e028      	b.n	800dfcc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800df7a:	693b      	ldr	r3, [r7, #16]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d025      	beq.n	800dfcc <osMessageQueuePut+0xb0>
 800df80:	4b15      	ldr	r3, [pc, #84]	; (800dfd8 <osMessageQueuePut+0xbc>)
 800df82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df86:	601a      	str	r2, [r3, #0]
 800df88:	f3bf 8f4f 	dsb	sy
 800df8c:	f3bf 8f6f 	isb	sy
 800df90:	e01c      	b.n	800dfcc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800df92:	69bb      	ldr	r3, [r7, #24]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d002      	beq.n	800df9e <osMessageQueuePut+0x82>
 800df98:	68bb      	ldr	r3, [r7, #8]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d103      	bne.n	800dfa6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800df9e:	f06f 0303 	mvn.w	r3, #3
 800dfa2:	61fb      	str	r3, [r7, #28]
 800dfa4:	e012      	b.n	800dfcc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800dfa6:	2300      	movs	r3, #0
 800dfa8:	683a      	ldr	r2, [r7, #0]
 800dfaa:	68b9      	ldr	r1, [r7, #8]
 800dfac:	69b8      	ldr	r0, [r7, #24]
 800dfae:	f000 fbb9 	bl	800e724 <xQueueGenericSend>
 800dfb2:	4603      	mov	r3, r0
 800dfb4:	2b01      	cmp	r3, #1
 800dfb6:	d009      	beq.n	800dfcc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800dfb8:	683b      	ldr	r3, [r7, #0]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d003      	beq.n	800dfc6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800dfbe:	f06f 0301 	mvn.w	r3, #1
 800dfc2:	61fb      	str	r3, [r7, #28]
 800dfc4:	e002      	b.n	800dfcc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800dfc6:	f06f 0302 	mvn.w	r3, #2
 800dfca:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800dfcc:	69fb      	ldr	r3, [r7, #28]
}
 800dfce:	4618      	mov	r0, r3
 800dfd0:	3720      	adds	r7, #32
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	bd80      	pop	{r7, pc}
 800dfd6:	bf00      	nop
 800dfd8:	e000ed04 	.word	0xe000ed04

0800dfdc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	b088      	sub	sp, #32
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	60f8      	str	r0, [r7, #12]
 800dfe4:	60b9      	str	r1, [r7, #8]
 800dfe6:	607a      	str	r2, [r7, #4]
 800dfe8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800dfee:	2300      	movs	r3, #0
 800dff0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dff2:	f3ef 8305 	mrs	r3, IPSR
 800dff6:	617b      	str	r3, [r7, #20]
  return(result);
 800dff8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d028      	beq.n	800e050 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dffe:	69bb      	ldr	r3, [r7, #24]
 800e000:	2b00      	cmp	r3, #0
 800e002:	d005      	beq.n	800e010 <osMessageQueueGet+0x34>
 800e004:	68bb      	ldr	r3, [r7, #8]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d002      	beq.n	800e010 <osMessageQueueGet+0x34>
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d003      	beq.n	800e018 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800e010:	f06f 0303 	mvn.w	r3, #3
 800e014:	61fb      	str	r3, [r7, #28]
 800e016:	e037      	b.n	800e088 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800e018:	2300      	movs	r3, #0
 800e01a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800e01c:	f107 0310 	add.w	r3, r7, #16
 800e020:	461a      	mov	r2, r3
 800e022:	68b9      	ldr	r1, [r7, #8]
 800e024:	69b8      	ldr	r0, [r7, #24]
 800e026:	f000 ff8f 	bl	800ef48 <xQueueReceiveFromISR>
 800e02a:	4603      	mov	r3, r0
 800e02c:	2b01      	cmp	r3, #1
 800e02e:	d003      	beq.n	800e038 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800e030:	f06f 0302 	mvn.w	r3, #2
 800e034:	61fb      	str	r3, [r7, #28]
 800e036:	e027      	b.n	800e088 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800e038:	693b      	ldr	r3, [r7, #16]
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d024      	beq.n	800e088 <osMessageQueueGet+0xac>
 800e03e:	4b15      	ldr	r3, [pc, #84]	; (800e094 <osMessageQueueGet+0xb8>)
 800e040:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e044:	601a      	str	r2, [r3, #0]
 800e046:	f3bf 8f4f 	dsb	sy
 800e04a:	f3bf 8f6f 	isb	sy
 800e04e:	e01b      	b.n	800e088 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800e050:	69bb      	ldr	r3, [r7, #24]
 800e052:	2b00      	cmp	r3, #0
 800e054:	d002      	beq.n	800e05c <osMessageQueueGet+0x80>
 800e056:	68bb      	ldr	r3, [r7, #8]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d103      	bne.n	800e064 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800e05c:	f06f 0303 	mvn.w	r3, #3
 800e060:	61fb      	str	r3, [r7, #28]
 800e062:	e011      	b.n	800e088 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800e064:	683a      	ldr	r2, [r7, #0]
 800e066:	68b9      	ldr	r1, [r7, #8]
 800e068:	69b8      	ldr	r0, [r7, #24]
 800e06a:	f000 fd81 	bl	800eb70 <xQueueReceive>
 800e06e:	4603      	mov	r3, r0
 800e070:	2b01      	cmp	r3, #1
 800e072:	d009      	beq.n	800e088 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800e074:	683b      	ldr	r3, [r7, #0]
 800e076:	2b00      	cmp	r3, #0
 800e078:	d003      	beq.n	800e082 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800e07a:	f06f 0301 	mvn.w	r3, #1
 800e07e:	61fb      	str	r3, [r7, #28]
 800e080:	e002      	b.n	800e088 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800e082:	f06f 0302 	mvn.w	r3, #2
 800e086:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800e088:	69fb      	ldr	r3, [r7, #28]
}
 800e08a:	4618      	mov	r0, r3
 800e08c:	3720      	adds	r7, #32
 800e08e:	46bd      	mov	sp, r7
 800e090:	bd80      	pop	{r7, pc}
 800e092:	bf00      	nop
 800e094:	e000ed04 	.word	0xe000ed04

0800e098 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800e098:	b480      	push	{r7}
 800e09a:	b085      	sub	sp, #20
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	60f8      	str	r0, [r7, #12]
 800e0a0:	60b9      	str	r1, [r7, #8]
 800e0a2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	4a07      	ldr	r2, [pc, #28]	; (800e0c4 <vApplicationGetIdleTaskMemory+0x2c>)
 800e0a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800e0aa:	68bb      	ldr	r3, [r7, #8]
 800e0ac:	4a06      	ldr	r2, [pc, #24]	; (800e0c8 <vApplicationGetIdleTaskMemory+0x30>)
 800e0ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	2280      	movs	r2, #128	; 0x80
 800e0b4:	601a      	str	r2, [r3, #0]
}
 800e0b6:	bf00      	nop
 800e0b8:	3714      	adds	r7, #20
 800e0ba:	46bd      	mov	sp, r7
 800e0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c0:	4770      	bx	lr
 800e0c2:	bf00      	nop
 800e0c4:	20000dfc 	.word	0x20000dfc
 800e0c8:	20000eb8 	.word	0x20000eb8

0800e0cc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800e0cc:	b480      	push	{r7}
 800e0ce:	b085      	sub	sp, #20
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	60f8      	str	r0, [r7, #12]
 800e0d4:	60b9      	str	r1, [r7, #8]
 800e0d6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	4a07      	ldr	r2, [pc, #28]	; (800e0f8 <vApplicationGetTimerTaskMemory+0x2c>)
 800e0dc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800e0de:	68bb      	ldr	r3, [r7, #8]
 800e0e0:	4a06      	ldr	r2, [pc, #24]	; (800e0fc <vApplicationGetTimerTaskMemory+0x30>)
 800e0e2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e0ea:	601a      	str	r2, [r3, #0]
}
 800e0ec:	bf00      	nop
 800e0ee:	3714      	adds	r7, #20
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f6:	4770      	bx	lr
 800e0f8:	200010b8 	.word	0x200010b8
 800e0fc:	20001174 	.word	0x20001174

0800e100 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e100:	b480      	push	{r7}
 800e102:	b083      	sub	sp, #12
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	f103 0208 	add.w	r2, r3, #8
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e118:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	f103 0208 	add.w	r2, r3, #8
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	f103 0208 	add.w	r2, r3, #8
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	2200      	movs	r2, #0
 800e132:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e134:	bf00      	nop
 800e136:	370c      	adds	r7, #12
 800e138:	46bd      	mov	sp, r7
 800e13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13e:	4770      	bx	lr

0800e140 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e140:	b480      	push	{r7}
 800e142:	b083      	sub	sp, #12
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	2200      	movs	r2, #0
 800e14c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e14e:	bf00      	nop
 800e150:	370c      	adds	r7, #12
 800e152:	46bd      	mov	sp, r7
 800e154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e158:	4770      	bx	lr

0800e15a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e15a:	b480      	push	{r7}
 800e15c:	b085      	sub	sp, #20
 800e15e:	af00      	add	r7, sp, #0
 800e160:	6078      	str	r0, [r7, #4]
 800e162:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	685b      	ldr	r3, [r3, #4]
 800e168:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e16a:	683b      	ldr	r3, [r7, #0]
 800e16c:	68fa      	ldr	r2, [r7, #12]
 800e16e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	689a      	ldr	r2, [r3, #8]
 800e174:	683b      	ldr	r3, [r7, #0]
 800e176:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	689b      	ldr	r3, [r3, #8]
 800e17c:	683a      	ldr	r2, [r7, #0]
 800e17e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	683a      	ldr	r2, [r7, #0]
 800e184:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	687a      	ldr	r2, [r7, #4]
 800e18a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	1c5a      	adds	r2, r3, #1
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	601a      	str	r2, [r3, #0]
}
 800e196:	bf00      	nop
 800e198:	3714      	adds	r7, #20
 800e19a:	46bd      	mov	sp, r7
 800e19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a0:	4770      	bx	lr

0800e1a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e1a2:	b480      	push	{r7}
 800e1a4:	b085      	sub	sp, #20
 800e1a6:	af00      	add	r7, sp, #0
 800e1a8:	6078      	str	r0, [r7, #4]
 800e1aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e1ac:	683b      	ldr	r3, [r7, #0]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e1b2:	68bb      	ldr	r3, [r7, #8]
 800e1b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e1b8:	d103      	bne.n	800e1c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	691b      	ldr	r3, [r3, #16]
 800e1be:	60fb      	str	r3, [r7, #12]
 800e1c0:	e00c      	b.n	800e1dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	3308      	adds	r3, #8
 800e1c6:	60fb      	str	r3, [r7, #12]
 800e1c8:	e002      	b.n	800e1d0 <vListInsert+0x2e>
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	685b      	ldr	r3, [r3, #4]
 800e1ce:	60fb      	str	r3, [r7, #12]
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	685b      	ldr	r3, [r3, #4]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	68ba      	ldr	r2, [r7, #8]
 800e1d8:	429a      	cmp	r2, r3
 800e1da:	d2f6      	bcs.n	800e1ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	685a      	ldr	r2, [r3, #4]
 800e1e0:	683b      	ldr	r3, [r7, #0]
 800e1e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e1e4:	683b      	ldr	r3, [r7, #0]
 800e1e6:	685b      	ldr	r3, [r3, #4]
 800e1e8:	683a      	ldr	r2, [r7, #0]
 800e1ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e1ec:	683b      	ldr	r3, [r7, #0]
 800e1ee:	68fa      	ldr	r2, [r7, #12]
 800e1f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	683a      	ldr	r2, [r7, #0]
 800e1f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e1f8:	683b      	ldr	r3, [r7, #0]
 800e1fa:	687a      	ldr	r2, [r7, #4]
 800e1fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	1c5a      	adds	r2, r3, #1
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	601a      	str	r2, [r3, #0]
}
 800e208:	bf00      	nop
 800e20a:	3714      	adds	r7, #20
 800e20c:	46bd      	mov	sp, r7
 800e20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e212:	4770      	bx	lr

0800e214 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e214:	b480      	push	{r7}
 800e216:	b085      	sub	sp, #20
 800e218:	af00      	add	r7, sp, #0
 800e21a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	691b      	ldr	r3, [r3, #16]
 800e220:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	685b      	ldr	r3, [r3, #4]
 800e226:	687a      	ldr	r2, [r7, #4]
 800e228:	6892      	ldr	r2, [r2, #8]
 800e22a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	689b      	ldr	r3, [r3, #8]
 800e230:	687a      	ldr	r2, [r7, #4]
 800e232:	6852      	ldr	r2, [r2, #4]
 800e234:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	685b      	ldr	r3, [r3, #4]
 800e23a:	687a      	ldr	r2, [r7, #4]
 800e23c:	429a      	cmp	r2, r3
 800e23e:	d103      	bne.n	800e248 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	689a      	ldr	r2, [r3, #8]
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	2200      	movs	r2, #0
 800e24c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	1e5a      	subs	r2, r3, #1
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	681b      	ldr	r3, [r3, #0]
}
 800e25c:	4618      	mov	r0, r3
 800e25e:	3714      	adds	r7, #20
 800e260:	46bd      	mov	sp, r7
 800e262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e266:	4770      	bx	lr

0800e268 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b084      	sub	sp, #16
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	6078      	str	r0, [r7, #4]
 800e270:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d10a      	bne.n	800e292 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e27c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e280:	f383 8811 	msr	BASEPRI, r3
 800e284:	f3bf 8f6f 	isb	sy
 800e288:	f3bf 8f4f 	dsb	sy
 800e28c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800e28e:	bf00      	nop
 800e290:	e7fe      	b.n	800e290 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800e292:	f002 fd6f 	bl	8010d74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	681a      	ldr	r2, [r3, #0]
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e29e:	68f9      	ldr	r1, [r7, #12]
 800e2a0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e2a2:	fb01 f303 	mul.w	r3, r1, r3
 800e2a6:	441a      	add	r2, r3
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	2200      	movs	r2, #0
 800e2b0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	681a      	ldr	r2, [r3, #0]
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	681a      	ldr	r2, [r3, #0]
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e2c2:	3b01      	subs	r3, #1
 800e2c4:	68f9      	ldr	r1, [r7, #12]
 800e2c6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e2c8:	fb01 f303 	mul.w	r3, r1, r3
 800e2cc:	441a      	add	r2, r3
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	22ff      	movs	r2, #255	; 0xff
 800e2d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	22ff      	movs	r2, #255	; 0xff
 800e2de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800e2e2:	683b      	ldr	r3, [r7, #0]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d114      	bne.n	800e312 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	691b      	ldr	r3, [r3, #16]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d01a      	beq.n	800e326 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	3310      	adds	r3, #16
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	f001 fd13 	bl	800fd20 <xTaskRemoveFromEventList>
 800e2fa:	4603      	mov	r3, r0
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d012      	beq.n	800e326 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e300:	4b0c      	ldr	r3, [pc, #48]	; (800e334 <xQueueGenericReset+0xcc>)
 800e302:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e306:	601a      	str	r2, [r3, #0]
 800e308:	f3bf 8f4f 	dsb	sy
 800e30c:	f3bf 8f6f 	isb	sy
 800e310:	e009      	b.n	800e326 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	3310      	adds	r3, #16
 800e316:	4618      	mov	r0, r3
 800e318:	f7ff fef2 	bl	800e100 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	3324      	adds	r3, #36	; 0x24
 800e320:	4618      	mov	r0, r3
 800e322:	f7ff feed 	bl	800e100 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e326:	f002 fd55 	bl	8010dd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e32a:	2301      	movs	r3, #1
}
 800e32c:	4618      	mov	r0, r3
 800e32e:	3710      	adds	r7, #16
 800e330:	46bd      	mov	sp, r7
 800e332:	bd80      	pop	{r7, pc}
 800e334:	e000ed04 	.word	0xe000ed04

0800e338 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800e338:	b580      	push	{r7, lr}
 800e33a:	b08e      	sub	sp, #56	; 0x38
 800e33c:	af02      	add	r7, sp, #8
 800e33e:	60f8      	str	r0, [r7, #12]
 800e340:	60b9      	str	r1, [r7, #8]
 800e342:	607a      	str	r2, [r7, #4]
 800e344:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d10a      	bne.n	800e362 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800e34c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e350:	f383 8811 	msr	BASEPRI, r3
 800e354:	f3bf 8f6f 	isb	sy
 800e358:	f3bf 8f4f 	dsb	sy
 800e35c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e35e:	bf00      	nop
 800e360:	e7fe      	b.n	800e360 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e362:	683b      	ldr	r3, [r7, #0]
 800e364:	2b00      	cmp	r3, #0
 800e366:	d10a      	bne.n	800e37e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800e368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e36c:	f383 8811 	msr	BASEPRI, r3
 800e370:	f3bf 8f6f 	isb	sy
 800e374:	f3bf 8f4f 	dsb	sy
 800e378:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e37a:	bf00      	nop
 800e37c:	e7fe      	b.n	800e37c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	2b00      	cmp	r3, #0
 800e382:	d002      	beq.n	800e38a <xQueueGenericCreateStatic+0x52>
 800e384:	68bb      	ldr	r3, [r7, #8]
 800e386:	2b00      	cmp	r3, #0
 800e388:	d001      	beq.n	800e38e <xQueueGenericCreateStatic+0x56>
 800e38a:	2301      	movs	r3, #1
 800e38c:	e000      	b.n	800e390 <xQueueGenericCreateStatic+0x58>
 800e38e:	2300      	movs	r3, #0
 800e390:	2b00      	cmp	r3, #0
 800e392:	d10a      	bne.n	800e3aa <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800e394:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e398:	f383 8811 	msr	BASEPRI, r3
 800e39c:	f3bf 8f6f 	isb	sy
 800e3a0:	f3bf 8f4f 	dsb	sy
 800e3a4:	623b      	str	r3, [r7, #32]
}
 800e3a6:	bf00      	nop
 800e3a8:	e7fe      	b.n	800e3a8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d102      	bne.n	800e3b6 <xQueueGenericCreateStatic+0x7e>
 800e3b0:	68bb      	ldr	r3, [r7, #8]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d101      	bne.n	800e3ba <xQueueGenericCreateStatic+0x82>
 800e3b6:	2301      	movs	r3, #1
 800e3b8:	e000      	b.n	800e3bc <xQueueGenericCreateStatic+0x84>
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d10a      	bne.n	800e3d6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800e3c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3c4:	f383 8811 	msr	BASEPRI, r3
 800e3c8:	f3bf 8f6f 	isb	sy
 800e3cc:	f3bf 8f4f 	dsb	sy
 800e3d0:	61fb      	str	r3, [r7, #28]
}
 800e3d2:	bf00      	nop
 800e3d4:	e7fe      	b.n	800e3d4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e3d6:	2350      	movs	r3, #80	; 0x50
 800e3d8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e3da:	697b      	ldr	r3, [r7, #20]
 800e3dc:	2b50      	cmp	r3, #80	; 0x50
 800e3de:	d00a      	beq.n	800e3f6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800e3e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3e4:	f383 8811 	msr	BASEPRI, r3
 800e3e8:	f3bf 8f6f 	isb	sy
 800e3ec:	f3bf 8f4f 	dsb	sy
 800e3f0:	61bb      	str	r3, [r7, #24]
}
 800e3f2:	bf00      	nop
 800e3f4:	e7fe      	b.n	800e3f4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e3f6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e3f8:	683b      	ldr	r3, [r7, #0]
 800e3fa:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800e3fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d00d      	beq.n	800e41e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e404:	2201      	movs	r2, #1
 800e406:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e40a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800e40e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e410:	9300      	str	r3, [sp, #0]
 800e412:	4613      	mov	r3, r2
 800e414:	687a      	ldr	r2, [r7, #4]
 800e416:	68b9      	ldr	r1, [r7, #8]
 800e418:	68f8      	ldr	r0, [r7, #12]
 800e41a:	f000 f83f 	bl	800e49c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e41e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800e420:	4618      	mov	r0, r3
 800e422:	3730      	adds	r7, #48	; 0x30
 800e424:	46bd      	mov	sp, r7
 800e426:	bd80      	pop	{r7, pc}

0800e428 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e428:	b580      	push	{r7, lr}
 800e42a:	b08a      	sub	sp, #40	; 0x28
 800e42c:	af02      	add	r7, sp, #8
 800e42e:	60f8      	str	r0, [r7, #12]
 800e430:	60b9      	str	r1, [r7, #8]
 800e432:	4613      	mov	r3, r2
 800e434:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d10a      	bne.n	800e452 <xQueueGenericCreate+0x2a>
	__asm volatile
 800e43c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e440:	f383 8811 	msr	BASEPRI, r3
 800e444:	f3bf 8f6f 	isb	sy
 800e448:	f3bf 8f4f 	dsb	sy
 800e44c:	613b      	str	r3, [r7, #16]
}
 800e44e:	bf00      	nop
 800e450:	e7fe      	b.n	800e450 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	68ba      	ldr	r2, [r7, #8]
 800e456:	fb02 f303 	mul.w	r3, r2, r3
 800e45a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800e45c:	69fb      	ldr	r3, [r7, #28]
 800e45e:	3350      	adds	r3, #80	; 0x50
 800e460:	4618      	mov	r0, r3
 800e462:	f002 fda9 	bl	8010fb8 <pvPortMalloc>
 800e466:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e468:	69bb      	ldr	r3, [r7, #24]
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d011      	beq.n	800e492 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800e46e:	69bb      	ldr	r3, [r7, #24]
 800e470:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e472:	697b      	ldr	r3, [r7, #20]
 800e474:	3350      	adds	r3, #80	; 0x50
 800e476:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e478:	69bb      	ldr	r3, [r7, #24]
 800e47a:	2200      	movs	r2, #0
 800e47c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e480:	79fa      	ldrb	r2, [r7, #7]
 800e482:	69bb      	ldr	r3, [r7, #24]
 800e484:	9300      	str	r3, [sp, #0]
 800e486:	4613      	mov	r3, r2
 800e488:	697a      	ldr	r2, [r7, #20]
 800e48a:	68b9      	ldr	r1, [r7, #8]
 800e48c:	68f8      	ldr	r0, [r7, #12]
 800e48e:	f000 f805 	bl	800e49c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e492:	69bb      	ldr	r3, [r7, #24]
	}
 800e494:	4618      	mov	r0, r3
 800e496:	3720      	adds	r7, #32
 800e498:	46bd      	mov	sp, r7
 800e49a:	bd80      	pop	{r7, pc}

0800e49c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b084      	sub	sp, #16
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	60f8      	str	r0, [r7, #12]
 800e4a4:	60b9      	str	r1, [r7, #8]
 800e4a6:	607a      	str	r2, [r7, #4]
 800e4a8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e4aa:	68bb      	ldr	r3, [r7, #8]
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d103      	bne.n	800e4b8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e4b0:	69bb      	ldr	r3, [r7, #24]
 800e4b2:	69ba      	ldr	r2, [r7, #24]
 800e4b4:	601a      	str	r2, [r3, #0]
 800e4b6:	e002      	b.n	800e4be <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e4b8:	69bb      	ldr	r3, [r7, #24]
 800e4ba:	687a      	ldr	r2, [r7, #4]
 800e4bc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e4be:	69bb      	ldr	r3, [r7, #24]
 800e4c0:	68fa      	ldr	r2, [r7, #12]
 800e4c2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e4c4:	69bb      	ldr	r3, [r7, #24]
 800e4c6:	68ba      	ldr	r2, [r7, #8]
 800e4c8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e4ca:	2101      	movs	r1, #1
 800e4cc:	69b8      	ldr	r0, [r7, #24]
 800e4ce:	f7ff fecb 	bl	800e268 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800e4d2:	69bb      	ldr	r3, [r7, #24]
 800e4d4:	78fa      	ldrb	r2, [r7, #3]
 800e4d6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e4da:	bf00      	nop
 800e4dc:	3710      	adds	r7, #16
 800e4de:	46bd      	mov	sp, r7
 800e4e0:	bd80      	pop	{r7, pc}

0800e4e2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800e4e2:	b580      	push	{r7, lr}
 800e4e4:	b082      	sub	sp, #8
 800e4e6:	af00      	add	r7, sp, #0
 800e4e8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d00e      	beq.n	800e50e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	2200      	movs	r2, #0
 800e4fa:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	2200      	movs	r2, #0
 800e500:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800e502:	2300      	movs	r3, #0
 800e504:	2200      	movs	r2, #0
 800e506:	2100      	movs	r1, #0
 800e508:	6878      	ldr	r0, [r7, #4]
 800e50a:	f000 f90b 	bl	800e724 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800e50e:	bf00      	nop
 800e510:	3708      	adds	r7, #8
 800e512:	46bd      	mov	sp, r7
 800e514:	bd80      	pop	{r7, pc}

0800e516 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800e516:	b580      	push	{r7, lr}
 800e518:	b086      	sub	sp, #24
 800e51a:	af00      	add	r7, sp, #0
 800e51c:	4603      	mov	r3, r0
 800e51e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e520:	2301      	movs	r3, #1
 800e522:	617b      	str	r3, [r7, #20]
 800e524:	2300      	movs	r3, #0
 800e526:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800e528:	79fb      	ldrb	r3, [r7, #7]
 800e52a:	461a      	mov	r2, r3
 800e52c:	6939      	ldr	r1, [r7, #16]
 800e52e:	6978      	ldr	r0, [r7, #20]
 800e530:	f7ff ff7a 	bl	800e428 <xQueueGenericCreate>
 800e534:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e536:	68f8      	ldr	r0, [r7, #12]
 800e538:	f7ff ffd3 	bl	800e4e2 <prvInitialiseMutex>

		return xNewQueue;
 800e53c:	68fb      	ldr	r3, [r7, #12]
	}
 800e53e:	4618      	mov	r0, r3
 800e540:	3718      	adds	r7, #24
 800e542:	46bd      	mov	sp, r7
 800e544:	bd80      	pop	{r7, pc}

0800e546 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800e546:	b580      	push	{r7, lr}
 800e548:	b088      	sub	sp, #32
 800e54a:	af02      	add	r7, sp, #8
 800e54c:	4603      	mov	r3, r0
 800e54e:	6039      	str	r1, [r7, #0]
 800e550:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e552:	2301      	movs	r3, #1
 800e554:	617b      	str	r3, [r7, #20]
 800e556:	2300      	movs	r3, #0
 800e558:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800e55a:	79fb      	ldrb	r3, [r7, #7]
 800e55c:	9300      	str	r3, [sp, #0]
 800e55e:	683b      	ldr	r3, [r7, #0]
 800e560:	2200      	movs	r2, #0
 800e562:	6939      	ldr	r1, [r7, #16]
 800e564:	6978      	ldr	r0, [r7, #20]
 800e566:	f7ff fee7 	bl	800e338 <xQueueGenericCreateStatic>
 800e56a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e56c:	68f8      	ldr	r0, [r7, #12]
 800e56e:	f7ff ffb8 	bl	800e4e2 <prvInitialiseMutex>

		return xNewQueue;
 800e572:	68fb      	ldr	r3, [r7, #12]
	}
 800e574:	4618      	mov	r0, r3
 800e576:	3718      	adds	r7, #24
 800e578:	46bd      	mov	sp, r7
 800e57a:	bd80      	pop	{r7, pc}

0800e57c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800e57c:	b590      	push	{r4, r7, lr}
 800e57e:	b087      	sub	sp, #28
 800e580:	af00      	add	r7, sp, #0
 800e582:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800e588:	693b      	ldr	r3, [r7, #16]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d10a      	bne.n	800e5a4 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800e58e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e592:	f383 8811 	msr	BASEPRI, r3
 800e596:	f3bf 8f6f 	isb	sy
 800e59a:	f3bf 8f4f 	dsb	sy
 800e59e:	60fb      	str	r3, [r7, #12]
}
 800e5a0:	bf00      	nop
 800e5a2:	e7fe      	b.n	800e5a2 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800e5a4:	693b      	ldr	r3, [r7, #16]
 800e5a6:	689c      	ldr	r4, [r3, #8]
 800e5a8:	f001 fd7c 	bl	80100a4 <xTaskGetCurrentTaskHandle>
 800e5ac:	4603      	mov	r3, r0
 800e5ae:	429c      	cmp	r4, r3
 800e5b0:	d111      	bne.n	800e5d6 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800e5b2:	693b      	ldr	r3, [r7, #16]
 800e5b4:	68db      	ldr	r3, [r3, #12]
 800e5b6:	1e5a      	subs	r2, r3, #1
 800e5b8:	693b      	ldr	r3, [r7, #16]
 800e5ba:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800e5bc:	693b      	ldr	r3, [r7, #16]
 800e5be:	68db      	ldr	r3, [r3, #12]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d105      	bne.n	800e5d0 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	2200      	movs	r2, #0
 800e5c8:	2100      	movs	r1, #0
 800e5ca:	6938      	ldr	r0, [r7, #16]
 800e5cc:	f000 f8aa 	bl	800e724 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800e5d0:	2301      	movs	r3, #1
 800e5d2:	617b      	str	r3, [r7, #20]
 800e5d4:	e001      	b.n	800e5da <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800e5d6:	2300      	movs	r3, #0
 800e5d8:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800e5da:	697b      	ldr	r3, [r7, #20]
	}
 800e5dc:	4618      	mov	r0, r3
 800e5de:	371c      	adds	r7, #28
 800e5e0:	46bd      	mov	sp, r7
 800e5e2:	bd90      	pop	{r4, r7, pc}

0800e5e4 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800e5e4:	b590      	push	{r4, r7, lr}
 800e5e6:	b087      	sub	sp, #28
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	6078      	str	r0, [r7, #4]
 800e5ec:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800e5f2:	693b      	ldr	r3, [r7, #16]
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d10a      	bne.n	800e60e <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800e5f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5fc:	f383 8811 	msr	BASEPRI, r3
 800e600:	f3bf 8f6f 	isb	sy
 800e604:	f3bf 8f4f 	dsb	sy
 800e608:	60fb      	str	r3, [r7, #12]
}
 800e60a:	bf00      	nop
 800e60c:	e7fe      	b.n	800e60c <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800e60e:	693b      	ldr	r3, [r7, #16]
 800e610:	689c      	ldr	r4, [r3, #8]
 800e612:	f001 fd47 	bl	80100a4 <xTaskGetCurrentTaskHandle>
 800e616:	4603      	mov	r3, r0
 800e618:	429c      	cmp	r4, r3
 800e61a:	d107      	bne.n	800e62c <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800e61c:	693b      	ldr	r3, [r7, #16]
 800e61e:	68db      	ldr	r3, [r3, #12]
 800e620:	1c5a      	adds	r2, r3, #1
 800e622:	693b      	ldr	r3, [r7, #16]
 800e624:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800e626:	2301      	movs	r3, #1
 800e628:	617b      	str	r3, [r7, #20]
 800e62a:	e00c      	b.n	800e646 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800e62c:	6839      	ldr	r1, [r7, #0]
 800e62e:	6938      	ldr	r0, [r7, #16]
 800e630:	f000 fb7e 	bl	800ed30 <xQueueSemaphoreTake>
 800e634:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800e636:	697b      	ldr	r3, [r7, #20]
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d004      	beq.n	800e646 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800e63c:	693b      	ldr	r3, [r7, #16]
 800e63e:	68db      	ldr	r3, [r3, #12]
 800e640:	1c5a      	adds	r2, r3, #1
 800e642:	693b      	ldr	r3, [r7, #16]
 800e644:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800e646:	697b      	ldr	r3, [r7, #20]
	}
 800e648:	4618      	mov	r0, r3
 800e64a:	371c      	adds	r7, #28
 800e64c:	46bd      	mov	sp, r7
 800e64e:	bd90      	pop	{r4, r7, pc}

0800e650 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800e650:	b580      	push	{r7, lr}
 800e652:	b08a      	sub	sp, #40	; 0x28
 800e654:	af02      	add	r7, sp, #8
 800e656:	60f8      	str	r0, [r7, #12]
 800e658:	60b9      	str	r1, [r7, #8]
 800e65a:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d10a      	bne.n	800e678 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800e662:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e666:	f383 8811 	msr	BASEPRI, r3
 800e66a:	f3bf 8f6f 	isb	sy
 800e66e:	f3bf 8f4f 	dsb	sy
 800e672:	61bb      	str	r3, [r7, #24]
}
 800e674:	bf00      	nop
 800e676:	e7fe      	b.n	800e676 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800e678:	68ba      	ldr	r2, [r7, #8]
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	429a      	cmp	r2, r3
 800e67e:	d90a      	bls.n	800e696 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800e680:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e684:	f383 8811 	msr	BASEPRI, r3
 800e688:	f3bf 8f6f 	isb	sy
 800e68c:	f3bf 8f4f 	dsb	sy
 800e690:	617b      	str	r3, [r7, #20]
}
 800e692:	bf00      	nop
 800e694:	e7fe      	b.n	800e694 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800e696:	2302      	movs	r3, #2
 800e698:	9300      	str	r3, [sp, #0]
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	2200      	movs	r2, #0
 800e69e:	2100      	movs	r1, #0
 800e6a0:	68f8      	ldr	r0, [r7, #12]
 800e6a2:	f7ff fe49 	bl	800e338 <xQueueGenericCreateStatic>
 800e6a6:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800e6a8:	69fb      	ldr	r3, [r7, #28]
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d002      	beq.n	800e6b4 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800e6ae:	69fb      	ldr	r3, [r7, #28]
 800e6b0:	68ba      	ldr	r2, [r7, #8]
 800e6b2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800e6b4:	69fb      	ldr	r3, [r7, #28]
	}
 800e6b6:	4618      	mov	r0, r3
 800e6b8:	3720      	adds	r7, #32
 800e6ba:	46bd      	mov	sp, r7
 800e6bc:	bd80      	pop	{r7, pc}

0800e6be <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800e6be:	b580      	push	{r7, lr}
 800e6c0:	b086      	sub	sp, #24
 800e6c2:	af00      	add	r7, sp, #0
 800e6c4:	6078      	str	r0, [r7, #4]
 800e6c6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d10a      	bne.n	800e6e4 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800e6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6d2:	f383 8811 	msr	BASEPRI, r3
 800e6d6:	f3bf 8f6f 	isb	sy
 800e6da:	f3bf 8f4f 	dsb	sy
 800e6de:	613b      	str	r3, [r7, #16]
}
 800e6e0:	bf00      	nop
 800e6e2:	e7fe      	b.n	800e6e2 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800e6e4:	683a      	ldr	r2, [r7, #0]
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	429a      	cmp	r2, r3
 800e6ea:	d90a      	bls.n	800e702 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800e6ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6f0:	f383 8811 	msr	BASEPRI, r3
 800e6f4:	f3bf 8f6f 	isb	sy
 800e6f8:	f3bf 8f4f 	dsb	sy
 800e6fc:	60fb      	str	r3, [r7, #12]
}
 800e6fe:	bf00      	nop
 800e700:	e7fe      	b.n	800e700 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800e702:	2202      	movs	r2, #2
 800e704:	2100      	movs	r1, #0
 800e706:	6878      	ldr	r0, [r7, #4]
 800e708:	f7ff fe8e 	bl	800e428 <xQueueGenericCreate>
 800e70c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800e70e:	697b      	ldr	r3, [r7, #20]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d002      	beq.n	800e71a <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800e714:	697b      	ldr	r3, [r7, #20]
 800e716:	683a      	ldr	r2, [r7, #0]
 800e718:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800e71a:	697b      	ldr	r3, [r7, #20]
	}
 800e71c:	4618      	mov	r0, r3
 800e71e:	3718      	adds	r7, #24
 800e720:	46bd      	mov	sp, r7
 800e722:	bd80      	pop	{r7, pc}

0800e724 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e724:	b580      	push	{r7, lr}
 800e726:	b08e      	sub	sp, #56	; 0x38
 800e728:	af00      	add	r7, sp, #0
 800e72a:	60f8      	str	r0, [r7, #12]
 800e72c:	60b9      	str	r1, [r7, #8]
 800e72e:	607a      	str	r2, [r7, #4]
 800e730:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e732:	2300      	movs	r3, #0
 800e734:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e73a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d10a      	bne.n	800e756 <xQueueGenericSend+0x32>
	__asm volatile
 800e740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e744:	f383 8811 	msr	BASEPRI, r3
 800e748:	f3bf 8f6f 	isb	sy
 800e74c:	f3bf 8f4f 	dsb	sy
 800e750:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e752:	bf00      	nop
 800e754:	e7fe      	b.n	800e754 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e756:	68bb      	ldr	r3, [r7, #8]
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d103      	bne.n	800e764 <xQueueGenericSend+0x40>
 800e75c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e75e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e760:	2b00      	cmp	r3, #0
 800e762:	d101      	bne.n	800e768 <xQueueGenericSend+0x44>
 800e764:	2301      	movs	r3, #1
 800e766:	e000      	b.n	800e76a <xQueueGenericSend+0x46>
 800e768:	2300      	movs	r3, #0
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d10a      	bne.n	800e784 <xQueueGenericSend+0x60>
	__asm volatile
 800e76e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e772:	f383 8811 	msr	BASEPRI, r3
 800e776:	f3bf 8f6f 	isb	sy
 800e77a:	f3bf 8f4f 	dsb	sy
 800e77e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e780:	bf00      	nop
 800e782:	e7fe      	b.n	800e782 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e784:	683b      	ldr	r3, [r7, #0]
 800e786:	2b02      	cmp	r3, #2
 800e788:	d103      	bne.n	800e792 <xQueueGenericSend+0x6e>
 800e78a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e78c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e78e:	2b01      	cmp	r3, #1
 800e790:	d101      	bne.n	800e796 <xQueueGenericSend+0x72>
 800e792:	2301      	movs	r3, #1
 800e794:	e000      	b.n	800e798 <xQueueGenericSend+0x74>
 800e796:	2300      	movs	r3, #0
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d10a      	bne.n	800e7b2 <xQueueGenericSend+0x8e>
	__asm volatile
 800e79c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7a0:	f383 8811 	msr	BASEPRI, r3
 800e7a4:	f3bf 8f6f 	isb	sy
 800e7a8:	f3bf 8f4f 	dsb	sy
 800e7ac:	623b      	str	r3, [r7, #32]
}
 800e7ae:	bf00      	nop
 800e7b0:	e7fe      	b.n	800e7b0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e7b2:	f001 fc87 	bl	80100c4 <xTaskGetSchedulerState>
 800e7b6:	4603      	mov	r3, r0
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d102      	bne.n	800e7c2 <xQueueGenericSend+0x9e>
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d101      	bne.n	800e7c6 <xQueueGenericSend+0xa2>
 800e7c2:	2301      	movs	r3, #1
 800e7c4:	e000      	b.n	800e7c8 <xQueueGenericSend+0xa4>
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d10a      	bne.n	800e7e2 <xQueueGenericSend+0xbe>
	__asm volatile
 800e7cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7d0:	f383 8811 	msr	BASEPRI, r3
 800e7d4:	f3bf 8f6f 	isb	sy
 800e7d8:	f3bf 8f4f 	dsb	sy
 800e7dc:	61fb      	str	r3, [r7, #28]
}
 800e7de:	bf00      	nop
 800e7e0:	e7fe      	b.n	800e7e0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e7e2:	f002 fac7 	bl	8010d74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e7e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e7ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e7ee:	429a      	cmp	r2, r3
 800e7f0:	d302      	bcc.n	800e7f8 <xQueueGenericSend+0xd4>
 800e7f2:	683b      	ldr	r3, [r7, #0]
 800e7f4:	2b02      	cmp	r3, #2
 800e7f6:	d129      	bne.n	800e84c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e7f8:	683a      	ldr	r2, [r7, #0]
 800e7fa:	68b9      	ldr	r1, [r7, #8]
 800e7fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e7fe:	f000 fc5e 	bl	800f0be <prvCopyDataToQueue>
 800e802:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d010      	beq.n	800e82e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e80c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e80e:	3324      	adds	r3, #36	; 0x24
 800e810:	4618      	mov	r0, r3
 800e812:	f001 fa85 	bl	800fd20 <xTaskRemoveFromEventList>
 800e816:	4603      	mov	r3, r0
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d013      	beq.n	800e844 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e81c:	4b3f      	ldr	r3, [pc, #252]	; (800e91c <xQueueGenericSend+0x1f8>)
 800e81e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e822:	601a      	str	r2, [r3, #0]
 800e824:	f3bf 8f4f 	dsb	sy
 800e828:	f3bf 8f6f 	isb	sy
 800e82c:	e00a      	b.n	800e844 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e82e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e830:	2b00      	cmp	r3, #0
 800e832:	d007      	beq.n	800e844 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e834:	4b39      	ldr	r3, [pc, #228]	; (800e91c <xQueueGenericSend+0x1f8>)
 800e836:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e83a:	601a      	str	r2, [r3, #0]
 800e83c:	f3bf 8f4f 	dsb	sy
 800e840:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e844:	f002 fac6 	bl	8010dd4 <vPortExitCritical>
				return pdPASS;
 800e848:	2301      	movs	r3, #1
 800e84a:	e063      	b.n	800e914 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d103      	bne.n	800e85a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e852:	f002 fabf 	bl	8010dd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e856:	2300      	movs	r3, #0
 800e858:	e05c      	b.n	800e914 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e85a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d106      	bne.n	800e86e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e860:	f107 0314 	add.w	r3, r7, #20
 800e864:	4618      	mov	r0, r3
 800e866:	f001 fabf 	bl	800fde8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e86a:	2301      	movs	r3, #1
 800e86c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e86e:	f002 fab1 	bl	8010dd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e872:	f001 f819 	bl	800f8a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e876:	f002 fa7d 	bl	8010d74 <vPortEnterCritical>
 800e87a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e87c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e880:	b25b      	sxtb	r3, r3
 800e882:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e886:	d103      	bne.n	800e890 <xQueueGenericSend+0x16c>
 800e888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e88a:	2200      	movs	r2, #0
 800e88c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e892:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e896:	b25b      	sxtb	r3, r3
 800e898:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e89c:	d103      	bne.n	800e8a6 <xQueueGenericSend+0x182>
 800e89e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e8a6:	f002 fa95 	bl	8010dd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e8aa:	1d3a      	adds	r2, r7, #4
 800e8ac:	f107 0314 	add.w	r3, r7, #20
 800e8b0:	4611      	mov	r1, r2
 800e8b2:	4618      	mov	r0, r3
 800e8b4:	f001 faae 	bl	800fe14 <xTaskCheckForTimeOut>
 800e8b8:	4603      	mov	r3, r0
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d124      	bne.n	800e908 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e8be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e8c0:	f000 fcf5 	bl	800f2ae <prvIsQueueFull>
 800e8c4:	4603      	mov	r3, r0
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d018      	beq.n	800e8fc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e8ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8cc:	3310      	adds	r3, #16
 800e8ce:	687a      	ldr	r2, [r7, #4]
 800e8d0:	4611      	mov	r1, r2
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	f001 f9d4 	bl	800fc80 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e8d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e8da:	f000 fc80 	bl	800f1de <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e8de:	f000 fff1 	bl	800f8c4 <xTaskResumeAll>
 800e8e2:	4603      	mov	r3, r0
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	f47f af7c 	bne.w	800e7e2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800e8ea:	4b0c      	ldr	r3, [pc, #48]	; (800e91c <xQueueGenericSend+0x1f8>)
 800e8ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e8f0:	601a      	str	r2, [r3, #0]
 800e8f2:	f3bf 8f4f 	dsb	sy
 800e8f6:	f3bf 8f6f 	isb	sy
 800e8fa:	e772      	b.n	800e7e2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e8fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e8fe:	f000 fc6e 	bl	800f1de <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e902:	f000 ffdf 	bl	800f8c4 <xTaskResumeAll>
 800e906:	e76c      	b.n	800e7e2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e908:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e90a:	f000 fc68 	bl	800f1de <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e90e:	f000 ffd9 	bl	800f8c4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e912:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e914:	4618      	mov	r0, r3
 800e916:	3738      	adds	r7, #56	; 0x38
 800e918:	46bd      	mov	sp, r7
 800e91a:	bd80      	pop	{r7, pc}
 800e91c:	e000ed04 	.word	0xe000ed04

0800e920 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e920:	b580      	push	{r7, lr}
 800e922:	b090      	sub	sp, #64	; 0x40
 800e924:	af00      	add	r7, sp, #0
 800e926:	60f8      	str	r0, [r7, #12]
 800e928:	60b9      	str	r1, [r7, #8]
 800e92a:	607a      	str	r2, [r7, #4]
 800e92c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800e932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e934:	2b00      	cmp	r3, #0
 800e936:	d10a      	bne.n	800e94e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800e938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e93c:	f383 8811 	msr	BASEPRI, r3
 800e940:	f3bf 8f6f 	isb	sy
 800e944:	f3bf 8f4f 	dsb	sy
 800e948:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e94a:	bf00      	nop
 800e94c:	e7fe      	b.n	800e94c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e94e:	68bb      	ldr	r3, [r7, #8]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d103      	bne.n	800e95c <xQueueGenericSendFromISR+0x3c>
 800e954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d101      	bne.n	800e960 <xQueueGenericSendFromISR+0x40>
 800e95c:	2301      	movs	r3, #1
 800e95e:	e000      	b.n	800e962 <xQueueGenericSendFromISR+0x42>
 800e960:	2300      	movs	r3, #0
 800e962:	2b00      	cmp	r3, #0
 800e964:	d10a      	bne.n	800e97c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800e966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e96a:	f383 8811 	msr	BASEPRI, r3
 800e96e:	f3bf 8f6f 	isb	sy
 800e972:	f3bf 8f4f 	dsb	sy
 800e976:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e978:	bf00      	nop
 800e97a:	e7fe      	b.n	800e97a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e97c:	683b      	ldr	r3, [r7, #0]
 800e97e:	2b02      	cmp	r3, #2
 800e980:	d103      	bne.n	800e98a <xQueueGenericSendFromISR+0x6a>
 800e982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e986:	2b01      	cmp	r3, #1
 800e988:	d101      	bne.n	800e98e <xQueueGenericSendFromISR+0x6e>
 800e98a:	2301      	movs	r3, #1
 800e98c:	e000      	b.n	800e990 <xQueueGenericSendFromISR+0x70>
 800e98e:	2300      	movs	r3, #0
 800e990:	2b00      	cmp	r3, #0
 800e992:	d10a      	bne.n	800e9aa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800e994:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e998:	f383 8811 	msr	BASEPRI, r3
 800e99c:	f3bf 8f6f 	isb	sy
 800e9a0:	f3bf 8f4f 	dsb	sy
 800e9a4:	623b      	str	r3, [r7, #32]
}
 800e9a6:	bf00      	nop
 800e9a8:	e7fe      	b.n	800e9a8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e9aa:	f002 fac5 	bl	8010f38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e9ae:	f3ef 8211 	mrs	r2, BASEPRI
 800e9b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9b6:	f383 8811 	msr	BASEPRI, r3
 800e9ba:	f3bf 8f6f 	isb	sy
 800e9be:	f3bf 8f4f 	dsb	sy
 800e9c2:	61fa      	str	r2, [r7, #28]
 800e9c4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e9c6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e9c8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e9ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e9ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e9d2:	429a      	cmp	r2, r3
 800e9d4:	d302      	bcc.n	800e9dc <xQueueGenericSendFromISR+0xbc>
 800e9d6:	683b      	ldr	r3, [r7, #0]
 800e9d8:	2b02      	cmp	r3, #2
 800e9da:	d12f      	bne.n	800ea3c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e9dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e9e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e9e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9ea:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e9ec:	683a      	ldr	r2, [r7, #0]
 800e9ee:	68b9      	ldr	r1, [r7, #8]
 800e9f0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e9f2:	f000 fb64 	bl	800f0be <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e9f6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800e9fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e9fe:	d112      	bne.n	800ea26 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ea00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d016      	beq.n	800ea36 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ea08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea0a:	3324      	adds	r3, #36	; 0x24
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	f001 f987 	bl	800fd20 <xTaskRemoveFromEventList>
 800ea12:	4603      	mov	r3, r0
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d00e      	beq.n	800ea36 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d00b      	beq.n	800ea36 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	2201      	movs	r2, #1
 800ea22:	601a      	str	r2, [r3, #0]
 800ea24:	e007      	b.n	800ea36 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ea26:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ea2a:	3301      	adds	r3, #1
 800ea2c:	b2db      	uxtb	r3, r3
 800ea2e:	b25a      	sxtb	r2, r3
 800ea30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ea36:	2301      	movs	r3, #1
 800ea38:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800ea3a:	e001      	b.n	800ea40 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ea3c:	2300      	movs	r3, #0
 800ea3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ea40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ea42:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ea44:	697b      	ldr	r3, [r7, #20]
 800ea46:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ea4a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ea4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800ea4e:	4618      	mov	r0, r3
 800ea50:	3740      	adds	r7, #64	; 0x40
 800ea52:	46bd      	mov	sp, r7
 800ea54:	bd80      	pop	{r7, pc}

0800ea56 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ea56:	b580      	push	{r7, lr}
 800ea58:	b08e      	sub	sp, #56	; 0x38
 800ea5a:	af00      	add	r7, sp, #0
 800ea5c:	6078      	str	r0, [r7, #4]
 800ea5e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800ea64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d10a      	bne.n	800ea80 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800ea6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea6e:	f383 8811 	msr	BASEPRI, r3
 800ea72:	f3bf 8f6f 	isb	sy
 800ea76:	f3bf 8f4f 	dsb	sy
 800ea7a:	623b      	str	r3, [r7, #32]
}
 800ea7c:	bf00      	nop
 800ea7e:	e7fe      	b.n	800ea7e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ea80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d00a      	beq.n	800ea9e <xQueueGiveFromISR+0x48>
	__asm volatile
 800ea88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea8c:	f383 8811 	msr	BASEPRI, r3
 800ea90:	f3bf 8f6f 	isb	sy
 800ea94:	f3bf 8f4f 	dsb	sy
 800ea98:	61fb      	str	r3, [r7, #28]
}
 800ea9a:	bf00      	nop
 800ea9c:	e7fe      	b.n	800ea9c <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800ea9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d103      	bne.n	800eaae <xQueueGiveFromISR+0x58>
 800eaa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaa8:	689b      	ldr	r3, [r3, #8]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d101      	bne.n	800eab2 <xQueueGiveFromISR+0x5c>
 800eaae:	2301      	movs	r3, #1
 800eab0:	e000      	b.n	800eab4 <xQueueGiveFromISR+0x5e>
 800eab2:	2300      	movs	r3, #0
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d10a      	bne.n	800eace <xQueueGiveFromISR+0x78>
	__asm volatile
 800eab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eabc:	f383 8811 	msr	BASEPRI, r3
 800eac0:	f3bf 8f6f 	isb	sy
 800eac4:	f3bf 8f4f 	dsb	sy
 800eac8:	61bb      	str	r3, [r7, #24]
}
 800eaca:	bf00      	nop
 800eacc:	e7fe      	b.n	800eacc <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800eace:	f002 fa33 	bl	8010f38 <vPortValidateInterruptPriority>
	__asm volatile
 800ead2:	f3ef 8211 	mrs	r2, BASEPRI
 800ead6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eada:	f383 8811 	msr	BASEPRI, r3
 800eade:	f3bf 8f6f 	isb	sy
 800eae2:	f3bf 8f4f 	dsb	sy
 800eae6:	617a      	str	r2, [r7, #20]
 800eae8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800eaea:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800eaec:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800eaee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eaf2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800eaf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eaf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800eafa:	429a      	cmp	r2, r3
 800eafc:	d22b      	bcs.n	800eb56 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800eafe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800eb04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800eb08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb0a:	1c5a      	adds	r2, r3, #1
 800eb0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb0e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800eb10:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800eb14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800eb18:	d112      	bne.n	800eb40 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800eb1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d016      	beq.n	800eb50 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800eb22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb24:	3324      	adds	r3, #36	; 0x24
 800eb26:	4618      	mov	r0, r3
 800eb28:	f001 f8fa 	bl	800fd20 <xTaskRemoveFromEventList>
 800eb2c:	4603      	mov	r3, r0
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d00e      	beq.n	800eb50 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800eb32:	683b      	ldr	r3, [r7, #0]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d00b      	beq.n	800eb50 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800eb38:	683b      	ldr	r3, [r7, #0]
 800eb3a:	2201      	movs	r2, #1
 800eb3c:	601a      	str	r2, [r3, #0]
 800eb3e:	e007      	b.n	800eb50 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800eb40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eb44:	3301      	adds	r3, #1
 800eb46:	b2db      	uxtb	r3, r3
 800eb48:	b25a      	sxtb	r2, r3
 800eb4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800eb50:	2301      	movs	r3, #1
 800eb52:	637b      	str	r3, [r7, #52]	; 0x34
 800eb54:	e001      	b.n	800eb5a <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800eb56:	2300      	movs	r3, #0
 800eb58:	637b      	str	r3, [r7, #52]	; 0x34
 800eb5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb5c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	f383 8811 	msr	BASEPRI, r3
}
 800eb64:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800eb66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800eb68:	4618      	mov	r0, r3
 800eb6a:	3738      	adds	r7, #56	; 0x38
 800eb6c:	46bd      	mov	sp, r7
 800eb6e:	bd80      	pop	{r7, pc}

0800eb70 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800eb70:	b580      	push	{r7, lr}
 800eb72:	b08c      	sub	sp, #48	; 0x30
 800eb74:	af00      	add	r7, sp, #0
 800eb76:	60f8      	str	r0, [r7, #12]
 800eb78:	60b9      	str	r1, [r7, #8]
 800eb7a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800eb84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d10a      	bne.n	800eba0 <xQueueReceive+0x30>
	__asm volatile
 800eb8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb8e:	f383 8811 	msr	BASEPRI, r3
 800eb92:	f3bf 8f6f 	isb	sy
 800eb96:	f3bf 8f4f 	dsb	sy
 800eb9a:	623b      	str	r3, [r7, #32]
}
 800eb9c:	bf00      	nop
 800eb9e:	e7fe      	b.n	800eb9e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800eba0:	68bb      	ldr	r3, [r7, #8]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d103      	bne.n	800ebae <xQueueReceive+0x3e>
 800eba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d101      	bne.n	800ebb2 <xQueueReceive+0x42>
 800ebae:	2301      	movs	r3, #1
 800ebb0:	e000      	b.n	800ebb4 <xQueueReceive+0x44>
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d10a      	bne.n	800ebce <xQueueReceive+0x5e>
	__asm volatile
 800ebb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebbc:	f383 8811 	msr	BASEPRI, r3
 800ebc0:	f3bf 8f6f 	isb	sy
 800ebc4:	f3bf 8f4f 	dsb	sy
 800ebc8:	61fb      	str	r3, [r7, #28]
}
 800ebca:	bf00      	nop
 800ebcc:	e7fe      	b.n	800ebcc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ebce:	f001 fa79 	bl	80100c4 <xTaskGetSchedulerState>
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d102      	bne.n	800ebde <xQueueReceive+0x6e>
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d101      	bne.n	800ebe2 <xQueueReceive+0x72>
 800ebde:	2301      	movs	r3, #1
 800ebe0:	e000      	b.n	800ebe4 <xQueueReceive+0x74>
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d10a      	bne.n	800ebfe <xQueueReceive+0x8e>
	__asm volatile
 800ebe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebec:	f383 8811 	msr	BASEPRI, r3
 800ebf0:	f3bf 8f6f 	isb	sy
 800ebf4:	f3bf 8f4f 	dsb	sy
 800ebf8:	61bb      	str	r3, [r7, #24]
}
 800ebfa:	bf00      	nop
 800ebfc:	e7fe      	b.n	800ebfc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ebfe:	f002 f8b9 	bl	8010d74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ec02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec06:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ec08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d01f      	beq.n	800ec4e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ec0e:	68b9      	ldr	r1, [r7, #8]
 800ec10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ec12:	f000 fabe 	bl	800f192 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ec16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec18:	1e5a      	subs	r2, r3, #1
 800ec1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec1c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ec1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec20:	691b      	ldr	r3, [r3, #16]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d00f      	beq.n	800ec46 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ec26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec28:	3310      	adds	r3, #16
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	f001 f878 	bl	800fd20 <xTaskRemoveFromEventList>
 800ec30:	4603      	mov	r3, r0
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d007      	beq.n	800ec46 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ec36:	4b3d      	ldr	r3, [pc, #244]	; (800ed2c <xQueueReceive+0x1bc>)
 800ec38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ec3c:	601a      	str	r2, [r3, #0]
 800ec3e:	f3bf 8f4f 	dsb	sy
 800ec42:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ec46:	f002 f8c5 	bl	8010dd4 <vPortExitCritical>
				return pdPASS;
 800ec4a:	2301      	movs	r3, #1
 800ec4c:	e069      	b.n	800ed22 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d103      	bne.n	800ec5c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ec54:	f002 f8be 	bl	8010dd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ec58:	2300      	movs	r3, #0
 800ec5a:	e062      	b.n	800ed22 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ec5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d106      	bne.n	800ec70 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ec62:	f107 0310 	add.w	r3, r7, #16
 800ec66:	4618      	mov	r0, r3
 800ec68:	f001 f8be 	bl	800fde8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ec6c:	2301      	movs	r3, #1
 800ec6e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ec70:	f002 f8b0 	bl	8010dd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ec74:	f000 fe18 	bl	800f8a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ec78:	f002 f87c 	bl	8010d74 <vPortEnterCritical>
 800ec7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec7e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ec82:	b25b      	sxtb	r3, r3
 800ec84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec88:	d103      	bne.n	800ec92 <xQueueReceive+0x122>
 800ec8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ec92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ec98:	b25b      	sxtb	r3, r3
 800ec9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec9e:	d103      	bne.n	800eca8 <xQueueReceive+0x138>
 800eca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eca2:	2200      	movs	r2, #0
 800eca4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800eca8:	f002 f894 	bl	8010dd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ecac:	1d3a      	adds	r2, r7, #4
 800ecae:	f107 0310 	add.w	r3, r7, #16
 800ecb2:	4611      	mov	r1, r2
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	f001 f8ad 	bl	800fe14 <xTaskCheckForTimeOut>
 800ecba:	4603      	mov	r3, r0
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d123      	bne.n	800ed08 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ecc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ecc2:	f000 fade 	bl	800f282 <prvIsQueueEmpty>
 800ecc6:	4603      	mov	r3, r0
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d017      	beq.n	800ecfc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800eccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecce:	3324      	adds	r3, #36	; 0x24
 800ecd0:	687a      	ldr	r2, [r7, #4]
 800ecd2:	4611      	mov	r1, r2
 800ecd4:	4618      	mov	r0, r3
 800ecd6:	f000 ffd3 	bl	800fc80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ecda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ecdc:	f000 fa7f 	bl	800f1de <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ece0:	f000 fdf0 	bl	800f8c4 <xTaskResumeAll>
 800ece4:	4603      	mov	r3, r0
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d189      	bne.n	800ebfe <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ecea:	4b10      	ldr	r3, [pc, #64]	; (800ed2c <xQueueReceive+0x1bc>)
 800ecec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ecf0:	601a      	str	r2, [r3, #0]
 800ecf2:	f3bf 8f4f 	dsb	sy
 800ecf6:	f3bf 8f6f 	isb	sy
 800ecfa:	e780      	b.n	800ebfe <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ecfc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ecfe:	f000 fa6e 	bl	800f1de <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ed02:	f000 fddf 	bl	800f8c4 <xTaskResumeAll>
 800ed06:	e77a      	b.n	800ebfe <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ed08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ed0a:	f000 fa68 	bl	800f1de <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ed0e:	f000 fdd9 	bl	800f8c4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ed12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ed14:	f000 fab5 	bl	800f282 <prvIsQueueEmpty>
 800ed18:	4603      	mov	r3, r0
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	f43f af6f 	beq.w	800ebfe <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ed20:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ed22:	4618      	mov	r0, r3
 800ed24:	3730      	adds	r7, #48	; 0x30
 800ed26:	46bd      	mov	sp, r7
 800ed28:	bd80      	pop	{r7, pc}
 800ed2a:	bf00      	nop
 800ed2c:	e000ed04 	.word	0xe000ed04

0800ed30 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ed30:	b580      	push	{r7, lr}
 800ed32:	b08e      	sub	sp, #56	; 0x38
 800ed34:	af00      	add	r7, sp, #0
 800ed36:	6078      	str	r0, [r7, #4]
 800ed38:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ed3a:	2300      	movs	r3, #0
 800ed3c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ed42:	2300      	movs	r3, #0
 800ed44:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ed46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d10a      	bne.n	800ed62 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800ed4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed50:	f383 8811 	msr	BASEPRI, r3
 800ed54:	f3bf 8f6f 	isb	sy
 800ed58:	f3bf 8f4f 	dsb	sy
 800ed5c:	623b      	str	r3, [r7, #32]
}
 800ed5e:	bf00      	nop
 800ed60:	e7fe      	b.n	800ed60 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ed62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d00a      	beq.n	800ed80 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800ed6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed6e:	f383 8811 	msr	BASEPRI, r3
 800ed72:	f3bf 8f6f 	isb	sy
 800ed76:	f3bf 8f4f 	dsb	sy
 800ed7a:	61fb      	str	r3, [r7, #28]
}
 800ed7c:	bf00      	nop
 800ed7e:	e7fe      	b.n	800ed7e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ed80:	f001 f9a0 	bl	80100c4 <xTaskGetSchedulerState>
 800ed84:	4603      	mov	r3, r0
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d102      	bne.n	800ed90 <xQueueSemaphoreTake+0x60>
 800ed8a:	683b      	ldr	r3, [r7, #0]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d101      	bne.n	800ed94 <xQueueSemaphoreTake+0x64>
 800ed90:	2301      	movs	r3, #1
 800ed92:	e000      	b.n	800ed96 <xQueueSemaphoreTake+0x66>
 800ed94:	2300      	movs	r3, #0
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d10a      	bne.n	800edb0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800ed9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed9e:	f383 8811 	msr	BASEPRI, r3
 800eda2:	f3bf 8f6f 	isb	sy
 800eda6:	f3bf 8f4f 	dsb	sy
 800edaa:	61bb      	str	r3, [r7, #24]
}
 800edac:	bf00      	nop
 800edae:	e7fe      	b.n	800edae <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800edb0:	f001 ffe0 	bl	8010d74 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800edb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800edb8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800edba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d024      	beq.n	800ee0a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800edc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edc2:	1e5a      	subs	r2, r3, #1
 800edc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edc6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800edc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d104      	bne.n	800edda <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800edd0:	f001 faee 	bl	80103b0 <pvTaskIncrementMutexHeldCount>
 800edd4:	4602      	mov	r2, r0
 800edd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edd8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800edda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eddc:	691b      	ldr	r3, [r3, #16]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d00f      	beq.n	800ee02 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ede2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ede4:	3310      	adds	r3, #16
 800ede6:	4618      	mov	r0, r3
 800ede8:	f000 ff9a 	bl	800fd20 <xTaskRemoveFromEventList>
 800edec:	4603      	mov	r3, r0
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d007      	beq.n	800ee02 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800edf2:	4b54      	ldr	r3, [pc, #336]	; (800ef44 <xQueueSemaphoreTake+0x214>)
 800edf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800edf8:	601a      	str	r2, [r3, #0]
 800edfa:	f3bf 8f4f 	dsb	sy
 800edfe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ee02:	f001 ffe7 	bl	8010dd4 <vPortExitCritical>
				return pdPASS;
 800ee06:	2301      	movs	r3, #1
 800ee08:	e097      	b.n	800ef3a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ee0a:	683b      	ldr	r3, [r7, #0]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d111      	bne.n	800ee34 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ee10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d00a      	beq.n	800ee2c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800ee16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee1a:	f383 8811 	msr	BASEPRI, r3
 800ee1e:	f3bf 8f6f 	isb	sy
 800ee22:	f3bf 8f4f 	dsb	sy
 800ee26:	617b      	str	r3, [r7, #20]
}
 800ee28:	bf00      	nop
 800ee2a:	e7fe      	b.n	800ee2a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ee2c:	f001 ffd2 	bl	8010dd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ee30:	2300      	movs	r3, #0
 800ee32:	e082      	b.n	800ef3a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ee34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d106      	bne.n	800ee48 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ee3a:	f107 030c 	add.w	r3, r7, #12
 800ee3e:	4618      	mov	r0, r3
 800ee40:	f000 ffd2 	bl	800fde8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ee44:	2301      	movs	r3, #1
 800ee46:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ee48:	f001 ffc4 	bl	8010dd4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ee4c:	f000 fd2c 	bl	800f8a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ee50:	f001 ff90 	bl	8010d74 <vPortEnterCritical>
 800ee54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee56:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ee5a:	b25b      	sxtb	r3, r3
 800ee5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ee60:	d103      	bne.n	800ee6a <xQueueSemaphoreTake+0x13a>
 800ee62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee64:	2200      	movs	r2, #0
 800ee66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ee6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ee70:	b25b      	sxtb	r3, r3
 800ee72:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ee76:	d103      	bne.n	800ee80 <xQueueSemaphoreTake+0x150>
 800ee78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee7a:	2200      	movs	r2, #0
 800ee7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ee80:	f001 ffa8 	bl	8010dd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ee84:	463a      	mov	r2, r7
 800ee86:	f107 030c 	add.w	r3, r7, #12
 800ee8a:	4611      	mov	r1, r2
 800ee8c:	4618      	mov	r0, r3
 800ee8e:	f000 ffc1 	bl	800fe14 <xTaskCheckForTimeOut>
 800ee92:	4603      	mov	r3, r0
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d132      	bne.n	800eefe <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ee98:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ee9a:	f000 f9f2 	bl	800f282 <prvIsQueueEmpty>
 800ee9e:	4603      	mov	r3, r0
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d026      	beq.n	800eef2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800eea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d109      	bne.n	800eec0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800eeac:	f001 ff62 	bl	8010d74 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800eeb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eeb2:	689b      	ldr	r3, [r3, #8]
 800eeb4:	4618      	mov	r0, r3
 800eeb6:	f001 f923 	bl	8010100 <xTaskPriorityInherit>
 800eeba:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800eebc:	f001 ff8a 	bl	8010dd4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800eec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eec2:	3324      	adds	r3, #36	; 0x24
 800eec4:	683a      	ldr	r2, [r7, #0]
 800eec6:	4611      	mov	r1, r2
 800eec8:	4618      	mov	r0, r3
 800eeca:	f000 fed9 	bl	800fc80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800eece:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800eed0:	f000 f985 	bl	800f1de <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800eed4:	f000 fcf6 	bl	800f8c4 <xTaskResumeAll>
 800eed8:	4603      	mov	r3, r0
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	f47f af68 	bne.w	800edb0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800eee0:	4b18      	ldr	r3, [pc, #96]	; (800ef44 <xQueueSemaphoreTake+0x214>)
 800eee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eee6:	601a      	str	r2, [r3, #0]
 800eee8:	f3bf 8f4f 	dsb	sy
 800eeec:	f3bf 8f6f 	isb	sy
 800eef0:	e75e      	b.n	800edb0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800eef2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800eef4:	f000 f973 	bl	800f1de <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800eef8:	f000 fce4 	bl	800f8c4 <xTaskResumeAll>
 800eefc:	e758      	b.n	800edb0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800eefe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ef00:	f000 f96d 	bl	800f1de <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ef04:	f000 fcde 	bl	800f8c4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ef08:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ef0a:	f000 f9ba 	bl	800f282 <prvIsQueueEmpty>
 800ef0e:	4603      	mov	r3, r0
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	f43f af4d 	beq.w	800edb0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ef16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d00d      	beq.n	800ef38 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800ef1c:	f001 ff2a 	bl	8010d74 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ef20:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ef22:	f000 f8b4 	bl	800f08e <prvGetDisinheritPriorityAfterTimeout>
 800ef26:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ef28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef2a:	689b      	ldr	r3, [r3, #8]
 800ef2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ef2e:	4618      	mov	r0, r3
 800ef30:	f001 f9bc 	bl	80102ac <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ef34:	f001 ff4e 	bl	8010dd4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ef38:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	3738      	adds	r7, #56	; 0x38
 800ef3e:	46bd      	mov	sp, r7
 800ef40:	bd80      	pop	{r7, pc}
 800ef42:	bf00      	nop
 800ef44:	e000ed04 	.word	0xe000ed04

0800ef48 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ef48:	b580      	push	{r7, lr}
 800ef4a:	b08e      	sub	sp, #56	; 0x38
 800ef4c:	af00      	add	r7, sp, #0
 800ef4e:	60f8      	str	r0, [r7, #12]
 800ef50:	60b9      	str	r1, [r7, #8]
 800ef52:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ef58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d10a      	bne.n	800ef74 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800ef5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef62:	f383 8811 	msr	BASEPRI, r3
 800ef66:	f3bf 8f6f 	isb	sy
 800ef6a:	f3bf 8f4f 	dsb	sy
 800ef6e:	623b      	str	r3, [r7, #32]
}
 800ef70:	bf00      	nop
 800ef72:	e7fe      	b.n	800ef72 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ef74:	68bb      	ldr	r3, [r7, #8]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d103      	bne.n	800ef82 <xQueueReceiveFromISR+0x3a>
 800ef7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d101      	bne.n	800ef86 <xQueueReceiveFromISR+0x3e>
 800ef82:	2301      	movs	r3, #1
 800ef84:	e000      	b.n	800ef88 <xQueueReceiveFromISR+0x40>
 800ef86:	2300      	movs	r3, #0
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d10a      	bne.n	800efa2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800ef8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef90:	f383 8811 	msr	BASEPRI, r3
 800ef94:	f3bf 8f6f 	isb	sy
 800ef98:	f3bf 8f4f 	dsb	sy
 800ef9c:	61fb      	str	r3, [r7, #28]
}
 800ef9e:	bf00      	nop
 800efa0:	e7fe      	b.n	800efa0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800efa2:	f001 ffc9 	bl	8010f38 <vPortValidateInterruptPriority>
	__asm volatile
 800efa6:	f3ef 8211 	mrs	r2, BASEPRI
 800efaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efae:	f383 8811 	msr	BASEPRI, r3
 800efb2:	f3bf 8f6f 	isb	sy
 800efb6:	f3bf 8f4f 	dsb	sy
 800efba:	61ba      	str	r2, [r7, #24]
 800efbc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800efbe:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800efc0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800efc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800efc6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800efc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d02f      	beq.n	800f02e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800efce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efd0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800efd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800efd8:	68b9      	ldr	r1, [r7, #8]
 800efda:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800efdc:	f000 f8d9 	bl	800f192 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800efe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efe2:	1e5a      	subs	r2, r3, #1
 800efe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efe6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800efe8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800efec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800eff0:	d112      	bne.n	800f018 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800eff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eff4:	691b      	ldr	r3, [r3, #16]
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d016      	beq.n	800f028 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800effa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800effc:	3310      	adds	r3, #16
 800effe:	4618      	mov	r0, r3
 800f000:	f000 fe8e 	bl	800fd20 <xTaskRemoveFromEventList>
 800f004:	4603      	mov	r3, r0
 800f006:	2b00      	cmp	r3, #0
 800f008:	d00e      	beq.n	800f028 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d00b      	beq.n	800f028 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	2201      	movs	r2, #1
 800f014:	601a      	str	r2, [r3, #0]
 800f016:	e007      	b.n	800f028 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800f018:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f01c:	3301      	adds	r3, #1
 800f01e:	b2db      	uxtb	r3, r3
 800f020:	b25a      	sxtb	r2, r3
 800f022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f024:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800f028:	2301      	movs	r3, #1
 800f02a:	637b      	str	r3, [r7, #52]	; 0x34
 800f02c:	e001      	b.n	800f032 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800f02e:	2300      	movs	r3, #0
 800f030:	637b      	str	r3, [r7, #52]	; 0x34
 800f032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f034:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f036:	693b      	ldr	r3, [r7, #16]
 800f038:	f383 8811 	msr	BASEPRI, r3
}
 800f03c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f03e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f040:	4618      	mov	r0, r3
 800f042:	3738      	adds	r7, #56	; 0x38
 800f044:	46bd      	mov	sp, r7
 800f046:	bd80      	pop	{r7, pc}

0800f048 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800f048:	b580      	push	{r7, lr}
 800f04a:	b084      	sub	sp, #16
 800f04c:	af00      	add	r7, sp, #0
 800f04e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d10a      	bne.n	800f070 <vQueueDelete+0x28>
	__asm volatile
 800f05a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f05e:	f383 8811 	msr	BASEPRI, r3
 800f062:	f3bf 8f6f 	isb	sy
 800f066:	f3bf 8f4f 	dsb	sy
 800f06a:	60bb      	str	r3, [r7, #8]
}
 800f06c:	bf00      	nop
 800f06e:	e7fe      	b.n	800f06e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800f070:	68f8      	ldr	r0, [r7, #12]
 800f072:	f000 f95f 	bl	800f334 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d102      	bne.n	800f086 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800f080:	68f8      	ldr	r0, [r7, #12]
 800f082:	f002 f865 	bl	8011150 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800f086:	bf00      	nop
 800f088:	3710      	adds	r7, #16
 800f08a:	46bd      	mov	sp, r7
 800f08c:	bd80      	pop	{r7, pc}

0800f08e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800f08e:	b480      	push	{r7}
 800f090:	b085      	sub	sp, #20
 800f092:	af00      	add	r7, sp, #0
 800f094:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d006      	beq.n	800f0ac <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800f0a8:	60fb      	str	r3, [r7, #12]
 800f0aa:	e001      	b.n	800f0b0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800f0ac:	2300      	movs	r3, #0
 800f0ae:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800f0b0:	68fb      	ldr	r3, [r7, #12]
	}
 800f0b2:	4618      	mov	r0, r3
 800f0b4:	3714      	adds	r7, #20
 800f0b6:	46bd      	mov	sp, r7
 800f0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0bc:	4770      	bx	lr

0800f0be <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f0be:	b580      	push	{r7, lr}
 800f0c0:	b086      	sub	sp, #24
 800f0c2:	af00      	add	r7, sp, #0
 800f0c4:	60f8      	str	r0, [r7, #12]
 800f0c6:	60b9      	str	r1, [r7, #8]
 800f0c8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f0d2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d10d      	bne.n	800f0f8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d14d      	bne.n	800f180 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	689b      	ldr	r3, [r3, #8]
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	f001 f871 	bl	80101d0 <xTaskPriorityDisinherit>
 800f0ee:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	2200      	movs	r2, #0
 800f0f4:	609a      	str	r2, [r3, #8]
 800f0f6:	e043      	b.n	800f180 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d119      	bne.n	800f132 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	6858      	ldr	r0, [r3, #4]
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f106:	461a      	mov	r2, r3
 800f108:	68b9      	ldr	r1, [r7, #8]
 800f10a:	f002 fa62 	bl	80115d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	685a      	ldr	r2, [r3, #4]
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f116:	441a      	add	r2, r3
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	685a      	ldr	r2, [r3, #4]
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	689b      	ldr	r3, [r3, #8]
 800f124:	429a      	cmp	r2, r3
 800f126:	d32b      	bcc.n	800f180 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	681a      	ldr	r2, [r3, #0]
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	605a      	str	r2, [r3, #4]
 800f130:	e026      	b.n	800f180 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	68d8      	ldr	r0, [r3, #12]
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f13a:	461a      	mov	r2, r3
 800f13c:	68b9      	ldr	r1, [r7, #8]
 800f13e:	f002 fa48 	bl	80115d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	68da      	ldr	r2, [r3, #12]
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f14a:	425b      	negs	r3, r3
 800f14c:	441a      	add	r2, r3
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	68da      	ldr	r2, [r3, #12]
 800f156:	68fb      	ldr	r3, [r7, #12]
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	429a      	cmp	r2, r3
 800f15c:	d207      	bcs.n	800f16e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	689a      	ldr	r2, [r3, #8]
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f166:	425b      	negs	r3, r3
 800f168:	441a      	add	r2, r3
 800f16a:	68fb      	ldr	r3, [r7, #12]
 800f16c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	2b02      	cmp	r3, #2
 800f172:	d105      	bne.n	800f180 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f174:	693b      	ldr	r3, [r7, #16]
 800f176:	2b00      	cmp	r3, #0
 800f178:	d002      	beq.n	800f180 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f17a:	693b      	ldr	r3, [r7, #16]
 800f17c:	3b01      	subs	r3, #1
 800f17e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f180:	693b      	ldr	r3, [r7, #16]
 800f182:	1c5a      	adds	r2, r3, #1
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800f188:	697b      	ldr	r3, [r7, #20]
}
 800f18a:	4618      	mov	r0, r3
 800f18c:	3718      	adds	r7, #24
 800f18e:	46bd      	mov	sp, r7
 800f190:	bd80      	pop	{r7, pc}

0800f192 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f192:	b580      	push	{r7, lr}
 800f194:	b082      	sub	sp, #8
 800f196:	af00      	add	r7, sp, #0
 800f198:	6078      	str	r0, [r7, #4]
 800f19a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d018      	beq.n	800f1d6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	68da      	ldr	r2, [r3, #12]
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1ac:	441a      	add	r2, r3
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	68da      	ldr	r2, [r3, #12]
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	689b      	ldr	r3, [r3, #8]
 800f1ba:	429a      	cmp	r2, r3
 800f1bc:	d303      	bcc.n	800f1c6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	681a      	ldr	r2, [r3, #0]
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	68d9      	ldr	r1, [r3, #12]
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1ce:	461a      	mov	r2, r3
 800f1d0:	6838      	ldr	r0, [r7, #0]
 800f1d2:	f002 f9fe 	bl	80115d2 <memcpy>
	}
}
 800f1d6:	bf00      	nop
 800f1d8:	3708      	adds	r7, #8
 800f1da:	46bd      	mov	sp, r7
 800f1dc:	bd80      	pop	{r7, pc}

0800f1de <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f1de:	b580      	push	{r7, lr}
 800f1e0:	b084      	sub	sp, #16
 800f1e2:	af00      	add	r7, sp, #0
 800f1e4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f1e6:	f001 fdc5 	bl	8010d74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f1f0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f1f2:	e011      	b.n	800f218 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d012      	beq.n	800f222 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	3324      	adds	r3, #36	; 0x24
 800f200:	4618      	mov	r0, r3
 800f202:	f000 fd8d 	bl	800fd20 <xTaskRemoveFromEventList>
 800f206:	4603      	mov	r3, r0
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d001      	beq.n	800f210 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f20c:	f000 fe64 	bl	800fed8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f210:	7bfb      	ldrb	r3, [r7, #15]
 800f212:	3b01      	subs	r3, #1
 800f214:	b2db      	uxtb	r3, r3
 800f216:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f218:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	dce9      	bgt.n	800f1f4 <prvUnlockQueue+0x16>
 800f220:	e000      	b.n	800f224 <prvUnlockQueue+0x46>
					break;
 800f222:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	22ff      	movs	r2, #255	; 0xff
 800f228:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800f22c:	f001 fdd2 	bl	8010dd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f230:	f001 fda0 	bl	8010d74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f23a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f23c:	e011      	b.n	800f262 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	691b      	ldr	r3, [r3, #16]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d012      	beq.n	800f26c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	3310      	adds	r3, #16
 800f24a:	4618      	mov	r0, r3
 800f24c:	f000 fd68 	bl	800fd20 <xTaskRemoveFromEventList>
 800f250:	4603      	mov	r3, r0
 800f252:	2b00      	cmp	r3, #0
 800f254:	d001      	beq.n	800f25a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f256:	f000 fe3f 	bl	800fed8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f25a:	7bbb      	ldrb	r3, [r7, #14]
 800f25c:	3b01      	subs	r3, #1
 800f25e:	b2db      	uxtb	r3, r3
 800f260:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f262:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f266:	2b00      	cmp	r3, #0
 800f268:	dce9      	bgt.n	800f23e <prvUnlockQueue+0x60>
 800f26a:	e000      	b.n	800f26e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f26c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	22ff      	movs	r2, #255	; 0xff
 800f272:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800f276:	f001 fdad 	bl	8010dd4 <vPortExitCritical>
}
 800f27a:	bf00      	nop
 800f27c:	3710      	adds	r7, #16
 800f27e:	46bd      	mov	sp, r7
 800f280:	bd80      	pop	{r7, pc}

0800f282 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f282:	b580      	push	{r7, lr}
 800f284:	b084      	sub	sp, #16
 800f286:	af00      	add	r7, sp, #0
 800f288:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f28a:	f001 fd73 	bl	8010d74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f292:	2b00      	cmp	r3, #0
 800f294:	d102      	bne.n	800f29c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f296:	2301      	movs	r3, #1
 800f298:	60fb      	str	r3, [r7, #12]
 800f29a:	e001      	b.n	800f2a0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f29c:	2300      	movs	r3, #0
 800f29e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f2a0:	f001 fd98 	bl	8010dd4 <vPortExitCritical>

	return xReturn;
 800f2a4:	68fb      	ldr	r3, [r7, #12]
}
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	3710      	adds	r7, #16
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bd80      	pop	{r7, pc}

0800f2ae <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f2ae:	b580      	push	{r7, lr}
 800f2b0:	b084      	sub	sp, #16
 800f2b2:	af00      	add	r7, sp, #0
 800f2b4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f2b6:	f001 fd5d 	bl	8010d74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f2c2:	429a      	cmp	r2, r3
 800f2c4:	d102      	bne.n	800f2cc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f2c6:	2301      	movs	r3, #1
 800f2c8:	60fb      	str	r3, [r7, #12]
 800f2ca:	e001      	b.n	800f2d0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f2cc:	2300      	movs	r3, #0
 800f2ce:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f2d0:	f001 fd80 	bl	8010dd4 <vPortExitCritical>

	return xReturn;
 800f2d4:	68fb      	ldr	r3, [r7, #12]
}
 800f2d6:	4618      	mov	r0, r3
 800f2d8:	3710      	adds	r7, #16
 800f2da:	46bd      	mov	sp, r7
 800f2dc:	bd80      	pop	{r7, pc}
	...

0800f2e0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f2e0:	b480      	push	{r7}
 800f2e2:	b085      	sub	sp, #20
 800f2e4:	af00      	add	r7, sp, #0
 800f2e6:	6078      	str	r0, [r7, #4]
 800f2e8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f2ea:	2300      	movs	r3, #0
 800f2ec:	60fb      	str	r3, [r7, #12]
 800f2ee:	e014      	b.n	800f31a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f2f0:	4a0f      	ldr	r2, [pc, #60]	; (800f330 <vQueueAddToRegistry+0x50>)
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d10b      	bne.n	800f314 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f2fc:	490c      	ldr	r1, [pc, #48]	; (800f330 <vQueueAddToRegistry+0x50>)
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	683a      	ldr	r2, [r7, #0]
 800f302:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f306:	4a0a      	ldr	r2, [pc, #40]	; (800f330 <vQueueAddToRegistry+0x50>)
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	00db      	lsls	r3, r3, #3
 800f30c:	4413      	add	r3, r2
 800f30e:	687a      	ldr	r2, [r7, #4]
 800f310:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f312:	e006      	b.n	800f322 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	3301      	adds	r3, #1
 800f318:	60fb      	str	r3, [r7, #12]
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	2b07      	cmp	r3, #7
 800f31e:	d9e7      	bls.n	800f2f0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f320:	bf00      	nop
 800f322:	bf00      	nop
 800f324:	3714      	adds	r7, #20
 800f326:	46bd      	mov	sp, r7
 800f328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f32c:	4770      	bx	lr
 800f32e:	bf00      	nop
 800f330:	20001574 	.word	0x20001574

0800f334 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800f334:	b480      	push	{r7}
 800f336:	b085      	sub	sp, #20
 800f338:	af00      	add	r7, sp, #0
 800f33a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f33c:	2300      	movs	r3, #0
 800f33e:	60fb      	str	r3, [r7, #12]
 800f340:	e016      	b.n	800f370 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800f342:	4a10      	ldr	r2, [pc, #64]	; (800f384 <vQueueUnregisterQueue+0x50>)
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	00db      	lsls	r3, r3, #3
 800f348:	4413      	add	r3, r2
 800f34a:	685b      	ldr	r3, [r3, #4]
 800f34c:	687a      	ldr	r2, [r7, #4]
 800f34e:	429a      	cmp	r2, r3
 800f350:	d10b      	bne.n	800f36a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800f352:	4a0c      	ldr	r2, [pc, #48]	; (800f384 <vQueueUnregisterQueue+0x50>)
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	2100      	movs	r1, #0
 800f358:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800f35c:	4a09      	ldr	r2, [pc, #36]	; (800f384 <vQueueUnregisterQueue+0x50>)
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	00db      	lsls	r3, r3, #3
 800f362:	4413      	add	r3, r2
 800f364:	2200      	movs	r2, #0
 800f366:	605a      	str	r2, [r3, #4]
				break;
 800f368:	e006      	b.n	800f378 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	3301      	adds	r3, #1
 800f36e:	60fb      	str	r3, [r7, #12]
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	2b07      	cmp	r3, #7
 800f374:	d9e5      	bls.n	800f342 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800f376:	bf00      	nop
 800f378:	bf00      	nop
 800f37a:	3714      	adds	r7, #20
 800f37c:	46bd      	mov	sp, r7
 800f37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f382:	4770      	bx	lr
 800f384:	20001574 	.word	0x20001574

0800f388 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f388:	b580      	push	{r7, lr}
 800f38a:	b086      	sub	sp, #24
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	60f8      	str	r0, [r7, #12]
 800f390:	60b9      	str	r1, [r7, #8]
 800f392:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f398:	f001 fcec 	bl	8010d74 <vPortEnterCritical>
 800f39c:	697b      	ldr	r3, [r7, #20]
 800f39e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f3a2:	b25b      	sxtb	r3, r3
 800f3a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f3a8:	d103      	bne.n	800f3b2 <vQueueWaitForMessageRestricted+0x2a>
 800f3aa:	697b      	ldr	r3, [r7, #20]
 800f3ac:	2200      	movs	r2, #0
 800f3ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f3b2:	697b      	ldr	r3, [r7, #20]
 800f3b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f3b8:	b25b      	sxtb	r3, r3
 800f3ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f3be:	d103      	bne.n	800f3c8 <vQueueWaitForMessageRestricted+0x40>
 800f3c0:	697b      	ldr	r3, [r7, #20]
 800f3c2:	2200      	movs	r2, #0
 800f3c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f3c8:	f001 fd04 	bl	8010dd4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f3cc:	697b      	ldr	r3, [r7, #20]
 800f3ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d106      	bne.n	800f3e2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f3d4:	697b      	ldr	r3, [r7, #20]
 800f3d6:	3324      	adds	r3, #36	; 0x24
 800f3d8:	687a      	ldr	r2, [r7, #4]
 800f3da:	68b9      	ldr	r1, [r7, #8]
 800f3dc:	4618      	mov	r0, r3
 800f3de:	f000 fc73 	bl	800fcc8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f3e2:	6978      	ldr	r0, [r7, #20]
 800f3e4:	f7ff fefb 	bl	800f1de <prvUnlockQueue>
	}
 800f3e8:	bf00      	nop
 800f3ea:	3718      	adds	r7, #24
 800f3ec:	46bd      	mov	sp, r7
 800f3ee:	bd80      	pop	{r7, pc}

0800f3f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b08e      	sub	sp, #56	; 0x38
 800f3f4:	af04      	add	r7, sp, #16
 800f3f6:	60f8      	str	r0, [r7, #12]
 800f3f8:	60b9      	str	r1, [r7, #8]
 800f3fa:	607a      	str	r2, [r7, #4]
 800f3fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f3fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f400:	2b00      	cmp	r3, #0
 800f402:	d10a      	bne.n	800f41a <xTaskCreateStatic+0x2a>
	__asm volatile
 800f404:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f408:	f383 8811 	msr	BASEPRI, r3
 800f40c:	f3bf 8f6f 	isb	sy
 800f410:	f3bf 8f4f 	dsb	sy
 800f414:	623b      	str	r3, [r7, #32]
}
 800f416:	bf00      	nop
 800f418:	e7fe      	b.n	800f418 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800f41a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d10a      	bne.n	800f436 <xTaskCreateStatic+0x46>
	__asm volatile
 800f420:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f424:	f383 8811 	msr	BASEPRI, r3
 800f428:	f3bf 8f6f 	isb	sy
 800f42c:	f3bf 8f4f 	dsb	sy
 800f430:	61fb      	str	r3, [r7, #28]
}
 800f432:	bf00      	nop
 800f434:	e7fe      	b.n	800f434 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f436:	23bc      	movs	r3, #188	; 0xbc
 800f438:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f43a:	693b      	ldr	r3, [r7, #16]
 800f43c:	2bbc      	cmp	r3, #188	; 0xbc
 800f43e:	d00a      	beq.n	800f456 <xTaskCreateStatic+0x66>
	__asm volatile
 800f440:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f444:	f383 8811 	msr	BASEPRI, r3
 800f448:	f3bf 8f6f 	isb	sy
 800f44c:	f3bf 8f4f 	dsb	sy
 800f450:	61bb      	str	r3, [r7, #24]
}
 800f452:	bf00      	nop
 800f454:	e7fe      	b.n	800f454 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f456:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d01e      	beq.n	800f49c <xTaskCreateStatic+0xac>
 800f45e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f460:	2b00      	cmp	r3, #0
 800f462:	d01b      	beq.n	800f49c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f466:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f46a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f46c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f46e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f470:	2202      	movs	r2, #2
 800f472:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f476:	2300      	movs	r3, #0
 800f478:	9303      	str	r3, [sp, #12]
 800f47a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f47c:	9302      	str	r3, [sp, #8]
 800f47e:	f107 0314 	add.w	r3, r7, #20
 800f482:	9301      	str	r3, [sp, #4]
 800f484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f486:	9300      	str	r3, [sp, #0]
 800f488:	683b      	ldr	r3, [r7, #0]
 800f48a:	687a      	ldr	r2, [r7, #4]
 800f48c:	68b9      	ldr	r1, [r7, #8]
 800f48e:	68f8      	ldr	r0, [r7, #12]
 800f490:	f000 f850 	bl	800f534 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f494:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f496:	f000 f8f3 	bl	800f680 <prvAddNewTaskToReadyList>
 800f49a:	e001      	b.n	800f4a0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800f49c:	2300      	movs	r3, #0
 800f49e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f4a0:	697b      	ldr	r3, [r7, #20]
	}
 800f4a2:	4618      	mov	r0, r3
 800f4a4:	3728      	adds	r7, #40	; 0x28
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	bd80      	pop	{r7, pc}

0800f4aa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f4aa:	b580      	push	{r7, lr}
 800f4ac:	b08c      	sub	sp, #48	; 0x30
 800f4ae:	af04      	add	r7, sp, #16
 800f4b0:	60f8      	str	r0, [r7, #12]
 800f4b2:	60b9      	str	r1, [r7, #8]
 800f4b4:	603b      	str	r3, [r7, #0]
 800f4b6:	4613      	mov	r3, r2
 800f4b8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f4ba:	88fb      	ldrh	r3, [r7, #6]
 800f4bc:	009b      	lsls	r3, r3, #2
 800f4be:	4618      	mov	r0, r3
 800f4c0:	f001 fd7a 	bl	8010fb8 <pvPortMalloc>
 800f4c4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f4c6:	697b      	ldr	r3, [r7, #20]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d00e      	beq.n	800f4ea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f4cc:	20bc      	movs	r0, #188	; 0xbc
 800f4ce:	f001 fd73 	bl	8010fb8 <pvPortMalloc>
 800f4d2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f4d4:	69fb      	ldr	r3, [r7, #28]
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d003      	beq.n	800f4e2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f4da:	69fb      	ldr	r3, [r7, #28]
 800f4dc:	697a      	ldr	r2, [r7, #20]
 800f4de:	631a      	str	r2, [r3, #48]	; 0x30
 800f4e0:	e005      	b.n	800f4ee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f4e2:	6978      	ldr	r0, [r7, #20]
 800f4e4:	f001 fe34 	bl	8011150 <vPortFree>
 800f4e8:	e001      	b.n	800f4ee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f4ee:	69fb      	ldr	r3, [r7, #28]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d017      	beq.n	800f524 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f4f4:	69fb      	ldr	r3, [r7, #28]
 800f4f6:	2200      	movs	r2, #0
 800f4f8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f4fc:	88fa      	ldrh	r2, [r7, #6]
 800f4fe:	2300      	movs	r3, #0
 800f500:	9303      	str	r3, [sp, #12]
 800f502:	69fb      	ldr	r3, [r7, #28]
 800f504:	9302      	str	r3, [sp, #8]
 800f506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f508:	9301      	str	r3, [sp, #4]
 800f50a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f50c:	9300      	str	r3, [sp, #0]
 800f50e:	683b      	ldr	r3, [r7, #0]
 800f510:	68b9      	ldr	r1, [r7, #8]
 800f512:	68f8      	ldr	r0, [r7, #12]
 800f514:	f000 f80e 	bl	800f534 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f518:	69f8      	ldr	r0, [r7, #28]
 800f51a:	f000 f8b1 	bl	800f680 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f51e:	2301      	movs	r3, #1
 800f520:	61bb      	str	r3, [r7, #24]
 800f522:	e002      	b.n	800f52a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f524:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f528:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f52a:	69bb      	ldr	r3, [r7, #24]
	}
 800f52c:	4618      	mov	r0, r3
 800f52e:	3720      	adds	r7, #32
 800f530:	46bd      	mov	sp, r7
 800f532:	bd80      	pop	{r7, pc}

0800f534 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f534:	b580      	push	{r7, lr}
 800f536:	b088      	sub	sp, #32
 800f538:	af00      	add	r7, sp, #0
 800f53a:	60f8      	str	r0, [r7, #12]
 800f53c:	60b9      	str	r1, [r7, #8]
 800f53e:	607a      	str	r2, [r7, #4]
 800f540:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f544:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	009b      	lsls	r3, r3, #2
 800f54a:	461a      	mov	r2, r3
 800f54c:	21a5      	movs	r1, #165	; 0xa5
 800f54e:	f002 f84e 	bl	80115ee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f554:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800f55c:	3b01      	subs	r3, #1
 800f55e:	009b      	lsls	r3, r3, #2
 800f560:	4413      	add	r3, r2
 800f562:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f564:	69bb      	ldr	r3, [r7, #24]
 800f566:	f023 0307 	bic.w	r3, r3, #7
 800f56a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f56c:	69bb      	ldr	r3, [r7, #24]
 800f56e:	f003 0307 	and.w	r3, r3, #7
 800f572:	2b00      	cmp	r3, #0
 800f574:	d00a      	beq.n	800f58c <prvInitialiseNewTask+0x58>
	__asm volatile
 800f576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f57a:	f383 8811 	msr	BASEPRI, r3
 800f57e:	f3bf 8f6f 	isb	sy
 800f582:	f3bf 8f4f 	dsb	sy
 800f586:	617b      	str	r3, [r7, #20]
}
 800f588:	bf00      	nop
 800f58a:	e7fe      	b.n	800f58a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f58c:	68bb      	ldr	r3, [r7, #8]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d01f      	beq.n	800f5d2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f592:	2300      	movs	r3, #0
 800f594:	61fb      	str	r3, [r7, #28]
 800f596:	e012      	b.n	800f5be <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f598:	68ba      	ldr	r2, [r7, #8]
 800f59a:	69fb      	ldr	r3, [r7, #28]
 800f59c:	4413      	add	r3, r2
 800f59e:	7819      	ldrb	r1, [r3, #0]
 800f5a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f5a2:	69fb      	ldr	r3, [r7, #28]
 800f5a4:	4413      	add	r3, r2
 800f5a6:	3334      	adds	r3, #52	; 0x34
 800f5a8:	460a      	mov	r2, r1
 800f5aa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f5ac:	68ba      	ldr	r2, [r7, #8]
 800f5ae:	69fb      	ldr	r3, [r7, #28]
 800f5b0:	4413      	add	r3, r2
 800f5b2:	781b      	ldrb	r3, [r3, #0]
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d006      	beq.n	800f5c6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f5b8:	69fb      	ldr	r3, [r7, #28]
 800f5ba:	3301      	adds	r3, #1
 800f5bc:	61fb      	str	r3, [r7, #28]
 800f5be:	69fb      	ldr	r3, [r7, #28]
 800f5c0:	2b0f      	cmp	r3, #15
 800f5c2:	d9e9      	bls.n	800f598 <prvInitialiseNewTask+0x64>
 800f5c4:	e000      	b.n	800f5c8 <prvInitialiseNewTask+0x94>
			{
				break;
 800f5c6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f5c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5ca:	2200      	movs	r2, #0
 800f5cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800f5d0:	e003      	b.n	800f5da <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5d4:	2200      	movs	r2, #0
 800f5d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f5da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5dc:	2b37      	cmp	r3, #55	; 0x37
 800f5de:	d901      	bls.n	800f5e4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f5e0:	2337      	movs	r3, #55	; 0x37
 800f5e2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f5e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f5e8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f5ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f5ee:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800f5f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5f2:	2200      	movs	r2, #0
 800f5f4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f5f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5f8:	3304      	adds	r3, #4
 800f5fa:	4618      	mov	r0, r3
 800f5fc:	f7fe fda0 	bl	800e140 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f602:	3318      	adds	r3, #24
 800f604:	4618      	mov	r0, r3
 800f606:	f7fe fd9b 	bl	800e140 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f60a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f60c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f60e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f612:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f618:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f61a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f61c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f61e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f622:	2200      	movs	r2, #0
 800f624:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f62a:	2200      	movs	r2, #0
 800f62c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800f630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f632:	3354      	adds	r3, #84	; 0x54
 800f634:	2260      	movs	r2, #96	; 0x60
 800f636:	2100      	movs	r1, #0
 800f638:	4618      	mov	r0, r3
 800f63a:	f001 ffd8 	bl	80115ee <memset>
 800f63e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f640:	4a0c      	ldr	r2, [pc, #48]	; (800f674 <prvInitialiseNewTask+0x140>)
 800f642:	659a      	str	r2, [r3, #88]	; 0x58
 800f644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f646:	4a0c      	ldr	r2, [pc, #48]	; (800f678 <prvInitialiseNewTask+0x144>)
 800f648:	65da      	str	r2, [r3, #92]	; 0x5c
 800f64a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f64c:	4a0b      	ldr	r2, [pc, #44]	; (800f67c <prvInitialiseNewTask+0x148>)
 800f64e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f650:	683a      	ldr	r2, [r7, #0]
 800f652:	68f9      	ldr	r1, [r7, #12]
 800f654:	69b8      	ldr	r0, [r7, #24]
 800f656:	f001 fa61 	bl	8010b1c <pxPortInitialiseStack>
 800f65a:	4602      	mov	r2, r0
 800f65c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f65e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f662:	2b00      	cmp	r3, #0
 800f664:	d002      	beq.n	800f66c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f668:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f66a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f66c:	bf00      	nop
 800f66e:	3720      	adds	r7, #32
 800f670:	46bd      	mov	sp, r7
 800f672:	bd80      	pop	{r7, pc}
 800f674:	08016044 	.word	0x08016044
 800f678:	08016064 	.word	0x08016064
 800f67c:	08016024 	.word	0x08016024

0800f680 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f680:	b580      	push	{r7, lr}
 800f682:	b082      	sub	sp, #8
 800f684:	af00      	add	r7, sp, #0
 800f686:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f688:	f001 fb74 	bl	8010d74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f68c:	4b2d      	ldr	r3, [pc, #180]	; (800f744 <prvAddNewTaskToReadyList+0xc4>)
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	3301      	adds	r3, #1
 800f692:	4a2c      	ldr	r2, [pc, #176]	; (800f744 <prvAddNewTaskToReadyList+0xc4>)
 800f694:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f696:	4b2c      	ldr	r3, [pc, #176]	; (800f748 <prvAddNewTaskToReadyList+0xc8>)
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d109      	bne.n	800f6b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f69e:	4a2a      	ldr	r2, [pc, #168]	; (800f748 <prvAddNewTaskToReadyList+0xc8>)
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f6a4:	4b27      	ldr	r3, [pc, #156]	; (800f744 <prvAddNewTaskToReadyList+0xc4>)
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	2b01      	cmp	r3, #1
 800f6aa:	d110      	bne.n	800f6ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f6ac:	f000 fc38 	bl	800ff20 <prvInitialiseTaskLists>
 800f6b0:	e00d      	b.n	800f6ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f6b2:	4b26      	ldr	r3, [pc, #152]	; (800f74c <prvAddNewTaskToReadyList+0xcc>)
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d109      	bne.n	800f6ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f6ba:	4b23      	ldr	r3, [pc, #140]	; (800f748 <prvAddNewTaskToReadyList+0xc8>)
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6c4:	429a      	cmp	r2, r3
 800f6c6:	d802      	bhi.n	800f6ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f6c8:	4a1f      	ldr	r2, [pc, #124]	; (800f748 <prvAddNewTaskToReadyList+0xc8>)
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f6ce:	4b20      	ldr	r3, [pc, #128]	; (800f750 <prvAddNewTaskToReadyList+0xd0>)
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	3301      	adds	r3, #1
 800f6d4:	4a1e      	ldr	r2, [pc, #120]	; (800f750 <prvAddNewTaskToReadyList+0xd0>)
 800f6d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800f6d8:	4b1d      	ldr	r3, [pc, #116]	; (800f750 <prvAddNewTaskToReadyList+0xd0>)
 800f6da:	681a      	ldr	r2, [r3, #0]
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6e4:	4b1b      	ldr	r3, [pc, #108]	; (800f754 <prvAddNewTaskToReadyList+0xd4>)
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	429a      	cmp	r2, r3
 800f6ea:	d903      	bls.n	800f6f4 <prvAddNewTaskToReadyList+0x74>
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6f0:	4a18      	ldr	r2, [pc, #96]	; (800f754 <prvAddNewTaskToReadyList+0xd4>)
 800f6f2:	6013      	str	r3, [r2, #0]
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6f8:	4613      	mov	r3, r2
 800f6fa:	009b      	lsls	r3, r3, #2
 800f6fc:	4413      	add	r3, r2
 800f6fe:	009b      	lsls	r3, r3, #2
 800f700:	4a15      	ldr	r2, [pc, #84]	; (800f758 <prvAddNewTaskToReadyList+0xd8>)
 800f702:	441a      	add	r2, r3
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	3304      	adds	r3, #4
 800f708:	4619      	mov	r1, r3
 800f70a:	4610      	mov	r0, r2
 800f70c:	f7fe fd25 	bl	800e15a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f710:	f001 fb60 	bl	8010dd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f714:	4b0d      	ldr	r3, [pc, #52]	; (800f74c <prvAddNewTaskToReadyList+0xcc>)
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d00e      	beq.n	800f73a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f71c:	4b0a      	ldr	r3, [pc, #40]	; (800f748 <prvAddNewTaskToReadyList+0xc8>)
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f726:	429a      	cmp	r2, r3
 800f728:	d207      	bcs.n	800f73a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f72a:	4b0c      	ldr	r3, [pc, #48]	; (800f75c <prvAddNewTaskToReadyList+0xdc>)
 800f72c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f730:	601a      	str	r2, [r3, #0]
 800f732:	f3bf 8f4f 	dsb	sy
 800f736:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f73a:	bf00      	nop
 800f73c:	3708      	adds	r7, #8
 800f73e:	46bd      	mov	sp, r7
 800f740:	bd80      	pop	{r7, pc}
 800f742:	bf00      	nop
 800f744:	20001a88 	.word	0x20001a88
 800f748:	200015b4 	.word	0x200015b4
 800f74c:	20001a94 	.word	0x20001a94
 800f750:	20001aa4 	.word	0x20001aa4
 800f754:	20001a90 	.word	0x20001a90
 800f758:	200015b8 	.word	0x200015b8
 800f75c:	e000ed04 	.word	0xe000ed04

0800f760 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f760:	b580      	push	{r7, lr}
 800f762:	b084      	sub	sp, #16
 800f764:	af00      	add	r7, sp, #0
 800f766:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f768:	2300      	movs	r3, #0
 800f76a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d017      	beq.n	800f7a2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f772:	4b13      	ldr	r3, [pc, #76]	; (800f7c0 <vTaskDelay+0x60>)
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	2b00      	cmp	r3, #0
 800f778:	d00a      	beq.n	800f790 <vTaskDelay+0x30>
	__asm volatile
 800f77a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f77e:	f383 8811 	msr	BASEPRI, r3
 800f782:	f3bf 8f6f 	isb	sy
 800f786:	f3bf 8f4f 	dsb	sy
 800f78a:	60bb      	str	r3, [r7, #8]
}
 800f78c:	bf00      	nop
 800f78e:	e7fe      	b.n	800f78e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800f790:	f000 f88a 	bl	800f8a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f794:	2100      	movs	r1, #0
 800f796:	6878      	ldr	r0, [r7, #4]
 800f798:	f000 fe1e 	bl	80103d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f79c:	f000 f892 	bl	800f8c4 <xTaskResumeAll>
 800f7a0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d107      	bne.n	800f7b8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800f7a8:	4b06      	ldr	r3, [pc, #24]	; (800f7c4 <vTaskDelay+0x64>)
 800f7aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f7ae:	601a      	str	r2, [r3, #0]
 800f7b0:	f3bf 8f4f 	dsb	sy
 800f7b4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f7b8:	bf00      	nop
 800f7ba:	3710      	adds	r7, #16
 800f7bc:	46bd      	mov	sp, r7
 800f7be:	bd80      	pop	{r7, pc}
 800f7c0:	20001ab0 	.word	0x20001ab0
 800f7c4:	e000ed04 	.word	0xe000ed04

0800f7c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800f7c8:	b580      	push	{r7, lr}
 800f7ca:	b08a      	sub	sp, #40	; 0x28
 800f7cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800f7d2:	2300      	movs	r3, #0
 800f7d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800f7d6:	463a      	mov	r2, r7
 800f7d8:	1d39      	adds	r1, r7, #4
 800f7da:	f107 0308 	add.w	r3, r7, #8
 800f7de:	4618      	mov	r0, r3
 800f7e0:	f7fe fc5a 	bl	800e098 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800f7e4:	6839      	ldr	r1, [r7, #0]
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	68ba      	ldr	r2, [r7, #8]
 800f7ea:	9202      	str	r2, [sp, #8]
 800f7ec:	9301      	str	r3, [sp, #4]
 800f7ee:	2300      	movs	r3, #0
 800f7f0:	9300      	str	r3, [sp, #0]
 800f7f2:	2300      	movs	r3, #0
 800f7f4:	460a      	mov	r2, r1
 800f7f6:	4924      	ldr	r1, [pc, #144]	; (800f888 <vTaskStartScheduler+0xc0>)
 800f7f8:	4824      	ldr	r0, [pc, #144]	; (800f88c <vTaskStartScheduler+0xc4>)
 800f7fa:	f7ff fdf9 	bl	800f3f0 <xTaskCreateStatic>
 800f7fe:	4603      	mov	r3, r0
 800f800:	4a23      	ldr	r2, [pc, #140]	; (800f890 <vTaskStartScheduler+0xc8>)
 800f802:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f804:	4b22      	ldr	r3, [pc, #136]	; (800f890 <vTaskStartScheduler+0xc8>)
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d002      	beq.n	800f812 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f80c:	2301      	movs	r3, #1
 800f80e:	617b      	str	r3, [r7, #20]
 800f810:	e001      	b.n	800f816 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f812:	2300      	movs	r3, #0
 800f814:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800f816:	697b      	ldr	r3, [r7, #20]
 800f818:	2b01      	cmp	r3, #1
 800f81a:	d102      	bne.n	800f822 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800f81c:	f000 fe30 	bl	8010480 <xTimerCreateTimerTask>
 800f820:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f822:	697b      	ldr	r3, [r7, #20]
 800f824:	2b01      	cmp	r3, #1
 800f826:	d11b      	bne.n	800f860 <vTaskStartScheduler+0x98>
	__asm volatile
 800f828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f82c:	f383 8811 	msr	BASEPRI, r3
 800f830:	f3bf 8f6f 	isb	sy
 800f834:	f3bf 8f4f 	dsb	sy
 800f838:	613b      	str	r3, [r7, #16]
}
 800f83a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f83c:	4b15      	ldr	r3, [pc, #84]	; (800f894 <vTaskStartScheduler+0xcc>)
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	3354      	adds	r3, #84	; 0x54
 800f842:	4a15      	ldr	r2, [pc, #84]	; (800f898 <vTaskStartScheduler+0xd0>)
 800f844:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f846:	4b15      	ldr	r3, [pc, #84]	; (800f89c <vTaskStartScheduler+0xd4>)
 800f848:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f84c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f84e:	4b14      	ldr	r3, [pc, #80]	; (800f8a0 <vTaskStartScheduler+0xd8>)
 800f850:	2201      	movs	r2, #1
 800f852:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800f854:	4b13      	ldr	r3, [pc, #76]	; (800f8a4 <vTaskStartScheduler+0xdc>)
 800f856:	2200      	movs	r2, #0
 800f858:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f85a:	f001 f9e9 	bl	8010c30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f85e:	e00e      	b.n	800f87e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f860:	697b      	ldr	r3, [r7, #20]
 800f862:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f866:	d10a      	bne.n	800f87e <vTaskStartScheduler+0xb6>
	__asm volatile
 800f868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f86c:	f383 8811 	msr	BASEPRI, r3
 800f870:	f3bf 8f6f 	isb	sy
 800f874:	f3bf 8f4f 	dsb	sy
 800f878:	60fb      	str	r3, [r7, #12]
}
 800f87a:	bf00      	nop
 800f87c:	e7fe      	b.n	800f87c <vTaskStartScheduler+0xb4>
}
 800f87e:	bf00      	nop
 800f880:	3718      	adds	r7, #24
 800f882:	46bd      	mov	sp, r7
 800f884:	bd80      	pop	{r7, pc}
 800f886:	bf00      	nop
 800f888:	08015eac 	.word	0x08015eac
 800f88c:	0800fef1 	.word	0x0800fef1
 800f890:	20001aac 	.word	0x20001aac
 800f894:	200015b4 	.word	0x200015b4
 800f898:	20000010 	.word	0x20000010
 800f89c:	20001aa8 	.word	0x20001aa8
 800f8a0:	20001a94 	.word	0x20001a94
 800f8a4:	20001a8c 	.word	0x20001a8c

0800f8a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f8a8:	b480      	push	{r7}
 800f8aa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800f8ac:	4b04      	ldr	r3, [pc, #16]	; (800f8c0 <vTaskSuspendAll+0x18>)
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	3301      	adds	r3, #1
 800f8b2:	4a03      	ldr	r2, [pc, #12]	; (800f8c0 <vTaskSuspendAll+0x18>)
 800f8b4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800f8b6:	bf00      	nop
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8be:	4770      	bx	lr
 800f8c0:	20001ab0 	.word	0x20001ab0

0800f8c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f8c4:	b580      	push	{r7, lr}
 800f8c6:	b084      	sub	sp, #16
 800f8c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f8ca:	2300      	movs	r3, #0
 800f8cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f8d2:	4b42      	ldr	r3, [pc, #264]	; (800f9dc <xTaskResumeAll+0x118>)
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d10a      	bne.n	800f8f0 <xTaskResumeAll+0x2c>
	__asm volatile
 800f8da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8de:	f383 8811 	msr	BASEPRI, r3
 800f8e2:	f3bf 8f6f 	isb	sy
 800f8e6:	f3bf 8f4f 	dsb	sy
 800f8ea:	603b      	str	r3, [r7, #0]
}
 800f8ec:	bf00      	nop
 800f8ee:	e7fe      	b.n	800f8ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f8f0:	f001 fa40 	bl	8010d74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f8f4:	4b39      	ldr	r3, [pc, #228]	; (800f9dc <xTaskResumeAll+0x118>)
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	3b01      	subs	r3, #1
 800f8fa:	4a38      	ldr	r2, [pc, #224]	; (800f9dc <xTaskResumeAll+0x118>)
 800f8fc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f8fe:	4b37      	ldr	r3, [pc, #220]	; (800f9dc <xTaskResumeAll+0x118>)
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d162      	bne.n	800f9cc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f906:	4b36      	ldr	r3, [pc, #216]	; (800f9e0 <xTaskResumeAll+0x11c>)
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d05e      	beq.n	800f9cc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f90e:	e02f      	b.n	800f970 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f910:	4b34      	ldr	r3, [pc, #208]	; (800f9e4 <xTaskResumeAll+0x120>)
 800f912:	68db      	ldr	r3, [r3, #12]
 800f914:	68db      	ldr	r3, [r3, #12]
 800f916:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	3318      	adds	r3, #24
 800f91c:	4618      	mov	r0, r3
 800f91e:	f7fe fc79 	bl	800e214 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	3304      	adds	r3, #4
 800f926:	4618      	mov	r0, r3
 800f928:	f7fe fc74 	bl	800e214 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f930:	4b2d      	ldr	r3, [pc, #180]	; (800f9e8 <xTaskResumeAll+0x124>)
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	429a      	cmp	r2, r3
 800f936:	d903      	bls.n	800f940 <xTaskResumeAll+0x7c>
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f93c:	4a2a      	ldr	r2, [pc, #168]	; (800f9e8 <xTaskResumeAll+0x124>)
 800f93e:	6013      	str	r3, [r2, #0]
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f944:	4613      	mov	r3, r2
 800f946:	009b      	lsls	r3, r3, #2
 800f948:	4413      	add	r3, r2
 800f94a:	009b      	lsls	r3, r3, #2
 800f94c:	4a27      	ldr	r2, [pc, #156]	; (800f9ec <xTaskResumeAll+0x128>)
 800f94e:	441a      	add	r2, r3
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	3304      	adds	r3, #4
 800f954:	4619      	mov	r1, r3
 800f956:	4610      	mov	r0, r2
 800f958:	f7fe fbff 	bl	800e15a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f960:	4b23      	ldr	r3, [pc, #140]	; (800f9f0 <xTaskResumeAll+0x12c>)
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f966:	429a      	cmp	r2, r3
 800f968:	d302      	bcc.n	800f970 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800f96a:	4b22      	ldr	r3, [pc, #136]	; (800f9f4 <xTaskResumeAll+0x130>)
 800f96c:	2201      	movs	r2, #1
 800f96e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f970:	4b1c      	ldr	r3, [pc, #112]	; (800f9e4 <xTaskResumeAll+0x120>)
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	2b00      	cmp	r3, #0
 800f976:	d1cb      	bne.n	800f910 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d001      	beq.n	800f982 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f97e:	f000 fb71 	bl	8010064 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800f982:	4b1d      	ldr	r3, [pc, #116]	; (800f9f8 <xTaskResumeAll+0x134>)
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d010      	beq.n	800f9b0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f98e:	f000 f859 	bl	800fa44 <xTaskIncrementTick>
 800f992:	4603      	mov	r3, r0
 800f994:	2b00      	cmp	r3, #0
 800f996:	d002      	beq.n	800f99e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800f998:	4b16      	ldr	r3, [pc, #88]	; (800f9f4 <xTaskResumeAll+0x130>)
 800f99a:	2201      	movs	r2, #1
 800f99c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	3b01      	subs	r3, #1
 800f9a2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d1f1      	bne.n	800f98e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800f9aa:	4b13      	ldr	r3, [pc, #76]	; (800f9f8 <xTaskResumeAll+0x134>)
 800f9ac:	2200      	movs	r2, #0
 800f9ae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f9b0:	4b10      	ldr	r3, [pc, #64]	; (800f9f4 <xTaskResumeAll+0x130>)
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d009      	beq.n	800f9cc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f9b8:	2301      	movs	r3, #1
 800f9ba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f9bc:	4b0f      	ldr	r3, [pc, #60]	; (800f9fc <xTaskResumeAll+0x138>)
 800f9be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f9c2:	601a      	str	r2, [r3, #0]
 800f9c4:	f3bf 8f4f 	dsb	sy
 800f9c8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f9cc:	f001 fa02 	bl	8010dd4 <vPortExitCritical>

	return xAlreadyYielded;
 800f9d0:	68bb      	ldr	r3, [r7, #8]
}
 800f9d2:	4618      	mov	r0, r3
 800f9d4:	3710      	adds	r7, #16
 800f9d6:	46bd      	mov	sp, r7
 800f9d8:	bd80      	pop	{r7, pc}
 800f9da:	bf00      	nop
 800f9dc:	20001ab0 	.word	0x20001ab0
 800f9e0:	20001a88 	.word	0x20001a88
 800f9e4:	20001a48 	.word	0x20001a48
 800f9e8:	20001a90 	.word	0x20001a90
 800f9ec:	200015b8 	.word	0x200015b8
 800f9f0:	200015b4 	.word	0x200015b4
 800f9f4:	20001a9c 	.word	0x20001a9c
 800f9f8:	20001a98 	.word	0x20001a98
 800f9fc:	e000ed04 	.word	0xe000ed04

0800fa00 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fa00:	b480      	push	{r7}
 800fa02:	b083      	sub	sp, #12
 800fa04:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800fa06:	4b05      	ldr	r3, [pc, #20]	; (800fa1c <xTaskGetTickCount+0x1c>)
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fa0c:	687b      	ldr	r3, [r7, #4]
}
 800fa0e:	4618      	mov	r0, r3
 800fa10:	370c      	adds	r7, #12
 800fa12:	46bd      	mov	sp, r7
 800fa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa18:	4770      	bx	lr
 800fa1a:	bf00      	nop
 800fa1c:	20001a8c 	.word	0x20001a8c

0800fa20 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800fa20:	b580      	push	{r7, lr}
 800fa22:	b082      	sub	sp, #8
 800fa24:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fa26:	f001 fa87 	bl	8010f38 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800fa2a:	2300      	movs	r3, #0
 800fa2c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800fa2e:	4b04      	ldr	r3, [pc, #16]	; (800fa40 <xTaskGetTickCountFromISR+0x20>)
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fa34:	683b      	ldr	r3, [r7, #0]
}
 800fa36:	4618      	mov	r0, r3
 800fa38:	3708      	adds	r7, #8
 800fa3a:	46bd      	mov	sp, r7
 800fa3c:	bd80      	pop	{r7, pc}
 800fa3e:	bf00      	nop
 800fa40:	20001a8c 	.word	0x20001a8c

0800fa44 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800fa44:	b580      	push	{r7, lr}
 800fa46:	b086      	sub	sp, #24
 800fa48:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fa4e:	4b4f      	ldr	r3, [pc, #316]	; (800fb8c <xTaskIncrementTick+0x148>)
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	f040 808f 	bne.w	800fb76 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800fa58:	4b4d      	ldr	r3, [pc, #308]	; (800fb90 <xTaskIncrementTick+0x14c>)
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	3301      	adds	r3, #1
 800fa5e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800fa60:	4a4b      	ldr	r2, [pc, #300]	; (800fb90 <xTaskIncrementTick+0x14c>)
 800fa62:	693b      	ldr	r3, [r7, #16]
 800fa64:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800fa66:	693b      	ldr	r3, [r7, #16]
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d120      	bne.n	800faae <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800fa6c:	4b49      	ldr	r3, [pc, #292]	; (800fb94 <xTaskIncrementTick+0x150>)
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d00a      	beq.n	800fa8c <xTaskIncrementTick+0x48>
	__asm volatile
 800fa76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa7a:	f383 8811 	msr	BASEPRI, r3
 800fa7e:	f3bf 8f6f 	isb	sy
 800fa82:	f3bf 8f4f 	dsb	sy
 800fa86:	603b      	str	r3, [r7, #0]
}
 800fa88:	bf00      	nop
 800fa8a:	e7fe      	b.n	800fa8a <xTaskIncrementTick+0x46>
 800fa8c:	4b41      	ldr	r3, [pc, #260]	; (800fb94 <xTaskIncrementTick+0x150>)
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	60fb      	str	r3, [r7, #12]
 800fa92:	4b41      	ldr	r3, [pc, #260]	; (800fb98 <xTaskIncrementTick+0x154>)
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	4a3f      	ldr	r2, [pc, #252]	; (800fb94 <xTaskIncrementTick+0x150>)
 800fa98:	6013      	str	r3, [r2, #0]
 800fa9a:	4a3f      	ldr	r2, [pc, #252]	; (800fb98 <xTaskIncrementTick+0x154>)
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	6013      	str	r3, [r2, #0]
 800faa0:	4b3e      	ldr	r3, [pc, #248]	; (800fb9c <xTaskIncrementTick+0x158>)
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	3301      	adds	r3, #1
 800faa6:	4a3d      	ldr	r2, [pc, #244]	; (800fb9c <xTaskIncrementTick+0x158>)
 800faa8:	6013      	str	r3, [r2, #0]
 800faaa:	f000 fadb 	bl	8010064 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800faae:	4b3c      	ldr	r3, [pc, #240]	; (800fba0 <xTaskIncrementTick+0x15c>)
 800fab0:	681b      	ldr	r3, [r3, #0]
 800fab2:	693a      	ldr	r2, [r7, #16]
 800fab4:	429a      	cmp	r2, r3
 800fab6:	d349      	bcc.n	800fb4c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fab8:	4b36      	ldr	r3, [pc, #216]	; (800fb94 <xTaskIncrementTick+0x150>)
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d104      	bne.n	800facc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fac2:	4b37      	ldr	r3, [pc, #220]	; (800fba0 <xTaskIncrementTick+0x15c>)
 800fac4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fac8:	601a      	str	r2, [r3, #0]
					break;
 800faca:	e03f      	b.n	800fb4c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800facc:	4b31      	ldr	r3, [pc, #196]	; (800fb94 <xTaskIncrementTick+0x150>)
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	68db      	ldr	r3, [r3, #12]
 800fad2:	68db      	ldr	r3, [r3, #12]
 800fad4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800fad6:	68bb      	ldr	r3, [r7, #8]
 800fad8:	685b      	ldr	r3, [r3, #4]
 800fada:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800fadc:	693a      	ldr	r2, [r7, #16]
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	429a      	cmp	r2, r3
 800fae2:	d203      	bcs.n	800faec <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800fae4:	4a2e      	ldr	r2, [pc, #184]	; (800fba0 <xTaskIncrementTick+0x15c>)
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800faea:	e02f      	b.n	800fb4c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800faec:	68bb      	ldr	r3, [r7, #8]
 800faee:	3304      	adds	r3, #4
 800faf0:	4618      	mov	r0, r3
 800faf2:	f7fe fb8f 	bl	800e214 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800faf6:	68bb      	ldr	r3, [r7, #8]
 800faf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d004      	beq.n	800fb08 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fafe:	68bb      	ldr	r3, [r7, #8]
 800fb00:	3318      	adds	r3, #24
 800fb02:	4618      	mov	r0, r3
 800fb04:	f7fe fb86 	bl	800e214 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800fb08:	68bb      	ldr	r3, [r7, #8]
 800fb0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fb0c:	4b25      	ldr	r3, [pc, #148]	; (800fba4 <xTaskIncrementTick+0x160>)
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	429a      	cmp	r2, r3
 800fb12:	d903      	bls.n	800fb1c <xTaskIncrementTick+0xd8>
 800fb14:	68bb      	ldr	r3, [r7, #8]
 800fb16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fb18:	4a22      	ldr	r2, [pc, #136]	; (800fba4 <xTaskIncrementTick+0x160>)
 800fb1a:	6013      	str	r3, [r2, #0]
 800fb1c:	68bb      	ldr	r3, [r7, #8]
 800fb1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fb20:	4613      	mov	r3, r2
 800fb22:	009b      	lsls	r3, r3, #2
 800fb24:	4413      	add	r3, r2
 800fb26:	009b      	lsls	r3, r3, #2
 800fb28:	4a1f      	ldr	r2, [pc, #124]	; (800fba8 <xTaskIncrementTick+0x164>)
 800fb2a:	441a      	add	r2, r3
 800fb2c:	68bb      	ldr	r3, [r7, #8]
 800fb2e:	3304      	adds	r3, #4
 800fb30:	4619      	mov	r1, r3
 800fb32:	4610      	mov	r0, r2
 800fb34:	f7fe fb11 	bl	800e15a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fb38:	68bb      	ldr	r3, [r7, #8]
 800fb3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fb3c:	4b1b      	ldr	r3, [pc, #108]	; (800fbac <xTaskIncrementTick+0x168>)
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fb42:	429a      	cmp	r2, r3
 800fb44:	d3b8      	bcc.n	800fab8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800fb46:	2301      	movs	r3, #1
 800fb48:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fb4a:	e7b5      	b.n	800fab8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800fb4c:	4b17      	ldr	r3, [pc, #92]	; (800fbac <xTaskIncrementTick+0x168>)
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fb52:	4915      	ldr	r1, [pc, #84]	; (800fba8 <xTaskIncrementTick+0x164>)
 800fb54:	4613      	mov	r3, r2
 800fb56:	009b      	lsls	r3, r3, #2
 800fb58:	4413      	add	r3, r2
 800fb5a:	009b      	lsls	r3, r3, #2
 800fb5c:	440b      	add	r3, r1
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	2b01      	cmp	r3, #1
 800fb62:	d901      	bls.n	800fb68 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800fb64:	2301      	movs	r3, #1
 800fb66:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800fb68:	4b11      	ldr	r3, [pc, #68]	; (800fbb0 <xTaskIncrementTick+0x16c>)
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d007      	beq.n	800fb80 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800fb70:	2301      	movs	r3, #1
 800fb72:	617b      	str	r3, [r7, #20]
 800fb74:	e004      	b.n	800fb80 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800fb76:	4b0f      	ldr	r3, [pc, #60]	; (800fbb4 <xTaskIncrementTick+0x170>)
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	3301      	adds	r3, #1
 800fb7c:	4a0d      	ldr	r2, [pc, #52]	; (800fbb4 <xTaskIncrementTick+0x170>)
 800fb7e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800fb80:	697b      	ldr	r3, [r7, #20]
}
 800fb82:	4618      	mov	r0, r3
 800fb84:	3718      	adds	r7, #24
 800fb86:	46bd      	mov	sp, r7
 800fb88:	bd80      	pop	{r7, pc}
 800fb8a:	bf00      	nop
 800fb8c:	20001ab0 	.word	0x20001ab0
 800fb90:	20001a8c 	.word	0x20001a8c
 800fb94:	20001a40 	.word	0x20001a40
 800fb98:	20001a44 	.word	0x20001a44
 800fb9c:	20001aa0 	.word	0x20001aa0
 800fba0:	20001aa8 	.word	0x20001aa8
 800fba4:	20001a90 	.word	0x20001a90
 800fba8:	200015b8 	.word	0x200015b8
 800fbac:	200015b4 	.word	0x200015b4
 800fbb0:	20001a9c 	.word	0x20001a9c
 800fbb4:	20001a98 	.word	0x20001a98

0800fbb8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800fbb8:	b480      	push	{r7}
 800fbba:	b085      	sub	sp, #20
 800fbbc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800fbbe:	4b2a      	ldr	r3, [pc, #168]	; (800fc68 <vTaskSwitchContext+0xb0>)
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d003      	beq.n	800fbce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800fbc6:	4b29      	ldr	r3, [pc, #164]	; (800fc6c <vTaskSwitchContext+0xb4>)
 800fbc8:	2201      	movs	r2, #1
 800fbca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800fbcc:	e046      	b.n	800fc5c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800fbce:	4b27      	ldr	r3, [pc, #156]	; (800fc6c <vTaskSwitchContext+0xb4>)
 800fbd0:	2200      	movs	r2, #0
 800fbd2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fbd4:	4b26      	ldr	r3, [pc, #152]	; (800fc70 <vTaskSwitchContext+0xb8>)
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	60fb      	str	r3, [r7, #12]
 800fbda:	e010      	b.n	800fbfe <vTaskSwitchContext+0x46>
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d10a      	bne.n	800fbf8 <vTaskSwitchContext+0x40>
	__asm volatile
 800fbe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbe6:	f383 8811 	msr	BASEPRI, r3
 800fbea:	f3bf 8f6f 	isb	sy
 800fbee:	f3bf 8f4f 	dsb	sy
 800fbf2:	607b      	str	r3, [r7, #4]
}
 800fbf4:	bf00      	nop
 800fbf6:	e7fe      	b.n	800fbf6 <vTaskSwitchContext+0x3e>
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	3b01      	subs	r3, #1
 800fbfc:	60fb      	str	r3, [r7, #12]
 800fbfe:	491d      	ldr	r1, [pc, #116]	; (800fc74 <vTaskSwitchContext+0xbc>)
 800fc00:	68fa      	ldr	r2, [r7, #12]
 800fc02:	4613      	mov	r3, r2
 800fc04:	009b      	lsls	r3, r3, #2
 800fc06:	4413      	add	r3, r2
 800fc08:	009b      	lsls	r3, r3, #2
 800fc0a:	440b      	add	r3, r1
 800fc0c:	681b      	ldr	r3, [r3, #0]
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d0e4      	beq.n	800fbdc <vTaskSwitchContext+0x24>
 800fc12:	68fa      	ldr	r2, [r7, #12]
 800fc14:	4613      	mov	r3, r2
 800fc16:	009b      	lsls	r3, r3, #2
 800fc18:	4413      	add	r3, r2
 800fc1a:	009b      	lsls	r3, r3, #2
 800fc1c:	4a15      	ldr	r2, [pc, #84]	; (800fc74 <vTaskSwitchContext+0xbc>)
 800fc1e:	4413      	add	r3, r2
 800fc20:	60bb      	str	r3, [r7, #8]
 800fc22:	68bb      	ldr	r3, [r7, #8]
 800fc24:	685b      	ldr	r3, [r3, #4]
 800fc26:	685a      	ldr	r2, [r3, #4]
 800fc28:	68bb      	ldr	r3, [r7, #8]
 800fc2a:	605a      	str	r2, [r3, #4]
 800fc2c:	68bb      	ldr	r3, [r7, #8]
 800fc2e:	685a      	ldr	r2, [r3, #4]
 800fc30:	68bb      	ldr	r3, [r7, #8]
 800fc32:	3308      	adds	r3, #8
 800fc34:	429a      	cmp	r2, r3
 800fc36:	d104      	bne.n	800fc42 <vTaskSwitchContext+0x8a>
 800fc38:	68bb      	ldr	r3, [r7, #8]
 800fc3a:	685b      	ldr	r3, [r3, #4]
 800fc3c:	685a      	ldr	r2, [r3, #4]
 800fc3e:	68bb      	ldr	r3, [r7, #8]
 800fc40:	605a      	str	r2, [r3, #4]
 800fc42:	68bb      	ldr	r3, [r7, #8]
 800fc44:	685b      	ldr	r3, [r3, #4]
 800fc46:	68db      	ldr	r3, [r3, #12]
 800fc48:	4a0b      	ldr	r2, [pc, #44]	; (800fc78 <vTaskSwitchContext+0xc0>)
 800fc4a:	6013      	str	r3, [r2, #0]
 800fc4c:	4a08      	ldr	r2, [pc, #32]	; (800fc70 <vTaskSwitchContext+0xb8>)
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800fc52:	4b09      	ldr	r3, [pc, #36]	; (800fc78 <vTaskSwitchContext+0xc0>)
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	3354      	adds	r3, #84	; 0x54
 800fc58:	4a08      	ldr	r2, [pc, #32]	; (800fc7c <vTaskSwitchContext+0xc4>)
 800fc5a:	6013      	str	r3, [r2, #0]
}
 800fc5c:	bf00      	nop
 800fc5e:	3714      	adds	r7, #20
 800fc60:	46bd      	mov	sp, r7
 800fc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc66:	4770      	bx	lr
 800fc68:	20001ab0 	.word	0x20001ab0
 800fc6c:	20001a9c 	.word	0x20001a9c
 800fc70:	20001a90 	.word	0x20001a90
 800fc74:	200015b8 	.word	0x200015b8
 800fc78:	200015b4 	.word	0x200015b4
 800fc7c:	20000010 	.word	0x20000010

0800fc80 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800fc80:	b580      	push	{r7, lr}
 800fc82:	b084      	sub	sp, #16
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	6078      	str	r0, [r7, #4]
 800fc88:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d10a      	bne.n	800fca6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800fc90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc94:	f383 8811 	msr	BASEPRI, r3
 800fc98:	f3bf 8f6f 	isb	sy
 800fc9c:	f3bf 8f4f 	dsb	sy
 800fca0:	60fb      	str	r3, [r7, #12]
}
 800fca2:	bf00      	nop
 800fca4:	e7fe      	b.n	800fca4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fca6:	4b07      	ldr	r3, [pc, #28]	; (800fcc4 <vTaskPlaceOnEventList+0x44>)
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	3318      	adds	r3, #24
 800fcac:	4619      	mov	r1, r3
 800fcae:	6878      	ldr	r0, [r7, #4]
 800fcb0:	f7fe fa77 	bl	800e1a2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800fcb4:	2101      	movs	r1, #1
 800fcb6:	6838      	ldr	r0, [r7, #0]
 800fcb8:	f000 fb8e 	bl	80103d8 <prvAddCurrentTaskToDelayedList>
}
 800fcbc:	bf00      	nop
 800fcbe:	3710      	adds	r7, #16
 800fcc0:	46bd      	mov	sp, r7
 800fcc2:	bd80      	pop	{r7, pc}
 800fcc4:	200015b4 	.word	0x200015b4

0800fcc8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fcc8:	b580      	push	{r7, lr}
 800fcca:	b086      	sub	sp, #24
 800fccc:	af00      	add	r7, sp, #0
 800fcce:	60f8      	str	r0, [r7, #12]
 800fcd0:	60b9      	str	r1, [r7, #8]
 800fcd2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d10a      	bne.n	800fcf0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800fcda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcde:	f383 8811 	msr	BASEPRI, r3
 800fce2:	f3bf 8f6f 	isb	sy
 800fce6:	f3bf 8f4f 	dsb	sy
 800fcea:	617b      	str	r3, [r7, #20]
}
 800fcec:	bf00      	nop
 800fcee:	e7fe      	b.n	800fcee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fcf0:	4b0a      	ldr	r3, [pc, #40]	; (800fd1c <vTaskPlaceOnEventListRestricted+0x54>)
 800fcf2:	681b      	ldr	r3, [r3, #0]
 800fcf4:	3318      	adds	r3, #24
 800fcf6:	4619      	mov	r1, r3
 800fcf8:	68f8      	ldr	r0, [r7, #12]
 800fcfa:	f7fe fa2e 	bl	800e15a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d002      	beq.n	800fd0a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800fd04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fd08:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800fd0a:	6879      	ldr	r1, [r7, #4]
 800fd0c:	68b8      	ldr	r0, [r7, #8]
 800fd0e:	f000 fb63 	bl	80103d8 <prvAddCurrentTaskToDelayedList>
	}
 800fd12:	bf00      	nop
 800fd14:	3718      	adds	r7, #24
 800fd16:	46bd      	mov	sp, r7
 800fd18:	bd80      	pop	{r7, pc}
 800fd1a:	bf00      	nop
 800fd1c:	200015b4 	.word	0x200015b4

0800fd20 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800fd20:	b580      	push	{r7, lr}
 800fd22:	b086      	sub	sp, #24
 800fd24:	af00      	add	r7, sp, #0
 800fd26:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	68db      	ldr	r3, [r3, #12]
 800fd2c:	68db      	ldr	r3, [r3, #12]
 800fd2e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800fd30:	693b      	ldr	r3, [r7, #16]
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d10a      	bne.n	800fd4c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800fd36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd3a:	f383 8811 	msr	BASEPRI, r3
 800fd3e:	f3bf 8f6f 	isb	sy
 800fd42:	f3bf 8f4f 	dsb	sy
 800fd46:	60fb      	str	r3, [r7, #12]
}
 800fd48:	bf00      	nop
 800fd4a:	e7fe      	b.n	800fd4a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800fd4c:	693b      	ldr	r3, [r7, #16]
 800fd4e:	3318      	adds	r3, #24
 800fd50:	4618      	mov	r0, r3
 800fd52:	f7fe fa5f 	bl	800e214 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fd56:	4b1e      	ldr	r3, [pc, #120]	; (800fdd0 <xTaskRemoveFromEventList+0xb0>)
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d11d      	bne.n	800fd9a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800fd5e:	693b      	ldr	r3, [r7, #16]
 800fd60:	3304      	adds	r3, #4
 800fd62:	4618      	mov	r0, r3
 800fd64:	f7fe fa56 	bl	800e214 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800fd68:	693b      	ldr	r3, [r7, #16]
 800fd6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd6c:	4b19      	ldr	r3, [pc, #100]	; (800fdd4 <xTaskRemoveFromEventList+0xb4>)
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	429a      	cmp	r2, r3
 800fd72:	d903      	bls.n	800fd7c <xTaskRemoveFromEventList+0x5c>
 800fd74:	693b      	ldr	r3, [r7, #16]
 800fd76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd78:	4a16      	ldr	r2, [pc, #88]	; (800fdd4 <xTaskRemoveFromEventList+0xb4>)
 800fd7a:	6013      	str	r3, [r2, #0]
 800fd7c:	693b      	ldr	r3, [r7, #16]
 800fd7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd80:	4613      	mov	r3, r2
 800fd82:	009b      	lsls	r3, r3, #2
 800fd84:	4413      	add	r3, r2
 800fd86:	009b      	lsls	r3, r3, #2
 800fd88:	4a13      	ldr	r2, [pc, #76]	; (800fdd8 <xTaskRemoveFromEventList+0xb8>)
 800fd8a:	441a      	add	r2, r3
 800fd8c:	693b      	ldr	r3, [r7, #16]
 800fd8e:	3304      	adds	r3, #4
 800fd90:	4619      	mov	r1, r3
 800fd92:	4610      	mov	r0, r2
 800fd94:	f7fe f9e1 	bl	800e15a <vListInsertEnd>
 800fd98:	e005      	b.n	800fda6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800fd9a:	693b      	ldr	r3, [r7, #16]
 800fd9c:	3318      	adds	r3, #24
 800fd9e:	4619      	mov	r1, r3
 800fda0:	480e      	ldr	r0, [pc, #56]	; (800fddc <xTaskRemoveFromEventList+0xbc>)
 800fda2:	f7fe f9da 	bl	800e15a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800fda6:	693b      	ldr	r3, [r7, #16]
 800fda8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fdaa:	4b0d      	ldr	r3, [pc, #52]	; (800fde0 <xTaskRemoveFromEventList+0xc0>)
 800fdac:	681b      	ldr	r3, [r3, #0]
 800fdae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fdb0:	429a      	cmp	r2, r3
 800fdb2:	d905      	bls.n	800fdc0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800fdb4:	2301      	movs	r3, #1
 800fdb6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800fdb8:	4b0a      	ldr	r3, [pc, #40]	; (800fde4 <xTaskRemoveFromEventList+0xc4>)
 800fdba:	2201      	movs	r2, #1
 800fdbc:	601a      	str	r2, [r3, #0]
 800fdbe:	e001      	b.n	800fdc4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800fdc0:	2300      	movs	r3, #0
 800fdc2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800fdc4:	697b      	ldr	r3, [r7, #20]
}
 800fdc6:	4618      	mov	r0, r3
 800fdc8:	3718      	adds	r7, #24
 800fdca:	46bd      	mov	sp, r7
 800fdcc:	bd80      	pop	{r7, pc}
 800fdce:	bf00      	nop
 800fdd0:	20001ab0 	.word	0x20001ab0
 800fdd4:	20001a90 	.word	0x20001a90
 800fdd8:	200015b8 	.word	0x200015b8
 800fddc:	20001a48 	.word	0x20001a48
 800fde0:	200015b4 	.word	0x200015b4
 800fde4:	20001a9c 	.word	0x20001a9c

0800fde8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800fde8:	b480      	push	{r7}
 800fdea:	b083      	sub	sp, #12
 800fdec:	af00      	add	r7, sp, #0
 800fdee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800fdf0:	4b06      	ldr	r3, [pc, #24]	; (800fe0c <vTaskInternalSetTimeOutState+0x24>)
 800fdf2:	681a      	ldr	r2, [r3, #0]
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800fdf8:	4b05      	ldr	r3, [pc, #20]	; (800fe10 <vTaskInternalSetTimeOutState+0x28>)
 800fdfa:	681a      	ldr	r2, [r3, #0]
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	605a      	str	r2, [r3, #4]
}
 800fe00:	bf00      	nop
 800fe02:	370c      	adds	r7, #12
 800fe04:	46bd      	mov	sp, r7
 800fe06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe0a:	4770      	bx	lr
 800fe0c:	20001aa0 	.word	0x20001aa0
 800fe10:	20001a8c 	.word	0x20001a8c

0800fe14 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800fe14:	b580      	push	{r7, lr}
 800fe16:	b088      	sub	sp, #32
 800fe18:	af00      	add	r7, sp, #0
 800fe1a:	6078      	str	r0, [r7, #4]
 800fe1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d10a      	bne.n	800fe3a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800fe24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe28:	f383 8811 	msr	BASEPRI, r3
 800fe2c:	f3bf 8f6f 	isb	sy
 800fe30:	f3bf 8f4f 	dsb	sy
 800fe34:	613b      	str	r3, [r7, #16]
}
 800fe36:	bf00      	nop
 800fe38:	e7fe      	b.n	800fe38 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800fe3a:	683b      	ldr	r3, [r7, #0]
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d10a      	bne.n	800fe56 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800fe40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe44:	f383 8811 	msr	BASEPRI, r3
 800fe48:	f3bf 8f6f 	isb	sy
 800fe4c:	f3bf 8f4f 	dsb	sy
 800fe50:	60fb      	str	r3, [r7, #12]
}
 800fe52:	bf00      	nop
 800fe54:	e7fe      	b.n	800fe54 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800fe56:	f000 ff8d 	bl	8010d74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800fe5a:	4b1d      	ldr	r3, [pc, #116]	; (800fed0 <xTaskCheckForTimeOut+0xbc>)
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	685b      	ldr	r3, [r3, #4]
 800fe64:	69ba      	ldr	r2, [r7, #24]
 800fe66:	1ad3      	subs	r3, r2, r3
 800fe68:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800fe6a:	683b      	ldr	r3, [r7, #0]
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fe72:	d102      	bne.n	800fe7a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800fe74:	2300      	movs	r3, #0
 800fe76:	61fb      	str	r3, [r7, #28]
 800fe78:	e023      	b.n	800fec2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	681a      	ldr	r2, [r3, #0]
 800fe7e:	4b15      	ldr	r3, [pc, #84]	; (800fed4 <xTaskCheckForTimeOut+0xc0>)
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	429a      	cmp	r2, r3
 800fe84:	d007      	beq.n	800fe96 <xTaskCheckForTimeOut+0x82>
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	685b      	ldr	r3, [r3, #4]
 800fe8a:	69ba      	ldr	r2, [r7, #24]
 800fe8c:	429a      	cmp	r2, r3
 800fe8e:	d302      	bcc.n	800fe96 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800fe90:	2301      	movs	r3, #1
 800fe92:	61fb      	str	r3, [r7, #28]
 800fe94:	e015      	b.n	800fec2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800fe96:	683b      	ldr	r3, [r7, #0]
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	697a      	ldr	r2, [r7, #20]
 800fe9c:	429a      	cmp	r2, r3
 800fe9e:	d20b      	bcs.n	800feb8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800fea0:	683b      	ldr	r3, [r7, #0]
 800fea2:	681a      	ldr	r2, [r3, #0]
 800fea4:	697b      	ldr	r3, [r7, #20]
 800fea6:	1ad2      	subs	r2, r2, r3
 800fea8:	683b      	ldr	r3, [r7, #0]
 800feaa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800feac:	6878      	ldr	r0, [r7, #4]
 800feae:	f7ff ff9b 	bl	800fde8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800feb2:	2300      	movs	r3, #0
 800feb4:	61fb      	str	r3, [r7, #28]
 800feb6:	e004      	b.n	800fec2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800feb8:	683b      	ldr	r3, [r7, #0]
 800feba:	2200      	movs	r2, #0
 800febc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800febe:	2301      	movs	r3, #1
 800fec0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800fec2:	f000 ff87 	bl	8010dd4 <vPortExitCritical>

	return xReturn;
 800fec6:	69fb      	ldr	r3, [r7, #28]
}
 800fec8:	4618      	mov	r0, r3
 800feca:	3720      	adds	r7, #32
 800fecc:	46bd      	mov	sp, r7
 800fece:	bd80      	pop	{r7, pc}
 800fed0:	20001a8c 	.word	0x20001a8c
 800fed4:	20001aa0 	.word	0x20001aa0

0800fed8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800fed8:	b480      	push	{r7}
 800feda:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800fedc:	4b03      	ldr	r3, [pc, #12]	; (800feec <vTaskMissedYield+0x14>)
 800fede:	2201      	movs	r2, #1
 800fee0:	601a      	str	r2, [r3, #0]
}
 800fee2:	bf00      	nop
 800fee4:	46bd      	mov	sp, r7
 800fee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feea:	4770      	bx	lr
 800feec:	20001a9c 	.word	0x20001a9c

0800fef0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b082      	sub	sp, #8
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800fef8:	f000 f852 	bl	800ffa0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800fefc:	4b06      	ldr	r3, [pc, #24]	; (800ff18 <prvIdleTask+0x28>)
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	2b01      	cmp	r3, #1
 800ff02:	d9f9      	bls.n	800fef8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ff04:	4b05      	ldr	r3, [pc, #20]	; (800ff1c <prvIdleTask+0x2c>)
 800ff06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ff0a:	601a      	str	r2, [r3, #0]
 800ff0c:	f3bf 8f4f 	dsb	sy
 800ff10:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ff14:	e7f0      	b.n	800fef8 <prvIdleTask+0x8>
 800ff16:	bf00      	nop
 800ff18:	200015b8 	.word	0x200015b8
 800ff1c:	e000ed04 	.word	0xe000ed04

0800ff20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ff20:	b580      	push	{r7, lr}
 800ff22:	b082      	sub	sp, #8
 800ff24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ff26:	2300      	movs	r3, #0
 800ff28:	607b      	str	r3, [r7, #4]
 800ff2a:	e00c      	b.n	800ff46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ff2c:	687a      	ldr	r2, [r7, #4]
 800ff2e:	4613      	mov	r3, r2
 800ff30:	009b      	lsls	r3, r3, #2
 800ff32:	4413      	add	r3, r2
 800ff34:	009b      	lsls	r3, r3, #2
 800ff36:	4a12      	ldr	r2, [pc, #72]	; (800ff80 <prvInitialiseTaskLists+0x60>)
 800ff38:	4413      	add	r3, r2
 800ff3a:	4618      	mov	r0, r3
 800ff3c:	f7fe f8e0 	bl	800e100 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	3301      	adds	r3, #1
 800ff44:	607b      	str	r3, [r7, #4]
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	2b37      	cmp	r3, #55	; 0x37
 800ff4a:	d9ef      	bls.n	800ff2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ff4c:	480d      	ldr	r0, [pc, #52]	; (800ff84 <prvInitialiseTaskLists+0x64>)
 800ff4e:	f7fe f8d7 	bl	800e100 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ff52:	480d      	ldr	r0, [pc, #52]	; (800ff88 <prvInitialiseTaskLists+0x68>)
 800ff54:	f7fe f8d4 	bl	800e100 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ff58:	480c      	ldr	r0, [pc, #48]	; (800ff8c <prvInitialiseTaskLists+0x6c>)
 800ff5a:	f7fe f8d1 	bl	800e100 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ff5e:	480c      	ldr	r0, [pc, #48]	; (800ff90 <prvInitialiseTaskLists+0x70>)
 800ff60:	f7fe f8ce 	bl	800e100 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ff64:	480b      	ldr	r0, [pc, #44]	; (800ff94 <prvInitialiseTaskLists+0x74>)
 800ff66:	f7fe f8cb 	bl	800e100 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ff6a:	4b0b      	ldr	r3, [pc, #44]	; (800ff98 <prvInitialiseTaskLists+0x78>)
 800ff6c:	4a05      	ldr	r2, [pc, #20]	; (800ff84 <prvInitialiseTaskLists+0x64>)
 800ff6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ff70:	4b0a      	ldr	r3, [pc, #40]	; (800ff9c <prvInitialiseTaskLists+0x7c>)
 800ff72:	4a05      	ldr	r2, [pc, #20]	; (800ff88 <prvInitialiseTaskLists+0x68>)
 800ff74:	601a      	str	r2, [r3, #0]
}
 800ff76:	bf00      	nop
 800ff78:	3708      	adds	r7, #8
 800ff7a:	46bd      	mov	sp, r7
 800ff7c:	bd80      	pop	{r7, pc}
 800ff7e:	bf00      	nop
 800ff80:	200015b8 	.word	0x200015b8
 800ff84:	20001a18 	.word	0x20001a18
 800ff88:	20001a2c 	.word	0x20001a2c
 800ff8c:	20001a48 	.word	0x20001a48
 800ff90:	20001a5c 	.word	0x20001a5c
 800ff94:	20001a74 	.word	0x20001a74
 800ff98:	20001a40 	.word	0x20001a40
 800ff9c:	20001a44 	.word	0x20001a44

0800ffa0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ffa0:	b580      	push	{r7, lr}
 800ffa2:	b082      	sub	sp, #8
 800ffa4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ffa6:	e019      	b.n	800ffdc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ffa8:	f000 fee4 	bl	8010d74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ffac:	4b10      	ldr	r3, [pc, #64]	; (800fff0 <prvCheckTasksWaitingTermination+0x50>)
 800ffae:	68db      	ldr	r3, [r3, #12]
 800ffb0:	68db      	ldr	r3, [r3, #12]
 800ffb2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	3304      	adds	r3, #4
 800ffb8:	4618      	mov	r0, r3
 800ffba:	f7fe f92b 	bl	800e214 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ffbe:	4b0d      	ldr	r3, [pc, #52]	; (800fff4 <prvCheckTasksWaitingTermination+0x54>)
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	3b01      	subs	r3, #1
 800ffc4:	4a0b      	ldr	r2, [pc, #44]	; (800fff4 <prvCheckTasksWaitingTermination+0x54>)
 800ffc6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ffc8:	4b0b      	ldr	r3, [pc, #44]	; (800fff8 <prvCheckTasksWaitingTermination+0x58>)
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	3b01      	subs	r3, #1
 800ffce:	4a0a      	ldr	r2, [pc, #40]	; (800fff8 <prvCheckTasksWaitingTermination+0x58>)
 800ffd0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ffd2:	f000 feff 	bl	8010dd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ffd6:	6878      	ldr	r0, [r7, #4]
 800ffd8:	f000 f810 	bl	800fffc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ffdc:	4b06      	ldr	r3, [pc, #24]	; (800fff8 <prvCheckTasksWaitingTermination+0x58>)
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d1e1      	bne.n	800ffa8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ffe4:	bf00      	nop
 800ffe6:	bf00      	nop
 800ffe8:	3708      	adds	r7, #8
 800ffea:	46bd      	mov	sp, r7
 800ffec:	bd80      	pop	{r7, pc}
 800ffee:	bf00      	nop
 800fff0:	20001a5c 	.word	0x20001a5c
 800fff4:	20001a88 	.word	0x20001a88
 800fff8:	20001a70 	.word	0x20001a70

0800fffc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800fffc:	b580      	push	{r7, lr}
 800fffe:	b084      	sub	sp, #16
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	3354      	adds	r3, #84	; 0x54
 8010008:	4618      	mov	r0, r3
 801000a:	f002 fa15 	bl	8012438 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8010014:	2b00      	cmp	r3, #0
 8010016:	d108      	bne.n	801002a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801001c:	4618      	mov	r0, r3
 801001e:	f001 f897 	bl	8011150 <vPortFree>
				vPortFree( pxTCB );
 8010022:	6878      	ldr	r0, [r7, #4]
 8010024:	f001 f894 	bl	8011150 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010028:	e018      	b.n	801005c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8010030:	2b01      	cmp	r3, #1
 8010032:	d103      	bne.n	801003c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010034:	6878      	ldr	r0, [r7, #4]
 8010036:	f001 f88b 	bl	8011150 <vPortFree>
	}
 801003a:	e00f      	b.n	801005c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8010042:	2b02      	cmp	r3, #2
 8010044:	d00a      	beq.n	801005c <prvDeleteTCB+0x60>
	__asm volatile
 8010046:	f04f 0350 	mov.w	r3, #80	; 0x50
 801004a:	f383 8811 	msr	BASEPRI, r3
 801004e:	f3bf 8f6f 	isb	sy
 8010052:	f3bf 8f4f 	dsb	sy
 8010056:	60fb      	str	r3, [r7, #12]
}
 8010058:	bf00      	nop
 801005a:	e7fe      	b.n	801005a <prvDeleteTCB+0x5e>
	}
 801005c:	bf00      	nop
 801005e:	3710      	adds	r7, #16
 8010060:	46bd      	mov	sp, r7
 8010062:	bd80      	pop	{r7, pc}

08010064 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010064:	b480      	push	{r7}
 8010066:	b083      	sub	sp, #12
 8010068:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801006a:	4b0c      	ldr	r3, [pc, #48]	; (801009c <prvResetNextTaskUnblockTime+0x38>)
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	2b00      	cmp	r3, #0
 8010072:	d104      	bne.n	801007e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010074:	4b0a      	ldr	r3, [pc, #40]	; (80100a0 <prvResetNextTaskUnblockTime+0x3c>)
 8010076:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801007a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801007c:	e008      	b.n	8010090 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801007e:	4b07      	ldr	r3, [pc, #28]	; (801009c <prvResetNextTaskUnblockTime+0x38>)
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	68db      	ldr	r3, [r3, #12]
 8010084:	68db      	ldr	r3, [r3, #12]
 8010086:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	685b      	ldr	r3, [r3, #4]
 801008c:	4a04      	ldr	r2, [pc, #16]	; (80100a0 <prvResetNextTaskUnblockTime+0x3c>)
 801008e:	6013      	str	r3, [r2, #0]
}
 8010090:	bf00      	nop
 8010092:	370c      	adds	r7, #12
 8010094:	46bd      	mov	sp, r7
 8010096:	f85d 7b04 	ldr.w	r7, [sp], #4
 801009a:	4770      	bx	lr
 801009c:	20001a40 	.word	0x20001a40
 80100a0:	20001aa8 	.word	0x20001aa8

080100a4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80100a4:	b480      	push	{r7}
 80100a6:	b083      	sub	sp, #12
 80100a8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80100aa:	4b05      	ldr	r3, [pc, #20]	; (80100c0 <xTaskGetCurrentTaskHandle+0x1c>)
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	607b      	str	r3, [r7, #4]

		return xReturn;
 80100b0:	687b      	ldr	r3, [r7, #4]
	}
 80100b2:	4618      	mov	r0, r3
 80100b4:	370c      	adds	r7, #12
 80100b6:	46bd      	mov	sp, r7
 80100b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100bc:	4770      	bx	lr
 80100be:	bf00      	nop
 80100c0:	200015b4 	.word	0x200015b4

080100c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80100c4:	b480      	push	{r7}
 80100c6:	b083      	sub	sp, #12
 80100c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80100ca:	4b0b      	ldr	r3, [pc, #44]	; (80100f8 <xTaskGetSchedulerState+0x34>)
 80100cc:	681b      	ldr	r3, [r3, #0]
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d102      	bne.n	80100d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80100d2:	2301      	movs	r3, #1
 80100d4:	607b      	str	r3, [r7, #4]
 80100d6:	e008      	b.n	80100ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80100d8:	4b08      	ldr	r3, [pc, #32]	; (80100fc <xTaskGetSchedulerState+0x38>)
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d102      	bne.n	80100e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80100e0:	2302      	movs	r3, #2
 80100e2:	607b      	str	r3, [r7, #4]
 80100e4:	e001      	b.n	80100ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80100e6:	2300      	movs	r3, #0
 80100e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80100ea:	687b      	ldr	r3, [r7, #4]
	}
 80100ec:	4618      	mov	r0, r3
 80100ee:	370c      	adds	r7, #12
 80100f0:	46bd      	mov	sp, r7
 80100f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f6:	4770      	bx	lr
 80100f8:	20001a94 	.word	0x20001a94
 80100fc:	20001ab0 	.word	0x20001ab0

08010100 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010100:	b580      	push	{r7, lr}
 8010102:	b084      	sub	sp, #16
 8010104:	af00      	add	r7, sp, #0
 8010106:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801010c:	2300      	movs	r3, #0
 801010e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	2b00      	cmp	r3, #0
 8010114:	d051      	beq.n	80101ba <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010116:	68bb      	ldr	r3, [r7, #8]
 8010118:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801011a:	4b2a      	ldr	r3, [pc, #168]	; (80101c4 <xTaskPriorityInherit+0xc4>)
 801011c:	681b      	ldr	r3, [r3, #0]
 801011e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010120:	429a      	cmp	r2, r3
 8010122:	d241      	bcs.n	80101a8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010124:	68bb      	ldr	r3, [r7, #8]
 8010126:	699b      	ldr	r3, [r3, #24]
 8010128:	2b00      	cmp	r3, #0
 801012a:	db06      	blt.n	801013a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801012c:	4b25      	ldr	r3, [pc, #148]	; (80101c4 <xTaskPriorityInherit+0xc4>)
 801012e:	681b      	ldr	r3, [r3, #0]
 8010130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010132:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010136:	68bb      	ldr	r3, [r7, #8]
 8010138:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801013a:	68bb      	ldr	r3, [r7, #8]
 801013c:	6959      	ldr	r1, [r3, #20]
 801013e:	68bb      	ldr	r3, [r7, #8]
 8010140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010142:	4613      	mov	r3, r2
 8010144:	009b      	lsls	r3, r3, #2
 8010146:	4413      	add	r3, r2
 8010148:	009b      	lsls	r3, r3, #2
 801014a:	4a1f      	ldr	r2, [pc, #124]	; (80101c8 <xTaskPriorityInherit+0xc8>)
 801014c:	4413      	add	r3, r2
 801014e:	4299      	cmp	r1, r3
 8010150:	d122      	bne.n	8010198 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010152:	68bb      	ldr	r3, [r7, #8]
 8010154:	3304      	adds	r3, #4
 8010156:	4618      	mov	r0, r3
 8010158:	f7fe f85c 	bl	800e214 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801015c:	4b19      	ldr	r3, [pc, #100]	; (80101c4 <xTaskPriorityInherit+0xc4>)
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010162:	68bb      	ldr	r3, [r7, #8]
 8010164:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8010166:	68bb      	ldr	r3, [r7, #8]
 8010168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801016a:	4b18      	ldr	r3, [pc, #96]	; (80101cc <xTaskPriorityInherit+0xcc>)
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	429a      	cmp	r2, r3
 8010170:	d903      	bls.n	801017a <xTaskPriorityInherit+0x7a>
 8010172:	68bb      	ldr	r3, [r7, #8]
 8010174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010176:	4a15      	ldr	r2, [pc, #84]	; (80101cc <xTaskPriorityInherit+0xcc>)
 8010178:	6013      	str	r3, [r2, #0]
 801017a:	68bb      	ldr	r3, [r7, #8]
 801017c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801017e:	4613      	mov	r3, r2
 8010180:	009b      	lsls	r3, r3, #2
 8010182:	4413      	add	r3, r2
 8010184:	009b      	lsls	r3, r3, #2
 8010186:	4a10      	ldr	r2, [pc, #64]	; (80101c8 <xTaskPriorityInherit+0xc8>)
 8010188:	441a      	add	r2, r3
 801018a:	68bb      	ldr	r3, [r7, #8]
 801018c:	3304      	adds	r3, #4
 801018e:	4619      	mov	r1, r3
 8010190:	4610      	mov	r0, r2
 8010192:	f7fd ffe2 	bl	800e15a <vListInsertEnd>
 8010196:	e004      	b.n	80101a2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010198:	4b0a      	ldr	r3, [pc, #40]	; (80101c4 <xTaskPriorityInherit+0xc4>)
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801019e:	68bb      	ldr	r3, [r7, #8]
 80101a0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80101a2:	2301      	movs	r3, #1
 80101a4:	60fb      	str	r3, [r7, #12]
 80101a6:	e008      	b.n	80101ba <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80101a8:	68bb      	ldr	r3, [r7, #8]
 80101aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80101ac:	4b05      	ldr	r3, [pc, #20]	; (80101c4 <xTaskPriorityInherit+0xc4>)
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80101b2:	429a      	cmp	r2, r3
 80101b4:	d201      	bcs.n	80101ba <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80101b6:	2301      	movs	r3, #1
 80101b8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80101ba:	68fb      	ldr	r3, [r7, #12]
	}
 80101bc:	4618      	mov	r0, r3
 80101be:	3710      	adds	r7, #16
 80101c0:	46bd      	mov	sp, r7
 80101c2:	bd80      	pop	{r7, pc}
 80101c4:	200015b4 	.word	0x200015b4
 80101c8:	200015b8 	.word	0x200015b8
 80101cc:	20001a90 	.word	0x20001a90

080101d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b086      	sub	sp, #24
 80101d4:	af00      	add	r7, sp, #0
 80101d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80101dc:	2300      	movs	r3, #0
 80101de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d056      	beq.n	8010294 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80101e6:	4b2e      	ldr	r3, [pc, #184]	; (80102a0 <xTaskPriorityDisinherit+0xd0>)
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	693a      	ldr	r2, [r7, #16]
 80101ec:	429a      	cmp	r2, r3
 80101ee:	d00a      	beq.n	8010206 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80101f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101f4:	f383 8811 	msr	BASEPRI, r3
 80101f8:	f3bf 8f6f 	isb	sy
 80101fc:	f3bf 8f4f 	dsb	sy
 8010200:	60fb      	str	r3, [r7, #12]
}
 8010202:	bf00      	nop
 8010204:	e7fe      	b.n	8010204 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010206:	693b      	ldr	r3, [r7, #16]
 8010208:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801020a:	2b00      	cmp	r3, #0
 801020c:	d10a      	bne.n	8010224 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801020e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010212:	f383 8811 	msr	BASEPRI, r3
 8010216:	f3bf 8f6f 	isb	sy
 801021a:	f3bf 8f4f 	dsb	sy
 801021e:	60bb      	str	r3, [r7, #8]
}
 8010220:	bf00      	nop
 8010222:	e7fe      	b.n	8010222 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8010224:	693b      	ldr	r3, [r7, #16]
 8010226:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010228:	1e5a      	subs	r2, r3, #1
 801022a:	693b      	ldr	r3, [r7, #16]
 801022c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801022e:	693b      	ldr	r3, [r7, #16]
 8010230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010232:	693b      	ldr	r3, [r7, #16]
 8010234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010236:	429a      	cmp	r2, r3
 8010238:	d02c      	beq.n	8010294 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801023a:	693b      	ldr	r3, [r7, #16]
 801023c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801023e:	2b00      	cmp	r3, #0
 8010240:	d128      	bne.n	8010294 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010242:	693b      	ldr	r3, [r7, #16]
 8010244:	3304      	adds	r3, #4
 8010246:	4618      	mov	r0, r3
 8010248:	f7fd ffe4 	bl	800e214 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801024c:	693b      	ldr	r3, [r7, #16]
 801024e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010250:	693b      	ldr	r3, [r7, #16]
 8010252:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010254:	693b      	ldr	r3, [r7, #16]
 8010256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010258:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801025c:	693b      	ldr	r3, [r7, #16]
 801025e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010260:	693b      	ldr	r3, [r7, #16]
 8010262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010264:	4b0f      	ldr	r3, [pc, #60]	; (80102a4 <xTaskPriorityDisinherit+0xd4>)
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	429a      	cmp	r2, r3
 801026a:	d903      	bls.n	8010274 <xTaskPriorityDisinherit+0xa4>
 801026c:	693b      	ldr	r3, [r7, #16]
 801026e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010270:	4a0c      	ldr	r2, [pc, #48]	; (80102a4 <xTaskPriorityDisinherit+0xd4>)
 8010272:	6013      	str	r3, [r2, #0]
 8010274:	693b      	ldr	r3, [r7, #16]
 8010276:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010278:	4613      	mov	r3, r2
 801027a:	009b      	lsls	r3, r3, #2
 801027c:	4413      	add	r3, r2
 801027e:	009b      	lsls	r3, r3, #2
 8010280:	4a09      	ldr	r2, [pc, #36]	; (80102a8 <xTaskPriorityDisinherit+0xd8>)
 8010282:	441a      	add	r2, r3
 8010284:	693b      	ldr	r3, [r7, #16]
 8010286:	3304      	adds	r3, #4
 8010288:	4619      	mov	r1, r3
 801028a:	4610      	mov	r0, r2
 801028c:	f7fd ff65 	bl	800e15a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010290:	2301      	movs	r3, #1
 8010292:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010294:	697b      	ldr	r3, [r7, #20]
	}
 8010296:	4618      	mov	r0, r3
 8010298:	3718      	adds	r7, #24
 801029a:	46bd      	mov	sp, r7
 801029c:	bd80      	pop	{r7, pc}
 801029e:	bf00      	nop
 80102a0:	200015b4 	.word	0x200015b4
 80102a4:	20001a90 	.word	0x20001a90
 80102a8:	200015b8 	.word	0x200015b8

080102ac <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80102ac:	b580      	push	{r7, lr}
 80102ae:	b088      	sub	sp, #32
 80102b0:	af00      	add	r7, sp, #0
 80102b2:	6078      	str	r0, [r7, #4]
 80102b4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80102ba:	2301      	movs	r3, #1
 80102bc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d06a      	beq.n	801039a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80102c4:	69bb      	ldr	r3, [r7, #24]
 80102c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d10a      	bne.n	80102e2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80102cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102d0:	f383 8811 	msr	BASEPRI, r3
 80102d4:	f3bf 8f6f 	isb	sy
 80102d8:	f3bf 8f4f 	dsb	sy
 80102dc:	60fb      	str	r3, [r7, #12]
}
 80102de:	bf00      	nop
 80102e0:	e7fe      	b.n	80102e0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80102e2:	69bb      	ldr	r3, [r7, #24]
 80102e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80102e6:	683a      	ldr	r2, [r7, #0]
 80102e8:	429a      	cmp	r2, r3
 80102ea:	d902      	bls.n	80102f2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80102ec:	683b      	ldr	r3, [r7, #0]
 80102ee:	61fb      	str	r3, [r7, #28]
 80102f0:	e002      	b.n	80102f8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80102f2:	69bb      	ldr	r3, [r7, #24]
 80102f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80102f6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80102f8:	69bb      	ldr	r3, [r7, #24]
 80102fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80102fc:	69fa      	ldr	r2, [r7, #28]
 80102fe:	429a      	cmp	r2, r3
 8010300:	d04b      	beq.n	801039a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8010302:	69bb      	ldr	r3, [r7, #24]
 8010304:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010306:	697a      	ldr	r2, [r7, #20]
 8010308:	429a      	cmp	r2, r3
 801030a:	d146      	bne.n	801039a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801030c:	4b25      	ldr	r3, [pc, #148]	; (80103a4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	69ba      	ldr	r2, [r7, #24]
 8010312:	429a      	cmp	r2, r3
 8010314:	d10a      	bne.n	801032c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8010316:	f04f 0350 	mov.w	r3, #80	; 0x50
 801031a:	f383 8811 	msr	BASEPRI, r3
 801031e:	f3bf 8f6f 	isb	sy
 8010322:	f3bf 8f4f 	dsb	sy
 8010326:	60bb      	str	r3, [r7, #8]
}
 8010328:	bf00      	nop
 801032a:	e7fe      	b.n	801032a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801032c:	69bb      	ldr	r3, [r7, #24]
 801032e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010330:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8010332:	69bb      	ldr	r3, [r7, #24]
 8010334:	69fa      	ldr	r2, [r7, #28]
 8010336:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010338:	69bb      	ldr	r3, [r7, #24]
 801033a:	699b      	ldr	r3, [r3, #24]
 801033c:	2b00      	cmp	r3, #0
 801033e:	db04      	blt.n	801034a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010340:	69fb      	ldr	r3, [r7, #28]
 8010342:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010346:	69bb      	ldr	r3, [r7, #24]
 8010348:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801034a:	69bb      	ldr	r3, [r7, #24]
 801034c:	6959      	ldr	r1, [r3, #20]
 801034e:	693a      	ldr	r2, [r7, #16]
 8010350:	4613      	mov	r3, r2
 8010352:	009b      	lsls	r3, r3, #2
 8010354:	4413      	add	r3, r2
 8010356:	009b      	lsls	r3, r3, #2
 8010358:	4a13      	ldr	r2, [pc, #76]	; (80103a8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801035a:	4413      	add	r3, r2
 801035c:	4299      	cmp	r1, r3
 801035e:	d11c      	bne.n	801039a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010360:	69bb      	ldr	r3, [r7, #24]
 8010362:	3304      	adds	r3, #4
 8010364:	4618      	mov	r0, r3
 8010366:	f7fd ff55 	bl	800e214 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801036a:	69bb      	ldr	r3, [r7, #24]
 801036c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801036e:	4b0f      	ldr	r3, [pc, #60]	; (80103ac <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	429a      	cmp	r2, r3
 8010374:	d903      	bls.n	801037e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8010376:	69bb      	ldr	r3, [r7, #24]
 8010378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801037a:	4a0c      	ldr	r2, [pc, #48]	; (80103ac <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801037c:	6013      	str	r3, [r2, #0]
 801037e:	69bb      	ldr	r3, [r7, #24]
 8010380:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010382:	4613      	mov	r3, r2
 8010384:	009b      	lsls	r3, r3, #2
 8010386:	4413      	add	r3, r2
 8010388:	009b      	lsls	r3, r3, #2
 801038a:	4a07      	ldr	r2, [pc, #28]	; (80103a8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801038c:	441a      	add	r2, r3
 801038e:	69bb      	ldr	r3, [r7, #24]
 8010390:	3304      	adds	r3, #4
 8010392:	4619      	mov	r1, r3
 8010394:	4610      	mov	r0, r2
 8010396:	f7fd fee0 	bl	800e15a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801039a:	bf00      	nop
 801039c:	3720      	adds	r7, #32
 801039e:	46bd      	mov	sp, r7
 80103a0:	bd80      	pop	{r7, pc}
 80103a2:	bf00      	nop
 80103a4:	200015b4 	.word	0x200015b4
 80103a8:	200015b8 	.word	0x200015b8
 80103ac:	20001a90 	.word	0x20001a90

080103b0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80103b0:	b480      	push	{r7}
 80103b2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80103b4:	4b07      	ldr	r3, [pc, #28]	; (80103d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d004      	beq.n	80103c6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80103bc:	4b05      	ldr	r3, [pc, #20]	; (80103d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80103c2:	3201      	adds	r2, #1
 80103c4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80103c6:	4b03      	ldr	r3, [pc, #12]	; (80103d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80103c8:	681b      	ldr	r3, [r3, #0]
	}
 80103ca:	4618      	mov	r0, r3
 80103cc:	46bd      	mov	sp, r7
 80103ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d2:	4770      	bx	lr
 80103d4:	200015b4 	.word	0x200015b4

080103d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80103d8:	b580      	push	{r7, lr}
 80103da:	b084      	sub	sp, #16
 80103dc:	af00      	add	r7, sp, #0
 80103de:	6078      	str	r0, [r7, #4]
 80103e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80103e2:	4b21      	ldr	r3, [pc, #132]	; (8010468 <prvAddCurrentTaskToDelayedList+0x90>)
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80103e8:	4b20      	ldr	r3, [pc, #128]	; (801046c <prvAddCurrentTaskToDelayedList+0x94>)
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	3304      	adds	r3, #4
 80103ee:	4618      	mov	r0, r3
 80103f0:	f7fd ff10 	bl	800e214 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80103fa:	d10a      	bne.n	8010412 <prvAddCurrentTaskToDelayedList+0x3a>
 80103fc:	683b      	ldr	r3, [r7, #0]
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d007      	beq.n	8010412 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010402:	4b1a      	ldr	r3, [pc, #104]	; (801046c <prvAddCurrentTaskToDelayedList+0x94>)
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	3304      	adds	r3, #4
 8010408:	4619      	mov	r1, r3
 801040a:	4819      	ldr	r0, [pc, #100]	; (8010470 <prvAddCurrentTaskToDelayedList+0x98>)
 801040c:	f7fd fea5 	bl	800e15a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010410:	e026      	b.n	8010460 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010412:	68fa      	ldr	r2, [r7, #12]
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	4413      	add	r3, r2
 8010418:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801041a:	4b14      	ldr	r3, [pc, #80]	; (801046c <prvAddCurrentTaskToDelayedList+0x94>)
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	68ba      	ldr	r2, [r7, #8]
 8010420:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010422:	68ba      	ldr	r2, [r7, #8]
 8010424:	68fb      	ldr	r3, [r7, #12]
 8010426:	429a      	cmp	r2, r3
 8010428:	d209      	bcs.n	801043e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801042a:	4b12      	ldr	r3, [pc, #72]	; (8010474 <prvAddCurrentTaskToDelayedList+0x9c>)
 801042c:	681a      	ldr	r2, [r3, #0]
 801042e:	4b0f      	ldr	r3, [pc, #60]	; (801046c <prvAddCurrentTaskToDelayedList+0x94>)
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	3304      	adds	r3, #4
 8010434:	4619      	mov	r1, r3
 8010436:	4610      	mov	r0, r2
 8010438:	f7fd feb3 	bl	800e1a2 <vListInsert>
}
 801043c:	e010      	b.n	8010460 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801043e:	4b0e      	ldr	r3, [pc, #56]	; (8010478 <prvAddCurrentTaskToDelayedList+0xa0>)
 8010440:	681a      	ldr	r2, [r3, #0]
 8010442:	4b0a      	ldr	r3, [pc, #40]	; (801046c <prvAddCurrentTaskToDelayedList+0x94>)
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	3304      	adds	r3, #4
 8010448:	4619      	mov	r1, r3
 801044a:	4610      	mov	r0, r2
 801044c:	f7fd fea9 	bl	800e1a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010450:	4b0a      	ldr	r3, [pc, #40]	; (801047c <prvAddCurrentTaskToDelayedList+0xa4>)
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	68ba      	ldr	r2, [r7, #8]
 8010456:	429a      	cmp	r2, r3
 8010458:	d202      	bcs.n	8010460 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801045a:	4a08      	ldr	r2, [pc, #32]	; (801047c <prvAddCurrentTaskToDelayedList+0xa4>)
 801045c:	68bb      	ldr	r3, [r7, #8]
 801045e:	6013      	str	r3, [r2, #0]
}
 8010460:	bf00      	nop
 8010462:	3710      	adds	r7, #16
 8010464:	46bd      	mov	sp, r7
 8010466:	bd80      	pop	{r7, pc}
 8010468:	20001a8c 	.word	0x20001a8c
 801046c:	200015b4 	.word	0x200015b4
 8010470:	20001a74 	.word	0x20001a74
 8010474:	20001a44 	.word	0x20001a44
 8010478:	20001a40 	.word	0x20001a40
 801047c:	20001aa8 	.word	0x20001aa8

08010480 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010480:	b580      	push	{r7, lr}
 8010482:	b08a      	sub	sp, #40	; 0x28
 8010484:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010486:	2300      	movs	r3, #0
 8010488:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801048a:	f000 fb07 	bl	8010a9c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801048e:	4b1c      	ldr	r3, [pc, #112]	; (8010500 <xTimerCreateTimerTask+0x80>)
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	2b00      	cmp	r3, #0
 8010494:	d021      	beq.n	80104da <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010496:	2300      	movs	r3, #0
 8010498:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801049a:	2300      	movs	r3, #0
 801049c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801049e:	1d3a      	adds	r2, r7, #4
 80104a0:	f107 0108 	add.w	r1, r7, #8
 80104a4:	f107 030c 	add.w	r3, r7, #12
 80104a8:	4618      	mov	r0, r3
 80104aa:	f7fd fe0f 	bl	800e0cc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80104ae:	6879      	ldr	r1, [r7, #4]
 80104b0:	68bb      	ldr	r3, [r7, #8]
 80104b2:	68fa      	ldr	r2, [r7, #12]
 80104b4:	9202      	str	r2, [sp, #8]
 80104b6:	9301      	str	r3, [sp, #4]
 80104b8:	2302      	movs	r3, #2
 80104ba:	9300      	str	r3, [sp, #0]
 80104bc:	2300      	movs	r3, #0
 80104be:	460a      	mov	r2, r1
 80104c0:	4910      	ldr	r1, [pc, #64]	; (8010504 <xTimerCreateTimerTask+0x84>)
 80104c2:	4811      	ldr	r0, [pc, #68]	; (8010508 <xTimerCreateTimerTask+0x88>)
 80104c4:	f7fe ff94 	bl	800f3f0 <xTaskCreateStatic>
 80104c8:	4603      	mov	r3, r0
 80104ca:	4a10      	ldr	r2, [pc, #64]	; (801050c <xTimerCreateTimerTask+0x8c>)
 80104cc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80104ce:	4b0f      	ldr	r3, [pc, #60]	; (801050c <xTimerCreateTimerTask+0x8c>)
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d001      	beq.n	80104da <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80104d6:	2301      	movs	r3, #1
 80104d8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80104da:	697b      	ldr	r3, [r7, #20]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d10a      	bne.n	80104f6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80104e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104e4:	f383 8811 	msr	BASEPRI, r3
 80104e8:	f3bf 8f6f 	isb	sy
 80104ec:	f3bf 8f4f 	dsb	sy
 80104f0:	613b      	str	r3, [r7, #16]
}
 80104f2:	bf00      	nop
 80104f4:	e7fe      	b.n	80104f4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80104f6:	697b      	ldr	r3, [r7, #20]
}
 80104f8:	4618      	mov	r0, r3
 80104fa:	3718      	adds	r7, #24
 80104fc:	46bd      	mov	sp, r7
 80104fe:	bd80      	pop	{r7, pc}
 8010500:	20001ae4 	.word	0x20001ae4
 8010504:	08015eb4 	.word	0x08015eb4
 8010508:	08010645 	.word	0x08010645
 801050c:	20001ae8 	.word	0x20001ae8

08010510 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010510:	b580      	push	{r7, lr}
 8010512:	b08a      	sub	sp, #40	; 0x28
 8010514:	af00      	add	r7, sp, #0
 8010516:	60f8      	str	r0, [r7, #12]
 8010518:	60b9      	str	r1, [r7, #8]
 801051a:	607a      	str	r2, [r7, #4]
 801051c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801051e:	2300      	movs	r3, #0
 8010520:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	2b00      	cmp	r3, #0
 8010526:	d10a      	bne.n	801053e <xTimerGenericCommand+0x2e>
	__asm volatile
 8010528:	f04f 0350 	mov.w	r3, #80	; 0x50
 801052c:	f383 8811 	msr	BASEPRI, r3
 8010530:	f3bf 8f6f 	isb	sy
 8010534:	f3bf 8f4f 	dsb	sy
 8010538:	623b      	str	r3, [r7, #32]
}
 801053a:	bf00      	nop
 801053c:	e7fe      	b.n	801053c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801053e:	4b1a      	ldr	r3, [pc, #104]	; (80105a8 <xTimerGenericCommand+0x98>)
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	2b00      	cmp	r3, #0
 8010544:	d02a      	beq.n	801059c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010546:	68bb      	ldr	r3, [r7, #8]
 8010548:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801054e:	68fb      	ldr	r3, [r7, #12]
 8010550:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010552:	68bb      	ldr	r3, [r7, #8]
 8010554:	2b05      	cmp	r3, #5
 8010556:	dc18      	bgt.n	801058a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010558:	f7ff fdb4 	bl	80100c4 <xTaskGetSchedulerState>
 801055c:	4603      	mov	r3, r0
 801055e:	2b02      	cmp	r3, #2
 8010560:	d109      	bne.n	8010576 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010562:	4b11      	ldr	r3, [pc, #68]	; (80105a8 <xTimerGenericCommand+0x98>)
 8010564:	6818      	ldr	r0, [r3, #0]
 8010566:	f107 0110 	add.w	r1, r7, #16
 801056a:	2300      	movs	r3, #0
 801056c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801056e:	f7fe f8d9 	bl	800e724 <xQueueGenericSend>
 8010572:	6278      	str	r0, [r7, #36]	; 0x24
 8010574:	e012      	b.n	801059c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010576:	4b0c      	ldr	r3, [pc, #48]	; (80105a8 <xTimerGenericCommand+0x98>)
 8010578:	6818      	ldr	r0, [r3, #0]
 801057a:	f107 0110 	add.w	r1, r7, #16
 801057e:	2300      	movs	r3, #0
 8010580:	2200      	movs	r2, #0
 8010582:	f7fe f8cf 	bl	800e724 <xQueueGenericSend>
 8010586:	6278      	str	r0, [r7, #36]	; 0x24
 8010588:	e008      	b.n	801059c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801058a:	4b07      	ldr	r3, [pc, #28]	; (80105a8 <xTimerGenericCommand+0x98>)
 801058c:	6818      	ldr	r0, [r3, #0]
 801058e:	f107 0110 	add.w	r1, r7, #16
 8010592:	2300      	movs	r3, #0
 8010594:	683a      	ldr	r2, [r7, #0]
 8010596:	f7fe f9c3 	bl	800e920 <xQueueGenericSendFromISR>
 801059a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801059c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801059e:	4618      	mov	r0, r3
 80105a0:	3728      	adds	r7, #40	; 0x28
 80105a2:	46bd      	mov	sp, r7
 80105a4:	bd80      	pop	{r7, pc}
 80105a6:	bf00      	nop
 80105a8:	20001ae4 	.word	0x20001ae4

080105ac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80105ac:	b580      	push	{r7, lr}
 80105ae:	b088      	sub	sp, #32
 80105b0:	af02      	add	r7, sp, #8
 80105b2:	6078      	str	r0, [r7, #4]
 80105b4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80105b6:	4b22      	ldr	r3, [pc, #136]	; (8010640 <prvProcessExpiredTimer+0x94>)
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	68db      	ldr	r3, [r3, #12]
 80105bc:	68db      	ldr	r3, [r3, #12]
 80105be:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80105c0:	697b      	ldr	r3, [r7, #20]
 80105c2:	3304      	adds	r3, #4
 80105c4:	4618      	mov	r0, r3
 80105c6:	f7fd fe25 	bl	800e214 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80105ca:	697b      	ldr	r3, [r7, #20]
 80105cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80105d0:	f003 0304 	and.w	r3, r3, #4
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d022      	beq.n	801061e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80105d8:	697b      	ldr	r3, [r7, #20]
 80105da:	699a      	ldr	r2, [r3, #24]
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	18d1      	adds	r1, r2, r3
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	683a      	ldr	r2, [r7, #0]
 80105e4:	6978      	ldr	r0, [r7, #20]
 80105e6:	f000 f8d1 	bl	801078c <prvInsertTimerInActiveList>
 80105ea:	4603      	mov	r3, r0
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d01f      	beq.n	8010630 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80105f0:	2300      	movs	r3, #0
 80105f2:	9300      	str	r3, [sp, #0]
 80105f4:	2300      	movs	r3, #0
 80105f6:	687a      	ldr	r2, [r7, #4]
 80105f8:	2100      	movs	r1, #0
 80105fa:	6978      	ldr	r0, [r7, #20]
 80105fc:	f7ff ff88 	bl	8010510 <xTimerGenericCommand>
 8010600:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010602:	693b      	ldr	r3, [r7, #16]
 8010604:	2b00      	cmp	r3, #0
 8010606:	d113      	bne.n	8010630 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8010608:	f04f 0350 	mov.w	r3, #80	; 0x50
 801060c:	f383 8811 	msr	BASEPRI, r3
 8010610:	f3bf 8f6f 	isb	sy
 8010614:	f3bf 8f4f 	dsb	sy
 8010618:	60fb      	str	r3, [r7, #12]
}
 801061a:	bf00      	nop
 801061c:	e7fe      	b.n	801061c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801061e:	697b      	ldr	r3, [r7, #20]
 8010620:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010624:	f023 0301 	bic.w	r3, r3, #1
 8010628:	b2da      	uxtb	r2, r3
 801062a:	697b      	ldr	r3, [r7, #20]
 801062c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010630:	697b      	ldr	r3, [r7, #20]
 8010632:	6a1b      	ldr	r3, [r3, #32]
 8010634:	6978      	ldr	r0, [r7, #20]
 8010636:	4798      	blx	r3
}
 8010638:	bf00      	nop
 801063a:	3718      	adds	r7, #24
 801063c:	46bd      	mov	sp, r7
 801063e:	bd80      	pop	{r7, pc}
 8010640:	20001adc 	.word	0x20001adc

08010644 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010644:	b580      	push	{r7, lr}
 8010646:	b084      	sub	sp, #16
 8010648:	af00      	add	r7, sp, #0
 801064a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801064c:	f107 0308 	add.w	r3, r7, #8
 8010650:	4618      	mov	r0, r3
 8010652:	f000 f857 	bl	8010704 <prvGetNextExpireTime>
 8010656:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010658:	68bb      	ldr	r3, [r7, #8]
 801065a:	4619      	mov	r1, r3
 801065c:	68f8      	ldr	r0, [r7, #12]
 801065e:	f000 f803 	bl	8010668 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010662:	f000 f8d5 	bl	8010810 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010666:	e7f1      	b.n	801064c <prvTimerTask+0x8>

08010668 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010668:	b580      	push	{r7, lr}
 801066a:	b084      	sub	sp, #16
 801066c:	af00      	add	r7, sp, #0
 801066e:	6078      	str	r0, [r7, #4]
 8010670:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010672:	f7ff f919 	bl	800f8a8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010676:	f107 0308 	add.w	r3, r7, #8
 801067a:	4618      	mov	r0, r3
 801067c:	f000 f866 	bl	801074c <prvSampleTimeNow>
 8010680:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010682:	68bb      	ldr	r3, [r7, #8]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d130      	bne.n	80106ea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010688:	683b      	ldr	r3, [r7, #0]
 801068a:	2b00      	cmp	r3, #0
 801068c:	d10a      	bne.n	80106a4 <prvProcessTimerOrBlockTask+0x3c>
 801068e:	687a      	ldr	r2, [r7, #4]
 8010690:	68fb      	ldr	r3, [r7, #12]
 8010692:	429a      	cmp	r2, r3
 8010694:	d806      	bhi.n	80106a4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010696:	f7ff f915 	bl	800f8c4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801069a:	68f9      	ldr	r1, [r7, #12]
 801069c:	6878      	ldr	r0, [r7, #4]
 801069e:	f7ff ff85 	bl	80105ac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80106a2:	e024      	b.n	80106ee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80106a4:	683b      	ldr	r3, [r7, #0]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d008      	beq.n	80106bc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80106aa:	4b13      	ldr	r3, [pc, #76]	; (80106f8 <prvProcessTimerOrBlockTask+0x90>)
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	d101      	bne.n	80106b8 <prvProcessTimerOrBlockTask+0x50>
 80106b4:	2301      	movs	r3, #1
 80106b6:	e000      	b.n	80106ba <prvProcessTimerOrBlockTask+0x52>
 80106b8:	2300      	movs	r3, #0
 80106ba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80106bc:	4b0f      	ldr	r3, [pc, #60]	; (80106fc <prvProcessTimerOrBlockTask+0x94>)
 80106be:	6818      	ldr	r0, [r3, #0]
 80106c0:	687a      	ldr	r2, [r7, #4]
 80106c2:	68fb      	ldr	r3, [r7, #12]
 80106c4:	1ad3      	subs	r3, r2, r3
 80106c6:	683a      	ldr	r2, [r7, #0]
 80106c8:	4619      	mov	r1, r3
 80106ca:	f7fe fe5d 	bl	800f388 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80106ce:	f7ff f8f9 	bl	800f8c4 <xTaskResumeAll>
 80106d2:	4603      	mov	r3, r0
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d10a      	bne.n	80106ee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80106d8:	4b09      	ldr	r3, [pc, #36]	; (8010700 <prvProcessTimerOrBlockTask+0x98>)
 80106da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80106de:	601a      	str	r2, [r3, #0]
 80106e0:	f3bf 8f4f 	dsb	sy
 80106e4:	f3bf 8f6f 	isb	sy
}
 80106e8:	e001      	b.n	80106ee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80106ea:	f7ff f8eb 	bl	800f8c4 <xTaskResumeAll>
}
 80106ee:	bf00      	nop
 80106f0:	3710      	adds	r7, #16
 80106f2:	46bd      	mov	sp, r7
 80106f4:	bd80      	pop	{r7, pc}
 80106f6:	bf00      	nop
 80106f8:	20001ae0 	.word	0x20001ae0
 80106fc:	20001ae4 	.word	0x20001ae4
 8010700:	e000ed04 	.word	0xe000ed04

08010704 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010704:	b480      	push	{r7}
 8010706:	b085      	sub	sp, #20
 8010708:	af00      	add	r7, sp, #0
 801070a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801070c:	4b0e      	ldr	r3, [pc, #56]	; (8010748 <prvGetNextExpireTime+0x44>)
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	2b00      	cmp	r3, #0
 8010714:	d101      	bne.n	801071a <prvGetNextExpireTime+0x16>
 8010716:	2201      	movs	r2, #1
 8010718:	e000      	b.n	801071c <prvGetNextExpireTime+0x18>
 801071a:	2200      	movs	r2, #0
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	2b00      	cmp	r3, #0
 8010726:	d105      	bne.n	8010734 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010728:	4b07      	ldr	r3, [pc, #28]	; (8010748 <prvGetNextExpireTime+0x44>)
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	68db      	ldr	r3, [r3, #12]
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	60fb      	str	r3, [r7, #12]
 8010732:	e001      	b.n	8010738 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010734:	2300      	movs	r3, #0
 8010736:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010738:	68fb      	ldr	r3, [r7, #12]
}
 801073a:	4618      	mov	r0, r3
 801073c:	3714      	adds	r7, #20
 801073e:	46bd      	mov	sp, r7
 8010740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010744:	4770      	bx	lr
 8010746:	bf00      	nop
 8010748:	20001adc 	.word	0x20001adc

0801074c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801074c:	b580      	push	{r7, lr}
 801074e:	b084      	sub	sp, #16
 8010750:	af00      	add	r7, sp, #0
 8010752:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010754:	f7ff f954 	bl	800fa00 <xTaskGetTickCount>
 8010758:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801075a:	4b0b      	ldr	r3, [pc, #44]	; (8010788 <prvSampleTimeNow+0x3c>)
 801075c:	681b      	ldr	r3, [r3, #0]
 801075e:	68fa      	ldr	r2, [r7, #12]
 8010760:	429a      	cmp	r2, r3
 8010762:	d205      	bcs.n	8010770 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010764:	f000 f936 	bl	80109d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	2201      	movs	r2, #1
 801076c:	601a      	str	r2, [r3, #0]
 801076e:	e002      	b.n	8010776 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	2200      	movs	r2, #0
 8010774:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010776:	4a04      	ldr	r2, [pc, #16]	; (8010788 <prvSampleTimeNow+0x3c>)
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801077c:	68fb      	ldr	r3, [r7, #12]
}
 801077e:	4618      	mov	r0, r3
 8010780:	3710      	adds	r7, #16
 8010782:	46bd      	mov	sp, r7
 8010784:	bd80      	pop	{r7, pc}
 8010786:	bf00      	nop
 8010788:	20001aec 	.word	0x20001aec

0801078c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801078c:	b580      	push	{r7, lr}
 801078e:	b086      	sub	sp, #24
 8010790:	af00      	add	r7, sp, #0
 8010792:	60f8      	str	r0, [r7, #12]
 8010794:	60b9      	str	r1, [r7, #8]
 8010796:	607a      	str	r2, [r7, #4]
 8010798:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801079a:	2300      	movs	r3, #0
 801079c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801079e:	68fb      	ldr	r3, [r7, #12]
 80107a0:	68ba      	ldr	r2, [r7, #8]
 80107a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	68fa      	ldr	r2, [r7, #12]
 80107a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80107aa:	68ba      	ldr	r2, [r7, #8]
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	429a      	cmp	r2, r3
 80107b0:	d812      	bhi.n	80107d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80107b2:	687a      	ldr	r2, [r7, #4]
 80107b4:	683b      	ldr	r3, [r7, #0]
 80107b6:	1ad2      	subs	r2, r2, r3
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	699b      	ldr	r3, [r3, #24]
 80107bc:	429a      	cmp	r2, r3
 80107be:	d302      	bcc.n	80107c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80107c0:	2301      	movs	r3, #1
 80107c2:	617b      	str	r3, [r7, #20]
 80107c4:	e01b      	b.n	80107fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80107c6:	4b10      	ldr	r3, [pc, #64]	; (8010808 <prvInsertTimerInActiveList+0x7c>)
 80107c8:	681a      	ldr	r2, [r3, #0]
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	3304      	adds	r3, #4
 80107ce:	4619      	mov	r1, r3
 80107d0:	4610      	mov	r0, r2
 80107d2:	f7fd fce6 	bl	800e1a2 <vListInsert>
 80107d6:	e012      	b.n	80107fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80107d8:	687a      	ldr	r2, [r7, #4]
 80107da:	683b      	ldr	r3, [r7, #0]
 80107dc:	429a      	cmp	r2, r3
 80107de:	d206      	bcs.n	80107ee <prvInsertTimerInActiveList+0x62>
 80107e0:	68ba      	ldr	r2, [r7, #8]
 80107e2:	683b      	ldr	r3, [r7, #0]
 80107e4:	429a      	cmp	r2, r3
 80107e6:	d302      	bcc.n	80107ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80107e8:	2301      	movs	r3, #1
 80107ea:	617b      	str	r3, [r7, #20]
 80107ec:	e007      	b.n	80107fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80107ee:	4b07      	ldr	r3, [pc, #28]	; (801080c <prvInsertTimerInActiveList+0x80>)
 80107f0:	681a      	ldr	r2, [r3, #0]
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	3304      	adds	r3, #4
 80107f6:	4619      	mov	r1, r3
 80107f8:	4610      	mov	r0, r2
 80107fa:	f7fd fcd2 	bl	800e1a2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80107fe:	697b      	ldr	r3, [r7, #20]
}
 8010800:	4618      	mov	r0, r3
 8010802:	3718      	adds	r7, #24
 8010804:	46bd      	mov	sp, r7
 8010806:	bd80      	pop	{r7, pc}
 8010808:	20001ae0 	.word	0x20001ae0
 801080c:	20001adc 	.word	0x20001adc

08010810 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010810:	b580      	push	{r7, lr}
 8010812:	b08e      	sub	sp, #56	; 0x38
 8010814:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010816:	e0ca      	b.n	80109ae <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	2b00      	cmp	r3, #0
 801081c:	da18      	bge.n	8010850 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801081e:	1d3b      	adds	r3, r7, #4
 8010820:	3304      	adds	r3, #4
 8010822:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010826:	2b00      	cmp	r3, #0
 8010828:	d10a      	bne.n	8010840 <prvProcessReceivedCommands+0x30>
	__asm volatile
 801082a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801082e:	f383 8811 	msr	BASEPRI, r3
 8010832:	f3bf 8f6f 	isb	sy
 8010836:	f3bf 8f4f 	dsb	sy
 801083a:	61fb      	str	r3, [r7, #28]
}
 801083c:	bf00      	nop
 801083e:	e7fe      	b.n	801083e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010842:	681b      	ldr	r3, [r3, #0]
 8010844:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010846:	6850      	ldr	r0, [r2, #4]
 8010848:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801084a:	6892      	ldr	r2, [r2, #8]
 801084c:	4611      	mov	r1, r2
 801084e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	2b00      	cmp	r3, #0
 8010854:	f2c0 80aa 	blt.w	80109ac <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801085c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801085e:	695b      	ldr	r3, [r3, #20]
 8010860:	2b00      	cmp	r3, #0
 8010862:	d004      	beq.n	801086e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010866:	3304      	adds	r3, #4
 8010868:	4618      	mov	r0, r3
 801086a:	f7fd fcd3 	bl	800e214 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801086e:	463b      	mov	r3, r7
 8010870:	4618      	mov	r0, r3
 8010872:	f7ff ff6b 	bl	801074c <prvSampleTimeNow>
 8010876:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	2b09      	cmp	r3, #9
 801087c:	f200 8097 	bhi.w	80109ae <prvProcessReceivedCommands+0x19e>
 8010880:	a201      	add	r2, pc, #4	; (adr r2, 8010888 <prvProcessReceivedCommands+0x78>)
 8010882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010886:	bf00      	nop
 8010888:	080108b1 	.word	0x080108b1
 801088c:	080108b1 	.word	0x080108b1
 8010890:	080108b1 	.word	0x080108b1
 8010894:	08010925 	.word	0x08010925
 8010898:	08010939 	.word	0x08010939
 801089c:	08010983 	.word	0x08010983
 80108a0:	080108b1 	.word	0x080108b1
 80108a4:	080108b1 	.word	0x080108b1
 80108a8:	08010925 	.word	0x08010925
 80108ac:	08010939 	.word	0x08010939
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80108b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80108b6:	f043 0301 	orr.w	r3, r3, #1
 80108ba:	b2da      	uxtb	r2, r3
 80108bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80108c2:	68ba      	ldr	r2, [r7, #8]
 80108c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108c6:	699b      	ldr	r3, [r3, #24]
 80108c8:	18d1      	adds	r1, r2, r3
 80108ca:	68bb      	ldr	r3, [r7, #8]
 80108cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80108ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80108d0:	f7ff ff5c 	bl	801078c <prvInsertTimerInActiveList>
 80108d4:	4603      	mov	r3, r0
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d069      	beq.n	80109ae <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80108da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108dc:	6a1b      	ldr	r3, [r3, #32]
 80108de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80108e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80108e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80108e8:	f003 0304 	and.w	r3, r3, #4
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d05e      	beq.n	80109ae <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80108f0:	68ba      	ldr	r2, [r7, #8]
 80108f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108f4:	699b      	ldr	r3, [r3, #24]
 80108f6:	441a      	add	r2, r3
 80108f8:	2300      	movs	r3, #0
 80108fa:	9300      	str	r3, [sp, #0]
 80108fc:	2300      	movs	r3, #0
 80108fe:	2100      	movs	r1, #0
 8010900:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010902:	f7ff fe05 	bl	8010510 <xTimerGenericCommand>
 8010906:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010908:	6a3b      	ldr	r3, [r7, #32]
 801090a:	2b00      	cmp	r3, #0
 801090c:	d14f      	bne.n	80109ae <prvProcessReceivedCommands+0x19e>
	__asm volatile
 801090e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010912:	f383 8811 	msr	BASEPRI, r3
 8010916:	f3bf 8f6f 	isb	sy
 801091a:	f3bf 8f4f 	dsb	sy
 801091e:	61bb      	str	r3, [r7, #24]
}
 8010920:	bf00      	nop
 8010922:	e7fe      	b.n	8010922 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010926:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801092a:	f023 0301 	bic.w	r3, r3, #1
 801092e:	b2da      	uxtb	r2, r3
 8010930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010932:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8010936:	e03a      	b.n	80109ae <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801093a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801093e:	f043 0301 	orr.w	r3, r3, #1
 8010942:	b2da      	uxtb	r2, r3
 8010944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010946:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801094a:	68ba      	ldr	r2, [r7, #8]
 801094c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801094e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010952:	699b      	ldr	r3, [r3, #24]
 8010954:	2b00      	cmp	r3, #0
 8010956:	d10a      	bne.n	801096e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8010958:	f04f 0350 	mov.w	r3, #80	; 0x50
 801095c:	f383 8811 	msr	BASEPRI, r3
 8010960:	f3bf 8f6f 	isb	sy
 8010964:	f3bf 8f4f 	dsb	sy
 8010968:	617b      	str	r3, [r7, #20]
}
 801096a:	bf00      	nop
 801096c:	e7fe      	b.n	801096c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801096e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010970:	699a      	ldr	r2, [r3, #24]
 8010972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010974:	18d1      	adds	r1, r2, r3
 8010976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801097a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801097c:	f7ff ff06 	bl	801078c <prvInsertTimerInActiveList>
					break;
 8010980:	e015      	b.n	80109ae <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010984:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010988:	f003 0302 	and.w	r3, r3, #2
 801098c:	2b00      	cmp	r3, #0
 801098e:	d103      	bne.n	8010998 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8010990:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010992:	f000 fbdd 	bl	8011150 <vPortFree>
 8010996:	e00a      	b.n	80109ae <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801099a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801099e:	f023 0301 	bic.w	r3, r3, #1
 80109a2:	b2da      	uxtb	r2, r3
 80109a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80109aa:	e000      	b.n	80109ae <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80109ac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80109ae:	4b08      	ldr	r3, [pc, #32]	; (80109d0 <prvProcessReceivedCommands+0x1c0>)
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	1d39      	adds	r1, r7, #4
 80109b4:	2200      	movs	r2, #0
 80109b6:	4618      	mov	r0, r3
 80109b8:	f7fe f8da 	bl	800eb70 <xQueueReceive>
 80109bc:	4603      	mov	r3, r0
 80109be:	2b00      	cmp	r3, #0
 80109c0:	f47f af2a 	bne.w	8010818 <prvProcessReceivedCommands+0x8>
	}
}
 80109c4:	bf00      	nop
 80109c6:	bf00      	nop
 80109c8:	3730      	adds	r7, #48	; 0x30
 80109ca:	46bd      	mov	sp, r7
 80109cc:	bd80      	pop	{r7, pc}
 80109ce:	bf00      	nop
 80109d0:	20001ae4 	.word	0x20001ae4

080109d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80109d4:	b580      	push	{r7, lr}
 80109d6:	b088      	sub	sp, #32
 80109d8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80109da:	e048      	b.n	8010a6e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80109dc:	4b2d      	ldr	r3, [pc, #180]	; (8010a94 <prvSwitchTimerLists+0xc0>)
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	68db      	ldr	r3, [r3, #12]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80109e6:	4b2b      	ldr	r3, [pc, #172]	; (8010a94 <prvSwitchTimerLists+0xc0>)
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	68db      	ldr	r3, [r3, #12]
 80109ec:	68db      	ldr	r3, [r3, #12]
 80109ee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80109f0:	68fb      	ldr	r3, [r7, #12]
 80109f2:	3304      	adds	r3, #4
 80109f4:	4618      	mov	r0, r3
 80109f6:	f7fd fc0d 	bl	800e214 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80109fa:	68fb      	ldr	r3, [r7, #12]
 80109fc:	6a1b      	ldr	r3, [r3, #32]
 80109fe:	68f8      	ldr	r0, [r7, #12]
 8010a00:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010a08:	f003 0304 	and.w	r3, r3, #4
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d02e      	beq.n	8010a6e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	699b      	ldr	r3, [r3, #24]
 8010a14:	693a      	ldr	r2, [r7, #16]
 8010a16:	4413      	add	r3, r2
 8010a18:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010a1a:	68ba      	ldr	r2, [r7, #8]
 8010a1c:	693b      	ldr	r3, [r7, #16]
 8010a1e:	429a      	cmp	r2, r3
 8010a20:	d90e      	bls.n	8010a40 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	68ba      	ldr	r2, [r7, #8]
 8010a26:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010a28:	68fb      	ldr	r3, [r7, #12]
 8010a2a:	68fa      	ldr	r2, [r7, #12]
 8010a2c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010a2e:	4b19      	ldr	r3, [pc, #100]	; (8010a94 <prvSwitchTimerLists+0xc0>)
 8010a30:	681a      	ldr	r2, [r3, #0]
 8010a32:	68fb      	ldr	r3, [r7, #12]
 8010a34:	3304      	adds	r3, #4
 8010a36:	4619      	mov	r1, r3
 8010a38:	4610      	mov	r0, r2
 8010a3a:	f7fd fbb2 	bl	800e1a2 <vListInsert>
 8010a3e:	e016      	b.n	8010a6e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010a40:	2300      	movs	r3, #0
 8010a42:	9300      	str	r3, [sp, #0]
 8010a44:	2300      	movs	r3, #0
 8010a46:	693a      	ldr	r2, [r7, #16]
 8010a48:	2100      	movs	r1, #0
 8010a4a:	68f8      	ldr	r0, [r7, #12]
 8010a4c:	f7ff fd60 	bl	8010510 <xTimerGenericCommand>
 8010a50:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d10a      	bne.n	8010a6e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8010a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a5c:	f383 8811 	msr	BASEPRI, r3
 8010a60:	f3bf 8f6f 	isb	sy
 8010a64:	f3bf 8f4f 	dsb	sy
 8010a68:	603b      	str	r3, [r7, #0]
}
 8010a6a:	bf00      	nop
 8010a6c:	e7fe      	b.n	8010a6c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010a6e:	4b09      	ldr	r3, [pc, #36]	; (8010a94 <prvSwitchTimerLists+0xc0>)
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d1b1      	bne.n	80109dc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010a78:	4b06      	ldr	r3, [pc, #24]	; (8010a94 <prvSwitchTimerLists+0xc0>)
 8010a7a:	681b      	ldr	r3, [r3, #0]
 8010a7c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010a7e:	4b06      	ldr	r3, [pc, #24]	; (8010a98 <prvSwitchTimerLists+0xc4>)
 8010a80:	681b      	ldr	r3, [r3, #0]
 8010a82:	4a04      	ldr	r2, [pc, #16]	; (8010a94 <prvSwitchTimerLists+0xc0>)
 8010a84:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010a86:	4a04      	ldr	r2, [pc, #16]	; (8010a98 <prvSwitchTimerLists+0xc4>)
 8010a88:	697b      	ldr	r3, [r7, #20]
 8010a8a:	6013      	str	r3, [r2, #0]
}
 8010a8c:	bf00      	nop
 8010a8e:	3718      	adds	r7, #24
 8010a90:	46bd      	mov	sp, r7
 8010a92:	bd80      	pop	{r7, pc}
 8010a94:	20001adc 	.word	0x20001adc
 8010a98:	20001ae0 	.word	0x20001ae0

08010a9c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010a9c:	b580      	push	{r7, lr}
 8010a9e:	b082      	sub	sp, #8
 8010aa0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010aa2:	f000 f967 	bl	8010d74 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010aa6:	4b15      	ldr	r3, [pc, #84]	; (8010afc <prvCheckForValidListAndQueue+0x60>)
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d120      	bne.n	8010af0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8010aae:	4814      	ldr	r0, [pc, #80]	; (8010b00 <prvCheckForValidListAndQueue+0x64>)
 8010ab0:	f7fd fb26 	bl	800e100 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010ab4:	4813      	ldr	r0, [pc, #76]	; (8010b04 <prvCheckForValidListAndQueue+0x68>)
 8010ab6:	f7fd fb23 	bl	800e100 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010aba:	4b13      	ldr	r3, [pc, #76]	; (8010b08 <prvCheckForValidListAndQueue+0x6c>)
 8010abc:	4a10      	ldr	r2, [pc, #64]	; (8010b00 <prvCheckForValidListAndQueue+0x64>)
 8010abe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010ac0:	4b12      	ldr	r3, [pc, #72]	; (8010b0c <prvCheckForValidListAndQueue+0x70>)
 8010ac2:	4a10      	ldr	r2, [pc, #64]	; (8010b04 <prvCheckForValidListAndQueue+0x68>)
 8010ac4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010ac6:	2300      	movs	r3, #0
 8010ac8:	9300      	str	r3, [sp, #0]
 8010aca:	4b11      	ldr	r3, [pc, #68]	; (8010b10 <prvCheckForValidListAndQueue+0x74>)
 8010acc:	4a11      	ldr	r2, [pc, #68]	; (8010b14 <prvCheckForValidListAndQueue+0x78>)
 8010ace:	2110      	movs	r1, #16
 8010ad0:	200a      	movs	r0, #10
 8010ad2:	f7fd fc31 	bl	800e338 <xQueueGenericCreateStatic>
 8010ad6:	4603      	mov	r3, r0
 8010ad8:	4a08      	ldr	r2, [pc, #32]	; (8010afc <prvCheckForValidListAndQueue+0x60>)
 8010ada:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010adc:	4b07      	ldr	r3, [pc, #28]	; (8010afc <prvCheckForValidListAndQueue+0x60>)
 8010ade:	681b      	ldr	r3, [r3, #0]
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d005      	beq.n	8010af0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010ae4:	4b05      	ldr	r3, [pc, #20]	; (8010afc <prvCheckForValidListAndQueue+0x60>)
 8010ae6:	681b      	ldr	r3, [r3, #0]
 8010ae8:	490b      	ldr	r1, [pc, #44]	; (8010b18 <prvCheckForValidListAndQueue+0x7c>)
 8010aea:	4618      	mov	r0, r3
 8010aec:	f7fe fbf8 	bl	800f2e0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010af0:	f000 f970 	bl	8010dd4 <vPortExitCritical>
}
 8010af4:	bf00      	nop
 8010af6:	46bd      	mov	sp, r7
 8010af8:	bd80      	pop	{r7, pc}
 8010afa:	bf00      	nop
 8010afc:	20001ae4 	.word	0x20001ae4
 8010b00:	20001ab4 	.word	0x20001ab4
 8010b04:	20001ac8 	.word	0x20001ac8
 8010b08:	20001adc 	.word	0x20001adc
 8010b0c:	20001ae0 	.word	0x20001ae0
 8010b10:	20001b90 	.word	0x20001b90
 8010b14:	20001af0 	.word	0x20001af0
 8010b18:	08015ebc 	.word	0x08015ebc

08010b1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010b1c:	b480      	push	{r7}
 8010b1e:	b085      	sub	sp, #20
 8010b20:	af00      	add	r7, sp, #0
 8010b22:	60f8      	str	r0, [r7, #12]
 8010b24:	60b9      	str	r1, [r7, #8]
 8010b26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	3b04      	subs	r3, #4
 8010b2c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010b2e:	68fb      	ldr	r3, [r7, #12]
 8010b30:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8010b34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	3b04      	subs	r3, #4
 8010b3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010b3c:	68bb      	ldr	r3, [r7, #8]
 8010b3e:	f023 0201 	bic.w	r2, r3, #1
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	3b04      	subs	r3, #4
 8010b4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010b4c:	4a0c      	ldr	r2, [pc, #48]	; (8010b80 <pxPortInitialiseStack+0x64>)
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	3b14      	subs	r3, #20
 8010b56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010b58:	687a      	ldr	r2, [r7, #4]
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	3b04      	subs	r3, #4
 8010b62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	f06f 0202 	mvn.w	r2, #2
 8010b6a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	3b20      	subs	r3, #32
 8010b70:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010b72:	68fb      	ldr	r3, [r7, #12]
}
 8010b74:	4618      	mov	r0, r3
 8010b76:	3714      	adds	r7, #20
 8010b78:	46bd      	mov	sp, r7
 8010b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b7e:	4770      	bx	lr
 8010b80:	08010b85 	.word	0x08010b85

08010b84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010b84:	b480      	push	{r7}
 8010b86:	b085      	sub	sp, #20
 8010b88:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010b8e:	4b12      	ldr	r3, [pc, #72]	; (8010bd8 <prvTaskExitError+0x54>)
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010b96:	d00a      	beq.n	8010bae <prvTaskExitError+0x2a>
	__asm volatile
 8010b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b9c:	f383 8811 	msr	BASEPRI, r3
 8010ba0:	f3bf 8f6f 	isb	sy
 8010ba4:	f3bf 8f4f 	dsb	sy
 8010ba8:	60fb      	str	r3, [r7, #12]
}
 8010baa:	bf00      	nop
 8010bac:	e7fe      	b.n	8010bac <prvTaskExitError+0x28>
	__asm volatile
 8010bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bb2:	f383 8811 	msr	BASEPRI, r3
 8010bb6:	f3bf 8f6f 	isb	sy
 8010bba:	f3bf 8f4f 	dsb	sy
 8010bbe:	60bb      	str	r3, [r7, #8]
}
 8010bc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010bc2:	bf00      	nop
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d0fc      	beq.n	8010bc4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010bca:	bf00      	nop
 8010bcc:	bf00      	nop
 8010bce:	3714      	adds	r7, #20
 8010bd0:	46bd      	mov	sp, r7
 8010bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bd6:	4770      	bx	lr
 8010bd8:	2000000c 	.word	0x2000000c
 8010bdc:	00000000 	.word	0x00000000

08010be0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010be0:	4b07      	ldr	r3, [pc, #28]	; (8010c00 <pxCurrentTCBConst2>)
 8010be2:	6819      	ldr	r1, [r3, #0]
 8010be4:	6808      	ldr	r0, [r1, #0]
 8010be6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bea:	f380 8809 	msr	PSP, r0
 8010bee:	f3bf 8f6f 	isb	sy
 8010bf2:	f04f 0000 	mov.w	r0, #0
 8010bf6:	f380 8811 	msr	BASEPRI, r0
 8010bfa:	4770      	bx	lr
 8010bfc:	f3af 8000 	nop.w

08010c00 <pxCurrentTCBConst2>:
 8010c00:	200015b4 	.word	0x200015b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010c04:	bf00      	nop
 8010c06:	bf00      	nop

08010c08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010c08:	4808      	ldr	r0, [pc, #32]	; (8010c2c <prvPortStartFirstTask+0x24>)
 8010c0a:	6800      	ldr	r0, [r0, #0]
 8010c0c:	6800      	ldr	r0, [r0, #0]
 8010c0e:	f380 8808 	msr	MSP, r0
 8010c12:	f04f 0000 	mov.w	r0, #0
 8010c16:	f380 8814 	msr	CONTROL, r0
 8010c1a:	b662      	cpsie	i
 8010c1c:	b661      	cpsie	f
 8010c1e:	f3bf 8f4f 	dsb	sy
 8010c22:	f3bf 8f6f 	isb	sy
 8010c26:	df00      	svc	0
 8010c28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8010c2a:	bf00      	nop
 8010c2c:	e000ed08 	.word	0xe000ed08

08010c30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010c30:	b580      	push	{r7, lr}
 8010c32:	b086      	sub	sp, #24
 8010c34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010c36:	4b46      	ldr	r3, [pc, #280]	; (8010d50 <xPortStartScheduler+0x120>)
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	4a46      	ldr	r2, [pc, #280]	; (8010d54 <xPortStartScheduler+0x124>)
 8010c3c:	4293      	cmp	r3, r2
 8010c3e:	d10a      	bne.n	8010c56 <xPortStartScheduler+0x26>
	__asm volatile
 8010c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c44:	f383 8811 	msr	BASEPRI, r3
 8010c48:	f3bf 8f6f 	isb	sy
 8010c4c:	f3bf 8f4f 	dsb	sy
 8010c50:	613b      	str	r3, [r7, #16]
}
 8010c52:	bf00      	nop
 8010c54:	e7fe      	b.n	8010c54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010c56:	4b3e      	ldr	r3, [pc, #248]	; (8010d50 <xPortStartScheduler+0x120>)
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	4a3f      	ldr	r2, [pc, #252]	; (8010d58 <xPortStartScheduler+0x128>)
 8010c5c:	4293      	cmp	r3, r2
 8010c5e:	d10a      	bne.n	8010c76 <xPortStartScheduler+0x46>
	__asm volatile
 8010c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c64:	f383 8811 	msr	BASEPRI, r3
 8010c68:	f3bf 8f6f 	isb	sy
 8010c6c:	f3bf 8f4f 	dsb	sy
 8010c70:	60fb      	str	r3, [r7, #12]
}
 8010c72:	bf00      	nop
 8010c74:	e7fe      	b.n	8010c74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010c76:	4b39      	ldr	r3, [pc, #228]	; (8010d5c <xPortStartScheduler+0x12c>)
 8010c78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8010c7a:	697b      	ldr	r3, [r7, #20]
 8010c7c:	781b      	ldrb	r3, [r3, #0]
 8010c7e:	b2db      	uxtb	r3, r3
 8010c80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010c82:	697b      	ldr	r3, [r7, #20]
 8010c84:	22ff      	movs	r2, #255	; 0xff
 8010c86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010c88:	697b      	ldr	r3, [r7, #20]
 8010c8a:	781b      	ldrb	r3, [r3, #0]
 8010c8c:	b2db      	uxtb	r3, r3
 8010c8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010c90:	78fb      	ldrb	r3, [r7, #3]
 8010c92:	b2db      	uxtb	r3, r3
 8010c94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8010c98:	b2da      	uxtb	r2, r3
 8010c9a:	4b31      	ldr	r3, [pc, #196]	; (8010d60 <xPortStartScheduler+0x130>)
 8010c9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010c9e:	4b31      	ldr	r3, [pc, #196]	; (8010d64 <xPortStartScheduler+0x134>)
 8010ca0:	2207      	movs	r2, #7
 8010ca2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010ca4:	e009      	b.n	8010cba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8010ca6:	4b2f      	ldr	r3, [pc, #188]	; (8010d64 <xPortStartScheduler+0x134>)
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	3b01      	subs	r3, #1
 8010cac:	4a2d      	ldr	r2, [pc, #180]	; (8010d64 <xPortStartScheduler+0x134>)
 8010cae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010cb0:	78fb      	ldrb	r3, [r7, #3]
 8010cb2:	b2db      	uxtb	r3, r3
 8010cb4:	005b      	lsls	r3, r3, #1
 8010cb6:	b2db      	uxtb	r3, r3
 8010cb8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010cba:	78fb      	ldrb	r3, [r7, #3]
 8010cbc:	b2db      	uxtb	r3, r3
 8010cbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010cc2:	2b80      	cmp	r3, #128	; 0x80
 8010cc4:	d0ef      	beq.n	8010ca6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010cc6:	4b27      	ldr	r3, [pc, #156]	; (8010d64 <xPortStartScheduler+0x134>)
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	f1c3 0307 	rsb	r3, r3, #7
 8010cce:	2b04      	cmp	r3, #4
 8010cd0:	d00a      	beq.n	8010ce8 <xPortStartScheduler+0xb8>
	__asm volatile
 8010cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cd6:	f383 8811 	msr	BASEPRI, r3
 8010cda:	f3bf 8f6f 	isb	sy
 8010cde:	f3bf 8f4f 	dsb	sy
 8010ce2:	60bb      	str	r3, [r7, #8]
}
 8010ce4:	bf00      	nop
 8010ce6:	e7fe      	b.n	8010ce6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010ce8:	4b1e      	ldr	r3, [pc, #120]	; (8010d64 <xPortStartScheduler+0x134>)
 8010cea:	681b      	ldr	r3, [r3, #0]
 8010cec:	021b      	lsls	r3, r3, #8
 8010cee:	4a1d      	ldr	r2, [pc, #116]	; (8010d64 <xPortStartScheduler+0x134>)
 8010cf0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010cf2:	4b1c      	ldr	r3, [pc, #112]	; (8010d64 <xPortStartScheduler+0x134>)
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8010cfa:	4a1a      	ldr	r2, [pc, #104]	; (8010d64 <xPortStartScheduler+0x134>)
 8010cfc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	b2da      	uxtb	r2, r3
 8010d02:	697b      	ldr	r3, [r7, #20]
 8010d04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010d06:	4b18      	ldr	r3, [pc, #96]	; (8010d68 <xPortStartScheduler+0x138>)
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	4a17      	ldr	r2, [pc, #92]	; (8010d68 <xPortStartScheduler+0x138>)
 8010d0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8010d10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010d12:	4b15      	ldr	r3, [pc, #84]	; (8010d68 <xPortStartScheduler+0x138>)
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	4a14      	ldr	r2, [pc, #80]	; (8010d68 <xPortStartScheduler+0x138>)
 8010d18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8010d1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010d1e:	f000 f8dd 	bl	8010edc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010d22:	4b12      	ldr	r3, [pc, #72]	; (8010d6c <xPortStartScheduler+0x13c>)
 8010d24:	2200      	movs	r2, #0
 8010d26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010d28:	f000 f8fc 	bl	8010f24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010d2c:	4b10      	ldr	r3, [pc, #64]	; (8010d70 <xPortStartScheduler+0x140>)
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	4a0f      	ldr	r2, [pc, #60]	; (8010d70 <xPortStartScheduler+0x140>)
 8010d32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8010d36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010d38:	f7ff ff66 	bl	8010c08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010d3c:	f7fe ff3c 	bl	800fbb8 <vTaskSwitchContext>
	prvTaskExitError();
 8010d40:	f7ff ff20 	bl	8010b84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010d44:	2300      	movs	r3, #0
}
 8010d46:	4618      	mov	r0, r3
 8010d48:	3718      	adds	r7, #24
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	bd80      	pop	{r7, pc}
 8010d4e:	bf00      	nop
 8010d50:	e000ed00 	.word	0xe000ed00
 8010d54:	410fc271 	.word	0x410fc271
 8010d58:	410fc270 	.word	0x410fc270
 8010d5c:	e000e400 	.word	0xe000e400
 8010d60:	20001be0 	.word	0x20001be0
 8010d64:	20001be4 	.word	0x20001be4
 8010d68:	e000ed20 	.word	0xe000ed20
 8010d6c:	2000000c 	.word	0x2000000c
 8010d70:	e000ef34 	.word	0xe000ef34

08010d74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010d74:	b480      	push	{r7}
 8010d76:	b083      	sub	sp, #12
 8010d78:	af00      	add	r7, sp, #0
	__asm volatile
 8010d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d7e:	f383 8811 	msr	BASEPRI, r3
 8010d82:	f3bf 8f6f 	isb	sy
 8010d86:	f3bf 8f4f 	dsb	sy
 8010d8a:	607b      	str	r3, [r7, #4]
}
 8010d8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010d8e:	4b0f      	ldr	r3, [pc, #60]	; (8010dcc <vPortEnterCritical+0x58>)
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	3301      	adds	r3, #1
 8010d94:	4a0d      	ldr	r2, [pc, #52]	; (8010dcc <vPortEnterCritical+0x58>)
 8010d96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010d98:	4b0c      	ldr	r3, [pc, #48]	; (8010dcc <vPortEnterCritical+0x58>)
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	2b01      	cmp	r3, #1
 8010d9e:	d10f      	bne.n	8010dc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010da0:	4b0b      	ldr	r3, [pc, #44]	; (8010dd0 <vPortEnterCritical+0x5c>)
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	b2db      	uxtb	r3, r3
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d00a      	beq.n	8010dc0 <vPortEnterCritical+0x4c>
	__asm volatile
 8010daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dae:	f383 8811 	msr	BASEPRI, r3
 8010db2:	f3bf 8f6f 	isb	sy
 8010db6:	f3bf 8f4f 	dsb	sy
 8010dba:	603b      	str	r3, [r7, #0]
}
 8010dbc:	bf00      	nop
 8010dbe:	e7fe      	b.n	8010dbe <vPortEnterCritical+0x4a>
	}
}
 8010dc0:	bf00      	nop
 8010dc2:	370c      	adds	r7, #12
 8010dc4:	46bd      	mov	sp, r7
 8010dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dca:	4770      	bx	lr
 8010dcc:	2000000c 	.word	0x2000000c
 8010dd0:	e000ed04 	.word	0xe000ed04

08010dd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010dd4:	b480      	push	{r7}
 8010dd6:	b083      	sub	sp, #12
 8010dd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010dda:	4b12      	ldr	r3, [pc, #72]	; (8010e24 <vPortExitCritical+0x50>)
 8010ddc:	681b      	ldr	r3, [r3, #0]
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d10a      	bne.n	8010df8 <vPortExitCritical+0x24>
	__asm volatile
 8010de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010de6:	f383 8811 	msr	BASEPRI, r3
 8010dea:	f3bf 8f6f 	isb	sy
 8010dee:	f3bf 8f4f 	dsb	sy
 8010df2:	607b      	str	r3, [r7, #4]
}
 8010df4:	bf00      	nop
 8010df6:	e7fe      	b.n	8010df6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010df8:	4b0a      	ldr	r3, [pc, #40]	; (8010e24 <vPortExitCritical+0x50>)
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	3b01      	subs	r3, #1
 8010dfe:	4a09      	ldr	r2, [pc, #36]	; (8010e24 <vPortExitCritical+0x50>)
 8010e00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010e02:	4b08      	ldr	r3, [pc, #32]	; (8010e24 <vPortExitCritical+0x50>)
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d105      	bne.n	8010e16 <vPortExitCritical+0x42>
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010e0e:	683b      	ldr	r3, [r7, #0]
 8010e10:	f383 8811 	msr	BASEPRI, r3
}
 8010e14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010e16:	bf00      	nop
 8010e18:	370c      	adds	r7, #12
 8010e1a:	46bd      	mov	sp, r7
 8010e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e20:	4770      	bx	lr
 8010e22:	bf00      	nop
 8010e24:	2000000c 	.word	0x2000000c
	...

08010e30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010e30:	f3ef 8009 	mrs	r0, PSP
 8010e34:	f3bf 8f6f 	isb	sy
 8010e38:	4b15      	ldr	r3, [pc, #84]	; (8010e90 <pxCurrentTCBConst>)
 8010e3a:	681a      	ldr	r2, [r3, #0]
 8010e3c:	f01e 0f10 	tst.w	lr, #16
 8010e40:	bf08      	it	eq
 8010e42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010e46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e4a:	6010      	str	r0, [r2, #0]
 8010e4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010e50:	f04f 0050 	mov.w	r0, #80	; 0x50
 8010e54:	f380 8811 	msr	BASEPRI, r0
 8010e58:	f3bf 8f4f 	dsb	sy
 8010e5c:	f3bf 8f6f 	isb	sy
 8010e60:	f7fe feaa 	bl	800fbb8 <vTaskSwitchContext>
 8010e64:	f04f 0000 	mov.w	r0, #0
 8010e68:	f380 8811 	msr	BASEPRI, r0
 8010e6c:	bc09      	pop	{r0, r3}
 8010e6e:	6819      	ldr	r1, [r3, #0]
 8010e70:	6808      	ldr	r0, [r1, #0]
 8010e72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e76:	f01e 0f10 	tst.w	lr, #16
 8010e7a:	bf08      	it	eq
 8010e7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010e80:	f380 8809 	msr	PSP, r0
 8010e84:	f3bf 8f6f 	isb	sy
 8010e88:	4770      	bx	lr
 8010e8a:	bf00      	nop
 8010e8c:	f3af 8000 	nop.w

08010e90 <pxCurrentTCBConst>:
 8010e90:	200015b4 	.word	0x200015b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010e94:	bf00      	nop
 8010e96:	bf00      	nop

08010e98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010e98:	b580      	push	{r7, lr}
 8010e9a:	b082      	sub	sp, #8
 8010e9c:	af00      	add	r7, sp, #0
	__asm volatile
 8010e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ea2:	f383 8811 	msr	BASEPRI, r3
 8010ea6:	f3bf 8f6f 	isb	sy
 8010eaa:	f3bf 8f4f 	dsb	sy
 8010eae:	607b      	str	r3, [r7, #4]
}
 8010eb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010eb2:	f7fe fdc7 	bl	800fa44 <xTaskIncrementTick>
 8010eb6:	4603      	mov	r3, r0
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d003      	beq.n	8010ec4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010ebc:	4b06      	ldr	r3, [pc, #24]	; (8010ed8 <xPortSysTickHandler+0x40>)
 8010ebe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010ec2:	601a      	str	r2, [r3, #0]
 8010ec4:	2300      	movs	r3, #0
 8010ec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010ec8:	683b      	ldr	r3, [r7, #0]
 8010eca:	f383 8811 	msr	BASEPRI, r3
}
 8010ece:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010ed0:	bf00      	nop
 8010ed2:	3708      	adds	r7, #8
 8010ed4:	46bd      	mov	sp, r7
 8010ed6:	bd80      	pop	{r7, pc}
 8010ed8:	e000ed04 	.word	0xe000ed04

08010edc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010edc:	b480      	push	{r7}
 8010ede:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010ee0:	4b0b      	ldr	r3, [pc, #44]	; (8010f10 <vPortSetupTimerInterrupt+0x34>)
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010ee6:	4b0b      	ldr	r3, [pc, #44]	; (8010f14 <vPortSetupTimerInterrupt+0x38>)
 8010ee8:	2200      	movs	r2, #0
 8010eea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010eec:	4b0a      	ldr	r3, [pc, #40]	; (8010f18 <vPortSetupTimerInterrupt+0x3c>)
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	4a0a      	ldr	r2, [pc, #40]	; (8010f1c <vPortSetupTimerInterrupt+0x40>)
 8010ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8010ef6:	099b      	lsrs	r3, r3, #6
 8010ef8:	4a09      	ldr	r2, [pc, #36]	; (8010f20 <vPortSetupTimerInterrupt+0x44>)
 8010efa:	3b01      	subs	r3, #1
 8010efc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8010efe:	4b04      	ldr	r3, [pc, #16]	; (8010f10 <vPortSetupTimerInterrupt+0x34>)
 8010f00:	2207      	movs	r2, #7
 8010f02:	601a      	str	r2, [r3, #0]
}
 8010f04:	bf00      	nop
 8010f06:	46bd      	mov	sp, r7
 8010f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f0c:	4770      	bx	lr
 8010f0e:	bf00      	nop
 8010f10:	e000e010 	.word	0xe000e010
 8010f14:	e000e018 	.word	0xe000e018
 8010f18:	20000000 	.word	0x20000000
 8010f1c:	10624dd3 	.word	0x10624dd3
 8010f20:	e000e014 	.word	0xe000e014

08010f24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010f24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8010f34 <vPortEnableVFP+0x10>
 8010f28:	6801      	ldr	r1, [r0, #0]
 8010f2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8010f2e:	6001      	str	r1, [r0, #0]
 8010f30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010f32:	bf00      	nop
 8010f34:	e000ed88 	.word	0xe000ed88

08010f38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010f38:	b480      	push	{r7}
 8010f3a:	b085      	sub	sp, #20
 8010f3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8010f3e:	f3ef 8305 	mrs	r3, IPSR
 8010f42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	2b0f      	cmp	r3, #15
 8010f48:	d914      	bls.n	8010f74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8010f4a:	4a17      	ldr	r2, [pc, #92]	; (8010fa8 <vPortValidateInterruptPriority+0x70>)
 8010f4c:	68fb      	ldr	r3, [r7, #12]
 8010f4e:	4413      	add	r3, r2
 8010f50:	781b      	ldrb	r3, [r3, #0]
 8010f52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010f54:	4b15      	ldr	r3, [pc, #84]	; (8010fac <vPortValidateInterruptPriority+0x74>)
 8010f56:	781b      	ldrb	r3, [r3, #0]
 8010f58:	7afa      	ldrb	r2, [r7, #11]
 8010f5a:	429a      	cmp	r2, r3
 8010f5c:	d20a      	bcs.n	8010f74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8010f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f62:	f383 8811 	msr	BASEPRI, r3
 8010f66:	f3bf 8f6f 	isb	sy
 8010f6a:	f3bf 8f4f 	dsb	sy
 8010f6e:	607b      	str	r3, [r7, #4]
}
 8010f70:	bf00      	nop
 8010f72:	e7fe      	b.n	8010f72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010f74:	4b0e      	ldr	r3, [pc, #56]	; (8010fb0 <vPortValidateInterruptPriority+0x78>)
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8010f7c:	4b0d      	ldr	r3, [pc, #52]	; (8010fb4 <vPortValidateInterruptPriority+0x7c>)
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	429a      	cmp	r2, r3
 8010f82:	d90a      	bls.n	8010f9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8010f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f88:	f383 8811 	msr	BASEPRI, r3
 8010f8c:	f3bf 8f6f 	isb	sy
 8010f90:	f3bf 8f4f 	dsb	sy
 8010f94:	603b      	str	r3, [r7, #0]
}
 8010f96:	bf00      	nop
 8010f98:	e7fe      	b.n	8010f98 <vPortValidateInterruptPriority+0x60>
	}
 8010f9a:	bf00      	nop
 8010f9c:	3714      	adds	r7, #20
 8010f9e:	46bd      	mov	sp, r7
 8010fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa4:	4770      	bx	lr
 8010fa6:	bf00      	nop
 8010fa8:	e000e3f0 	.word	0xe000e3f0
 8010fac:	20001be0 	.word	0x20001be0
 8010fb0:	e000ed0c 	.word	0xe000ed0c
 8010fb4:	20001be4 	.word	0x20001be4

08010fb8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b08a      	sub	sp, #40	; 0x28
 8010fbc:	af00      	add	r7, sp, #0
 8010fbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010fc0:	2300      	movs	r3, #0
 8010fc2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010fc4:	f7fe fc70 	bl	800f8a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010fc8:	4b5b      	ldr	r3, [pc, #364]	; (8011138 <pvPortMalloc+0x180>)
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d101      	bne.n	8010fd4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010fd0:	f000 f920 	bl	8011214 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010fd4:	4b59      	ldr	r3, [pc, #356]	; (801113c <pvPortMalloc+0x184>)
 8010fd6:	681a      	ldr	r2, [r3, #0]
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	4013      	ands	r3, r2
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	f040 8093 	bne.w	8011108 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d01d      	beq.n	8011024 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8010fe8:	2208      	movs	r2, #8
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	4413      	add	r3, r2
 8010fee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	f003 0307 	and.w	r3, r3, #7
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d014      	beq.n	8011024 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	f023 0307 	bic.w	r3, r3, #7
 8011000:	3308      	adds	r3, #8
 8011002:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	f003 0307 	and.w	r3, r3, #7
 801100a:	2b00      	cmp	r3, #0
 801100c:	d00a      	beq.n	8011024 <pvPortMalloc+0x6c>
	__asm volatile
 801100e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011012:	f383 8811 	msr	BASEPRI, r3
 8011016:	f3bf 8f6f 	isb	sy
 801101a:	f3bf 8f4f 	dsb	sy
 801101e:	617b      	str	r3, [r7, #20]
}
 8011020:	bf00      	nop
 8011022:	e7fe      	b.n	8011022 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d06e      	beq.n	8011108 <pvPortMalloc+0x150>
 801102a:	4b45      	ldr	r3, [pc, #276]	; (8011140 <pvPortMalloc+0x188>)
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	687a      	ldr	r2, [r7, #4]
 8011030:	429a      	cmp	r2, r3
 8011032:	d869      	bhi.n	8011108 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011034:	4b43      	ldr	r3, [pc, #268]	; (8011144 <pvPortMalloc+0x18c>)
 8011036:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011038:	4b42      	ldr	r3, [pc, #264]	; (8011144 <pvPortMalloc+0x18c>)
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801103e:	e004      	b.n	801104a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8011040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011042:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011046:	681b      	ldr	r3, [r3, #0]
 8011048:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801104a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801104c:	685b      	ldr	r3, [r3, #4]
 801104e:	687a      	ldr	r2, [r7, #4]
 8011050:	429a      	cmp	r2, r3
 8011052:	d903      	bls.n	801105c <pvPortMalloc+0xa4>
 8011054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	2b00      	cmp	r3, #0
 801105a:	d1f1      	bne.n	8011040 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801105c:	4b36      	ldr	r3, [pc, #216]	; (8011138 <pvPortMalloc+0x180>)
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011062:	429a      	cmp	r2, r3
 8011064:	d050      	beq.n	8011108 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011066:	6a3b      	ldr	r3, [r7, #32]
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	2208      	movs	r2, #8
 801106c:	4413      	add	r3, r2
 801106e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011072:	681a      	ldr	r2, [r3, #0]
 8011074:	6a3b      	ldr	r3, [r7, #32]
 8011076:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801107a:	685a      	ldr	r2, [r3, #4]
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	1ad2      	subs	r2, r2, r3
 8011080:	2308      	movs	r3, #8
 8011082:	005b      	lsls	r3, r3, #1
 8011084:	429a      	cmp	r2, r3
 8011086:	d91f      	bls.n	80110c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	4413      	add	r3, r2
 801108e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011090:	69bb      	ldr	r3, [r7, #24]
 8011092:	f003 0307 	and.w	r3, r3, #7
 8011096:	2b00      	cmp	r3, #0
 8011098:	d00a      	beq.n	80110b0 <pvPortMalloc+0xf8>
	__asm volatile
 801109a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801109e:	f383 8811 	msr	BASEPRI, r3
 80110a2:	f3bf 8f6f 	isb	sy
 80110a6:	f3bf 8f4f 	dsb	sy
 80110aa:	613b      	str	r3, [r7, #16]
}
 80110ac:	bf00      	nop
 80110ae:	e7fe      	b.n	80110ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80110b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110b2:	685a      	ldr	r2, [r3, #4]
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	1ad2      	subs	r2, r2, r3
 80110b8:	69bb      	ldr	r3, [r7, #24]
 80110ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80110bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110be:	687a      	ldr	r2, [r7, #4]
 80110c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80110c2:	69b8      	ldr	r0, [r7, #24]
 80110c4:	f000 f908 	bl	80112d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80110c8:	4b1d      	ldr	r3, [pc, #116]	; (8011140 <pvPortMalloc+0x188>)
 80110ca:	681a      	ldr	r2, [r3, #0]
 80110cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110ce:	685b      	ldr	r3, [r3, #4]
 80110d0:	1ad3      	subs	r3, r2, r3
 80110d2:	4a1b      	ldr	r2, [pc, #108]	; (8011140 <pvPortMalloc+0x188>)
 80110d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80110d6:	4b1a      	ldr	r3, [pc, #104]	; (8011140 <pvPortMalloc+0x188>)
 80110d8:	681a      	ldr	r2, [r3, #0]
 80110da:	4b1b      	ldr	r3, [pc, #108]	; (8011148 <pvPortMalloc+0x190>)
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	429a      	cmp	r2, r3
 80110e0:	d203      	bcs.n	80110ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80110e2:	4b17      	ldr	r3, [pc, #92]	; (8011140 <pvPortMalloc+0x188>)
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	4a18      	ldr	r2, [pc, #96]	; (8011148 <pvPortMalloc+0x190>)
 80110e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80110ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110ec:	685a      	ldr	r2, [r3, #4]
 80110ee:	4b13      	ldr	r3, [pc, #76]	; (801113c <pvPortMalloc+0x184>)
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	431a      	orrs	r2, r3
 80110f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80110f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110fa:	2200      	movs	r2, #0
 80110fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80110fe:	4b13      	ldr	r3, [pc, #76]	; (801114c <pvPortMalloc+0x194>)
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	3301      	adds	r3, #1
 8011104:	4a11      	ldr	r2, [pc, #68]	; (801114c <pvPortMalloc+0x194>)
 8011106:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011108:	f7fe fbdc 	bl	800f8c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801110c:	69fb      	ldr	r3, [r7, #28]
 801110e:	f003 0307 	and.w	r3, r3, #7
 8011112:	2b00      	cmp	r3, #0
 8011114:	d00a      	beq.n	801112c <pvPortMalloc+0x174>
	__asm volatile
 8011116:	f04f 0350 	mov.w	r3, #80	; 0x50
 801111a:	f383 8811 	msr	BASEPRI, r3
 801111e:	f3bf 8f6f 	isb	sy
 8011122:	f3bf 8f4f 	dsb	sy
 8011126:	60fb      	str	r3, [r7, #12]
}
 8011128:	bf00      	nop
 801112a:	e7fe      	b.n	801112a <pvPortMalloc+0x172>
	return pvReturn;
 801112c:	69fb      	ldr	r3, [r7, #28]
}
 801112e:	4618      	mov	r0, r3
 8011130:	3728      	adds	r7, #40	; 0x28
 8011132:	46bd      	mov	sp, r7
 8011134:	bd80      	pop	{r7, pc}
 8011136:	bf00      	nop
 8011138:	200027a8 	.word	0x200027a8
 801113c:	200027bc 	.word	0x200027bc
 8011140:	200027ac 	.word	0x200027ac
 8011144:	200027a0 	.word	0x200027a0
 8011148:	200027b0 	.word	0x200027b0
 801114c:	200027b4 	.word	0x200027b4

08011150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011150:	b580      	push	{r7, lr}
 8011152:	b086      	sub	sp, #24
 8011154:	af00      	add	r7, sp, #0
 8011156:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d04d      	beq.n	80111fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011162:	2308      	movs	r3, #8
 8011164:	425b      	negs	r3, r3
 8011166:	697a      	ldr	r2, [r7, #20]
 8011168:	4413      	add	r3, r2
 801116a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801116c:	697b      	ldr	r3, [r7, #20]
 801116e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011170:	693b      	ldr	r3, [r7, #16]
 8011172:	685a      	ldr	r2, [r3, #4]
 8011174:	4b24      	ldr	r3, [pc, #144]	; (8011208 <vPortFree+0xb8>)
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	4013      	ands	r3, r2
 801117a:	2b00      	cmp	r3, #0
 801117c:	d10a      	bne.n	8011194 <vPortFree+0x44>
	__asm volatile
 801117e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011182:	f383 8811 	msr	BASEPRI, r3
 8011186:	f3bf 8f6f 	isb	sy
 801118a:	f3bf 8f4f 	dsb	sy
 801118e:	60fb      	str	r3, [r7, #12]
}
 8011190:	bf00      	nop
 8011192:	e7fe      	b.n	8011192 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011194:	693b      	ldr	r3, [r7, #16]
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	2b00      	cmp	r3, #0
 801119a:	d00a      	beq.n	80111b2 <vPortFree+0x62>
	__asm volatile
 801119c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111a0:	f383 8811 	msr	BASEPRI, r3
 80111a4:	f3bf 8f6f 	isb	sy
 80111a8:	f3bf 8f4f 	dsb	sy
 80111ac:	60bb      	str	r3, [r7, #8]
}
 80111ae:	bf00      	nop
 80111b0:	e7fe      	b.n	80111b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80111b2:	693b      	ldr	r3, [r7, #16]
 80111b4:	685a      	ldr	r2, [r3, #4]
 80111b6:	4b14      	ldr	r3, [pc, #80]	; (8011208 <vPortFree+0xb8>)
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	4013      	ands	r3, r2
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d01e      	beq.n	80111fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80111c0:	693b      	ldr	r3, [r7, #16]
 80111c2:	681b      	ldr	r3, [r3, #0]
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d11a      	bne.n	80111fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80111c8:	693b      	ldr	r3, [r7, #16]
 80111ca:	685a      	ldr	r2, [r3, #4]
 80111cc:	4b0e      	ldr	r3, [pc, #56]	; (8011208 <vPortFree+0xb8>)
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	43db      	mvns	r3, r3
 80111d2:	401a      	ands	r2, r3
 80111d4:	693b      	ldr	r3, [r7, #16]
 80111d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80111d8:	f7fe fb66 	bl	800f8a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80111dc:	693b      	ldr	r3, [r7, #16]
 80111de:	685a      	ldr	r2, [r3, #4]
 80111e0:	4b0a      	ldr	r3, [pc, #40]	; (801120c <vPortFree+0xbc>)
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	4413      	add	r3, r2
 80111e6:	4a09      	ldr	r2, [pc, #36]	; (801120c <vPortFree+0xbc>)
 80111e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80111ea:	6938      	ldr	r0, [r7, #16]
 80111ec:	f000 f874 	bl	80112d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80111f0:	4b07      	ldr	r3, [pc, #28]	; (8011210 <vPortFree+0xc0>)
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	3301      	adds	r3, #1
 80111f6:	4a06      	ldr	r2, [pc, #24]	; (8011210 <vPortFree+0xc0>)
 80111f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80111fa:	f7fe fb63 	bl	800f8c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80111fe:	bf00      	nop
 8011200:	3718      	adds	r7, #24
 8011202:	46bd      	mov	sp, r7
 8011204:	bd80      	pop	{r7, pc}
 8011206:	bf00      	nop
 8011208:	200027bc 	.word	0x200027bc
 801120c:	200027ac 	.word	0x200027ac
 8011210:	200027b8 	.word	0x200027b8

08011214 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011214:	b480      	push	{r7}
 8011216:	b085      	sub	sp, #20
 8011218:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801121a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 801121e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011220:	4b27      	ldr	r3, [pc, #156]	; (80112c0 <prvHeapInit+0xac>)
 8011222:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011224:	68fb      	ldr	r3, [r7, #12]
 8011226:	f003 0307 	and.w	r3, r3, #7
 801122a:	2b00      	cmp	r3, #0
 801122c:	d00c      	beq.n	8011248 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801122e:	68fb      	ldr	r3, [r7, #12]
 8011230:	3307      	adds	r3, #7
 8011232:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011234:	68fb      	ldr	r3, [r7, #12]
 8011236:	f023 0307 	bic.w	r3, r3, #7
 801123a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801123c:	68ba      	ldr	r2, [r7, #8]
 801123e:	68fb      	ldr	r3, [r7, #12]
 8011240:	1ad3      	subs	r3, r2, r3
 8011242:	4a1f      	ldr	r2, [pc, #124]	; (80112c0 <prvHeapInit+0xac>)
 8011244:	4413      	add	r3, r2
 8011246:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011248:	68fb      	ldr	r3, [r7, #12]
 801124a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801124c:	4a1d      	ldr	r2, [pc, #116]	; (80112c4 <prvHeapInit+0xb0>)
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011252:	4b1c      	ldr	r3, [pc, #112]	; (80112c4 <prvHeapInit+0xb0>)
 8011254:	2200      	movs	r2, #0
 8011256:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	68ba      	ldr	r2, [r7, #8]
 801125c:	4413      	add	r3, r2
 801125e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011260:	2208      	movs	r2, #8
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	1a9b      	subs	r3, r3, r2
 8011266:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	f023 0307 	bic.w	r3, r3, #7
 801126e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	4a15      	ldr	r2, [pc, #84]	; (80112c8 <prvHeapInit+0xb4>)
 8011274:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011276:	4b14      	ldr	r3, [pc, #80]	; (80112c8 <prvHeapInit+0xb4>)
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	2200      	movs	r2, #0
 801127c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801127e:	4b12      	ldr	r3, [pc, #72]	; (80112c8 <prvHeapInit+0xb4>)
 8011280:	681b      	ldr	r3, [r3, #0]
 8011282:	2200      	movs	r2, #0
 8011284:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801128a:	683b      	ldr	r3, [r7, #0]
 801128c:	68fa      	ldr	r2, [r7, #12]
 801128e:	1ad2      	subs	r2, r2, r3
 8011290:	683b      	ldr	r3, [r7, #0]
 8011292:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011294:	4b0c      	ldr	r3, [pc, #48]	; (80112c8 <prvHeapInit+0xb4>)
 8011296:	681a      	ldr	r2, [r3, #0]
 8011298:	683b      	ldr	r3, [r7, #0]
 801129a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801129c:	683b      	ldr	r3, [r7, #0]
 801129e:	685b      	ldr	r3, [r3, #4]
 80112a0:	4a0a      	ldr	r2, [pc, #40]	; (80112cc <prvHeapInit+0xb8>)
 80112a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80112a4:	683b      	ldr	r3, [r7, #0]
 80112a6:	685b      	ldr	r3, [r3, #4]
 80112a8:	4a09      	ldr	r2, [pc, #36]	; (80112d0 <prvHeapInit+0xbc>)
 80112aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80112ac:	4b09      	ldr	r3, [pc, #36]	; (80112d4 <prvHeapInit+0xc0>)
 80112ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80112b2:	601a      	str	r2, [r3, #0]
}
 80112b4:	bf00      	nop
 80112b6:	3714      	adds	r7, #20
 80112b8:	46bd      	mov	sp, r7
 80112ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112be:	4770      	bx	lr
 80112c0:	20001be8 	.word	0x20001be8
 80112c4:	200027a0 	.word	0x200027a0
 80112c8:	200027a8 	.word	0x200027a8
 80112cc:	200027b0 	.word	0x200027b0
 80112d0:	200027ac 	.word	0x200027ac
 80112d4:	200027bc 	.word	0x200027bc

080112d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80112d8:	b480      	push	{r7}
 80112da:	b085      	sub	sp, #20
 80112dc:	af00      	add	r7, sp, #0
 80112de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80112e0:	4b28      	ldr	r3, [pc, #160]	; (8011384 <prvInsertBlockIntoFreeList+0xac>)
 80112e2:	60fb      	str	r3, [r7, #12]
 80112e4:	e002      	b.n	80112ec <prvInsertBlockIntoFreeList+0x14>
 80112e6:	68fb      	ldr	r3, [r7, #12]
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	60fb      	str	r3, [r7, #12]
 80112ec:	68fb      	ldr	r3, [r7, #12]
 80112ee:	681b      	ldr	r3, [r3, #0]
 80112f0:	687a      	ldr	r2, [r7, #4]
 80112f2:	429a      	cmp	r2, r3
 80112f4:	d8f7      	bhi.n	80112e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80112fa:	68fb      	ldr	r3, [r7, #12]
 80112fc:	685b      	ldr	r3, [r3, #4]
 80112fe:	68ba      	ldr	r2, [r7, #8]
 8011300:	4413      	add	r3, r2
 8011302:	687a      	ldr	r2, [r7, #4]
 8011304:	429a      	cmp	r2, r3
 8011306:	d108      	bne.n	801131a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011308:	68fb      	ldr	r3, [r7, #12]
 801130a:	685a      	ldr	r2, [r3, #4]
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	685b      	ldr	r3, [r3, #4]
 8011310:	441a      	add	r2, r3
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011316:	68fb      	ldr	r3, [r7, #12]
 8011318:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	685b      	ldr	r3, [r3, #4]
 8011322:	68ba      	ldr	r2, [r7, #8]
 8011324:	441a      	add	r2, r3
 8011326:	68fb      	ldr	r3, [r7, #12]
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	429a      	cmp	r2, r3
 801132c:	d118      	bne.n	8011360 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	681a      	ldr	r2, [r3, #0]
 8011332:	4b15      	ldr	r3, [pc, #84]	; (8011388 <prvInsertBlockIntoFreeList+0xb0>)
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	429a      	cmp	r2, r3
 8011338:	d00d      	beq.n	8011356 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	685a      	ldr	r2, [r3, #4]
 801133e:	68fb      	ldr	r3, [r7, #12]
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	685b      	ldr	r3, [r3, #4]
 8011344:	441a      	add	r2, r3
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	681a      	ldr	r2, [r3, #0]
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	601a      	str	r2, [r3, #0]
 8011354:	e008      	b.n	8011368 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011356:	4b0c      	ldr	r3, [pc, #48]	; (8011388 <prvInsertBlockIntoFreeList+0xb0>)
 8011358:	681a      	ldr	r2, [r3, #0]
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	601a      	str	r2, [r3, #0]
 801135e:	e003      	b.n	8011368 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	681a      	ldr	r2, [r3, #0]
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011368:	68fa      	ldr	r2, [r7, #12]
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	429a      	cmp	r2, r3
 801136e:	d002      	beq.n	8011376 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	687a      	ldr	r2, [r7, #4]
 8011374:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011376:	bf00      	nop
 8011378:	3714      	adds	r7, #20
 801137a:	46bd      	mov	sp, r7
 801137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011380:	4770      	bx	lr
 8011382:	bf00      	nop
 8011384:	200027a0 	.word	0x200027a0
 8011388:	200027a8 	.word	0x200027a8

0801138c <__errno>:
 801138c:	4b01      	ldr	r3, [pc, #4]	; (8011394 <__errno+0x8>)
 801138e:	6818      	ldr	r0, [r3, #0]
 8011390:	4770      	bx	lr
 8011392:	bf00      	nop
 8011394:	20000010 	.word	0x20000010

08011398 <std>:
 8011398:	2300      	movs	r3, #0
 801139a:	b510      	push	{r4, lr}
 801139c:	4604      	mov	r4, r0
 801139e:	e9c0 3300 	strd	r3, r3, [r0]
 80113a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80113a6:	6083      	str	r3, [r0, #8]
 80113a8:	8181      	strh	r1, [r0, #12]
 80113aa:	6643      	str	r3, [r0, #100]	; 0x64
 80113ac:	81c2      	strh	r2, [r0, #14]
 80113ae:	6183      	str	r3, [r0, #24]
 80113b0:	4619      	mov	r1, r3
 80113b2:	2208      	movs	r2, #8
 80113b4:	305c      	adds	r0, #92	; 0x5c
 80113b6:	f000 f91a 	bl	80115ee <memset>
 80113ba:	4b05      	ldr	r3, [pc, #20]	; (80113d0 <std+0x38>)
 80113bc:	6263      	str	r3, [r4, #36]	; 0x24
 80113be:	4b05      	ldr	r3, [pc, #20]	; (80113d4 <std+0x3c>)
 80113c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80113c2:	4b05      	ldr	r3, [pc, #20]	; (80113d8 <std+0x40>)
 80113c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80113c6:	4b05      	ldr	r3, [pc, #20]	; (80113dc <std+0x44>)
 80113c8:	6224      	str	r4, [r4, #32]
 80113ca:	6323      	str	r3, [r4, #48]	; 0x30
 80113cc:	bd10      	pop	{r4, pc}
 80113ce:	bf00      	nop
 80113d0:	080125c5 	.word	0x080125c5
 80113d4:	080125e7 	.word	0x080125e7
 80113d8:	0801261f 	.word	0x0801261f
 80113dc:	08012643 	.word	0x08012643

080113e0 <_cleanup_r>:
 80113e0:	4901      	ldr	r1, [pc, #4]	; (80113e8 <_cleanup_r+0x8>)
 80113e2:	f000 b8af 	b.w	8011544 <_fwalk_reent>
 80113e6:	bf00      	nop
 80113e8:	080141f1 	.word	0x080141f1

080113ec <__sfmoreglue>:
 80113ec:	b570      	push	{r4, r5, r6, lr}
 80113ee:	2268      	movs	r2, #104	; 0x68
 80113f0:	1e4d      	subs	r5, r1, #1
 80113f2:	4355      	muls	r5, r2
 80113f4:	460e      	mov	r6, r1
 80113f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80113fa:	f000 f921 	bl	8011640 <_malloc_r>
 80113fe:	4604      	mov	r4, r0
 8011400:	b140      	cbz	r0, 8011414 <__sfmoreglue+0x28>
 8011402:	2100      	movs	r1, #0
 8011404:	e9c0 1600 	strd	r1, r6, [r0]
 8011408:	300c      	adds	r0, #12
 801140a:	60a0      	str	r0, [r4, #8]
 801140c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011410:	f000 f8ed 	bl	80115ee <memset>
 8011414:	4620      	mov	r0, r4
 8011416:	bd70      	pop	{r4, r5, r6, pc}

08011418 <__sfp_lock_acquire>:
 8011418:	4801      	ldr	r0, [pc, #4]	; (8011420 <__sfp_lock_acquire+0x8>)
 801141a:	f000 b8d8 	b.w	80115ce <__retarget_lock_acquire_recursive>
 801141e:	bf00      	nop
 8011420:	200027c1 	.word	0x200027c1

08011424 <__sfp_lock_release>:
 8011424:	4801      	ldr	r0, [pc, #4]	; (801142c <__sfp_lock_release+0x8>)
 8011426:	f000 b8d3 	b.w	80115d0 <__retarget_lock_release_recursive>
 801142a:	bf00      	nop
 801142c:	200027c1 	.word	0x200027c1

08011430 <__sinit_lock_acquire>:
 8011430:	4801      	ldr	r0, [pc, #4]	; (8011438 <__sinit_lock_acquire+0x8>)
 8011432:	f000 b8cc 	b.w	80115ce <__retarget_lock_acquire_recursive>
 8011436:	bf00      	nop
 8011438:	200027c2 	.word	0x200027c2

0801143c <__sinit_lock_release>:
 801143c:	4801      	ldr	r0, [pc, #4]	; (8011444 <__sinit_lock_release+0x8>)
 801143e:	f000 b8c7 	b.w	80115d0 <__retarget_lock_release_recursive>
 8011442:	bf00      	nop
 8011444:	200027c2 	.word	0x200027c2

08011448 <__sinit>:
 8011448:	b510      	push	{r4, lr}
 801144a:	4604      	mov	r4, r0
 801144c:	f7ff fff0 	bl	8011430 <__sinit_lock_acquire>
 8011450:	69a3      	ldr	r3, [r4, #24]
 8011452:	b11b      	cbz	r3, 801145c <__sinit+0x14>
 8011454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011458:	f7ff bff0 	b.w	801143c <__sinit_lock_release>
 801145c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011460:	6523      	str	r3, [r4, #80]	; 0x50
 8011462:	4b13      	ldr	r3, [pc, #76]	; (80114b0 <__sinit+0x68>)
 8011464:	4a13      	ldr	r2, [pc, #76]	; (80114b4 <__sinit+0x6c>)
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	62a2      	str	r2, [r4, #40]	; 0x28
 801146a:	42a3      	cmp	r3, r4
 801146c:	bf04      	itt	eq
 801146e:	2301      	moveq	r3, #1
 8011470:	61a3      	streq	r3, [r4, #24]
 8011472:	4620      	mov	r0, r4
 8011474:	f000 f820 	bl	80114b8 <__sfp>
 8011478:	6060      	str	r0, [r4, #4]
 801147a:	4620      	mov	r0, r4
 801147c:	f000 f81c 	bl	80114b8 <__sfp>
 8011480:	60a0      	str	r0, [r4, #8]
 8011482:	4620      	mov	r0, r4
 8011484:	f000 f818 	bl	80114b8 <__sfp>
 8011488:	2200      	movs	r2, #0
 801148a:	60e0      	str	r0, [r4, #12]
 801148c:	2104      	movs	r1, #4
 801148e:	6860      	ldr	r0, [r4, #4]
 8011490:	f7ff ff82 	bl	8011398 <std>
 8011494:	68a0      	ldr	r0, [r4, #8]
 8011496:	2201      	movs	r2, #1
 8011498:	2109      	movs	r1, #9
 801149a:	f7ff ff7d 	bl	8011398 <std>
 801149e:	68e0      	ldr	r0, [r4, #12]
 80114a0:	2202      	movs	r2, #2
 80114a2:	2112      	movs	r1, #18
 80114a4:	f7ff ff78 	bl	8011398 <std>
 80114a8:	2301      	movs	r3, #1
 80114aa:	61a3      	str	r3, [r4, #24]
 80114ac:	e7d2      	b.n	8011454 <__sinit+0xc>
 80114ae:	bf00      	nop
 80114b0:	08016084 	.word	0x08016084
 80114b4:	080113e1 	.word	0x080113e1

080114b8 <__sfp>:
 80114b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114ba:	4607      	mov	r7, r0
 80114bc:	f7ff ffac 	bl	8011418 <__sfp_lock_acquire>
 80114c0:	4b1e      	ldr	r3, [pc, #120]	; (801153c <__sfp+0x84>)
 80114c2:	681e      	ldr	r6, [r3, #0]
 80114c4:	69b3      	ldr	r3, [r6, #24]
 80114c6:	b913      	cbnz	r3, 80114ce <__sfp+0x16>
 80114c8:	4630      	mov	r0, r6
 80114ca:	f7ff ffbd 	bl	8011448 <__sinit>
 80114ce:	3648      	adds	r6, #72	; 0x48
 80114d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80114d4:	3b01      	subs	r3, #1
 80114d6:	d503      	bpl.n	80114e0 <__sfp+0x28>
 80114d8:	6833      	ldr	r3, [r6, #0]
 80114da:	b30b      	cbz	r3, 8011520 <__sfp+0x68>
 80114dc:	6836      	ldr	r6, [r6, #0]
 80114de:	e7f7      	b.n	80114d0 <__sfp+0x18>
 80114e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80114e4:	b9d5      	cbnz	r5, 801151c <__sfp+0x64>
 80114e6:	4b16      	ldr	r3, [pc, #88]	; (8011540 <__sfp+0x88>)
 80114e8:	60e3      	str	r3, [r4, #12]
 80114ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80114ee:	6665      	str	r5, [r4, #100]	; 0x64
 80114f0:	f000 f86c 	bl	80115cc <__retarget_lock_init_recursive>
 80114f4:	f7ff ff96 	bl	8011424 <__sfp_lock_release>
 80114f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80114fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011500:	6025      	str	r5, [r4, #0]
 8011502:	61a5      	str	r5, [r4, #24]
 8011504:	2208      	movs	r2, #8
 8011506:	4629      	mov	r1, r5
 8011508:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801150c:	f000 f86f 	bl	80115ee <memset>
 8011510:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011514:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011518:	4620      	mov	r0, r4
 801151a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801151c:	3468      	adds	r4, #104	; 0x68
 801151e:	e7d9      	b.n	80114d4 <__sfp+0x1c>
 8011520:	2104      	movs	r1, #4
 8011522:	4638      	mov	r0, r7
 8011524:	f7ff ff62 	bl	80113ec <__sfmoreglue>
 8011528:	4604      	mov	r4, r0
 801152a:	6030      	str	r0, [r6, #0]
 801152c:	2800      	cmp	r0, #0
 801152e:	d1d5      	bne.n	80114dc <__sfp+0x24>
 8011530:	f7ff ff78 	bl	8011424 <__sfp_lock_release>
 8011534:	230c      	movs	r3, #12
 8011536:	603b      	str	r3, [r7, #0]
 8011538:	e7ee      	b.n	8011518 <__sfp+0x60>
 801153a:	bf00      	nop
 801153c:	08016084 	.word	0x08016084
 8011540:	ffff0001 	.word	0xffff0001

08011544 <_fwalk_reent>:
 8011544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011548:	4606      	mov	r6, r0
 801154a:	4688      	mov	r8, r1
 801154c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011550:	2700      	movs	r7, #0
 8011552:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011556:	f1b9 0901 	subs.w	r9, r9, #1
 801155a:	d505      	bpl.n	8011568 <_fwalk_reent+0x24>
 801155c:	6824      	ldr	r4, [r4, #0]
 801155e:	2c00      	cmp	r4, #0
 8011560:	d1f7      	bne.n	8011552 <_fwalk_reent+0xe>
 8011562:	4638      	mov	r0, r7
 8011564:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011568:	89ab      	ldrh	r3, [r5, #12]
 801156a:	2b01      	cmp	r3, #1
 801156c:	d907      	bls.n	801157e <_fwalk_reent+0x3a>
 801156e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011572:	3301      	adds	r3, #1
 8011574:	d003      	beq.n	801157e <_fwalk_reent+0x3a>
 8011576:	4629      	mov	r1, r5
 8011578:	4630      	mov	r0, r6
 801157a:	47c0      	blx	r8
 801157c:	4307      	orrs	r7, r0
 801157e:	3568      	adds	r5, #104	; 0x68
 8011580:	e7e9      	b.n	8011556 <_fwalk_reent+0x12>
	...

08011584 <__libc_init_array>:
 8011584:	b570      	push	{r4, r5, r6, lr}
 8011586:	4d0d      	ldr	r5, [pc, #52]	; (80115bc <__libc_init_array+0x38>)
 8011588:	4c0d      	ldr	r4, [pc, #52]	; (80115c0 <__libc_init_array+0x3c>)
 801158a:	1b64      	subs	r4, r4, r5
 801158c:	10a4      	asrs	r4, r4, #2
 801158e:	2600      	movs	r6, #0
 8011590:	42a6      	cmp	r6, r4
 8011592:	d109      	bne.n	80115a8 <__libc_init_array+0x24>
 8011594:	4d0b      	ldr	r5, [pc, #44]	; (80115c4 <__libc_init_array+0x40>)
 8011596:	4c0c      	ldr	r4, [pc, #48]	; (80115c8 <__libc_init_array+0x44>)
 8011598:	f004 fc3c 	bl	8015e14 <_init>
 801159c:	1b64      	subs	r4, r4, r5
 801159e:	10a4      	asrs	r4, r4, #2
 80115a0:	2600      	movs	r6, #0
 80115a2:	42a6      	cmp	r6, r4
 80115a4:	d105      	bne.n	80115b2 <__libc_init_array+0x2e>
 80115a6:	bd70      	pop	{r4, r5, r6, pc}
 80115a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80115ac:	4798      	blx	r3
 80115ae:	3601      	adds	r6, #1
 80115b0:	e7ee      	b.n	8011590 <__libc_init_array+0xc>
 80115b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80115b6:	4798      	blx	r3
 80115b8:	3601      	adds	r6, #1
 80115ba:	e7f2      	b.n	80115a2 <__libc_init_array+0x1e>
 80115bc:	080164cc 	.word	0x080164cc
 80115c0:	080164cc 	.word	0x080164cc
 80115c4:	080164cc 	.word	0x080164cc
 80115c8:	080164d0 	.word	0x080164d0

080115cc <__retarget_lock_init_recursive>:
 80115cc:	4770      	bx	lr

080115ce <__retarget_lock_acquire_recursive>:
 80115ce:	4770      	bx	lr

080115d0 <__retarget_lock_release_recursive>:
 80115d0:	4770      	bx	lr

080115d2 <memcpy>:
 80115d2:	440a      	add	r2, r1
 80115d4:	4291      	cmp	r1, r2
 80115d6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80115da:	d100      	bne.n	80115de <memcpy+0xc>
 80115dc:	4770      	bx	lr
 80115de:	b510      	push	{r4, lr}
 80115e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80115e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80115e8:	4291      	cmp	r1, r2
 80115ea:	d1f9      	bne.n	80115e0 <memcpy+0xe>
 80115ec:	bd10      	pop	{r4, pc}

080115ee <memset>:
 80115ee:	4402      	add	r2, r0
 80115f0:	4603      	mov	r3, r0
 80115f2:	4293      	cmp	r3, r2
 80115f4:	d100      	bne.n	80115f8 <memset+0xa>
 80115f6:	4770      	bx	lr
 80115f8:	f803 1b01 	strb.w	r1, [r3], #1
 80115fc:	e7f9      	b.n	80115f2 <memset+0x4>
	...

08011600 <sbrk_aligned>:
 8011600:	b570      	push	{r4, r5, r6, lr}
 8011602:	4e0e      	ldr	r6, [pc, #56]	; (801163c <sbrk_aligned+0x3c>)
 8011604:	460c      	mov	r4, r1
 8011606:	6831      	ldr	r1, [r6, #0]
 8011608:	4605      	mov	r5, r0
 801160a:	b911      	cbnz	r1, 8011612 <sbrk_aligned+0x12>
 801160c:	f000 ff70 	bl	80124f0 <_sbrk_r>
 8011610:	6030      	str	r0, [r6, #0]
 8011612:	4621      	mov	r1, r4
 8011614:	4628      	mov	r0, r5
 8011616:	f000 ff6b 	bl	80124f0 <_sbrk_r>
 801161a:	1c43      	adds	r3, r0, #1
 801161c:	d00a      	beq.n	8011634 <sbrk_aligned+0x34>
 801161e:	1cc4      	adds	r4, r0, #3
 8011620:	f024 0403 	bic.w	r4, r4, #3
 8011624:	42a0      	cmp	r0, r4
 8011626:	d007      	beq.n	8011638 <sbrk_aligned+0x38>
 8011628:	1a21      	subs	r1, r4, r0
 801162a:	4628      	mov	r0, r5
 801162c:	f000 ff60 	bl	80124f0 <_sbrk_r>
 8011630:	3001      	adds	r0, #1
 8011632:	d101      	bne.n	8011638 <sbrk_aligned+0x38>
 8011634:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8011638:	4620      	mov	r0, r4
 801163a:	bd70      	pop	{r4, r5, r6, pc}
 801163c:	200027c8 	.word	0x200027c8

08011640 <_malloc_r>:
 8011640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011644:	1ccd      	adds	r5, r1, #3
 8011646:	f025 0503 	bic.w	r5, r5, #3
 801164a:	3508      	adds	r5, #8
 801164c:	2d0c      	cmp	r5, #12
 801164e:	bf38      	it	cc
 8011650:	250c      	movcc	r5, #12
 8011652:	2d00      	cmp	r5, #0
 8011654:	4607      	mov	r7, r0
 8011656:	db01      	blt.n	801165c <_malloc_r+0x1c>
 8011658:	42a9      	cmp	r1, r5
 801165a:	d905      	bls.n	8011668 <_malloc_r+0x28>
 801165c:	230c      	movs	r3, #12
 801165e:	603b      	str	r3, [r7, #0]
 8011660:	2600      	movs	r6, #0
 8011662:	4630      	mov	r0, r6
 8011664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011668:	4e2e      	ldr	r6, [pc, #184]	; (8011724 <_malloc_r+0xe4>)
 801166a:	f003 f99d 	bl	80149a8 <__malloc_lock>
 801166e:	6833      	ldr	r3, [r6, #0]
 8011670:	461c      	mov	r4, r3
 8011672:	bb34      	cbnz	r4, 80116c2 <_malloc_r+0x82>
 8011674:	4629      	mov	r1, r5
 8011676:	4638      	mov	r0, r7
 8011678:	f7ff ffc2 	bl	8011600 <sbrk_aligned>
 801167c:	1c43      	adds	r3, r0, #1
 801167e:	4604      	mov	r4, r0
 8011680:	d14d      	bne.n	801171e <_malloc_r+0xde>
 8011682:	6834      	ldr	r4, [r6, #0]
 8011684:	4626      	mov	r6, r4
 8011686:	2e00      	cmp	r6, #0
 8011688:	d140      	bne.n	801170c <_malloc_r+0xcc>
 801168a:	6823      	ldr	r3, [r4, #0]
 801168c:	4631      	mov	r1, r6
 801168e:	4638      	mov	r0, r7
 8011690:	eb04 0803 	add.w	r8, r4, r3
 8011694:	f000 ff2c 	bl	80124f0 <_sbrk_r>
 8011698:	4580      	cmp	r8, r0
 801169a:	d13a      	bne.n	8011712 <_malloc_r+0xd2>
 801169c:	6821      	ldr	r1, [r4, #0]
 801169e:	3503      	adds	r5, #3
 80116a0:	1a6d      	subs	r5, r5, r1
 80116a2:	f025 0503 	bic.w	r5, r5, #3
 80116a6:	3508      	adds	r5, #8
 80116a8:	2d0c      	cmp	r5, #12
 80116aa:	bf38      	it	cc
 80116ac:	250c      	movcc	r5, #12
 80116ae:	4629      	mov	r1, r5
 80116b0:	4638      	mov	r0, r7
 80116b2:	f7ff ffa5 	bl	8011600 <sbrk_aligned>
 80116b6:	3001      	adds	r0, #1
 80116b8:	d02b      	beq.n	8011712 <_malloc_r+0xd2>
 80116ba:	6823      	ldr	r3, [r4, #0]
 80116bc:	442b      	add	r3, r5
 80116be:	6023      	str	r3, [r4, #0]
 80116c0:	e00e      	b.n	80116e0 <_malloc_r+0xa0>
 80116c2:	6822      	ldr	r2, [r4, #0]
 80116c4:	1b52      	subs	r2, r2, r5
 80116c6:	d41e      	bmi.n	8011706 <_malloc_r+0xc6>
 80116c8:	2a0b      	cmp	r2, #11
 80116ca:	d916      	bls.n	80116fa <_malloc_r+0xba>
 80116cc:	1961      	adds	r1, r4, r5
 80116ce:	42a3      	cmp	r3, r4
 80116d0:	6025      	str	r5, [r4, #0]
 80116d2:	bf18      	it	ne
 80116d4:	6059      	strne	r1, [r3, #4]
 80116d6:	6863      	ldr	r3, [r4, #4]
 80116d8:	bf08      	it	eq
 80116da:	6031      	streq	r1, [r6, #0]
 80116dc:	5162      	str	r2, [r4, r5]
 80116de:	604b      	str	r3, [r1, #4]
 80116e0:	4638      	mov	r0, r7
 80116e2:	f104 060b 	add.w	r6, r4, #11
 80116e6:	f003 f965 	bl	80149b4 <__malloc_unlock>
 80116ea:	f026 0607 	bic.w	r6, r6, #7
 80116ee:	1d23      	adds	r3, r4, #4
 80116f0:	1af2      	subs	r2, r6, r3
 80116f2:	d0b6      	beq.n	8011662 <_malloc_r+0x22>
 80116f4:	1b9b      	subs	r3, r3, r6
 80116f6:	50a3      	str	r3, [r4, r2]
 80116f8:	e7b3      	b.n	8011662 <_malloc_r+0x22>
 80116fa:	6862      	ldr	r2, [r4, #4]
 80116fc:	42a3      	cmp	r3, r4
 80116fe:	bf0c      	ite	eq
 8011700:	6032      	streq	r2, [r6, #0]
 8011702:	605a      	strne	r2, [r3, #4]
 8011704:	e7ec      	b.n	80116e0 <_malloc_r+0xa0>
 8011706:	4623      	mov	r3, r4
 8011708:	6864      	ldr	r4, [r4, #4]
 801170a:	e7b2      	b.n	8011672 <_malloc_r+0x32>
 801170c:	4634      	mov	r4, r6
 801170e:	6876      	ldr	r6, [r6, #4]
 8011710:	e7b9      	b.n	8011686 <_malloc_r+0x46>
 8011712:	230c      	movs	r3, #12
 8011714:	603b      	str	r3, [r7, #0]
 8011716:	4638      	mov	r0, r7
 8011718:	f003 f94c 	bl	80149b4 <__malloc_unlock>
 801171c:	e7a1      	b.n	8011662 <_malloc_r+0x22>
 801171e:	6025      	str	r5, [r4, #0]
 8011720:	e7de      	b.n	80116e0 <_malloc_r+0xa0>
 8011722:	bf00      	nop
 8011724:	200027c4 	.word	0x200027c4

08011728 <__cvt>:
 8011728:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801172c:	ec55 4b10 	vmov	r4, r5, d0
 8011730:	2d00      	cmp	r5, #0
 8011732:	460e      	mov	r6, r1
 8011734:	4619      	mov	r1, r3
 8011736:	462b      	mov	r3, r5
 8011738:	bfbb      	ittet	lt
 801173a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801173e:	461d      	movlt	r5, r3
 8011740:	2300      	movge	r3, #0
 8011742:	232d      	movlt	r3, #45	; 0x2d
 8011744:	700b      	strb	r3, [r1, #0]
 8011746:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011748:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801174c:	4691      	mov	r9, r2
 801174e:	f023 0820 	bic.w	r8, r3, #32
 8011752:	bfbc      	itt	lt
 8011754:	4622      	movlt	r2, r4
 8011756:	4614      	movlt	r4, r2
 8011758:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801175c:	d005      	beq.n	801176a <__cvt+0x42>
 801175e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011762:	d100      	bne.n	8011766 <__cvt+0x3e>
 8011764:	3601      	adds	r6, #1
 8011766:	2102      	movs	r1, #2
 8011768:	e000      	b.n	801176c <__cvt+0x44>
 801176a:	2103      	movs	r1, #3
 801176c:	ab03      	add	r3, sp, #12
 801176e:	9301      	str	r3, [sp, #4]
 8011770:	ab02      	add	r3, sp, #8
 8011772:	9300      	str	r3, [sp, #0]
 8011774:	ec45 4b10 	vmov	d0, r4, r5
 8011778:	4653      	mov	r3, sl
 801177a:	4632      	mov	r2, r6
 801177c:	f001 fec4 	bl	8013508 <_dtoa_r>
 8011780:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011784:	4607      	mov	r7, r0
 8011786:	d102      	bne.n	801178e <__cvt+0x66>
 8011788:	f019 0f01 	tst.w	r9, #1
 801178c:	d022      	beq.n	80117d4 <__cvt+0xac>
 801178e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011792:	eb07 0906 	add.w	r9, r7, r6
 8011796:	d110      	bne.n	80117ba <__cvt+0x92>
 8011798:	783b      	ldrb	r3, [r7, #0]
 801179a:	2b30      	cmp	r3, #48	; 0x30
 801179c:	d10a      	bne.n	80117b4 <__cvt+0x8c>
 801179e:	2200      	movs	r2, #0
 80117a0:	2300      	movs	r3, #0
 80117a2:	4620      	mov	r0, r4
 80117a4:	4629      	mov	r1, r5
 80117a6:	f7ef f9a7 	bl	8000af8 <__aeabi_dcmpeq>
 80117aa:	b918      	cbnz	r0, 80117b4 <__cvt+0x8c>
 80117ac:	f1c6 0601 	rsb	r6, r6, #1
 80117b0:	f8ca 6000 	str.w	r6, [sl]
 80117b4:	f8da 3000 	ldr.w	r3, [sl]
 80117b8:	4499      	add	r9, r3
 80117ba:	2200      	movs	r2, #0
 80117bc:	2300      	movs	r3, #0
 80117be:	4620      	mov	r0, r4
 80117c0:	4629      	mov	r1, r5
 80117c2:	f7ef f999 	bl	8000af8 <__aeabi_dcmpeq>
 80117c6:	b108      	cbz	r0, 80117cc <__cvt+0xa4>
 80117c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80117cc:	2230      	movs	r2, #48	; 0x30
 80117ce:	9b03      	ldr	r3, [sp, #12]
 80117d0:	454b      	cmp	r3, r9
 80117d2:	d307      	bcc.n	80117e4 <__cvt+0xbc>
 80117d4:	9b03      	ldr	r3, [sp, #12]
 80117d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80117d8:	1bdb      	subs	r3, r3, r7
 80117da:	4638      	mov	r0, r7
 80117dc:	6013      	str	r3, [r2, #0]
 80117de:	b004      	add	sp, #16
 80117e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117e4:	1c59      	adds	r1, r3, #1
 80117e6:	9103      	str	r1, [sp, #12]
 80117e8:	701a      	strb	r2, [r3, #0]
 80117ea:	e7f0      	b.n	80117ce <__cvt+0xa6>

080117ec <__exponent>:
 80117ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80117ee:	4603      	mov	r3, r0
 80117f0:	2900      	cmp	r1, #0
 80117f2:	bfb8      	it	lt
 80117f4:	4249      	neglt	r1, r1
 80117f6:	f803 2b02 	strb.w	r2, [r3], #2
 80117fa:	bfb4      	ite	lt
 80117fc:	222d      	movlt	r2, #45	; 0x2d
 80117fe:	222b      	movge	r2, #43	; 0x2b
 8011800:	2909      	cmp	r1, #9
 8011802:	7042      	strb	r2, [r0, #1]
 8011804:	dd2a      	ble.n	801185c <__exponent+0x70>
 8011806:	f10d 0407 	add.w	r4, sp, #7
 801180a:	46a4      	mov	ip, r4
 801180c:	270a      	movs	r7, #10
 801180e:	46a6      	mov	lr, r4
 8011810:	460a      	mov	r2, r1
 8011812:	fb91 f6f7 	sdiv	r6, r1, r7
 8011816:	fb07 1516 	mls	r5, r7, r6, r1
 801181a:	3530      	adds	r5, #48	; 0x30
 801181c:	2a63      	cmp	r2, #99	; 0x63
 801181e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8011822:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011826:	4631      	mov	r1, r6
 8011828:	dcf1      	bgt.n	801180e <__exponent+0x22>
 801182a:	3130      	adds	r1, #48	; 0x30
 801182c:	f1ae 0502 	sub.w	r5, lr, #2
 8011830:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011834:	1c44      	adds	r4, r0, #1
 8011836:	4629      	mov	r1, r5
 8011838:	4561      	cmp	r1, ip
 801183a:	d30a      	bcc.n	8011852 <__exponent+0x66>
 801183c:	f10d 0209 	add.w	r2, sp, #9
 8011840:	eba2 020e 	sub.w	r2, r2, lr
 8011844:	4565      	cmp	r5, ip
 8011846:	bf88      	it	hi
 8011848:	2200      	movhi	r2, #0
 801184a:	4413      	add	r3, r2
 801184c:	1a18      	subs	r0, r3, r0
 801184e:	b003      	add	sp, #12
 8011850:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011852:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011856:	f804 2f01 	strb.w	r2, [r4, #1]!
 801185a:	e7ed      	b.n	8011838 <__exponent+0x4c>
 801185c:	2330      	movs	r3, #48	; 0x30
 801185e:	3130      	adds	r1, #48	; 0x30
 8011860:	7083      	strb	r3, [r0, #2]
 8011862:	70c1      	strb	r1, [r0, #3]
 8011864:	1d03      	adds	r3, r0, #4
 8011866:	e7f1      	b.n	801184c <__exponent+0x60>

08011868 <_printf_float>:
 8011868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801186c:	ed2d 8b02 	vpush	{d8}
 8011870:	b08d      	sub	sp, #52	; 0x34
 8011872:	460c      	mov	r4, r1
 8011874:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011878:	4616      	mov	r6, r2
 801187a:	461f      	mov	r7, r3
 801187c:	4605      	mov	r5, r0
 801187e:	f003 f863 	bl	8014948 <_localeconv_r>
 8011882:	f8d0 a000 	ldr.w	sl, [r0]
 8011886:	4650      	mov	r0, sl
 8011888:	f7ee fcba 	bl	8000200 <strlen>
 801188c:	2300      	movs	r3, #0
 801188e:	930a      	str	r3, [sp, #40]	; 0x28
 8011890:	6823      	ldr	r3, [r4, #0]
 8011892:	9305      	str	r3, [sp, #20]
 8011894:	f8d8 3000 	ldr.w	r3, [r8]
 8011898:	f894 b018 	ldrb.w	fp, [r4, #24]
 801189c:	3307      	adds	r3, #7
 801189e:	f023 0307 	bic.w	r3, r3, #7
 80118a2:	f103 0208 	add.w	r2, r3, #8
 80118a6:	f8c8 2000 	str.w	r2, [r8]
 80118aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118ae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80118b2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80118b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80118ba:	9307      	str	r3, [sp, #28]
 80118bc:	f8cd 8018 	str.w	r8, [sp, #24]
 80118c0:	ee08 0a10 	vmov	s16, r0
 80118c4:	4b9f      	ldr	r3, [pc, #636]	; (8011b44 <_printf_float+0x2dc>)
 80118c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80118ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80118ce:	f7ef f945 	bl	8000b5c <__aeabi_dcmpun>
 80118d2:	bb88      	cbnz	r0, 8011938 <_printf_float+0xd0>
 80118d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80118d8:	4b9a      	ldr	r3, [pc, #616]	; (8011b44 <_printf_float+0x2dc>)
 80118da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80118de:	f7ef f91f 	bl	8000b20 <__aeabi_dcmple>
 80118e2:	bb48      	cbnz	r0, 8011938 <_printf_float+0xd0>
 80118e4:	2200      	movs	r2, #0
 80118e6:	2300      	movs	r3, #0
 80118e8:	4640      	mov	r0, r8
 80118ea:	4649      	mov	r1, r9
 80118ec:	f7ef f90e 	bl	8000b0c <__aeabi_dcmplt>
 80118f0:	b110      	cbz	r0, 80118f8 <_printf_float+0x90>
 80118f2:	232d      	movs	r3, #45	; 0x2d
 80118f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80118f8:	4b93      	ldr	r3, [pc, #588]	; (8011b48 <_printf_float+0x2e0>)
 80118fa:	4894      	ldr	r0, [pc, #592]	; (8011b4c <_printf_float+0x2e4>)
 80118fc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011900:	bf94      	ite	ls
 8011902:	4698      	movls	r8, r3
 8011904:	4680      	movhi	r8, r0
 8011906:	2303      	movs	r3, #3
 8011908:	6123      	str	r3, [r4, #16]
 801190a:	9b05      	ldr	r3, [sp, #20]
 801190c:	f023 0204 	bic.w	r2, r3, #4
 8011910:	6022      	str	r2, [r4, #0]
 8011912:	f04f 0900 	mov.w	r9, #0
 8011916:	9700      	str	r7, [sp, #0]
 8011918:	4633      	mov	r3, r6
 801191a:	aa0b      	add	r2, sp, #44	; 0x2c
 801191c:	4621      	mov	r1, r4
 801191e:	4628      	mov	r0, r5
 8011920:	f000 f9d8 	bl	8011cd4 <_printf_common>
 8011924:	3001      	adds	r0, #1
 8011926:	f040 8090 	bne.w	8011a4a <_printf_float+0x1e2>
 801192a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801192e:	b00d      	add	sp, #52	; 0x34
 8011930:	ecbd 8b02 	vpop	{d8}
 8011934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011938:	4642      	mov	r2, r8
 801193a:	464b      	mov	r3, r9
 801193c:	4640      	mov	r0, r8
 801193e:	4649      	mov	r1, r9
 8011940:	f7ef f90c 	bl	8000b5c <__aeabi_dcmpun>
 8011944:	b140      	cbz	r0, 8011958 <_printf_float+0xf0>
 8011946:	464b      	mov	r3, r9
 8011948:	2b00      	cmp	r3, #0
 801194a:	bfbc      	itt	lt
 801194c:	232d      	movlt	r3, #45	; 0x2d
 801194e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011952:	487f      	ldr	r0, [pc, #508]	; (8011b50 <_printf_float+0x2e8>)
 8011954:	4b7f      	ldr	r3, [pc, #508]	; (8011b54 <_printf_float+0x2ec>)
 8011956:	e7d1      	b.n	80118fc <_printf_float+0x94>
 8011958:	6863      	ldr	r3, [r4, #4]
 801195a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801195e:	9206      	str	r2, [sp, #24]
 8011960:	1c5a      	adds	r2, r3, #1
 8011962:	d13f      	bne.n	80119e4 <_printf_float+0x17c>
 8011964:	2306      	movs	r3, #6
 8011966:	6063      	str	r3, [r4, #4]
 8011968:	9b05      	ldr	r3, [sp, #20]
 801196a:	6861      	ldr	r1, [r4, #4]
 801196c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011970:	2300      	movs	r3, #0
 8011972:	9303      	str	r3, [sp, #12]
 8011974:	ab0a      	add	r3, sp, #40	; 0x28
 8011976:	e9cd b301 	strd	fp, r3, [sp, #4]
 801197a:	ab09      	add	r3, sp, #36	; 0x24
 801197c:	ec49 8b10 	vmov	d0, r8, r9
 8011980:	9300      	str	r3, [sp, #0]
 8011982:	6022      	str	r2, [r4, #0]
 8011984:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011988:	4628      	mov	r0, r5
 801198a:	f7ff fecd 	bl	8011728 <__cvt>
 801198e:	9b06      	ldr	r3, [sp, #24]
 8011990:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011992:	2b47      	cmp	r3, #71	; 0x47
 8011994:	4680      	mov	r8, r0
 8011996:	d108      	bne.n	80119aa <_printf_float+0x142>
 8011998:	1cc8      	adds	r0, r1, #3
 801199a:	db02      	blt.n	80119a2 <_printf_float+0x13a>
 801199c:	6863      	ldr	r3, [r4, #4]
 801199e:	4299      	cmp	r1, r3
 80119a0:	dd41      	ble.n	8011a26 <_printf_float+0x1be>
 80119a2:	f1ab 0b02 	sub.w	fp, fp, #2
 80119a6:	fa5f fb8b 	uxtb.w	fp, fp
 80119aa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80119ae:	d820      	bhi.n	80119f2 <_printf_float+0x18a>
 80119b0:	3901      	subs	r1, #1
 80119b2:	465a      	mov	r2, fp
 80119b4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80119b8:	9109      	str	r1, [sp, #36]	; 0x24
 80119ba:	f7ff ff17 	bl	80117ec <__exponent>
 80119be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80119c0:	1813      	adds	r3, r2, r0
 80119c2:	2a01      	cmp	r2, #1
 80119c4:	4681      	mov	r9, r0
 80119c6:	6123      	str	r3, [r4, #16]
 80119c8:	dc02      	bgt.n	80119d0 <_printf_float+0x168>
 80119ca:	6822      	ldr	r2, [r4, #0]
 80119cc:	07d2      	lsls	r2, r2, #31
 80119ce:	d501      	bpl.n	80119d4 <_printf_float+0x16c>
 80119d0:	3301      	adds	r3, #1
 80119d2:	6123      	str	r3, [r4, #16]
 80119d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d09c      	beq.n	8011916 <_printf_float+0xae>
 80119dc:	232d      	movs	r3, #45	; 0x2d
 80119de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80119e2:	e798      	b.n	8011916 <_printf_float+0xae>
 80119e4:	9a06      	ldr	r2, [sp, #24]
 80119e6:	2a47      	cmp	r2, #71	; 0x47
 80119e8:	d1be      	bne.n	8011968 <_printf_float+0x100>
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d1bc      	bne.n	8011968 <_printf_float+0x100>
 80119ee:	2301      	movs	r3, #1
 80119f0:	e7b9      	b.n	8011966 <_printf_float+0xfe>
 80119f2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80119f6:	d118      	bne.n	8011a2a <_printf_float+0x1c2>
 80119f8:	2900      	cmp	r1, #0
 80119fa:	6863      	ldr	r3, [r4, #4]
 80119fc:	dd0b      	ble.n	8011a16 <_printf_float+0x1ae>
 80119fe:	6121      	str	r1, [r4, #16]
 8011a00:	b913      	cbnz	r3, 8011a08 <_printf_float+0x1a0>
 8011a02:	6822      	ldr	r2, [r4, #0]
 8011a04:	07d0      	lsls	r0, r2, #31
 8011a06:	d502      	bpl.n	8011a0e <_printf_float+0x1a6>
 8011a08:	3301      	adds	r3, #1
 8011a0a:	440b      	add	r3, r1
 8011a0c:	6123      	str	r3, [r4, #16]
 8011a0e:	65a1      	str	r1, [r4, #88]	; 0x58
 8011a10:	f04f 0900 	mov.w	r9, #0
 8011a14:	e7de      	b.n	80119d4 <_printf_float+0x16c>
 8011a16:	b913      	cbnz	r3, 8011a1e <_printf_float+0x1b6>
 8011a18:	6822      	ldr	r2, [r4, #0]
 8011a1a:	07d2      	lsls	r2, r2, #31
 8011a1c:	d501      	bpl.n	8011a22 <_printf_float+0x1ba>
 8011a1e:	3302      	adds	r3, #2
 8011a20:	e7f4      	b.n	8011a0c <_printf_float+0x1a4>
 8011a22:	2301      	movs	r3, #1
 8011a24:	e7f2      	b.n	8011a0c <_printf_float+0x1a4>
 8011a26:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011a2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a2c:	4299      	cmp	r1, r3
 8011a2e:	db05      	blt.n	8011a3c <_printf_float+0x1d4>
 8011a30:	6823      	ldr	r3, [r4, #0]
 8011a32:	6121      	str	r1, [r4, #16]
 8011a34:	07d8      	lsls	r0, r3, #31
 8011a36:	d5ea      	bpl.n	8011a0e <_printf_float+0x1a6>
 8011a38:	1c4b      	adds	r3, r1, #1
 8011a3a:	e7e7      	b.n	8011a0c <_printf_float+0x1a4>
 8011a3c:	2900      	cmp	r1, #0
 8011a3e:	bfd4      	ite	le
 8011a40:	f1c1 0202 	rsble	r2, r1, #2
 8011a44:	2201      	movgt	r2, #1
 8011a46:	4413      	add	r3, r2
 8011a48:	e7e0      	b.n	8011a0c <_printf_float+0x1a4>
 8011a4a:	6823      	ldr	r3, [r4, #0]
 8011a4c:	055a      	lsls	r2, r3, #21
 8011a4e:	d407      	bmi.n	8011a60 <_printf_float+0x1f8>
 8011a50:	6923      	ldr	r3, [r4, #16]
 8011a52:	4642      	mov	r2, r8
 8011a54:	4631      	mov	r1, r6
 8011a56:	4628      	mov	r0, r5
 8011a58:	47b8      	blx	r7
 8011a5a:	3001      	adds	r0, #1
 8011a5c:	d12c      	bne.n	8011ab8 <_printf_float+0x250>
 8011a5e:	e764      	b.n	801192a <_printf_float+0xc2>
 8011a60:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011a64:	f240 80e0 	bls.w	8011c28 <_printf_float+0x3c0>
 8011a68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011a6c:	2200      	movs	r2, #0
 8011a6e:	2300      	movs	r3, #0
 8011a70:	f7ef f842 	bl	8000af8 <__aeabi_dcmpeq>
 8011a74:	2800      	cmp	r0, #0
 8011a76:	d034      	beq.n	8011ae2 <_printf_float+0x27a>
 8011a78:	4a37      	ldr	r2, [pc, #220]	; (8011b58 <_printf_float+0x2f0>)
 8011a7a:	2301      	movs	r3, #1
 8011a7c:	4631      	mov	r1, r6
 8011a7e:	4628      	mov	r0, r5
 8011a80:	47b8      	blx	r7
 8011a82:	3001      	adds	r0, #1
 8011a84:	f43f af51 	beq.w	801192a <_printf_float+0xc2>
 8011a88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011a8c:	429a      	cmp	r2, r3
 8011a8e:	db02      	blt.n	8011a96 <_printf_float+0x22e>
 8011a90:	6823      	ldr	r3, [r4, #0]
 8011a92:	07d8      	lsls	r0, r3, #31
 8011a94:	d510      	bpl.n	8011ab8 <_printf_float+0x250>
 8011a96:	ee18 3a10 	vmov	r3, s16
 8011a9a:	4652      	mov	r2, sl
 8011a9c:	4631      	mov	r1, r6
 8011a9e:	4628      	mov	r0, r5
 8011aa0:	47b8      	blx	r7
 8011aa2:	3001      	adds	r0, #1
 8011aa4:	f43f af41 	beq.w	801192a <_printf_float+0xc2>
 8011aa8:	f04f 0800 	mov.w	r8, #0
 8011aac:	f104 091a 	add.w	r9, r4, #26
 8011ab0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011ab2:	3b01      	subs	r3, #1
 8011ab4:	4543      	cmp	r3, r8
 8011ab6:	dc09      	bgt.n	8011acc <_printf_float+0x264>
 8011ab8:	6823      	ldr	r3, [r4, #0]
 8011aba:	079b      	lsls	r3, r3, #30
 8011abc:	f100 8105 	bmi.w	8011cca <_printf_float+0x462>
 8011ac0:	68e0      	ldr	r0, [r4, #12]
 8011ac2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011ac4:	4298      	cmp	r0, r3
 8011ac6:	bfb8      	it	lt
 8011ac8:	4618      	movlt	r0, r3
 8011aca:	e730      	b.n	801192e <_printf_float+0xc6>
 8011acc:	2301      	movs	r3, #1
 8011ace:	464a      	mov	r2, r9
 8011ad0:	4631      	mov	r1, r6
 8011ad2:	4628      	mov	r0, r5
 8011ad4:	47b8      	blx	r7
 8011ad6:	3001      	adds	r0, #1
 8011ad8:	f43f af27 	beq.w	801192a <_printf_float+0xc2>
 8011adc:	f108 0801 	add.w	r8, r8, #1
 8011ae0:	e7e6      	b.n	8011ab0 <_printf_float+0x248>
 8011ae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ae4:	2b00      	cmp	r3, #0
 8011ae6:	dc39      	bgt.n	8011b5c <_printf_float+0x2f4>
 8011ae8:	4a1b      	ldr	r2, [pc, #108]	; (8011b58 <_printf_float+0x2f0>)
 8011aea:	2301      	movs	r3, #1
 8011aec:	4631      	mov	r1, r6
 8011aee:	4628      	mov	r0, r5
 8011af0:	47b8      	blx	r7
 8011af2:	3001      	adds	r0, #1
 8011af4:	f43f af19 	beq.w	801192a <_printf_float+0xc2>
 8011af8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011afc:	4313      	orrs	r3, r2
 8011afe:	d102      	bne.n	8011b06 <_printf_float+0x29e>
 8011b00:	6823      	ldr	r3, [r4, #0]
 8011b02:	07d9      	lsls	r1, r3, #31
 8011b04:	d5d8      	bpl.n	8011ab8 <_printf_float+0x250>
 8011b06:	ee18 3a10 	vmov	r3, s16
 8011b0a:	4652      	mov	r2, sl
 8011b0c:	4631      	mov	r1, r6
 8011b0e:	4628      	mov	r0, r5
 8011b10:	47b8      	blx	r7
 8011b12:	3001      	adds	r0, #1
 8011b14:	f43f af09 	beq.w	801192a <_printf_float+0xc2>
 8011b18:	f04f 0900 	mov.w	r9, #0
 8011b1c:	f104 0a1a 	add.w	sl, r4, #26
 8011b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b22:	425b      	negs	r3, r3
 8011b24:	454b      	cmp	r3, r9
 8011b26:	dc01      	bgt.n	8011b2c <_printf_float+0x2c4>
 8011b28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b2a:	e792      	b.n	8011a52 <_printf_float+0x1ea>
 8011b2c:	2301      	movs	r3, #1
 8011b2e:	4652      	mov	r2, sl
 8011b30:	4631      	mov	r1, r6
 8011b32:	4628      	mov	r0, r5
 8011b34:	47b8      	blx	r7
 8011b36:	3001      	adds	r0, #1
 8011b38:	f43f aef7 	beq.w	801192a <_printf_float+0xc2>
 8011b3c:	f109 0901 	add.w	r9, r9, #1
 8011b40:	e7ee      	b.n	8011b20 <_printf_float+0x2b8>
 8011b42:	bf00      	nop
 8011b44:	7fefffff 	.word	0x7fefffff
 8011b48:	08016088 	.word	0x08016088
 8011b4c:	0801608c 	.word	0x0801608c
 8011b50:	08016094 	.word	0x08016094
 8011b54:	08016090 	.word	0x08016090
 8011b58:	08016098 	.word	0x08016098
 8011b5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011b5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011b60:	429a      	cmp	r2, r3
 8011b62:	bfa8      	it	ge
 8011b64:	461a      	movge	r2, r3
 8011b66:	2a00      	cmp	r2, #0
 8011b68:	4691      	mov	r9, r2
 8011b6a:	dc37      	bgt.n	8011bdc <_printf_float+0x374>
 8011b6c:	f04f 0b00 	mov.w	fp, #0
 8011b70:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011b74:	f104 021a 	add.w	r2, r4, #26
 8011b78:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011b7a:	9305      	str	r3, [sp, #20]
 8011b7c:	eba3 0309 	sub.w	r3, r3, r9
 8011b80:	455b      	cmp	r3, fp
 8011b82:	dc33      	bgt.n	8011bec <_printf_float+0x384>
 8011b84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011b88:	429a      	cmp	r2, r3
 8011b8a:	db3b      	blt.n	8011c04 <_printf_float+0x39c>
 8011b8c:	6823      	ldr	r3, [r4, #0]
 8011b8e:	07da      	lsls	r2, r3, #31
 8011b90:	d438      	bmi.n	8011c04 <_printf_float+0x39c>
 8011b92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b94:	9a05      	ldr	r2, [sp, #20]
 8011b96:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011b98:	1a9a      	subs	r2, r3, r2
 8011b9a:	eba3 0901 	sub.w	r9, r3, r1
 8011b9e:	4591      	cmp	r9, r2
 8011ba0:	bfa8      	it	ge
 8011ba2:	4691      	movge	r9, r2
 8011ba4:	f1b9 0f00 	cmp.w	r9, #0
 8011ba8:	dc35      	bgt.n	8011c16 <_printf_float+0x3ae>
 8011baa:	f04f 0800 	mov.w	r8, #0
 8011bae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011bb2:	f104 0a1a 	add.w	sl, r4, #26
 8011bb6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011bba:	1a9b      	subs	r3, r3, r2
 8011bbc:	eba3 0309 	sub.w	r3, r3, r9
 8011bc0:	4543      	cmp	r3, r8
 8011bc2:	f77f af79 	ble.w	8011ab8 <_printf_float+0x250>
 8011bc6:	2301      	movs	r3, #1
 8011bc8:	4652      	mov	r2, sl
 8011bca:	4631      	mov	r1, r6
 8011bcc:	4628      	mov	r0, r5
 8011bce:	47b8      	blx	r7
 8011bd0:	3001      	adds	r0, #1
 8011bd2:	f43f aeaa 	beq.w	801192a <_printf_float+0xc2>
 8011bd6:	f108 0801 	add.w	r8, r8, #1
 8011bda:	e7ec      	b.n	8011bb6 <_printf_float+0x34e>
 8011bdc:	4613      	mov	r3, r2
 8011bde:	4631      	mov	r1, r6
 8011be0:	4642      	mov	r2, r8
 8011be2:	4628      	mov	r0, r5
 8011be4:	47b8      	blx	r7
 8011be6:	3001      	adds	r0, #1
 8011be8:	d1c0      	bne.n	8011b6c <_printf_float+0x304>
 8011bea:	e69e      	b.n	801192a <_printf_float+0xc2>
 8011bec:	2301      	movs	r3, #1
 8011bee:	4631      	mov	r1, r6
 8011bf0:	4628      	mov	r0, r5
 8011bf2:	9205      	str	r2, [sp, #20]
 8011bf4:	47b8      	blx	r7
 8011bf6:	3001      	adds	r0, #1
 8011bf8:	f43f ae97 	beq.w	801192a <_printf_float+0xc2>
 8011bfc:	9a05      	ldr	r2, [sp, #20]
 8011bfe:	f10b 0b01 	add.w	fp, fp, #1
 8011c02:	e7b9      	b.n	8011b78 <_printf_float+0x310>
 8011c04:	ee18 3a10 	vmov	r3, s16
 8011c08:	4652      	mov	r2, sl
 8011c0a:	4631      	mov	r1, r6
 8011c0c:	4628      	mov	r0, r5
 8011c0e:	47b8      	blx	r7
 8011c10:	3001      	adds	r0, #1
 8011c12:	d1be      	bne.n	8011b92 <_printf_float+0x32a>
 8011c14:	e689      	b.n	801192a <_printf_float+0xc2>
 8011c16:	9a05      	ldr	r2, [sp, #20]
 8011c18:	464b      	mov	r3, r9
 8011c1a:	4442      	add	r2, r8
 8011c1c:	4631      	mov	r1, r6
 8011c1e:	4628      	mov	r0, r5
 8011c20:	47b8      	blx	r7
 8011c22:	3001      	adds	r0, #1
 8011c24:	d1c1      	bne.n	8011baa <_printf_float+0x342>
 8011c26:	e680      	b.n	801192a <_printf_float+0xc2>
 8011c28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011c2a:	2a01      	cmp	r2, #1
 8011c2c:	dc01      	bgt.n	8011c32 <_printf_float+0x3ca>
 8011c2e:	07db      	lsls	r3, r3, #31
 8011c30:	d538      	bpl.n	8011ca4 <_printf_float+0x43c>
 8011c32:	2301      	movs	r3, #1
 8011c34:	4642      	mov	r2, r8
 8011c36:	4631      	mov	r1, r6
 8011c38:	4628      	mov	r0, r5
 8011c3a:	47b8      	blx	r7
 8011c3c:	3001      	adds	r0, #1
 8011c3e:	f43f ae74 	beq.w	801192a <_printf_float+0xc2>
 8011c42:	ee18 3a10 	vmov	r3, s16
 8011c46:	4652      	mov	r2, sl
 8011c48:	4631      	mov	r1, r6
 8011c4a:	4628      	mov	r0, r5
 8011c4c:	47b8      	blx	r7
 8011c4e:	3001      	adds	r0, #1
 8011c50:	f43f ae6b 	beq.w	801192a <_printf_float+0xc2>
 8011c54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011c58:	2200      	movs	r2, #0
 8011c5a:	2300      	movs	r3, #0
 8011c5c:	f7ee ff4c 	bl	8000af8 <__aeabi_dcmpeq>
 8011c60:	b9d8      	cbnz	r0, 8011c9a <_printf_float+0x432>
 8011c62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c64:	f108 0201 	add.w	r2, r8, #1
 8011c68:	3b01      	subs	r3, #1
 8011c6a:	4631      	mov	r1, r6
 8011c6c:	4628      	mov	r0, r5
 8011c6e:	47b8      	blx	r7
 8011c70:	3001      	adds	r0, #1
 8011c72:	d10e      	bne.n	8011c92 <_printf_float+0x42a>
 8011c74:	e659      	b.n	801192a <_printf_float+0xc2>
 8011c76:	2301      	movs	r3, #1
 8011c78:	4652      	mov	r2, sl
 8011c7a:	4631      	mov	r1, r6
 8011c7c:	4628      	mov	r0, r5
 8011c7e:	47b8      	blx	r7
 8011c80:	3001      	adds	r0, #1
 8011c82:	f43f ae52 	beq.w	801192a <_printf_float+0xc2>
 8011c86:	f108 0801 	add.w	r8, r8, #1
 8011c8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c8c:	3b01      	subs	r3, #1
 8011c8e:	4543      	cmp	r3, r8
 8011c90:	dcf1      	bgt.n	8011c76 <_printf_float+0x40e>
 8011c92:	464b      	mov	r3, r9
 8011c94:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011c98:	e6dc      	b.n	8011a54 <_printf_float+0x1ec>
 8011c9a:	f04f 0800 	mov.w	r8, #0
 8011c9e:	f104 0a1a 	add.w	sl, r4, #26
 8011ca2:	e7f2      	b.n	8011c8a <_printf_float+0x422>
 8011ca4:	2301      	movs	r3, #1
 8011ca6:	4642      	mov	r2, r8
 8011ca8:	e7df      	b.n	8011c6a <_printf_float+0x402>
 8011caa:	2301      	movs	r3, #1
 8011cac:	464a      	mov	r2, r9
 8011cae:	4631      	mov	r1, r6
 8011cb0:	4628      	mov	r0, r5
 8011cb2:	47b8      	blx	r7
 8011cb4:	3001      	adds	r0, #1
 8011cb6:	f43f ae38 	beq.w	801192a <_printf_float+0xc2>
 8011cba:	f108 0801 	add.w	r8, r8, #1
 8011cbe:	68e3      	ldr	r3, [r4, #12]
 8011cc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011cc2:	1a5b      	subs	r3, r3, r1
 8011cc4:	4543      	cmp	r3, r8
 8011cc6:	dcf0      	bgt.n	8011caa <_printf_float+0x442>
 8011cc8:	e6fa      	b.n	8011ac0 <_printf_float+0x258>
 8011cca:	f04f 0800 	mov.w	r8, #0
 8011cce:	f104 0919 	add.w	r9, r4, #25
 8011cd2:	e7f4      	b.n	8011cbe <_printf_float+0x456>

08011cd4 <_printf_common>:
 8011cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011cd8:	4616      	mov	r6, r2
 8011cda:	4699      	mov	r9, r3
 8011cdc:	688a      	ldr	r2, [r1, #8]
 8011cde:	690b      	ldr	r3, [r1, #16]
 8011ce0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011ce4:	4293      	cmp	r3, r2
 8011ce6:	bfb8      	it	lt
 8011ce8:	4613      	movlt	r3, r2
 8011cea:	6033      	str	r3, [r6, #0]
 8011cec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011cf0:	4607      	mov	r7, r0
 8011cf2:	460c      	mov	r4, r1
 8011cf4:	b10a      	cbz	r2, 8011cfa <_printf_common+0x26>
 8011cf6:	3301      	adds	r3, #1
 8011cf8:	6033      	str	r3, [r6, #0]
 8011cfa:	6823      	ldr	r3, [r4, #0]
 8011cfc:	0699      	lsls	r1, r3, #26
 8011cfe:	bf42      	ittt	mi
 8011d00:	6833      	ldrmi	r3, [r6, #0]
 8011d02:	3302      	addmi	r3, #2
 8011d04:	6033      	strmi	r3, [r6, #0]
 8011d06:	6825      	ldr	r5, [r4, #0]
 8011d08:	f015 0506 	ands.w	r5, r5, #6
 8011d0c:	d106      	bne.n	8011d1c <_printf_common+0x48>
 8011d0e:	f104 0a19 	add.w	sl, r4, #25
 8011d12:	68e3      	ldr	r3, [r4, #12]
 8011d14:	6832      	ldr	r2, [r6, #0]
 8011d16:	1a9b      	subs	r3, r3, r2
 8011d18:	42ab      	cmp	r3, r5
 8011d1a:	dc26      	bgt.n	8011d6a <_printf_common+0x96>
 8011d1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011d20:	1e13      	subs	r3, r2, #0
 8011d22:	6822      	ldr	r2, [r4, #0]
 8011d24:	bf18      	it	ne
 8011d26:	2301      	movne	r3, #1
 8011d28:	0692      	lsls	r2, r2, #26
 8011d2a:	d42b      	bmi.n	8011d84 <_printf_common+0xb0>
 8011d2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011d30:	4649      	mov	r1, r9
 8011d32:	4638      	mov	r0, r7
 8011d34:	47c0      	blx	r8
 8011d36:	3001      	adds	r0, #1
 8011d38:	d01e      	beq.n	8011d78 <_printf_common+0xa4>
 8011d3a:	6823      	ldr	r3, [r4, #0]
 8011d3c:	68e5      	ldr	r5, [r4, #12]
 8011d3e:	6832      	ldr	r2, [r6, #0]
 8011d40:	f003 0306 	and.w	r3, r3, #6
 8011d44:	2b04      	cmp	r3, #4
 8011d46:	bf08      	it	eq
 8011d48:	1aad      	subeq	r5, r5, r2
 8011d4a:	68a3      	ldr	r3, [r4, #8]
 8011d4c:	6922      	ldr	r2, [r4, #16]
 8011d4e:	bf0c      	ite	eq
 8011d50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011d54:	2500      	movne	r5, #0
 8011d56:	4293      	cmp	r3, r2
 8011d58:	bfc4      	itt	gt
 8011d5a:	1a9b      	subgt	r3, r3, r2
 8011d5c:	18ed      	addgt	r5, r5, r3
 8011d5e:	2600      	movs	r6, #0
 8011d60:	341a      	adds	r4, #26
 8011d62:	42b5      	cmp	r5, r6
 8011d64:	d11a      	bne.n	8011d9c <_printf_common+0xc8>
 8011d66:	2000      	movs	r0, #0
 8011d68:	e008      	b.n	8011d7c <_printf_common+0xa8>
 8011d6a:	2301      	movs	r3, #1
 8011d6c:	4652      	mov	r2, sl
 8011d6e:	4649      	mov	r1, r9
 8011d70:	4638      	mov	r0, r7
 8011d72:	47c0      	blx	r8
 8011d74:	3001      	adds	r0, #1
 8011d76:	d103      	bne.n	8011d80 <_printf_common+0xac>
 8011d78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011d7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d80:	3501      	adds	r5, #1
 8011d82:	e7c6      	b.n	8011d12 <_printf_common+0x3e>
 8011d84:	18e1      	adds	r1, r4, r3
 8011d86:	1c5a      	adds	r2, r3, #1
 8011d88:	2030      	movs	r0, #48	; 0x30
 8011d8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011d8e:	4422      	add	r2, r4
 8011d90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011d94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011d98:	3302      	adds	r3, #2
 8011d9a:	e7c7      	b.n	8011d2c <_printf_common+0x58>
 8011d9c:	2301      	movs	r3, #1
 8011d9e:	4622      	mov	r2, r4
 8011da0:	4649      	mov	r1, r9
 8011da2:	4638      	mov	r0, r7
 8011da4:	47c0      	blx	r8
 8011da6:	3001      	adds	r0, #1
 8011da8:	d0e6      	beq.n	8011d78 <_printf_common+0xa4>
 8011daa:	3601      	adds	r6, #1
 8011dac:	e7d9      	b.n	8011d62 <_printf_common+0x8e>
	...

08011db0 <_printf_i>:
 8011db0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011db4:	7e0f      	ldrb	r7, [r1, #24]
 8011db6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011db8:	2f78      	cmp	r7, #120	; 0x78
 8011dba:	4691      	mov	r9, r2
 8011dbc:	4680      	mov	r8, r0
 8011dbe:	460c      	mov	r4, r1
 8011dc0:	469a      	mov	sl, r3
 8011dc2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011dc6:	d807      	bhi.n	8011dd8 <_printf_i+0x28>
 8011dc8:	2f62      	cmp	r7, #98	; 0x62
 8011dca:	d80a      	bhi.n	8011de2 <_printf_i+0x32>
 8011dcc:	2f00      	cmp	r7, #0
 8011dce:	f000 80d8 	beq.w	8011f82 <_printf_i+0x1d2>
 8011dd2:	2f58      	cmp	r7, #88	; 0x58
 8011dd4:	f000 80a3 	beq.w	8011f1e <_printf_i+0x16e>
 8011dd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011ddc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011de0:	e03a      	b.n	8011e58 <_printf_i+0xa8>
 8011de2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011de6:	2b15      	cmp	r3, #21
 8011de8:	d8f6      	bhi.n	8011dd8 <_printf_i+0x28>
 8011dea:	a101      	add	r1, pc, #4	; (adr r1, 8011df0 <_printf_i+0x40>)
 8011dec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011df0:	08011e49 	.word	0x08011e49
 8011df4:	08011e5d 	.word	0x08011e5d
 8011df8:	08011dd9 	.word	0x08011dd9
 8011dfc:	08011dd9 	.word	0x08011dd9
 8011e00:	08011dd9 	.word	0x08011dd9
 8011e04:	08011dd9 	.word	0x08011dd9
 8011e08:	08011e5d 	.word	0x08011e5d
 8011e0c:	08011dd9 	.word	0x08011dd9
 8011e10:	08011dd9 	.word	0x08011dd9
 8011e14:	08011dd9 	.word	0x08011dd9
 8011e18:	08011dd9 	.word	0x08011dd9
 8011e1c:	08011f69 	.word	0x08011f69
 8011e20:	08011e8d 	.word	0x08011e8d
 8011e24:	08011f4b 	.word	0x08011f4b
 8011e28:	08011dd9 	.word	0x08011dd9
 8011e2c:	08011dd9 	.word	0x08011dd9
 8011e30:	08011f8b 	.word	0x08011f8b
 8011e34:	08011dd9 	.word	0x08011dd9
 8011e38:	08011e8d 	.word	0x08011e8d
 8011e3c:	08011dd9 	.word	0x08011dd9
 8011e40:	08011dd9 	.word	0x08011dd9
 8011e44:	08011f53 	.word	0x08011f53
 8011e48:	682b      	ldr	r3, [r5, #0]
 8011e4a:	1d1a      	adds	r2, r3, #4
 8011e4c:	681b      	ldr	r3, [r3, #0]
 8011e4e:	602a      	str	r2, [r5, #0]
 8011e50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011e54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011e58:	2301      	movs	r3, #1
 8011e5a:	e0a3      	b.n	8011fa4 <_printf_i+0x1f4>
 8011e5c:	6820      	ldr	r0, [r4, #0]
 8011e5e:	6829      	ldr	r1, [r5, #0]
 8011e60:	0606      	lsls	r6, r0, #24
 8011e62:	f101 0304 	add.w	r3, r1, #4
 8011e66:	d50a      	bpl.n	8011e7e <_printf_i+0xce>
 8011e68:	680e      	ldr	r6, [r1, #0]
 8011e6a:	602b      	str	r3, [r5, #0]
 8011e6c:	2e00      	cmp	r6, #0
 8011e6e:	da03      	bge.n	8011e78 <_printf_i+0xc8>
 8011e70:	232d      	movs	r3, #45	; 0x2d
 8011e72:	4276      	negs	r6, r6
 8011e74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011e78:	485e      	ldr	r0, [pc, #376]	; (8011ff4 <_printf_i+0x244>)
 8011e7a:	230a      	movs	r3, #10
 8011e7c:	e019      	b.n	8011eb2 <_printf_i+0x102>
 8011e7e:	680e      	ldr	r6, [r1, #0]
 8011e80:	602b      	str	r3, [r5, #0]
 8011e82:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011e86:	bf18      	it	ne
 8011e88:	b236      	sxthne	r6, r6
 8011e8a:	e7ef      	b.n	8011e6c <_printf_i+0xbc>
 8011e8c:	682b      	ldr	r3, [r5, #0]
 8011e8e:	6820      	ldr	r0, [r4, #0]
 8011e90:	1d19      	adds	r1, r3, #4
 8011e92:	6029      	str	r1, [r5, #0]
 8011e94:	0601      	lsls	r1, r0, #24
 8011e96:	d501      	bpl.n	8011e9c <_printf_i+0xec>
 8011e98:	681e      	ldr	r6, [r3, #0]
 8011e9a:	e002      	b.n	8011ea2 <_printf_i+0xf2>
 8011e9c:	0646      	lsls	r6, r0, #25
 8011e9e:	d5fb      	bpl.n	8011e98 <_printf_i+0xe8>
 8011ea0:	881e      	ldrh	r6, [r3, #0]
 8011ea2:	4854      	ldr	r0, [pc, #336]	; (8011ff4 <_printf_i+0x244>)
 8011ea4:	2f6f      	cmp	r7, #111	; 0x6f
 8011ea6:	bf0c      	ite	eq
 8011ea8:	2308      	moveq	r3, #8
 8011eaa:	230a      	movne	r3, #10
 8011eac:	2100      	movs	r1, #0
 8011eae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011eb2:	6865      	ldr	r5, [r4, #4]
 8011eb4:	60a5      	str	r5, [r4, #8]
 8011eb6:	2d00      	cmp	r5, #0
 8011eb8:	bfa2      	ittt	ge
 8011eba:	6821      	ldrge	r1, [r4, #0]
 8011ebc:	f021 0104 	bicge.w	r1, r1, #4
 8011ec0:	6021      	strge	r1, [r4, #0]
 8011ec2:	b90e      	cbnz	r6, 8011ec8 <_printf_i+0x118>
 8011ec4:	2d00      	cmp	r5, #0
 8011ec6:	d04d      	beq.n	8011f64 <_printf_i+0x1b4>
 8011ec8:	4615      	mov	r5, r2
 8011eca:	fbb6 f1f3 	udiv	r1, r6, r3
 8011ece:	fb03 6711 	mls	r7, r3, r1, r6
 8011ed2:	5dc7      	ldrb	r7, [r0, r7]
 8011ed4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011ed8:	4637      	mov	r7, r6
 8011eda:	42bb      	cmp	r3, r7
 8011edc:	460e      	mov	r6, r1
 8011ede:	d9f4      	bls.n	8011eca <_printf_i+0x11a>
 8011ee0:	2b08      	cmp	r3, #8
 8011ee2:	d10b      	bne.n	8011efc <_printf_i+0x14c>
 8011ee4:	6823      	ldr	r3, [r4, #0]
 8011ee6:	07de      	lsls	r6, r3, #31
 8011ee8:	d508      	bpl.n	8011efc <_printf_i+0x14c>
 8011eea:	6923      	ldr	r3, [r4, #16]
 8011eec:	6861      	ldr	r1, [r4, #4]
 8011eee:	4299      	cmp	r1, r3
 8011ef0:	bfde      	ittt	le
 8011ef2:	2330      	movle	r3, #48	; 0x30
 8011ef4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011ef8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8011efc:	1b52      	subs	r2, r2, r5
 8011efe:	6122      	str	r2, [r4, #16]
 8011f00:	f8cd a000 	str.w	sl, [sp]
 8011f04:	464b      	mov	r3, r9
 8011f06:	aa03      	add	r2, sp, #12
 8011f08:	4621      	mov	r1, r4
 8011f0a:	4640      	mov	r0, r8
 8011f0c:	f7ff fee2 	bl	8011cd4 <_printf_common>
 8011f10:	3001      	adds	r0, #1
 8011f12:	d14c      	bne.n	8011fae <_printf_i+0x1fe>
 8011f14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011f18:	b004      	add	sp, #16
 8011f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f1e:	4835      	ldr	r0, [pc, #212]	; (8011ff4 <_printf_i+0x244>)
 8011f20:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8011f24:	6829      	ldr	r1, [r5, #0]
 8011f26:	6823      	ldr	r3, [r4, #0]
 8011f28:	f851 6b04 	ldr.w	r6, [r1], #4
 8011f2c:	6029      	str	r1, [r5, #0]
 8011f2e:	061d      	lsls	r5, r3, #24
 8011f30:	d514      	bpl.n	8011f5c <_printf_i+0x1ac>
 8011f32:	07df      	lsls	r7, r3, #31
 8011f34:	bf44      	itt	mi
 8011f36:	f043 0320 	orrmi.w	r3, r3, #32
 8011f3a:	6023      	strmi	r3, [r4, #0]
 8011f3c:	b91e      	cbnz	r6, 8011f46 <_printf_i+0x196>
 8011f3e:	6823      	ldr	r3, [r4, #0]
 8011f40:	f023 0320 	bic.w	r3, r3, #32
 8011f44:	6023      	str	r3, [r4, #0]
 8011f46:	2310      	movs	r3, #16
 8011f48:	e7b0      	b.n	8011eac <_printf_i+0xfc>
 8011f4a:	6823      	ldr	r3, [r4, #0]
 8011f4c:	f043 0320 	orr.w	r3, r3, #32
 8011f50:	6023      	str	r3, [r4, #0]
 8011f52:	2378      	movs	r3, #120	; 0x78
 8011f54:	4828      	ldr	r0, [pc, #160]	; (8011ff8 <_printf_i+0x248>)
 8011f56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011f5a:	e7e3      	b.n	8011f24 <_printf_i+0x174>
 8011f5c:	0659      	lsls	r1, r3, #25
 8011f5e:	bf48      	it	mi
 8011f60:	b2b6      	uxthmi	r6, r6
 8011f62:	e7e6      	b.n	8011f32 <_printf_i+0x182>
 8011f64:	4615      	mov	r5, r2
 8011f66:	e7bb      	b.n	8011ee0 <_printf_i+0x130>
 8011f68:	682b      	ldr	r3, [r5, #0]
 8011f6a:	6826      	ldr	r6, [r4, #0]
 8011f6c:	6961      	ldr	r1, [r4, #20]
 8011f6e:	1d18      	adds	r0, r3, #4
 8011f70:	6028      	str	r0, [r5, #0]
 8011f72:	0635      	lsls	r5, r6, #24
 8011f74:	681b      	ldr	r3, [r3, #0]
 8011f76:	d501      	bpl.n	8011f7c <_printf_i+0x1cc>
 8011f78:	6019      	str	r1, [r3, #0]
 8011f7a:	e002      	b.n	8011f82 <_printf_i+0x1d2>
 8011f7c:	0670      	lsls	r0, r6, #25
 8011f7e:	d5fb      	bpl.n	8011f78 <_printf_i+0x1c8>
 8011f80:	8019      	strh	r1, [r3, #0]
 8011f82:	2300      	movs	r3, #0
 8011f84:	6123      	str	r3, [r4, #16]
 8011f86:	4615      	mov	r5, r2
 8011f88:	e7ba      	b.n	8011f00 <_printf_i+0x150>
 8011f8a:	682b      	ldr	r3, [r5, #0]
 8011f8c:	1d1a      	adds	r2, r3, #4
 8011f8e:	602a      	str	r2, [r5, #0]
 8011f90:	681d      	ldr	r5, [r3, #0]
 8011f92:	6862      	ldr	r2, [r4, #4]
 8011f94:	2100      	movs	r1, #0
 8011f96:	4628      	mov	r0, r5
 8011f98:	f7ee f93a 	bl	8000210 <memchr>
 8011f9c:	b108      	cbz	r0, 8011fa2 <_printf_i+0x1f2>
 8011f9e:	1b40      	subs	r0, r0, r5
 8011fa0:	6060      	str	r0, [r4, #4]
 8011fa2:	6863      	ldr	r3, [r4, #4]
 8011fa4:	6123      	str	r3, [r4, #16]
 8011fa6:	2300      	movs	r3, #0
 8011fa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011fac:	e7a8      	b.n	8011f00 <_printf_i+0x150>
 8011fae:	6923      	ldr	r3, [r4, #16]
 8011fb0:	462a      	mov	r2, r5
 8011fb2:	4649      	mov	r1, r9
 8011fb4:	4640      	mov	r0, r8
 8011fb6:	47d0      	blx	sl
 8011fb8:	3001      	adds	r0, #1
 8011fba:	d0ab      	beq.n	8011f14 <_printf_i+0x164>
 8011fbc:	6823      	ldr	r3, [r4, #0]
 8011fbe:	079b      	lsls	r3, r3, #30
 8011fc0:	d413      	bmi.n	8011fea <_printf_i+0x23a>
 8011fc2:	68e0      	ldr	r0, [r4, #12]
 8011fc4:	9b03      	ldr	r3, [sp, #12]
 8011fc6:	4298      	cmp	r0, r3
 8011fc8:	bfb8      	it	lt
 8011fca:	4618      	movlt	r0, r3
 8011fcc:	e7a4      	b.n	8011f18 <_printf_i+0x168>
 8011fce:	2301      	movs	r3, #1
 8011fd0:	4632      	mov	r2, r6
 8011fd2:	4649      	mov	r1, r9
 8011fd4:	4640      	mov	r0, r8
 8011fd6:	47d0      	blx	sl
 8011fd8:	3001      	adds	r0, #1
 8011fda:	d09b      	beq.n	8011f14 <_printf_i+0x164>
 8011fdc:	3501      	adds	r5, #1
 8011fde:	68e3      	ldr	r3, [r4, #12]
 8011fe0:	9903      	ldr	r1, [sp, #12]
 8011fe2:	1a5b      	subs	r3, r3, r1
 8011fe4:	42ab      	cmp	r3, r5
 8011fe6:	dcf2      	bgt.n	8011fce <_printf_i+0x21e>
 8011fe8:	e7eb      	b.n	8011fc2 <_printf_i+0x212>
 8011fea:	2500      	movs	r5, #0
 8011fec:	f104 0619 	add.w	r6, r4, #25
 8011ff0:	e7f5      	b.n	8011fde <_printf_i+0x22e>
 8011ff2:	bf00      	nop
 8011ff4:	0801609a 	.word	0x0801609a
 8011ff8:	080160ab 	.word	0x080160ab

08011ffc <_scanf_float>:
 8011ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012000:	b087      	sub	sp, #28
 8012002:	4617      	mov	r7, r2
 8012004:	9303      	str	r3, [sp, #12]
 8012006:	688b      	ldr	r3, [r1, #8]
 8012008:	1e5a      	subs	r2, r3, #1
 801200a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801200e:	bf83      	ittte	hi
 8012010:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8012014:	195b      	addhi	r3, r3, r5
 8012016:	9302      	strhi	r3, [sp, #8]
 8012018:	2300      	movls	r3, #0
 801201a:	bf86      	itte	hi
 801201c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8012020:	608b      	strhi	r3, [r1, #8]
 8012022:	9302      	strls	r3, [sp, #8]
 8012024:	680b      	ldr	r3, [r1, #0]
 8012026:	468b      	mov	fp, r1
 8012028:	2500      	movs	r5, #0
 801202a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801202e:	f84b 3b1c 	str.w	r3, [fp], #28
 8012032:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8012036:	4680      	mov	r8, r0
 8012038:	460c      	mov	r4, r1
 801203a:	465e      	mov	r6, fp
 801203c:	46aa      	mov	sl, r5
 801203e:	46a9      	mov	r9, r5
 8012040:	9501      	str	r5, [sp, #4]
 8012042:	68a2      	ldr	r2, [r4, #8]
 8012044:	b152      	cbz	r2, 801205c <_scanf_float+0x60>
 8012046:	683b      	ldr	r3, [r7, #0]
 8012048:	781b      	ldrb	r3, [r3, #0]
 801204a:	2b4e      	cmp	r3, #78	; 0x4e
 801204c:	d864      	bhi.n	8012118 <_scanf_float+0x11c>
 801204e:	2b40      	cmp	r3, #64	; 0x40
 8012050:	d83c      	bhi.n	80120cc <_scanf_float+0xd0>
 8012052:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8012056:	b2c8      	uxtb	r0, r1
 8012058:	280e      	cmp	r0, #14
 801205a:	d93a      	bls.n	80120d2 <_scanf_float+0xd6>
 801205c:	f1b9 0f00 	cmp.w	r9, #0
 8012060:	d003      	beq.n	801206a <_scanf_float+0x6e>
 8012062:	6823      	ldr	r3, [r4, #0]
 8012064:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012068:	6023      	str	r3, [r4, #0]
 801206a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801206e:	f1ba 0f01 	cmp.w	sl, #1
 8012072:	f200 8113 	bhi.w	801229c <_scanf_float+0x2a0>
 8012076:	455e      	cmp	r6, fp
 8012078:	f200 8105 	bhi.w	8012286 <_scanf_float+0x28a>
 801207c:	2501      	movs	r5, #1
 801207e:	4628      	mov	r0, r5
 8012080:	b007      	add	sp, #28
 8012082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012086:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801208a:	2a0d      	cmp	r2, #13
 801208c:	d8e6      	bhi.n	801205c <_scanf_float+0x60>
 801208e:	a101      	add	r1, pc, #4	; (adr r1, 8012094 <_scanf_float+0x98>)
 8012090:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012094:	080121d3 	.word	0x080121d3
 8012098:	0801205d 	.word	0x0801205d
 801209c:	0801205d 	.word	0x0801205d
 80120a0:	0801205d 	.word	0x0801205d
 80120a4:	08012233 	.word	0x08012233
 80120a8:	0801220b 	.word	0x0801220b
 80120ac:	0801205d 	.word	0x0801205d
 80120b0:	0801205d 	.word	0x0801205d
 80120b4:	080121e1 	.word	0x080121e1
 80120b8:	0801205d 	.word	0x0801205d
 80120bc:	0801205d 	.word	0x0801205d
 80120c0:	0801205d 	.word	0x0801205d
 80120c4:	0801205d 	.word	0x0801205d
 80120c8:	08012199 	.word	0x08012199
 80120cc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80120d0:	e7db      	b.n	801208a <_scanf_float+0x8e>
 80120d2:	290e      	cmp	r1, #14
 80120d4:	d8c2      	bhi.n	801205c <_scanf_float+0x60>
 80120d6:	a001      	add	r0, pc, #4	; (adr r0, 80120dc <_scanf_float+0xe0>)
 80120d8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80120dc:	0801218b 	.word	0x0801218b
 80120e0:	0801205d 	.word	0x0801205d
 80120e4:	0801218b 	.word	0x0801218b
 80120e8:	0801221f 	.word	0x0801221f
 80120ec:	0801205d 	.word	0x0801205d
 80120f0:	08012139 	.word	0x08012139
 80120f4:	08012175 	.word	0x08012175
 80120f8:	08012175 	.word	0x08012175
 80120fc:	08012175 	.word	0x08012175
 8012100:	08012175 	.word	0x08012175
 8012104:	08012175 	.word	0x08012175
 8012108:	08012175 	.word	0x08012175
 801210c:	08012175 	.word	0x08012175
 8012110:	08012175 	.word	0x08012175
 8012114:	08012175 	.word	0x08012175
 8012118:	2b6e      	cmp	r3, #110	; 0x6e
 801211a:	d809      	bhi.n	8012130 <_scanf_float+0x134>
 801211c:	2b60      	cmp	r3, #96	; 0x60
 801211e:	d8b2      	bhi.n	8012086 <_scanf_float+0x8a>
 8012120:	2b54      	cmp	r3, #84	; 0x54
 8012122:	d077      	beq.n	8012214 <_scanf_float+0x218>
 8012124:	2b59      	cmp	r3, #89	; 0x59
 8012126:	d199      	bne.n	801205c <_scanf_float+0x60>
 8012128:	2d07      	cmp	r5, #7
 801212a:	d197      	bne.n	801205c <_scanf_float+0x60>
 801212c:	2508      	movs	r5, #8
 801212e:	e029      	b.n	8012184 <_scanf_float+0x188>
 8012130:	2b74      	cmp	r3, #116	; 0x74
 8012132:	d06f      	beq.n	8012214 <_scanf_float+0x218>
 8012134:	2b79      	cmp	r3, #121	; 0x79
 8012136:	e7f6      	b.n	8012126 <_scanf_float+0x12a>
 8012138:	6821      	ldr	r1, [r4, #0]
 801213a:	05c8      	lsls	r0, r1, #23
 801213c:	d51a      	bpl.n	8012174 <_scanf_float+0x178>
 801213e:	9b02      	ldr	r3, [sp, #8]
 8012140:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8012144:	6021      	str	r1, [r4, #0]
 8012146:	f109 0901 	add.w	r9, r9, #1
 801214a:	b11b      	cbz	r3, 8012154 <_scanf_float+0x158>
 801214c:	3b01      	subs	r3, #1
 801214e:	3201      	adds	r2, #1
 8012150:	9302      	str	r3, [sp, #8]
 8012152:	60a2      	str	r2, [r4, #8]
 8012154:	68a3      	ldr	r3, [r4, #8]
 8012156:	3b01      	subs	r3, #1
 8012158:	60a3      	str	r3, [r4, #8]
 801215a:	6923      	ldr	r3, [r4, #16]
 801215c:	3301      	adds	r3, #1
 801215e:	6123      	str	r3, [r4, #16]
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	3b01      	subs	r3, #1
 8012164:	2b00      	cmp	r3, #0
 8012166:	607b      	str	r3, [r7, #4]
 8012168:	f340 8084 	ble.w	8012274 <_scanf_float+0x278>
 801216c:	683b      	ldr	r3, [r7, #0]
 801216e:	3301      	adds	r3, #1
 8012170:	603b      	str	r3, [r7, #0]
 8012172:	e766      	b.n	8012042 <_scanf_float+0x46>
 8012174:	eb1a 0f05 	cmn.w	sl, r5
 8012178:	f47f af70 	bne.w	801205c <_scanf_float+0x60>
 801217c:	6822      	ldr	r2, [r4, #0]
 801217e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8012182:	6022      	str	r2, [r4, #0]
 8012184:	f806 3b01 	strb.w	r3, [r6], #1
 8012188:	e7e4      	b.n	8012154 <_scanf_float+0x158>
 801218a:	6822      	ldr	r2, [r4, #0]
 801218c:	0610      	lsls	r0, r2, #24
 801218e:	f57f af65 	bpl.w	801205c <_scanf_float+0x60>
 8012192:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8012196:	e7f4      	b.n	8012182 <_scanf_float+0x186>
 8012198:	f1ba 0f00 	cmp.w	sl, #0
 801219c:	d10e      	bne.n	80121bc <_scanf_float+0x1c0>
 801219e:	f1b9 0f00 	cmp.w	r9, #0
 80121a2:	d10e      	bne.n	80121c2 <_scanf_float+0x1c6>
 80121a4:	6822      	ldr	r2, [r4, #0]
 80121a6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80121aa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80121ae:	d108      	bne.n	80121c2 <_scanf_float+0x1c6>
 80121b0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80121b4:	6022      	str	r2, [r4, #0]
 80121b6:	f04f 0a01 	mov.w	sl, #1
 80121ba:	e7e3      	b.n	8012184 <_scanf_float+0x188>
 80121bc:	f1ba 0f02 	cmp.w	sl, #2
 80121c0:	d055      	beq.n	801226e <_scanf_float+0x272>
 80121c2:	2d01      	cmp	r5, #1
 80121c4:	d002      	beq.n	80121cc <_scanf_float+0x1d0>
 80121c6:	2d04      	cmp	r5, #4
 80121c8:	f47f af48 	bne.w	801205c <_scanf_float+0x60>
 80121cc:	3501      	adds	r5, #1
 80121ce:	b2ed      	uxtb	r5, r5
 80121d0:	e7d8      	b.n	8012184 <_scanf_float+0x188>
 80121d2:	f1ba 0f01 	cmp.w	sl, #1
 80121d6:	f47f af41 	bne.w	801205c <_scanf_float+0x60>
 80121da:	f04f 0a02 	mov.w	sl, #2
 80121de:	e7d1      	b.n	8012184 <_scanf_float+0x188>
 80121e0:	b97d      	cbnz	r5, 8012202 <_scanf_float+0x206>
 80121e2:	f1b9 0f00 	cmp.w	r9, #0
 80121e6:	f47f af3c 	bne.w	8012062 <_scanf_float+0x66>
 80121ea:	6822      	ldr	r2, [r4, #0]
 80121ec:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80121f0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80121f4:	f47f af39 	bne.w	801206a <_scanf_float+0x6e>
 80121f8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80121fc:	6022      	str	r2, [r4, #0]
 80121fe:	2501      	movs	r5, #1
 8012200:	e7c0      	b.n	8012184 <_scanf_float+0x188>
 8012202:	2d03      	cmp	r5, #3
 8012204:	d0e2      	beq.n	80121cc <_scanf_float+0x1d0>
 8012206:	2d05      	cmp	r5, #5
 8012208:	e7de      	b.n	80121c8 <_scanf_float+0x1cc>
 801220a:	2d02      	cmp	r5, #2
 801220c:	f47f af26 	bne.w	801205c <_scanf_float+0x60>
 8012210:	2503      	movs	r5, #3
 8012212:	e7b7      	b.n	8012184 <_scanf_float+0x188>
 8012214:	2d06      	cmp	r5, #6
 8012216:	f47f af21 	bne.w	801205c <_scanf_float+0x60>
 801221a:	2507      	movs	r5, #7
 801221c:	e7b2      	b.n	8012184 <_scanf_float+0x188>
 801221e:	6822      	ldr	r2, [r4, #0]
 8012220:	0591      	lsls	r1, r2, #22
 8012222:	f57f af1b 	bpl.w	801205c <_scanf_float+0x60>
 8012226:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801222a:	6022      	str	r2, [r4, #0]
 801222c:	f8cd 9004 	str.w	r9, [sp, #4]
 8012230:	e7a8      	b.n	8012184 <_scanf_float+0x188>
 8012232:	6822      	ldr	r2, [r4, #0]
 8012234:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8012238:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801223c:	d006      	beq.n	801224c <_scanf_float+0x250>
 801223e:	0550      	lsls	r0, r2, #21
 8012240:	f57f af0c 	bpl.w	801205c <_scanf_float+0x60>
 8012244:	f1b9 0f00 	cmp.w	r9, #0
 8012248:	f43f af0f 	beq.w	801206a <_scanf_float+0x6e>
 801224c:	0591      	lsls	r1, r2, #22
 801224e:	bf58      	it	pl
 8012250:	9901      	ldrpl	r1, [sp, #4]
 8012252:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8012256:	bf58      	it	pl
 8012258:	eba9 0101 	subpl.w	r1, r9, r1
 801225c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8012260:	bf58      	it	pl
 8012262:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8012266:	6022      	str	r2, [r4, #0]
 8012268:	f04f 0900 	mov.w	r9, #0
 801226c:	e78a      	b.n	8012184 <_scanf_float+0x188>
 801226e:	f04f 0a03 	mov.w	sl, #3
 8012272:	e787      	b.n	8012184 <_scanf_float+0x188>
 8012274:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8012278:	4639      	mov	r1, r7
 801227a:	4640      	mov	r0, r8
 801227c:	4798      	blx	r3
 801227e:	2800      	cmp	r0, #0
 8012280:	f43f aedf 	beq.w	8012042 <_scanf_float+0x46>
 8012284:	e6ea      	b.n	801205c <_scanf_float+0x60>
 8012286:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801228a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801228e:	463a      	mov	r2, r7
 8012290:	4640      	mov	r0, r8
 8012292:	4798      	blx	r3
 8012294:	6923      	ldr	r3, [r4, #16]
 8012296:	3b01      	subs	r3, #1
 8012298:	6123      	str	r3, [r4, #16]
 801229a:	e6ec      	b.n	8012076 <_scanf_float+0x7a>
 801229c:	1e6b      	subs	r3, r5, #1
 801229e:	2b06      	cmp	r3, #6
 80122a0:	d825      	bhi.n	80122ee <_scanf_float+0x2f2>
 80122a2:	2d02      	cmp	r5, #2
 80122a4:	d836      	bhi.n	8012314 <_scanf_float+0x318>
 80122a6:	455e      	cmp	r6, fp
 80122a8:	f67f aee8 	bls.w	801207c <_scanf_float+0x80>
 80122ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80122b0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80122b4:	463a      	mov	r2, r7
 80122b6:	4640      	mov	r0, r8
 80122b8:	4798      	blx	r3
 80122ba:	6923      	ldr	r3, [r4, #16]
 80122bc:	3b01      	subs	r3, #1
 80122be:	6123      	str	r3, [r4, #16]
 80122c0:	e7f1      	b.n	80122a6 <_scanf_float+0x2aa>
 80122c2:	9802      	ldr	r0, [sp, #8]
 80122c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80122c8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80122cc:	9002      	str	r0, [sp, #8]
 80122ce:	463a      	mov	r2, r7
 80122d0:	4640      	mov	r0, r8
 80122d2:	4798      	blx	r3
 80122d4:	6923      	ldr	r3, [r4, #16]
 80122d6:	3b01      	subs	r3, #1
 80122d8:	6123      	str	r3, [r4, #16]
 80122da:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80122de:	fa5f fa8a 	uxtb.w	sl, sl
 80122e2:	f1ba 0f02 	cmp.w	sl, #2
 80122e6:	d1ec      	bne.n	80122c2 <_scanf_float+0x2c6>
 80122e8:	3d03      	subs	r5, #3
 80122ea:	b2ed      	uxtb	r5, r5
 80122ec:	1b76      	subs	r6, r6, r5
 80122ee:	6823      	ldr	r3, [r4, #0]
 80122f0:	05da      	lsls	r2, r3, #23
 80122f2:	d52f      	bpl.n	8012354 <_scanf_float+0x358>
 80122f4:	055b      	lsls	r3, r3, #21
 80122f6:	d510      	bpl.n	801231a <_scanf_float+0x31e>
 80122f8:	455e      	cmp	r6, fp
 80122fa:	f67f aebf 	bls.w	801207c <_scanf_float+0x80>
 80122fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012302:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012306:	463a      	mov	r2, r7
 8012308:	4640      	mov	r0, r8
 801230a:	4798      	blx	r3
 801230c:	6923      	ldr	r3, [r4, #16]
 801230e:	3b01      	subs	r3, #1
 8012310:	6123      	str	r3, [r4, #16]
 8012312:	e7f1      	b.n	80122f8 <_scanf_float+0x2fc>
 8012314:	46aa      	mov	sl, r5
 8012316:	9602      	str	r6, [sp, #8]
 8012318:	e7df      	b.n	80122da <_scanf_float+0x2de>
 801231a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801231e:	6923      	ldr	r3, [r4, #16]
 8012320:	2965      	cmp	r1, #101	; 0x65
 8012322:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8012326:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 801232a:	6123      	str	r3, [r4, #16]
 801232c:	d00c      	beq.n	8012348 <_scanf_float+0x34c>
 801232e:	2945      	cmp	r1, #69	; 0x45
 8012330:	d00a      	beq.n	8012348 <_scanf_float+0x34c>
 8012332:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012336:	463a      	mov	r2, r7
 8012338:	4640      	mov	r0, r8
 801233a:	4798      	blx	r3
 801233c:	6923      	ldr	r3, [r4, #16]
 801233e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8012342:	3b01      	subs	r3, #1
 8012344:	1eb5      	subs	r5, r6, #2
 8012346:	6123      	str	r3, [r4, #16]
 8012348:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801234c:	463a      	mov	r2, r7
 801234e:	4640      	mov	r0, r8
 8012350:	4798      	blx	r3
 8012352:	462e      	mov	r6, r5
 8012354:	6825      	ldr	r5, [r4, #0]
 8012356:	f015 0510 	ands.w	r5, r5, #16
 801235a:	d159      	bne.n	8012410 <_scanf_float+0x414>
 801235c:	7035      	strb	r5, [r6, #0]
 801235e:	6823      	ldr	r3, [r4, #0]
 8012360:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8012364:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012368:	d11b      	bne.n	80123a2 <_scanf_float+0x3a6>
 801236a:	9b01      	ldr	r3, [sp, #4]
 801236c:	454b      	cmp	r3, r9
 801236e:	eba3 0209 	sub.w	r2, r3, r9
 8012372:	d123      	bne.n	80123bc <_scanf_float+0x3c0>
 8012374:	2200      	movs	r2, #0
 8012376:	4659      	mov	r1, fp
 8012378:	4640      	mov	r0, r8
 801237a:	f000 ff8b 	bl	8013294 <_strtod_r>
 801237e:	6822      	ldr	r2, [r4, #0]
 8012380:	9b03      	ldr	r3, [sp, #12]
 8012382:	f012 0f02 	tst.w	r2, #2
 8012386:	ec57 6b10 	vmov	r6, r7, d0
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	d021      	beq.n	80123d2 <_scanf_float+0x3d6>
 801238e:	9903      	ldr	r1, [sp, #12]
 8012390:	1d1a      	adds	r2, r3, #4
 8012392:	600a      	str	r2, [r1, #0]
 8012394:	681b      	ldr	r3, [r3, #0]
 8012396:	e9c3 6700 	strd	r6, r7, [r3]
 801239a:	68e3      	ldr	r3, [r4, #12]
 801239c:	3301      	adds	r3, #1
 801239e:	60e3      	str	r3, [r4, #12]
 80123a0:	e66d      	b.n	801207e <_scanf_float+0x82>
 80123a2:	9b04      	ldr	r3, [sp, #16]
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	d0e5      	beq.n	8012374 <_scanf_float+0x378>
 80123a8:	9905      	ldr	r1, [sp, #20]
 80123aa:	230a      	movs	r3, #10
 80123ac:	462a      	mov	r2, r5
 80123ae:	3101      	adds	r1, #1
 80123b0:	4640      	mov	r0, r8
 80123b2:	f000 fff7 	bl	80133a4 <_strtol_r>
 80123b6:	9b04      	ldr	r3, [sp, #16]
 80123b8:	9e05      	ldr	r6, [sp, #20]
 80123ba:	1ac2      	subs	r2, r0, r3
 80123bc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80123c0:	429e      	cmp	r6, r3
 80123c2:	bf28      	it	cs
 80123c4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80123c8:	4912      	ldr	r1, [pc, #72]	; (8012414 <_scanf_float+0x418>)
 80123ca:	4630      	mov	r0, r6
 80123cc:	f000 f8da 	bl	8012584 <siprintf>
 80123d0:	e7d0      	b.n	8012374 <_scanf_float+0x378>
 80123d2:	9903      	ldr	r1, [sp, #12]
 80123d4:	f012 0f04 	tst.w	r2, #4
 80123d8:	f103 0204 	add.w	r2, r3, #4
 80123dc:	600a      	str	r2, [r1, #0]
 80123de:	d1d9      	bne.n	8012394 <_scanf_float+0x398>
 80123e0:	f8d3 8000 	ldr.w	r8, [r3]
 80123e4:	ee10 2a10 	vmov	r2, s0
 80123e8:	ee10 0a10 	vmov	r0, s0
 80123ec:	463b      	mov	r3, r7
 80123ee:	4639      	mov	r1, r7
 80123f0:	f7ee fbb4 	bl	8000b5c <__aeabi_dcmpun>
 80123f4:	b128      	cbz	r0, 8012402 <_scanf_float+0x406>
 80123f6:	4808      	ldr	r0, [pc, #32]	; (8012418 <_scanf_float+0x41c>)
 80123f8:	f000 f88a 	bl	8012510 <nanf>
 80123fc:	ed88 0a00 	vstr	s0, [r8]
 8012400:	e7cb      	b.n	801239a <_scanf_float+0x39e>
 8012402:	4630      	mov	r0, r6
 8012404:	4639      	mov	r1, r7
 8012406:	f7ee fc07 	bl	8000c18 <__aeabi_d2f>
 801240a:	f8c8 0000 	str.w	r0, [r8]
 801240e:	e7c4      	b.n	801239a <_scanf_float+0x39e>
 8012410:	2500      	movs	r5, #0
 8012412:	e634      	b.n	801207e <_scanf_float+0x82>
 8012414:	080160bc 	.word	0x080160bc
 8012418:	080164c8 	.word	0x080164c8

0801241c <cleanup_glue>:
 801241c:	b538      	push	{r3, r4, r5, lr}
 801241e:	460c      	mov	r4, r1
 8012420:	6809      	ldr	r1, [r1, #0]
 8012422:	4605      	mov	r5, r0
 8012424:	b109      	cbz	r1, 801242a <cleanup_glue+0xe>
 8012426:	f7ff fff9 	bl	801241c <cleanup_glue>
 801242a:	4621      	mov	r1, r4
 801242c:	4628      	mov	r0, r5
 801242e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012432:	f002 bf9d 	b.w	8015370 <_free_r>
	...

08012438 <_reclaim_reent>:
 8012438:	4b2c      	ldr	r3, [pc, #176]	; (80124ec <_reclaim_reent+0xb4>)
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	4283      	cmp	r3, r0
 801243e:	b570      	push	{r4, r5, r6, lr}
 8012440:	4604      	mov	r4, r0
 8012442:	d051      	beq.n	80124e8 <_reclaim_reent+0xb0>
 8012444:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8012446:	b143      	cbz	r3, 801245a <_reclaim_reent+0x22>
 8012448:	68db      	ldr	r3, [r3, #12]
 801244a:	2b00      	cmp	r3, #0
 801244c:	d14a      	bne.n	80124e4 <_reclaim_reent+0xac>
 801244e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012450:	6819      	ldr	r1, [r3, #0]
 8012452:	b111      	cbz	r1, 801245a <_reclaim_reent+0x22>
 8012454:	4620      	mov	r0, r4
 8012456:	f002 ff8b 	bl	8015370 <_free_r>
 801245a:	6961      	ldr	r1, [r4, #20]
 801245c:	b111      	cbz	r1, 8012464 <_reclaim_reent+0x2c>
 801245e:	4620      	mov	r0, r4
 8012460:	f002 ff86 	bl	8015370 <_free_r>
 8012464:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8012466:	b111      	cbz	r1, 801246e <_reclaim_reent+0x36>
 8012468:	4620      	mov	r0, r4
 801246a:	f002 ff81 	bl	8015370 <_free_r>
 801246e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8012470:	b111      	cbz	r1, 8012478 <_reclaim_reent+0x40>
 8012472:	4620      	mov	r0, r4
 8012474:	f002 ff7c 	bl	8015370 <_free_r>
 8012478:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801247a:	b111      	cbz	r1, 8012482 <_reclaim_reent+0x4a>
 801247c:	4620      	mov	r0, r4
 801247e:	f002 ff77 	bl	8015370 <_free_r>
 8012482:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8012484:	b111      	cbz	r1, 801248c <_reclaim_reent+0x54>
 8012486:	4620      	mov	r0, r4
 8012488:	f002 ff72 	bl	8015370 <_free_r>
 801248c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801248e:	b111      	cbz	r1, 8012496 <_reclaim_reent+0x5e>
 8012490:	4620      	mov	r0, r4
 8012492:	f002 ff6d 	bl	8015370 <_free_r>
 8012496:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8012498:	b111      	cbz	r1, 80124a0 <_reclaim_reent+0x68>
 801249a:	4620      	mov	r0, r4
 801249c:	f002 ff68 	bl	8015370 <_free_r>
 80124a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80124a2:	b111      	cbz	r1, 80124aa <_reclaim_reent+0x72>
 80124a4:	4620      	mov	r0, r4
 80124a6:	f002 ff63 	bl	8015370 <_free_r>
 80124aa:	69a3      	ldr	r3, [r4, #24]
 80124ac:	b1e3      	cbz	r3, 80124e8 <_reclaim_reent+0xb0>
 80124ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80124b0:	4620      	mov	r0, r4
 80124b2:	4798      	blx	r3
 80124b4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80124b6:	b1b9      	cbz	r1, 80124e8 <_reclaim_reent+0xb0>
 80124b8:	4620      	mov	r0, r4
 80124ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80124be:	f7ff bfad 	b.w	801241c <cleanup_glue>
 80124c2:	5949      	ldr	r1, [r1, r5]
 80124c4:	b941      	cbnz	r1, 80124d8 <_reclaim_reent+0xa0>
 80124c6:	3504      	adds	r5, #4
 80124c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80124ca:	2d80      	cmp	r5, #128	; 0x80
 80124cc:	68d9      	ldr	r1, [r3, #12]
 80124ce:	d1f8      	bne.n	80124c2 <_reclaim_reent+0x8a>
 80124d0:	4620      	mov	r0, r4
 80124d2:	f002 ff4d 	bl	8015370 <_free_r>
 80124d6:	e7ba      	b.n	801244e <_reclaim_reent+0x16>
 80124d8:	680e      	ldr	r6, [r1, #0]
 80124da:	4620      	mov	r0, r4
 80124dc:	f002 ff48 	bl	8015370 <_free_r>
 80124e0:	4631      	mov	r1, r6
 80124e2:	e7ef      	b.n	80124c4 <_reclaim_reent+0x8c>
 80124e4:	2500      	movs	r5, #0
 80124e6:	e7ef      	b.n	80124c8 <_reclaim_reent+0x90>
 80124e8:	bd70      	pop	{r4, r5, r6, pc}
 80124ea:	bf00      	nop
 80124ec:	20000010 	.word	0x20000010

080124f0 <_sbrk_r>:
 80124f0:	b538      	push	{r3, r4, r5, lr}
 80124f2:	4d06      	ldr	r5, [pc, #24]	; (801250c <_sbrk_r+0x1c>)
 80124f4:	2300      	movs	r3, #0
 80124f6:	4604      	mov	r4, r0
 80124f8:	4608      	mov	r0, r1
 80124fa:	602b      	str	r3, [r5, #0]
 80124fc:	f7ef ff0c 	bl	8002318 <_sbrk>
 8012500:	1c43      	adds	r3, r0, #1
 8012502:	d102      	bne.n	801250a <_sbrk_r+0x1a>
 8012504:	682b      	ldr	r3, [r5, #0]
 8012506:	b103      	cbz	r3, 801250a <_sbrk_r+0x1a>
 8012508:	6023      	str	r3, [r4, #0]
 801250a:	bd38      	pop	{r3, r4, r5, pc}
 801250c:	200027cc 	.word	0x200027cc

08012510 <nanf>:
 8012510:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8012518 <nanf+0x8>
 8012514:	4770      	bx	lr
 8012516:	bf00      	nop
 8012518:	7fc00000 	.word	0x7fc00000

0801251c <sniprintf>:
 801251c:	b40c      	push	{r2, r3}
 801251e:	b530      	push	{r4, r5, lr}
 8012520:	4b17      	ldr	r3, [pc, #92]	; (8012580 <sniprintf+0x64>)
 8012522:	1e0c      	subs	r4, r1, #0
 8012524:	681d      	ldr	r5, [r3, #0]
 8012526:	b09d      	sub	sp, #116	; 0x74
 8012528:	da08      	bge.n	801253c <sniprintf+0x20>
 801252a:	238b      	movs	r3, #139	; 0x8b
 801252c:	602b      	str	r3, [r5, #0]
 801252e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012532:	b01d      	add	sp, #116	; 0x74
 8012534:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012538:	b002      	add	sp, #8
 801253a:	4770      	bx	lr
 801253c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8012540:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012544:	bf14      	ite	ne
 8012546:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801254a:	4623      	moveq	r3, r4
 801254c:	9304      	str	r3, [sp, #16]
 801254e:	9307      	str	r3, [sp, #28]
 8012550:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012554:	9002      	str	r0, [sp, #8]
 8012556:	9006      	str	r0, [sp, #24]
 8012558:	f8ad 3016 	strh.w	r3, [sp, #22]
 801255c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801255e:	ab21      	add	r3, sp, #132	; 0x84
 8012560:	a902      	add	r1, sp, #8
 8012562:	4628      	mov	r0, r5
 8012564:	9301      	str	r3, [sp, #4]
 8012566:	f002 ffab 	bl	80154c0 <_svfiprintf_r>
 801256a:	1c43      	adds	r3, r0, #1
 801256c:	bfbc      	itt	lt
 801256e:	238b      	movlt	r3, #139	; 0x8b
 8012570:	602b      	strlt	r3, [r5, #0]
 8012572:	2c00      	cmp	r4, #0
 8012574:	d0dd      	beq.n	8012532 <sniprintf+0x16>
 8012576:	9b02      	ldr	r3, [sp, #8]
 8012578:	2200      	movs	r2, #0
 801257a:	701a      	strb	r2, [r3, #0]
 801257c:	e7d9      	b.n	8012532 <sniprintf+0x16>
 801257e:	bf00      	nop
 8012580:	20000010 	.word	0x20000010

08012584 <siprintf>:
 8012584:	b40e      	push	{r1, r2, r3}
 8012586:	b500      	push	{lr}
 8012588:	b09c      	sub	sp, #112	; 0x70
 801258a:	ab1d      	add	r3, sp, #116	; 0x74
 801258c:	9002      	str	r0, [sp, #8]
 801258e:	9006      	str	r0, [sp, #24]
 8012590:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012594:	4809      	ldr	r0, [pc, #36]	; (80125bc <siprintf+0x38>)
 8012596:	9107      	str	r1, [sp, #28]
 8012598:	9104      	str	r1, [sp, #16]
 801259a:	4909      	ldr	r1, [pc, #36]	; (80125c0 <siprintf+0x3c>)
 801259c:	f853 2b04 	ldr.w	r2, [r3], #4
 80125a0:	9105      	str	r1, [sp, #20]
 80125a2:	6800      	ldr	r0, [r0, #0]
 80125a4:	9301      	str	r3, [sp, #4]
 80125a6:	a902      	add	r1, sp, #8
 80125a8:	f002 ff8a 	bl	80154c0 <_svfiprintf_r>
 80125ac:	9b02      	ldr	r3, [sp, #8]
 80125ae:	2200      	movs	r2, #0
 80125b0:	701a      	strb	r2, [r3, #0]
 80125b2:	b01c      	add	sp, #112	; 0x70
 80125b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80125b8:	b003      	add	sp, #12
 80125ba:	4770      	bx	lr
 80125bc:	20000010 	.word	0x20000010
 80125c0:	ffff0208 	.word	0xffff0208

080125c4 <__sread>:
 80125c4:	b510      	push	{r4, lr}
 80125c6:	460c      	mov	r4, r1
 80125c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125cc:	f003 f878 	bl	80156c0 <_read_r>
 80125d0:	2800      	cmp	r0, #0
 80125d2:	bfab      	itete	ge
 80125d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80125d6:	89a3      	ldrhlt	r3, [r4, #12]
 80125d8:	181b      	addge	r3, r3, r0
 80125da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80125de:	bfac      	ite	ge
 80125e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80125e2:	81a3      	strhlt	r3, [r4, #12]
 80125e4:	bd10      	pop	{r4, pc}

080125e6 <__swrite>:
 80125e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125ea:	461f      	mov	r7, r3
 80125ec:	898b      	ldrh	r3, [r1, #12]
 80125ee:	05db      	lsls	r3, r3, #23
 80125f0:	4605      	mov	r5, r0
 80125f2:	460c      	mov	r4, r1
 80125f4:	4616      	mov	r6, r2
 80125f6:	d505      	bpl.n	8012604 <__swrite+0x1e>
 80125f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125fc:	2302      	movs	r3, #2
 80125fe:	2200      	movs	r2, #0
 8012600:	f002 f9a6 	bl	8014950 <_lseek_r>
 8012604:	89a3      	ldrh	r3, [r4, #12]
 8012606:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801260a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801260e:	81a3      	strh	r3, [r4, #12]
 8012610:	4632      	mov	r2, r6
 8012612:	463b      	mov	r3, r7
 8012614:	4628      	mov	r0, r5
 8012616:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801261a:	f000 bec5 	b.w	80133a8 <_write_r>

0801261e <__sseek>:
 801261e:	b510      	push	{r4, lr}
 8012620:	460c      	mov	r4, r1
 8012622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012626:	f002 f993 	bl	8014950 <_lseek_r>
 801262a:	1c43      	adds	r3, r0, #1
 801262c:	89a3      	ldrh	r3, [r4, #12]
 801262e:	bf15      	itete	ne
 8012630:	6560      	strne	r0, [r4, #84]	; 0x54
 8012632:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012636:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801263a:	81a3      	strheq	r3, [r4, #12]
 801263c:	bf18      	it	ne
 801263e:	81a3      	strhne	r3, [r4, #12]
 8012640:	bd10      	pop	{r4, pc}

08012642 <__sclose>:
 8012642:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012646:	f000 bec1 	b.w	80133cc <_close_r>

0801264a <sulp>:
 801264a:	b570      	push	{r4, r5, r6, lr}
 801264c:	4604      	mov	r4, r0
 801264e:	460d      	mov	r5, r1
 8012650:	ec45 4b10 	vmov	d0, r4, r5
 8012654:	4616      	mov	r6, r2
 8012656:	f002 fd25 	bl	80150a4 <__ulp>
 801265a:	ec51 0b10 	vmov	r0, r1, d0
 801265e:	b17e      	cbz	r6, 8012680 <sulp+0x36>
 8012660:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8012664:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012668:	2b00      	cmp	r3, #0
 801266a:	dd09      	ble.n	8012680 <sulp+0x36>
 801266c:	051b      	lsls	r3, r3, #20
 801266e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8012672:	2400      	movs	r4, #0
 8012674:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8012678:	4622      	mov	r2, r4
 801267a:	462b      	mov	r3, r5
 801267c:	f7ed ffd4 	bl	8000628 <__aeabi_dmul>
 8012680:	bd70      	pop	{r4, r5, r6, pc}
 8012682:	0000      	movs	r0, r0
 8012684:	0000      	movs	r0, r0
	...

08012688 <_strtod_l>:
 8012688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801268c:	ed2d 8b02 	vpush	{d8}
 8012690:	b09d      	sub	sp, #116	; 0x74
 8012692:	461f      	mov	r7, r3
 8012694:	2300      	movs	r3, #0
 8012696:	9318      	str	r3, [sp, #96]	; 0x60
 8012698:	4ba2      	ldr	r3, [pc, #648]	; (8012924 <_strtod_l+0x29c>)
 801269a:	9213      	str	r2, [sp, #76]	; 0x4c
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	9305      	str	r3, [sp, #20]
 80126a0:	4604      	mov	r4, r0
 80126a2:	4618      	mov	r0, r3
 80126a4:	4688      	mov	r8, r1
 80126a6:	f7ed fdab 	bl	8000200 <strlen>
 80126aa:	f04f 0a00 	mov.w	sl, #0
 80126ae:	4605      	mov	r5, r0
 80126b0:	f04f 0b00 	mov.w	fp, #0
 80126b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80126b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80126ba:	781a      	ldrb	r2, [r3, #0]
 80126bc:	2a2b      	cmp	r2, #43	; 0x2b
 80126be:	d04e      	beq.n	801275e <_strtod_l+0xd6>
 80126c0:	d83b      	bhi.n	801273a <_strtod_l+0xb2>
 80126c2:	2a0d      	cmp	r2, #13
 80126c4:	d834      	bhi.n	8012730 <_strtod_l+0xa8>
 80126c6:	2a08      	cmp	r2, #8
 80126c8:	d834      	bhi.n	8012734 <_strtod_l+0xac>
 80126ca:	2a00      	cmp	r2, #0
 80126cc:	d03e      	beq.n	801274c <_strtod_l+0xc4>
 80126ce:	2300      	movs	r3, #0
 80126d0:	930a      	str	r3, [sp, #40]	; 0x28
 80126d2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80126d4:	7833      	ldrb	r3, [r6, #0]
 80126d6:	2b30      	cmp	r3, #48	; 0x30
 80126d8:	f040 80b0 	bne.w	801283c <_strtod_l+0x1b4>
 80126dc:	7873      	ldrb	r3, [r6, #1]
 80126de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80126e2:	2b58      	cmp	r3, #88	; 0x58
 80126e4:	d168      	bne.n	80127b8 <_strtod_l+0x130>
 80126e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80126e8:	9301      	str	r3, [sp, #4]
 80126ea:	ab18      	add	r3, sp, #96	; 0x60
 80126ec:	9702      	str	r7, [sp, #8]
 80126ee:	9300      	str	r3, [sp, #0]
 80126f0:	4a8d      	ldr	r2, [pc, #564]	; (8012928 <_strtod_l+0x2a0>)
 80126f2:	ab19      	add	r3, sp, #100	; 0x64
 80126f4:	a917      	add	r1, sp, #92	; 0x5c
 80126f6:	4620      	mov	r0, r4
 80126f8:	f001 fe1e 	bl	8014338 <__gethex>
 80126fc:	f010 0707 	ands.w	r7, r0, #7
 8012700:	4605      	mov	r5, r0
 8012702:	d005      	beq.n	8012710 <_strtod_l+0x88>
 8012704:	2f06      	cmp	r7, #6
 8012706:	d12c      	bne.n	8012762 <_strtod_l+0xda>
 8012708:	3601      	adds	r6, #1
 801270a:	2300      	movs	r3, #0
 801270c:	9617      	str	r6, [sp, #92]	; 0x5c
 801270e:	930a      	str	r3, [sp, #40]	; 0x28
 8012710:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012712:	2b00      	cmp	r3, #0
 8012714:	f040 8590 	bne.w	8013238 <_strtod_l+0xbb0>
 8012718:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801271a:	b1eb      	cbz	r3, 8012758 <_strtod_l+0xd0>
 801271c:	4652      	mov	r2, sl
 801271e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8012722:	ec43 2b10 	vmov	d0, r2, r3
 8012726:	b01d      	add	sp, #116	; 0x74
 8012728:	ecbd 8b02 	vpop	{d8}
 801272c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012730:	2a20      	cmp	r2, #32
 8012732:	d1cc      	bne.n	80126ce <_strtod_l+0x46>
 8012734:	3301      	adds	r3, #1
 8012736:	9317      	str	r3, [sp, #92]	; 0x5c
 8012738:	e7be      	b.n	80126b8 <_strtod_l+0x30>
 801273a:	2a2d      	cmp	r2, #45	; 0x2d
 801273c:	d1c7      	bne.n	80126ce <_strtod_l+0x46>
 801273e:	2201      	movs	r2, #1
 8012740:	920a      	str	r2, [sp, #40]	; 0x28
 8012742:	1c5a      	adds	r2, r3, #1
 8012744:	9217      	str	r2, [sp, #92]	; 0x5c
 8012746:	785b      	ldrb	r3, [r3, #1]
 8012748:	2b00      	cmp	r3, #0
 801274a:	d1c2      	bne.n	80126d2 <_strtod_l+0x4a>
 801274c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801274e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8012752:	2b00      	cmp	r3, #0
 8012754:	f040 856e 	bne.w	8013234 <_strtod_l+0xbac>
 8012758:	4652      	mov	r2, sl
 801275a:	465b      	mov	r3, fp
 801275c:	e7e1      	b.n	8012722 <_strtod_l+0x9a>
 801275e:	2200      	movs	r2, #0
 8012760:	e7ee      	b.n	8012740 <_strtod_l+0xb8>
 8012762:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8012764:	b13a      	cbz	r2, 8012776 <_strtod_l+0xee>
 8012766:	2135      	movs	r1, #53	; 0x35
 8012768:	a81a      	add	r0, sp, #104	; 0x68
 801276a:	f002 fda6 	bl	80152ba <__copybits>
 801276e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012770:	4620      	mov	r0, r4
 8012772:	f002 f965 	bl	8014a40 <_Bfree>
 8012776:	3f01      	subs	r7, #1
 8012778:	2f04      	cmp	r7, #4
 801277a:	d806      	bhi.n	801278a <_strtod_l+0x102>
 801277c:	e8df f007 	tbb	[pc, r7]
 8012780:	1714030a 	.word	0x1714030a
 8012784:	0a          	.byte	0x0a
 8012785:	00          	.byte	0x00
 8012786:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 801278a:	0728      	lsls	r0, r5, #28
 801278c:	d5c0      	bpl.n	8012710 <_strtod_l+0x88>
 801278e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8012792:	e7bd      	b.n	8012710 <_strtod_l+0x88>
 8012794:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8012798:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801279a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801279e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80127a2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80127a6:	e7f0      	b.n	801278a <_strtod_l+0x102>
 80127a8:	f8df b180 	ldr.w	fp, [pc, #384]	; 801292c <_strtod_l+0x2a4>
 80127ac:	e7ed      	b.n	801278a <_strtod_l+0x102>
 80127ae:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80127b2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80127b6:	e7e8      	b.n	801278a <_strtod_l+0x102>
 80127b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80127ba:	1c5a      	adds	r2, r3, #1
 80127bc:	9217      	str	r2, [sp, #92]	; 0x5c
 80127be:	785b      	ldrb	r3, [r3, #1]
 80127c0:	2b30      	cmp	r3, #48	; 0x30
 80127c2:	d0f9      	beq.n	80127b8 <_strtod_l+0x130>
 80127c4:	2b00      	cmp	r3, #0
 80127c6:	d0a3      	beq.n	8012710 <_strtod_l+0x88>
 80127c8:	2301      	movs	r3, #1
 80127ca:	f04f 0900 	mov.w	r9, #0
 80127ce:	9304      	str	r3, [sp, #16]
 80127d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80127d2:	9308      	str	r3, [sp, #32]
 80127d4:	f8cd 901c 	str.w	r9, [sp, #28]
 80127d8:	464f      	mov	r7, r9
 80127da:	220a      	movs	r2, #10
 80127dc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80127de:	7806      	ldrb	r6, [r0, #0]
 80127e0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80127e4:	b2d9      	uxtb	r1, r3
 80127e6:	2909      	cmp	r1, #9
 80127e8:	d92a      	bls.n	8012840 <_strtod_l+0x1b8>
 80127ea:	9905      	ldr	r1, [sp, #20]
 80127ec:	462a      	mov	r2, r5
 80127ee:	f002 ff83 	bl	80156f8 <strncmp>
 80127f2:	b398      	cbz	r0, 801285c <_strtod_l+0x1d4>
 80127f4:	2000      	movs	r0, #0
 80127f6:	4632      	mov	r2, r6
 80127f8:	463d      	mov	r5, r7
 80127fa:	9005      	str	r0, [sp, #20]
 80127fc:	4603      	mov	r3, r0
 80127fe:	2a65      	cmp	r2, #101	; 0x65
 8012800:	d001      	beq.n	8012806 <_strtod_l+0x17e>
 8012802:	2a45      	cmp	r2, #69	; 0x45
 8012804:	d118      	bne.n	8012838 <_strtod_l+0x1b0>
 8012806:	b91d      	cbnz	r5, 8012810 <_strtod_l+0x188>
 8012808:	9a04      	ldr	r2, [sp, #16]
 801280a:	4302      	orrs	r2, r0
 801280c:	d09e      	beq.n	801274c <_strtod_l+0xc4>
 801280e:	2500      	movs	r5, #0
 8012810:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8012814:	f108 0201 	add.w	r2, r8, #1
 8012818:	9217      	str	r2, [sp, #92]	; 0x5c
 801281a:	f898 2001 	ldrb.w	r2, [r8, #1]
 801281e:	2a2b      	cmp	r2, #43	; 0x2b
 8012820:	d075      	beq.n	801290e <_strtod_l+0x286>
 8012822:	2a2d      	cmp	r2, #45	; 0x2d
 8012824:	d07b      	beq.n	801291e <_strtod_l+0x296>
 8012826:	f04f 0c00 	mov.w	ip, #0
 801282a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 801282e:	2909      	cmp	r1, #9
 8012830:	f240 8082 	bls.w	8012938 <_strtod_l+0x2b0>
 8012834:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8012838:	2600      	movs	r6, #0
 801283a:	e09d      	b.n	8012978 <_strtod_l+0x2f0>
 801283c:	2300      	movs	r3, #0
 801283e:	e7c4      	b.n	80127ca <_strtod_l+0x142>
 8012840:	2f08      	cmp	r7, #8
 8012842:	bfd8      	it	le
 8012844:	9907      	ldrle	r1, [sp, #28]
 8012846:	f100 0001 	add.w	r0, r0, #1
 801284a:	bfda      	itte	le
 801284c:	fb02 3301 	mlale	r3, r2, r1, r3
 8012850:	9307      	strle	r3, [sp, #28]
 8012852:	fb02 3909 	mlagt	r9, r2, r9, r3
 8012856:	3701      	adds	r7, #1
 8012858:	9017      	str	r0, [sp, #92]	; 0x5c
 801285a:	e7bf      	b.n	80127dc <_strtod_l+0x154>
 801285c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801285e:	195a      	adds	r2, r3, r5
 8012860:	9217      	str	r2, [sp, #92]	; 0x5c
 8012862:	5d5a      	ldrb	r2, [r3, r5]
 8012864:	2f00      	cmp	r7, #0
 8012866:	d037      	beq.n	80128d8 <_strtod_l+0x250>
 8012868:	9005      	str	r0, [sp, #20]
 801286a:	463d      	mov	r5, r7
 801286c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8012870:	2b09      	cmp	r3, #9
 8012872:	d912      	bls.n	801289a <_strtod_l+0x212>
 8012874:	2301      	movs	r3, #1
 8012876:	e7c2      	b.n	80127fe <_strtod_l+0x176>
 8012878:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801287a:	1c5a      	adds	r2, r3, #1
 801287c:	9217      	str	r2, [sp, #92]	; 0x5c
 801287e:	785a      	ldrb	r2, [r3, #1]
 8012880:	3001      	adds	r0, #1
 8012882:	2a30      	cmp	r2, #48	; 0x30
 8012884:	d0f8      	beq.n	8012878 <_strtod_l+0x1f0>
 8012886:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801288a:	2b08      	cmp	r3, #8
 801288c:	f200 84d9 	bhi.w	8013242 <_strtod_l+0xbba>
 8012890:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012892:	9005      	str	r0, [sp, #20]
 8012894:	2000      	movs	r0, #0
 8012896:	9308      	str	r3, [sp, #32]
 8012898:	4605      	mov	r5, r0
 801289a:	3a30      	subs	r2, #48	; 0x30
 801289c:	f100 0301 	add.w	r3, r0, #1
 80128a0:	d014      	beq.n	80128cc <_strtod_l+0x244>
 80128a2:	9905      	ldr	r1, [sp, #20]
 80128a4:	4419      	add	r1, r3
 80128a6:	9105      	str	r1, [sp, #20]
 80128a8:	462b      	mov	r3, r5
 80128aa:	eb00 0e05 	add.w	lr, r0, r5
 80128ae:	210a      	movs	r1, #10
 80128b0:	4573      	cmp	r3, lr
 80128b2:	d113      	bne.n	80128dc <_strtod_l+0x254>
 80128b4:	182b      	adds	r3, r5, r0
 80128b6:	2b08      	cmp	r3, #8
 80128b8:	f105 0501 	add.w	r5, r5, #1
 80128bc:	4405      	add	r5, r0
 80128be:	dc1c      	bgt.n	80128fa <_strtod_l+0x272>
 80128c0:	9907      	ldr	r1, [sp, #28]
 80128c2:	230a      	movs	r3, #10
 80128c4:	fb03 2301 	mla	r3, r3, r1, r2
 80128c8:	9307      	str	r3, [sp, #28]
 80128ca:	2300      	movs	r3, #0
 80128cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80128ce:	1c51      	adds	r1, r2, #1
 80128d0:	9117      	str	r1, [sp, #92]	; 0x5c
 80128d2:	7852      	ldrb	r2, [r2, #1]
 80128d4:	4618      	mov	r0, r3
 80128d6:	e7c9      	b.n	801286c <_strtod_l+0x1e4>
 80128d8:	4638      	mov	r0, r7
 80128da:	e7d2      	b.n	8012882 <_strtod_l+0x1fa>
 80128dc:	2b08      	cmp	r3, #8
 80128de:	dc04      	bgt.n	80128ea <_strtod_l+0x262>
 80128e0:	9e07      	ldr	r6, [sp, #28]
 80128e2:	434e      	muls	r6, r1
 80128e4:	9607      	str	r6, [sp, #28]
 80128e6:	3301      	adds	r3, #1
 80128e8:	e7e2      	b.n	80128b0 <_strtod_l+0x228>
 80128ea:	f103 0c01 	add.w	ip, r3, #1
 80128ee:	f1bc 0f10 	cmp.w	ip, #16
 80128f2:	bfd8      	it	le
 80128f4:	fb01 f909 	mulle.w	r9, r1, r9
 80128f8:	e7f5      	b.n	80128e6 <_strtod_l+0x25e>
 80128fa:	2d10      	cmp	r5, #16
 80128fc:	bfdc      	itt	le
 80128fe:	230a      	movle	r3, #10
 8012900:	fb03 2909 	mlale	r9, r3, r9, r2
 8012904:	e7e1      	b.n	80128ca <_strtod_l+0x242>
 8012906:	2300      	movs	r3, #0
 8012908:	9305      	str	r3, [sp, #20]
 801290a:	2301      	movs	r3, #1
 801290c:	e77c      	b.n	8012808 <_strtod_l+0x180>
 801290e:	f04f 0c00 	mov.w	ip, #0
 8012912:	f108 0202 	add.w	r2, r8, #2
 8012916:	9217      	str	r2, [sp, #92]	; 0x5c
 8012918:	f898 2002 	ldrb.w	r2, [r8, #2]
 801291c:	e785      	b.n	801282a <_strtod_l+0x1a2>
 801291e:	f04f 0c01 	mov.w	ip, #1
 8012922:	e7f6      	b.n	8012912 <_strtod_l+0x28a>
 8012924:	08016310 	.word	0x08016310
 8012928:	080160c4 	.word	0x080160c4
 801292c:	7ff00000 	.word	0x7ff00000
 8012930:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8012932:	1c51      	adds	r1, r2, #1
 8012934:	9117      	str	r1, [sp, #92]	; 0x5c
 8012936:	7852      	ldrb	r2, [r2, #1]
 8012938:	2a30      	cmp	r2, #48	; 0x30
 801293a:	d0f9      	beq.n	8012930 <_strtod_l+0x2a8>
 801293c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8012940:	2908      	cmp	r1, #8
 8012942:	f63f af79 	bhi.w	8012838 <_strtod_l+0x1b0>
 8012946:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 801294a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801294c:	9206      	str	r2, [sp, #24]
 801294e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8012950:	1c51      	adds	r1, r2, #1
 8012952:	9117      	str	r1, [sp, #92]	; 0x5c
 8012954:	7852      	ldrb	r2, [r2, #1]
 8012956:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 801295a:	2e09      	cmp	r6, #9
 801295c:	d937      	bls.n	80129ce <_strtod_l+0x346>
 801295e:	9e06      	ldr	r6, [sp, #24]
 8012960:	1b89      	subs	r1, r1, r6
 8012962:	2908      	cmp	r1, #8
 8012964:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8012968:	dc02      	bgt.n	8012970 <_strtod_l+0x2e8>
 801296a:	4576      	cmp	r6, lr
 801296c:	bfa8      	it	ge
 801296e:	4676      	movge	r6, lr
 8012970:	f1bc 0f00 	cmp.w	ip, #0
 8012974:	d000      	beq.n	8012978 <_strtod_l+0x2f0>
 8012976:	4276      	negs	r6, r6
 8012978:	2d00      	cmp	r5, #0
 801297a:	d14d      	bne.n	8012a18 <_strtod_l+0x390>
 801297c:	9904      	ldr	r1, [sp, #16]
 801297e:	4301      	orrs	r1, r0
 8012980:	f47f aec6 	bne.w	8012710 <_strtod_l+0x88>
 8012984:	2b00      	cmp	r3, #0
 8012986:	f47f aee1 	bne.w	801274c <_strtod_l+0xc4>
 801298a:	2a69      	cmp	r2, #105	; 0x69
 801298c:	d027      	beq.n	80129de <_strtod_l+0x356>
 801298e:	dc24      	bgt.n	80129da <_strtod_l+0x352>
 8012990:	2a49      	cmp	r2, #73	; 0x49
 8012992:	d024      	beq.n	80129de <_strtod_l+0x356>
 8012994:	2a4e      	cmp	r2, #78	; 0x4e
 8012996:	f47f aed9 	bne.w	801274c <_strtod_l+0xc4>
 801299a:	499f      	ldr	r1, [pc, #636]	; (8012c18 <_strtod_l+0x590>)
 801299c:	a817      	add	r0, sp, #92	; 0x5c
 801299e:	f001 ff23 	bl	80147e8 <__match>
 80129a2:	2800      	cmp	r0, #0
 80129a4:	f43f aed2 	beq.w	801274c <_strtod_l+0xc4>
 80129a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80129aa:	781b      	ldrb	r3, [r3, #0]
 80129ac:	2b28      	cmp	r3, #40	; 0x28
 80129ae:	d12d      	bne.n	8012a0c <_strtod_l+0x384>
 80129b0:	499a      	ldr	r1, [pc, #616]	; (8012c1c <_strtod_l+0x594>)
 80129b2:	aa1a      	add	r2, sp, #104	; 0x68
 80129b4:	a817      	add	r0, sp, #92	; 0x5c
 80129b6:	f001 ff2b 	bl	8014810 <__hexnan>
 80129ba:	2805      	cmp	r0, #5
 80129bc:	d126      	bne.n	8012a0c <_strtod_l+0x384>
 80129be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80129c0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80129c4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80129c8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80129cc:	e6a0      	b.n	8012710 <_strtod_l+0x88>
 80129ce:	210a      	movs	r1, #10
 80129d0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80129d4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80129d8:	e7b9      	b.n	801294e <_strtod_l+0x2c6>
 80129da:	2a6e      	cmp	r2, #110	; 0x6e
 80129dc:	e7db      	b.n	8012996 <_strtod_l+0x30e>
 80129de:	4990      	ldr	r1, [pc, #576]	; (8012c20 <_strtod_l+0x598>)
 80129e0:	a817      	add	r0, sp, #92	; 0x5c
 80129e2:	f001 ff01 	bl	80147e8 <__match>
 80129e6:	2800      	cmp	r0, #0
 80129e8:	f43f aeb0 	beq.w	801274c <_strtod_l+0xc4>
 80129ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80129ee:	498d      	ldr	r1, [pc, #564]	; (8012c24 <_strtod_l+0x59c>)
 80129f0:	3b01      	subs	r3, #1
 80129f2:	a817      	add	r0, sp, #92	; 0x5c
 80129f4:	9317      	str	r3, [sp, #92]	; 0x5c
 80129f6:	f001 fef7 	bl	80147e8 <__match>
 80129fa:	b910      	cbnz	r0, 8012a02 <_strtod_l+0x37a>
 80129fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80129fe:	3301      	adds	r3, #1
 8012a00:	9317      	str	r3, [sp, #92]	; 0x5c
 8012a02:	f8df b230 	ldr.w	fp, [pc, #560]	; 8012c34 <_strtod_l+0x5ac>
 8012a06:	f04f 0a00 	mov.w	sl, #0
 8012a0a:	e681      	b.n	8012710 <_strtod_l+0x88>
 8012a0c:	4886      	ldr	r0, [pc, #536]	; (8012c28 <_strtod_l+0x5a0>)
 8012a0e:	f002 fe6b 	bl	80156e8 <nan>
 8012a12:	ec5b ab10 	vmov	sl, fp, d0
 8012a16:	e67b      	b.n	8012710 <_strtod_l+0x88>
 8012a18:	9b05      	ldr	r3, [sp, #20]
 8012a1a:	9807      	ldr	r0, [sp, #28]
 8012a1c:	1af3      	subs	r3, r6, r3
 8012a1e:	2f00      	cmp	r7, #0
 8012a20:	bf08      	it	eq
 8012a22:	462f      	moveq	r7, r5
 8012a24:	2d10      	cmp	r5, #16
 8012a26:	9306      	str	r3, [sp, #24]
 8012a28:	46a8      	mov	r8, r5
 8012a2a:	bfa8      	it	ge
 8012a2c:	f04f 0810 	movge.w	r8, #16
 8012a30:	f7ed fd80 	bl	8000534 <__aeabi_ui2d>
 8012a34:	2d09      	cmp	r5, #9
 8012a36:	4682      	mov	sl, r0
 8012a38:	468b      	mov	fp, r1
 8012a3a:	dd13      	ble.n	8012a64 <_strtod_l+0x3dc>
 8012a3c:	4b7b      	ldr	r3, [pc, #492]	; (8012c2c <_strtod_l+0x5a4>)
 8012a3e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8012a42:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8012a46:	f7ed fdef 	bl	8000628 <__aeabi_dmul>
 8012a4a:	4682      	mov	sl, r0
 8012a4c:	4648      	mov	r0, r9
 8012a4e:	468b      	mov	fp, r1
 8012a50:	f7ed fd70 	bl	8000534 <__aeabi_ui2d>
 8012a54:	4602      	mov	r2, r0
 8012a56:	460b      	mov	r3, r1
 8012a58:	4650      	mov	r0, sl
 8012a5a:	4659      	mov	r1, fp
 8012a5c:	f7ed fc2e 	bl	80002bc <__adddf3>
 8012a60:	4682      	mov	sl, r0
 8012a62:	468b      	mov	fp, r1
 8012a64:	2d0f      	cmp	r5, #15
 8012a66:	dc38      	bgt.n	8012ada <_strtod_l+0x452>
 8012a68:	9b06      	ldr	r3, [sp, #24]
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	f43f ae50 	beq.w	8012710 <_strtod_l+0x88>
 8012a70:	dd24      	ble.n	8012abc <_strtod_l+0x434>
 8012a72:	2b16      	cmp	r3, #22
 8012a74:	dc0b      	bgt.n	8012a8e <_strtod_l+0x406>
 8012a76:	496d      	ldr	r1, [pc, #436]	; (8012c2c <_strtod_l+0x5a4>)
 8012a78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012a7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012a80:	4652      	mov	r2, sl
 8012a82:	465b      	mov	r3, fp
 8012a84:	f7ed fdd0 	bl	8000628 <__aeabi_dmul>
 8012a88:	4682      	mov	sl, r0
 8012a8a:	468b      	mov	fp, r1
 8012a8c:	e640      	b.n	8012710 <_strtod_l+0x88>
 8012a8e:	9a06      	ldr	r2, [sp, #24]
 8012a90:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8012a94:	4293      	cmp	r3, r2
 8012a96:	db20      	blt.n	8012ada <_strtod_l+0x452>
 8012a98:	4c64      	ldr	r4, [pc, #400]	; (8012c2c <_strtod_l+0x5a4>)
 8012a9a:	f1c5 050f 	rsb	r5, r5, #15
 8012a9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8012aa2:	4652      	mov	r2, sl
 8012aa4:	465b      	mov	r3, fp
 8012aa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012aaa:	f7ed fdbd 	bl	8000628 <__aeabi_dmul>
 8012aae:	9b06      	ldr	r3, [sp, #24]
 8012ab0:	1b5d      	subs	r5, r3, r5
 8012ab2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8012ab6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8012aba:	e7e3      	b.n	8012a84 <_strtod_l+0x3fc>
 8012abc:	9b06      	ldr	r3, [sp, #24]
 8012abe:	3316      	adds	r3, #22
 8012ac0:	db0b      	blt.n	8012ada <_strtod_l+0x452>
 8012ac2:	9b05      	ldr	r3, [sp, #20]
 8012ac4:	1b9e      	subs	r6, r3, r6
 8012ac6:	4b59      	ldr	r3, [pc, #356]	; (8012c2c <_strtod_l+0x5a4>)
 8012ac8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8012acc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012ad0:	4650      	mov	r0, sl
 8012ad2:	4659      	mov	r1, fp
 8012ad4:	f7ed fed2 	bl	800087c <__aeabi_ddiv>
 8012ad8:	e7d6      	b.n	8012a88 <_strtod_l+0x400>
 8012ada:	9b06      	ldr	r3, [sp, #24]
 8012adc:	eba5 0808 	sub.w	r8, r5, r8
 8012ae0:	4498      	add	r8, r3
 8012ae2:	f1b8 0f00 	cmp.w	r8, #0
 8012ae6:	dd74      	ble.n	8012bd2 <_strtod_l+0x54a>
 8012ae8:	f018 030f 	ands.w	r3, r8, #15
 8012aec:	d00a      	beq.n	8012b04 <_strtod_l+0x47c>
 8012aee:	494f      	ldr	r1, [pc, #316]	; (8012c2c <_strtod_l+0x5a4>)
 8012af0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012af4:	4652      	mov	r2, sl
 8012af6:	465b      	mov	r3, fp
 8012af8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012afc:	f7ed fd94 	bl	8000628 <__aeabi_dmul>
 8012b00:	4682      	mov	sl, r0
 8012b02:	468b      	mov	fp, r1
 8012b04:	f038 080f 	bics.w	r8, r8, #15
 8012b08:	d04f      	beq.n	8012baa <_strtod_l+0x522>
 8012b0a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8012b0e:	dd22      	ble.n	8012b56 <_strtod_l+0x4ce>
 8012b10:	2500      	movs	r5, #0
 8012b12:	462e      	mov	r6, r5
 8012b14:	9507      	str	r5, [sp, #28]
 8012b16:	9505      	str	r5, [sp, #20]
 8012b18:	2322      	movs	r3, #34	; 0x22
 8012b1a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8012c34 <_strtod_l+0x5ac>
 8012b1e:	6023      	str	r3, [r4, #0]
 8012b20:	f04f 0a00 	mov.w	sl, #0
 8012b24:	9b07      	ldr	r3, [sp, #28]
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	f43f adf2 	beq.w	8012710 <_strtod_l+0x88>
 8012b2c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012b2e:	4620      	mov	r0, r4
 8012b30:	f001 ff86 	bl	8014a40 <_Bfree>
 8012b34:	9905      	ldr	r1, [sp, #20]
 8012b36:	4620      	mov	r0, r4
 8012b38:	f001 ff82 	bl	8014a40 <_Bfree>
 8012b3c:	4631      	mov	r1, r6
 8012b3e:	4620      	mov	r0, r4
 8012b40:	f001 ff7e 	bl	8014a40 <_Bfree>
 8012b44:	9907      	ldr	r1, [sp, #28]
 8012b46:	4620      	mov	r0, r4
 8012b48:	f001 ff7a 	bl	8014a40 <_Bfree>
 8012b4c:	4629      	mov	r1, r5
 8012b4e:	4620      	mov	r0, r4
 8012b50:	f001 ff76 	bl	8014a40 <_Bfree>
 8012b54:	e5dc      	b.n	8012710 <_strtod_l+0x88>
 8012b56:	4b36      	ldr	r3, [pc, #216]	; (8012c30 <_strtod_l+0x5a8>)
 8012b58:	9304      	str	r3, [sp, #16]
 8012b5a:	2300      	movs	r3, #0
 8012b5c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8012b60:	4650      	mov	r0, sl
 8012b62:	4659      	mov	r1, fp
 8012b64:	4699      	mov	r9, r3
 8012b66:	f1b8 0f01 	cmp.w	r8, #1
 8012b6a:	dc21      	bgt.n	8012bb0 <_strtod_l+0x528>
 8012b6c:	b10b      	cbz	r3, 8012b72 <_strtod_l+0x4ea>
 8012b6e:	4682      	mov	sl, r0
 8012b70:	468b      	mov	fp, r1
 8012b72:	4b2f      	ldr	r3, [pc, #188]	; (8012c30 <_strtod_l+0x5a8>)
 8012b74:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8012b78:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8012b7c:	4652      	mov	r2, sl
 8012b7e:	465b      	mov	r3, fp
 8012b80:	e9d9 0100 	ldrd	r0, r1, [r9]
 8012b84:	f7ed fd50 	bl	8000628 <__aeabi_dmul>
 8012b88:	4b2a      	ldr	r3, [pc, #168]	; (8012c34 <_strtod_l+0x5ac>)
 8012b8a:	460a      	mov	r2, r1
 8012b8c:	400b      	ands	r3, r1
 8012b8e:	492a      	ldr	r1, [pc, #168]	; (8012c38 <_strtod_l+0x5b0>)
 8012b90:	428b      	cmp	r3, r1
 8012b92:	4682      	mov	sl, r0
 8012b94:	d8bc      	bhi.n	8012b10 <_strtod_l+0x488>
 8012b96:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8012b9a:	428b      	cmp	r3, r1
 8012b9c:	bf86      	itte	hi
 8012b9e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8012c3c <_strtod_l+0x5b4>
 8012ba2:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8012ba6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8012baa:	2300      	movs	r3, #0
 8012bac:	9304      	str	r3, [sp, #16]
 8012bae:	e084      	b.n	8012cba <_strtod_l+0x632>
 8012bb0:	f018 0f01 	tst.w	r8, #1
 8012bb4:	d005      	beq.n	8012bc2 <_strtod_l+0x53a>
 8012bb6:	9b04      	ldr	r3, [sp, #16]
 8012bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bbc:	f7ed fd34 	bl	8000628 <__aeabi_dmul>
 8012bc0:	2301      	movs	r3, #1
 8012bc2:	9a04      	ldr	r2, [sp, #16]
 8012bc4:	3208      	adds	r2, #8
 8012bc6:	f109 0901 	add.w	r9, r9, #1
 8012bca:	ea4f 0868 	mov.w	r8, r8, asr #1
 8012bce:	9204      	str	r2, [sp, #16]
 8012bd0:	e7c9      	b.n	8012b66 <_strtod_l+0x4de>
 8012bd2:	d0ea      	beq.n	8012baa <_strtod_l+0x522>
 8012bd4:	f1c8 0800 	rsb	r8, r8, #0
 8012bd8:	f018 020f 	ands.w	r2, r8, #15
 8012bdc:	d00a      	beq.n	8012bf4 <_strtod_l+0x56c>
 8012bde:	4b13      	ldr	r3, [pc, #76]	; (8012c2c <_strtod_l+0x5a4>)
 8012be0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012be4:	4650      	mov	r0, sl
 8012be6:	4659      	mov	r1, fp
 8012be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bec:	f7ed fe46 	bl	800087c <__aeabi_ddiv>
 8012bf0:	4682      	mov	sl, r0
 8012bf2:	468b      	mov	fp, r1
 8012bf4:	ea5f 1828 	movs.w	r8, r8, asr #4
 8012bf8:	d0d7      	beq.n	8012baa <_strtod_l+0x522>
 8012bfa:	f1b8 0f1f 	cmp.w	r8, #31
 8012bfe:	dd1f      	ble.n	8012c40 <_strtod_l+0x5b8>
 8012c00:	2500      	movs	r5, #0
 8012c02:	462e      	mov	r6, r5
 8012c04:	9507      	str	r5, [sp, #28]
 8012c06:	9505      	str	r5, [sp, #20]
 8012c08:	2322      	movs	r3, #34	; 0x22
 8012c0a:	f04f 0a00 	mov.w	sl, #0
 8012c0e:	f04f 0b00 	mov.w	fp, #0
 8012c12:	6023      	str	r3, [r4, #0]
 8012c14:	e786      	b.n	8012b24 <_strtod_l+0x49c>
 8012c16:	bf00      	nop
 8012c18:	08016095 	.word	0x08016095
 8012c1c:	080160d8 	.word	0x080160d8
 8012c20:	0801608d 	.word	0x0801608d
 8012c24:	0801621c 	.word	0x0801621c
 8012c28:	080164c8 	.word	0x080164c8
 8012c2c:	080163a8 	.word	0x080163a8
 8012c30:	08016380 	.word	0x08016380
 8012c34:	7ff00000 	.word	0x7ff00000
 8012c38:	7ca00000 	.word	0x7ca00000
 8012c3c:	7fefffff 	.word	0x7fefffff
 8012c40:	f018 0310 	ands.w	r3, r8, #16
 8012c44:	bf18      	it	ne
 8012c46:	236a      	movne	r3, #106	; 0x6a
 8012c48:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8012ff8 <_strtod_l+0x970>
 8012c4c:	9304      	str	r3, [sp, #16]
 8012c4e:	4650      	mov	r0, sl
 8012c50:	4659      	mov	r1, fp
 8012c52:	2300      	movs	r3, #0
 8012c54:	f018 0f01 	tst.w	r8, #1
 8012c58:	d004      	beq.n	8012c64 <_strtod_l+0x5dc>
 8012c5a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8012c5e:	f7ed fce3 	bl	8000628 <__aeabi_dmul>
 8012c62:	2301      	movs	r3, #1
 8012c64:	ea5f 0868 	movs.w	r8, r8, asr #1
 8012c68:	f109 0908 	add.w	r9, r9, #8
 8012c6c:	d1f2      	bne.n	8012c54 <_strtod_l+0x5cc>
 8012c6e:	b10b      	cbz	r3, 8012c74 <_strtod_l+0x5ec>
 8012c70:	4682      	mov	sl, r0
 8012c72:	468b      	mov	fp, r1
 8012c74:	9b04      	ldr	r3, [sp, #16]
 8012c76:	b1c3      	cbz	r3, 8012caa <_strtod_l+0x622>
 8012c78:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8012c7c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8012c80:	2b00      	cmp	r3, #0
 8012c82:	4659      	mov	r1, fp
 8012c84:	dd11      	ble.n	8012caa <_strtod_l+0x622>
 8012c86:	2b1f      	cmp	r3, #31
 8012c88:	f340 8124 	ble.w	8012ed4 <_strtod_l+0x84c>
 8012c8c:	2b34      	cmp	r3, #52	; 0x34
 8012c8e:	bfde      	ittt	le
 8012c90:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8012c94:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8012c98:	fa03 f202 	lslle.w	r2, r3, r2
 8012c9c:	f04f 0a00 	mov.w	sl, #0
 8012ca0:	bfcc      	ite	gt
 8012ca2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8012ca6:	ea02 0b01 	andle.w	fp, r2, r1
 8012caa:	2200      	movs	r2, #0
 8012cac:	2300      	movs	r3, #0
 8012cae:	4650      	mov	r0, sl
 8012cb0:	4659      	mov	r1, fp
 8012cb2:	f7ed ff21 	bl	8000af8 <__aeabi_dcmpeq>
 8012cb6:	2800      	cmp	r0, #0
 8012cb8:	d1a2      	bne.n	8012c00 <_strtod_l+0x578>
 8012cba:	9b07      	ldr	r3, [sp, #28]
 8012cbc:	9300      	str	r3, [sp, #0]
 8012cbe:	9908      	ldr	r1, [sp, #32]
 8012cc0:	462b      	mov	r3, r5
 8012cc2:	463a      	mov	r2, r7
 8012cc4:	4620      	mov	r0, r4
 8012cc6:	f001 ff23 	bl	8014b10 <__s2b>
 8012cca:	9007      	str	r0, [sp, #28]
 8012ccc:	2800      	cmp	r0, #0
 8012cce:	f43f af1f 	beq.w	8012b10 <_strtod_l+0x488>
 8012cd2:	9b05      	ldr	r3, [sp, #20]
 8012cd4:	1b9e      	subs	r6, r3, r6
 8012cd6:	9b06      	ldr	r3, [sp, #24]
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	bfb4      	ite	lt
 8012cdc:	4633      	movlt	r3, r6
 8012cde:	2300      	movge	r3, #0
 8012ce0:	930c      	str	r3, [sp, #48]	; 0x30
 8012ce2:	9b06      	ldr	r3, [sp, #24]
 8012ce4:	2500      	movs	r5, #0
 8012ce6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012cea:	9312      	str	r3, [sp, #72]	; 0x48
 8012cec:	462e      	mov	r6, r5
 8012cee:	9b07      	ldr	r3, [sp, #28]
 8012cf0:	4620      	mov	r0, r4
 8012cf2:	6859      	ldr	r1, [r3, #4]
 8012cf4:	f001 fe64 	bl	80149c0 <_Balloc>
 8012cf8:	9005      	str	r0, [sp, #20]
 8012cfa:	2800      	cmp	r0, #0
 8012cfc:	f43f af0c 	beq.w	8012b18 <_strtod_l+0x490>
 8012d00:	9b07      	ldr	r3, [sp, #28]
 8012d02:	691a      	ldr	r2, [r3, #16]
 8012d04:	3202      	adds	r2, #2
 8012d06:	f103 010c 	add.w	r1, r3, #12
 8012d0a:	0092      	lsls	r2, r2, #2
 8012d0c:	300c      	adds	r0, #12
 8012d0e:	f7fe fc60 	bl	80115d2 <memcpy>
 8012d12:	ec4b ab10 	vmov	d0, sl, fp
 8012d16:	aa1a      	add	r2, sp, #104	; 0x68
 8012d18:	a919      	add	r1, sp, #100	; 0x64
 8012d1a:	4620      	mov	r0, r4
 8012d1c:	f002 fa3e 	bl	801519c <__d2b>
 8012d20:	ec4b ab18 	vmov	d8, sl, fp
 8012d24:	9018      	str	r0, [sp, #96]	; 0x60
 8012d26:	2800      	cmp	r0, #0
 8012d28:	f43f aef6 	beq.w	8012b18 <_strtod_l+0x490>
 8012d2c:	2101      	movs	r1, #1
 8012d2e:	4620      	mov	r0, r4
 8012d30:	f001 ff88 	bl	8014c44 <__i2b>
 8012d34:	4606      	mov	r6, r0
 8012d36:	2800      	cmp	r0, #0
 8012d38:	f43f aeee 	beq.w	8012b18 <_strtod_l+0x490>
 8012d3c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012d3e:	9904      	ldr	r1, [sp, #16]
 8012d40:	2b00      	cmp	r3, #0
 8012d42:	bfab      	itete	ge
 8012d44:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8012d46:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8012d48:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8012d4a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8012d4e:	bfac      	ite	ge
 8012d50:	eb03 0902 	addge.w	r9, r3, r2
 8012d54:	1ad7      	sublt	r7, r2, r3
 8012d56:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8012d58:	eba3 0801 	sub.w	r8, r3, r1
 8012d5c:	4490      	add	r8, r2
 8012d5e:	4ba1      	ldr	r3, [pc, #644]	; (8012fe4 <_strtod_l+0x95c>)
 8012d60:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8012d64:	4598      	cmp	r8, r3
 8012d66:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8012d6a:	f280 80c7 	bge.w	8012efc <_strtod_l+0x874>
 8012d6e:	eba3 0308 	sub.w	r3, r3, r8
 8012d72:	2b1f      	cmp	r3, #31
 8012d74:	eba2 0203 	sub.w	r2, r2, r3
 8012d78:	f04f 0101 	mov.w	r1, #1
 8012d7c:	f300 80b1 	bgt.w	8012ee2 <_strtod_l+0x85a>
 8012d80:	fa01 f303 	lsl.w	r3, r1, r3
 8012d84:	930d      	str	r3, [sp, #52]	; 0x34
 8012d86:	2300      	movs	r3, #0
 8012d88:	9308      	str	r3, [sp, #32]
 8012d8a:	eb09 0802 	add.w	r8, r9, r2
 8012d8e:	9b04      	ldr	r3, [sp, #16]
 8012d90:	45c1      	cmp	r9, r8
 8012d92:	4417      	add	r7, r2
 8012d94:	441f      	add	r7, r3
 8012d96:	464b      	mov	r3, r9
 8012d98:	bfa8      	it	ge
 8012d9a:	4643      	movge	r3, r8
 8012d9c:	42bb      	cmp	r3, r7
 8012d9e:	bfa8      	it	ge
 8012da0:	463b      	movge	r3, r7
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	bfc2      	ittt	gt
 8012da6:	eba8 0803 	subgt.w	r8, r8, r3
 8012daa:	1aff      	subgt	r7, r7, r3
 8012dac:	eba9 0903 	subgt.w	r9, r9, r3
 8012db0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	dd17      	ble.n	8012de6 <_strtod_l+0x75e>
 8012db6:	4631      	mov	r1, r6
 8012db8:	461a      	mov	r2, r3
 8012dba:	4620      	mov	r0, r4
 8012dbc:	f002 f802 	bl	8014dc4 <__pow5mult>
 8012dc0:	4606      	mov	r6, r0
 8012dc2:	2800      	cmp	r0, #0
 8012dc4:	f43f aea8 	beq.w	8012b18 <_strtod_l+0x490>
 8012dc8:	4601      	mov	r1, r0
 8012dca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8012dcc:	4620      	mov	r0, r4
 8012dce:	f001 ff4f 	bl	8014c70 <__multiply>
 8012dd2:	900b      	str	r0, [sp, #44]	; 0x2c
 8012dd4:	2800      	cmp	r0, #0
 8012dd6:	f43f ae9f 	beq.w	8012b18 <_strtod_l+0x490>
 8012dda:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012ddc:	4620      	mov	r0, r4
 8012dde:	f001 fe2f 	bl	8014a40 <_Bfree>
 8012de2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012de4:	9318      	str	r3, [sp, #96]	; 0x60
 8012de6:	f1b8 0f00 	cmp.w	r8, #0
 8012dea:	f300 808c 	bgt.w	8012f06 <_strtod_l+0x87e>
 8012dee:	9b06      	ldr	r3, [sp, #24]
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	dd08      	ble.n	8012e06 <_strtod_l+0x77e>
 8012df4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012df6:	9905      	ldr	r1, [sp, #20]
 8012df8:	4620      	mov	r0, r4
 8012dfa:	f001 ffe3 	bl	8014dc4 <__pow5mult>
 8012dfe:	9005      	str	r0, [sp, #20]
 8012e00:	2800      	cmp	r0, #0
 8012e02:	f43f ae89 	beq.w	8012b18 <_strtod_l+0x490>
 8012e06:	2f00      	cmp	r7, #0
 8012e08:	dd08      	ble.n	8012e1c <_strtod_l+0x794>
 8012e0a:	9905      	ldr	r1, [sp, #20]
 8012e0c:	463a      	mov	r2, r7
 8012e0e:	4620      	mov	r0, r4
 8012e10:	f002 f832 	bl	8014e78 <__lshift>
 8012e14:	9005      	str	r0, [sp, #20]
 8012e16:	2800      	cmp	r0, #0
 8012e18:	f43f ae7e 	beq.w	8012b18 <_strtod_l+0x490>
 8012e1c:	f1b9 0f00 	cmp.w	r9, #0
 8012e20:	dd08      	ble.n	8012e34 <_strtod_l+0x7ac>
 8012e22:	4631      	mov	r1, r6
 8012e24:	464a      	mov	r2, r9
 8012e26:	4620      	mov	r0, r4
 8012e28:	f002 f826 	bl	8014e78 <__lshift>
 8012e2c:	4606      	mov	r6, r0
 8012e2e:	2800      	cmp	r0, #0
 8012e30:	f43f ae72 	beq.w	8012b18 <_strtod_l+0x490>
 8012e34:	9a05      	ldr	r2, [sp, #20]
 8012e36:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012e38:	4620      	mov	r0, r4
 8012e3a:	f002 f8a9 	bl	8014f90 <__mdiff>
 8012e3e:	4605      	mov	r5, r0
 8012e40:	2800      	cmp	r0, #0
 8012e42:	f43f ae69 	beq.w	8012b18 <_strtod_l+0x490>
 8012e46:	68c3      	ldr	r3, [r0, #12]
 8012e48:	930b      	str	r3, [sp, #44]	; 0x2c
 8012e4a:	2300      	movs	r3, #0
 8012e4c:	60c3      	str	r3, [r0, #12]
 8012e4e:	4631      	mov	r1, r6
 8012e50:	f002 f882 	bl	8014f58 <__mcmp>
 8012e54:	2800      	cmp	r0, #0
 8012e56:	da60      	bge.n	8012f1a <_strtod_l+0x892>
 8012e58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012e5a:	ea53 030a 	orrs.w	r3, r3, sl
 8012e5e:	f040 8082 	bne.w	8012f66 <_strtod_l+0x8de>
 8012e62:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	d17d      	bne.n	8012f66 <_strtod_l+0x8de>
 8012e6a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012e6e:	0d1b      	lsrs	r3, r3, #20
 8012e70:	051b      	lsls	r3, r3, #20
 8012e72:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8012e76:	d976      	bls.n	8012f66 <_strtod_l+0x8de>
 8012e78:	696b      	ldr	r3, [r5, #20]
 8012e7a:	b913      	cbnz	r3, 8012e82 <_strtod_l+0x7fa>
 8012e7c:	692b      	ldr	r3, [r5, #16]
 8012e7e:	2b01      	cmp	r3, #1
 8012e80:	dd71      	ble.n	8012f66 <_strtod_l+0x8de>
 8012e82:	4629      	mov	r1, r5
 8012e84:	2201      	movs	r2, #1
 8012e86:	4620      	mov	r0, r4
 8012e88:	f001 fff6 	bl	8014e78 <__lshift>
 8012e8c:	4631      	mov	r1, r6
 8012e8e:	4605      	mov	r5, r0
 8012e90:	f002 f862 	bl	8014f58 <__mcmp>
 8012e94:	2800      	cmp	r0, #0
 8012e96:	dd66      	ble.n	8012f66 <_strtod_l+0x8de>
 8012e98:	9904      	ldr	r1, [sp, #16]
 8012e9a:	4a53      	ldr	r2, [pc, #332]	; (8012fe8 <_strtod_l+0x960>)
 8012e9c:	465b      	mov	r3, fp
 8012e9e:	2900      	cmp	r1, #0
 8012ea0:	f000 8081 	beq.w	8012fa6 <_strtod_l+0x91e>
 8012ea4:	ea02 010b 	and.w	r1, r2, fp
 8012ea8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8012eac:	dc7b      	bgt.n	8012fa6 <_strtod_l+0x91e>
 8012eae:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8012eb2:	f77f aea9 	ble.w	8012c08 <_strtod_l+0x580>
 8012eb6:	4b4d      	ldr	r3, [pc, #308]	; (8012fec <_strtod_l+0x964>)
 8012eb8:	4650      	mov	r0, sl
 8012eba:	4659      	mov	r1, fp
 8012ebc:	2200      	movs	r2, #0
 8012ebe:	f7ed fbb3 	bl	8000628 <__aeabi_dmul>
 8012ec2:	460b      	mov	r3, r1
 8012ec4:	4303      	orrs	r3, r0
 8012ec6:	bf08      	it	eq
 8012ec8:	2322      	moveq	r3, #34	; 0x22
 8012eca:	4682      	mov	sl, r0
 8012ecc:	468b      	mov	fp, r1
 8012ece:	bf08      	it	eq
 8012ed0:	6023      	streq	r3, [r4, #0]
 8012ed2:	e62b      	b.n	8012b2c <_strtod_l+0x4a4>
 8012ed4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8012edc:	ea03 0a0a 	and.w	sl, r3, sl
 8012ee0:	e6e3      	b.n	8012caa <_strtod_l+0x622>
 8012ee2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8012ee6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8012eea:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8012eee:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8012ef2:	fa01 f308 	lsl.w	r3, r1, r8
 8012ef6:	9308      	str	r3, [sp, #32]
 8012ef8:	910d      	str	r1, [sp, #52]	; 0x34
 8012efa:	e746      	b.n	8012d8a <_strtod_l+0x702>
 8012efc:	2300      	movs	r3, #0
 8012efe:	9308      	str	r3, [sp, #32]
 8012f00:	2301      	movs	r3, #1
 8012f02:	930d      	str	r3, [sp, #52]	; 0x34
 8012f04:	e741      	b.n	8012d8a <_strtod_l+0x702>
 8012f06:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012f08:	4642      	mov	r2, r8
 8012f0a:	4620      	mov	r0, r4
 8012f0c:	f001 ffb4 	bl	8014e78 <__lshift>
 8012f10:	9018      	str	r0, [sp, #96]	; 0x60
 8012f12:	2800      	cmp	r0, #0
 8012f14:	f47f af6b 	bne.w	8012dee <_strtod_l+0x766>
 8012f18:	e5fe      	b.n	8012b18 <_strtod_l+0x490>
 8012f1a:	465f      	mov	r7, fp
 8012f1c:	d16e      	bne.n	8012ffc <_strtod_l+0x974>
 8012f1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012f20:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012f24:	b342      	cbz	r2, 8012f78 <_strtod_l+0x8f0>
 8012f26:	4a32      	ldr	r2, [pc, #200]	; (8012ff0 <_strtod_l+0x968>)
 8012f28:	4293      	cmp	r3, r2
 8012f2a:	d128      	bne.n	8012f7e <_strtod_l+0x8f6>
 8012f2c:	9b04      	ldr	r3, [sp, #16]
 8012f2e:	4651      	mov	r1, sl
 8012f30:	b1eb      	cbz	r3, 8012f6e <_strtod_l+0x8e6>
 8012f32:	4b2d      	ldr	r3, [pc, #180]	; (8012fe8 <_strtod_l+0x960>)
 8012f34:	403b      	ands	r3, r7
 8012f36:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8012f3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012f3e:	d819      	bhi.n	8012f74 <_strtod_l+0x8ec>
 8012f40:	0d1b      	lsrs	r3, r3, #20
 8012f42:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012f46:	fa02 f303 	lsl.w	r3, r2, r3
 8012f4a:	4299      	cmp	r1, r3
 8012f4c:	d117      	bne.n	8012f7e <_strtod_l+0x8f6>
 8012f4e:	4b29      	ldr	r3, [pc, #164]	; (8012ff4 <_strtod_l+0x96c>)
 8012f50:	429f      	cmp	r7, r3
 8012f52:	d102      	bne.n	8012f5a <_strtod_l+0x8d2>
 8012f54:	3101      	adds	r1, #1
 8012f56:	f43f addf 	beq.w	8012b18 <_strtod_l+0x490>
 8012f5a:	4b23      	ldr	r3, [pc, #140]	; (8012fe8 <_strtod_l+0x960>)
 8012f5c:	403b      	ands	r3, r7
 8012f5e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8012f62:	f04f 0a00 	mov.w	sl, #0
 8012f66:	9b04      	ldr	r3, [sp, #16]
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d1a4      	bne.n	8012eb6 <_strtod_l+0x82e>
 8012f6c:	e5de      	b.n	8012b2c <_strtod_l+0x4a4>
 8012f6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012f72:	e7ea      	b.n	8012f4a <_strtod_l+0x8c2>
 8012f74:	4613      	mov	r3, r2
 8012f76:	e7e8      	b.n	8012f4a <_strtod_l+0x8c2>
 8012f78:	ea53 030a 	orrs.w	r3, r3, sl
 8012f7c:	d08c      	beq.n	8012e98 <_strtod_l+0x810>
 8012f7e:	9b08      	ldr	r3, [sp, #32]
 8012f80:	b1db      	cbz	r3, 8012fba <_strtod_l+0x932>
 8012f82:	423b      	tst	r3, r7
 8012f84:	d0ef      	beq.n	8012f66 <_strtod_l+0x8de>
 8012f86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012f88:	9a04      	ldr	r2, [sp, #16]
 8012f8a:	4650      	mov	r0, sl
 8012f8c:	4659      	mov	r1, fp
 8012f8e:	b1c3      	cbz	r3, 8012fc2 <_strtod_l+0x93a>
 8012f90:	f7ff fb5b 	bl	801264a <sulp>
 8012f94:	4602      	mov	r2, r0
 8012f96:	460b      	mov	r3, r1
 8012f98:	ec51 0b18 	vmov	r0, r1, d8
 8012f9c:	f7ed f98e 	bl	80002bc <__adddf3>
 8012fa0:	4682      	mov	sl, r0
 8012fa2:	468b      	mov	fp, r1
 8012fa4:	e7df      	b.n	8012f66 <_strtod_l+0x8de>
 8012fa6:	4013      	ands	r3, r2
 8012fa8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8012fac:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8012fb0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012fb4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8012fb8:	e7d5      	b.n	8012f66 <_strtod_l+0x8de>
 8012fba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012fbc:	ea13 0f0a 	tst.w	r3, sl
 8012fc0:	e7e0      	b.n	8012f84 <_strtod_l+0x8fc>
 8012fc2:	f7ff fb42 	bl	801264a <sulp>
 8012fc6:	4602      	mov	r2, r0
 8012fc8:	460b      	mov	r3, r1
 8012fca:	ec51 0b18 	vmov	r0, r1, d8
 8012fce:	f7ed f973 	bl	80002b8 <__aeabi_dsub>
 8012fd2:	2200      	movs	r2, #0
 8012fd4:	2300      	movs	r3, #0
 8012fd6:	4682      	mov	sl, r0
 8012fd8:	468b      	mov	fp, r1
 8012fda:	f7ed fd8d 	bl	8000af8 <__aeabi_dcmpeq>
 8012fde:	2800      	cmp	r0, #0
 8012fe0:	d0c1      	beq.n	8012f66 <_strtod_l+0x8de>
 8012fe2:	e611      	b.n	8012c08 <_strtod_l+0x580>
 8012fe4:	fffffc02 	.word	0xfffffc02
 8012fe8:	7ff00000 	.word	0x7ff00000
 8012fec:	39500000 	.word	0x39500000
 8012ff0:	000fffff 	.word	0x000fffff
 8012ff4:	7fefffff 	.word	0x7fefffff
 8012ff8:	080160f0 	.word	0x080160f0
 8012ffc:	4631      	mov	r1, r6
 8012ffe:	4628      	mov	r0, r5
 8013000:	f002 f928 	bl	8015254 <__ratio>
 8013004:	ec59 8b10 	vmov	r8, r9, d0
 8013008:	ee10 0a10 	vmov	r0, s0
 801300c:	2200      	movs	r2, #0
 801300e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013012:	4649      	mov	r1, r9
 8013014:	f7ed fd84 	bl	8000b20 <__aeabi_dcmple>
 8013018:	2800      	cmp	r0, #0
 801301a:	d07a      	beq.n	8013112 <_strtod_l+0xa8a>
 801301c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801301e:	2b00      	cmp	r3, #0
 8013020:	d04a      	beq.n	80130b8 <_strtod_l+0xa30>
 8013022:	4b95      	ldr	r3, [pc, #596]	; (8013278 <_strtod_l+0xbf0>)
 8013024:	2200      	movs	r2, #0
 8013026:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801302a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8013278 <_strtod_l+0xbf0>
 801302e:	f04f 0800 	mov.w	r8, #0
 8013032:	4b92      	ldr	r3, [pc, #584]	; (801327c <_strtod_l+0xbf4>)
 8013034:	403b      	ands	r3, r7
 8013036:	930d      	str	r3, [sp, #52]	; 0x34
 8013038:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801303a:	4b91      	ldr	r3, [pc, #580]	; (8013280 <_strtod_l+0xbf8>)
 801303c:	429a      	cmp	r2, r3
 801303e:	f040 80b0 	bne.w	80131a2 <_strtod_l+0xb1a>
 8013042:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013046:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801304a:	ec4b ab10 	vmov	d0, sl, fp
 801304e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013052:	f002 f827 	bl	80150a4 <__ulp>
 8013056:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801305a:	ec53 2b10 	vmov	r2, r3, d0
 801305e:	f7ed fae3 	bl	8000628 <__aeabi_dmul>
 8013062:	4652      	mov	r2, sl
 8013064:	465b      	mov	r3, fp
 8013066:	f7ed f929 	bl	80002bc <__adddf3>
 801306a:	460b      	mov	r3, r1
 801306c:	4983      	ldr	r1, [pc, #524]	; (801327c <_strtod_l+0xbf4>)
 801306e:	4a85      	ldr	r2, [pc, #532]	; (8013284 <_strtod_l+0xbfc>)
 8013070:	4019      	ands	r1, r3
 8013072:	4291      	cmp	r1, r2
 8013074:	4682      	mov	sl, r0
 8013076:	d960      	bls.n	801313a <_strtod_l+0xab2>
 8013078:	ee18 3a90 	vmov	r3, s17
 801307c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8013080:	4293      	cmp	r3, r2
 8013082:	d104      	bne.n	801308e <_strtod_l+0xa06>
 8013084:	ee18 3a10 	vmov	r3, s16
 8013088:	3301      	adds	r3, #1
 801308a:	f43f ad45 	beq.w	8012b18 <_strtod_l+0x490>
 801308e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8013290 <_strtod_l+0xc08>
 8013092:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8013096:	9918      	ldr	r1, [sp, #96]	; 0x60
 8013098:	4620      	mov	r0, r4
 801309a:	f001 fcd1 	bl	8014a40 <_Bfree>
 801309e:	9905      	ldr	r1, [sp, #20]
 80130a0:	4620      	mov	r0, r4
 80130a2:	f001 fccd 	bl	8014a40 <_Bfree>
 80130a6:	4631      	mov	r1, r6
 80130a8:	4620      	mov	r0, r4
 80130aa:	f001 fcc9 	bl	8014a40 <_Bfree>
 80130ae:	4629      	mov	r1, r5
 80130b0:	4620      	mov	r0, r4
 80130b2:	f001 fcc5 	bl	8014a40 <_Bfree>
 80130b6:	e61a      	b.n	8012cee <_strtod_l+0x666>
 80130b8:	f1ba 0f00 	cmp.w	sl, #0
 80130bc:	d11b      	bne.n	80130f6 <_strtod_l+0xa6e>
 80130be:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80130c2:	b9f3      	cbnz	r3, 8013102 <_strtod_l+0xa7a>
 80130c4:	4b6c      	ldr	r3, [pc, #432]	; (8013278 <_strtod_l+0xbf0>)
 80130c6:	2200      	movs	r2, #0
 80130c8:	4640      	mov	r0, r8
 80130ca:	4649      	mov	r1, r9
 80130cc:	f7ed fd1e 	bl	8000b0c <__aeabi_dcmplt>
 80130d0:	b9d0      	cbnz	r0, 8013108 <_strtod_l+0xa80>
 80130d2:	4640      	mov	r0, r8
 80130d4:	4649      	mov	r1, r9
 80130d6:	4b6c      	ldr	r3, [pc, #432]	; (8013288 <_strtod_l+0xc00>)
 80130d8:	2200      	movs	r2, #0
 80130da:	f7ed faa5 	bl	8000628 <__aeabi_dmul>
 80130de:	4680      	mov	r8, r0
 80130e0:	4689      	mov	r9, r1
 80130e2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80130e6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80130ea:	9315      	str	r3, [sp, #84]	; 0x54
 80130ec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80130f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80130f4:	e79d      	b.n	8013032 <_strtod_l+0x9aa>
 80130f6:	f1ba 0f01 	cmp.w	sl, #1
 80130fa:	d102      	bne.n	8013102 <_strtod_l+0xa7a>
 80130fc:	2f00      	cmp	r7, #0
 80130fe:	f43f ad83 	beq.w	8012c08 <_strtod_l+0x580>
 8013102:	4b62      	ldr	r3, [pc, #392]	; (801328c <_strtod_l+0xc04>)
 8013104:	2200      	movs	r2, #0
 8013106:	e78e      	b.n	8013026 <_strtod_l+0x99e>
 8013108:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8013288 <_strtod_l+0xc00>
 801310c:	f04f 0800 	mov.w	r8, #0
 8013110:	e7e7      	b.n	80130e2 <_strtod_l+0xa5a>
 8013112:	4b5d      	ldr	r3, [pc, #372]	; (8013288 <_strtod_l+0xc00>)
 8013114:	4640      	mov	r0, r8
 8013116:	4649      	mov	r1, r9
 8013118:	2200      	movs	r2, #0
 801311a:	f7ed fa85 	bl	8000628 <__aeabi_dmul>
 801311e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013120:	4680      	mov	r8, r0
 8013122:	4689      	mov	r9, r1
 8013124:	b933      	cbnz	r3, 8013134 <_strtod_l+0xaac>
 8013126:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801312a:	900e      	str	r0, [sp, #56]	; 0x38
 801312c:	930f      	str	r3, [sp, #60]	; 0x3c
 801312e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8013132:	e7dd      	b.n	80130f0 <_strtod_l+0xa68>
 8013134:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8013138:	e7f9      	b.n	801312e <_strtod_l+0xaa6>
 801313a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801313e:	9b04      	ldr	r3, [sp, #16]
 8013140:	2b00      	cmp	r3, #0
 8013142:	d1a8      	bne.n	8013096 <_strtod_l+0xa0e>
 8013144:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013148:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801314a:	0d1b      	lsrs	r3, r3, #20
 801314c:	051b      	lsls	r3, r3, #20
 801314e:	429a      	cmp	r2, r3
 8013150:	d1a1      	bne.n	8013096 <_strtod_l+0xa0e>
 8013152:	4640      	mov	r0, r8
 8013154:	4649      	mov	r1, r9
 8013156:	f7ed fdaf 	bl	8000cb8 <__aeabi_d2lz>
 801315a:	f7ed fa37 	bl	80005cc <__aeabi_l2d>
 801315e:	4602      	mov	r2, r0
 8013160:	460b      	mov	r3, r1
 8013162:	4640      	mov	r0, r8
 8013164:	4649      	mov	r1, r9
 8013166:	f7ed f8a7 	bl	80002b8 <__aeabi_dsub>
 801316a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801316c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013170:	ea43 030a 	orr.w	r3, r3, sl
 8013174:	4313      	orrs	r3, r2
 8013176:	4680      	mov	r8, r0
 8013178:	4689      	mov	r9, r1
 801317a:	d055      	beq.n	8013228 <_strtod_l+0xba0>
 801317c:	a336      	add	r3, pc, #216	; (adr r3, 8013258 <_strtod_l+0xbd0>)
 801317e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013182:	f7ed fcc3 	bl	8000b0c <__aeabi_dcmplt>
 8013186:	2800      	cmp	r0, #0
 8013188:	f47f acd0 	bne.w	8012b2c <_strtod_l+0x4a4>
 801318c:	a334      	add	r3, pc, #208	; (adr r3, 8013260 <_strtod_l+0xbd8>)
 801318e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013192:	4640      	mov	r0, r8
 8013194:	4649      	mov	r1, r9
 8013196:	f7ed fcd7 	bl	8000b48 <__aeabi_dcmpgt>
 801319a:	2800      	cmp	r0, #0
 801319c:	f43f af7b 	beq.w	8013096 <_strtod_l+0xa0e>
 80131a0:	e4c4      	b.n	8012b2c <_strtod_l+0x4a4>
 80131a2:	9b04      	ldr	r3, [sp, #16]
 80131a4:	b333      	cbz	r3, 80131f4 <_strtod_l+0xb6c>
 80131a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80131a8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80131ac:	d822      	bhi.n	80131f4 <_strtod_l+0xb6c>
 80131ae:	a32e      	add	r3, pc, #184	; (adr r3, 8013268 <_strtod_l+0xbe0>)
 80131b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131b4:	4640      	mov	r0, r8
 80131b6:	4649      	mov	r1, r9
 80131b8:	f7ed fcb2 	bl	8000b20 <__aeabi_dcmple>
 80131bc:	b1a0      	cbz	r0, 80131e8 <_strtod_l+0xb60>
 80131be:	4649      	mov	r1, r9
 80131c0:	4640      	mov	r0, r8
 80131c2:	f7ed fd09 	bl	8000bd8 <__aeabi_d2uiz>
 80131c6:	2801      	cmp	r0, #1
 80131c8:	bf38      	it	cc
 80131ca:	2001      	movcc	r0, #1
 80131cc:	f7ed f9b2 	bl	8000534 <__aeabi_ui2d>
 80131d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80131d2:	4680      	mov	r8, r0
 80131d4:	4689      	mov	r9, r1
 80131d6:	bb23      	cbnz	r3, 8013222 <_strtod_l+0xb9a>
 80131d8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80131dc:	9010      	str	r0, [sp, #64]	; 0x40
 80131de:	9311      	str	r3, [sp, #68]	; 0x44
 80131e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80131e4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80131e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80131ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80131ec:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80131f0:	1a9b      	subs	r3, r3, r2
 80131f2:	9309      	str	r3, [sp, #36]	; 0x24
 80131f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80131f8:	eeb0 0a48 	vmov.f32	s0, s16
 80131fc:	eef0 0a68 	vmov.f32	s1, s17
 8013200:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013204:	f001 ff4e 	bl	80150a4 <__ulp>
 8013208:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801320c:	ec53 2b10 	vmov	r2, r3, d0
 8013210:	f7ed fa0a 	bl	8000628 <__aeabi_dmul>
 8013214:	ec53 2b18 	vmov	r2, r3, d8
 8013218:	f7ed f850 	bl	80002bc <__adddf3>
 801321c:	4682      	mov	sl, r0
 801321e:	468b      	mov	fp, r1
 8013220:	e78d      	b.n	801313e <_strtod_l+0xab6>
 8013222:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8013226:	e7db      	b.n	80131e0 <_strtod_l+0xb58>
 8013228:	a311      	add	r3, pc, #68	; (adr r3, 8013270 <_strtod_l+0xbe8>)
 801322a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801322e:	f7ed fc6d 	bl	8000b0c <__aeabi_dcmplt>
 8013232:	e7b2      	b.n	801319a <_strtod_l+0xb12>
 8013234:	2300      	movs	r3, #0
 8013236:	930a      	str	r3, [sp, #40]	; 0x28
 8013238:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801323a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801323c:	6013      	str	r3, [r2, #0]
 801323e:	f7ff ba6b 	b.w	8012718 <_strtod_l+0x90>
 8013242:	2a65      	cmp	r2, #101	; 0x65
 8013244:	f43f ab5f 	beq.w	8012906 <_strtod_l+0x27e>
 8013248:	2a45      	cmp	r2, #69	; 0x45
 801324a:	f43f ab5c 	beq.w	8012906 <_strtod_l+0x27e>
 801324e:	2301      	movs	r3, #1
 8013250:	f7ff bb94 	b.w	801297c <_strtod_l+0x2f4>
 8013254:	f3af 8000 	nop.w
 8013258:	94a03595 	.word	0x94a03595
 801325c:	3fdfffff 	.word	0x3fdfffff
 8013260:	35afe535 	.word	0x35afe535
 8013264:	3fe00000 	.word	0x3fe00000
 8013268:	ffc00000 	.word	0xffc00000
 801326c:	41dfffff 	.word	0x41dfffff
 8013270:	94a03595 	.word	0x94a03595
 8013274:	3fcfffff 	.word	0x3fcfffff
 8013278:	3ff00000 	.word	0x3ff00000
 801327c:	7ff00000 	.word	0x7ff00000
 8013280:	7fe00000 	.word	0x7fe00000
 8013284:	7c9fffff 	.word	0x7c9fffff
 8013288:	3fe00000 	.word	0x3fe00000
 801328c:	bff00000 	.word	0xbff00000
 8013290:	7fefffff 	.word	0x7fefffff

08013294 <_strtod_r>:
 8013294:	4b01      	ldr	r3, [pc, #4]	; (801329c <_strtod_r+0x8>)
 8013296:	f7ff b9f7 	b.w	8012688 <_strtod_l>
 801329a:	bf00      	nop
 801329c:	20000078 	.word	0x20000078

080132a0 <_strtol_l.constprop.0>:
 80132a0:	2b01      	cmp	r3, #1
 80132a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80132a6:	d001      	beq.n	80132ac <_strtol_l.constprop.0+0xc>
 80132a8:	2b24      	cmp	r3, #36	; 0x24
 80132aa:	d906      	bls.n	80132ba <_strtol_l.constprop.0+0x1a>
 80132ac:	f7fe f86e 	bl	801138c <__errno>
 80132b0:	2316      	movs	r3, #22
 80132b2:	6003      	str	r3, [r0, #0]
 80132b4:	2000      	movs	r0, #0
 80132b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80132ba:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80133a0 <_strtol_l.constprop.0+0x100>
 80132be:	460d      	mov	r5, r1
 80132c0:	462e      	mov	r6, r5
 80132c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80132c6:	f814 700c 	ldrb.w	r7, [r4, ip]
 80132ca:	f017 0708 	ands.w	r7, r7, #8
 80132ce:	d1f7      	bne.n	80132c0 <_strtol_l.constprop.0+0x20>
 80132d0:	2c2d      	cmp	r4, #45	; 0x2d
 80132d2:	d132      	bne.n	801333a <_strtol_l.constprop.0+0x9a>
 80132d4:	782c      	ldrb	r4, [r5, #0]
 80132d6:	2701      	movs	r7, #1
 80132d8:	1cb5      	adds	r5, r6, #2
 80132da:	2b00      	cmp	r3, #0
 80132dc:	d05b      	beq.n	8013396 <_strtol_l.constprop.0+0xf6>
 80132de:	2b10      	cmp	r3, #16
 80132e0:	d109      	bne.n	80132f6 <_strtol_l.constprop.0+0x56>
 80132e2:	2c30      	cmp	r4, #48	; 0x30
 80132e4:	d107      	bne.n	80132f6 <_strtol_l.constprop.0+0x56>
 80132e6:	782c      	ldrb	r4, [r5, #0]
 80132e8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80132ec:	2c58      	cmp	r4, #88	; 0x58
 80132ee:	d14d      	bne.n	801338c <_strtol_l.constprop.0+0xec>
 80132f0:	786c      	ldrb	r4, [r5, #1]
 80132f2:	2310      	movs	r3, #16
 80132f4:	3502      	adds	r5, #2
 80132f6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80132fa:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80132fe:	f04f 0c00 	mov.w	ip, #0
 8013302:	fbb8 f9f3 	udiv	r9, r8, r3
 8013306:	4666      	mov	r6, ip
 8013308:	fb03 8a19 	mls	sl, r3, r9, r8
 801330c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8013310:	f1be 0f09 	cmp.w	lr, #9
 8013314:	d816      	bhi.n	8013344 <_strtol_l.constprop.0+0xa4>
 8013316:	4674      	mov	r4, lr
 8013318:	42a3      	cmp	r3, r4
 801331a:	dd24      	ble.n	8013366 <_strtol_l.constprop.0+0xc6>
 801331c:	f1bc 0f00 	cmp.w	ip, #0
 8013320:	db1e      	blt.n	8013360 <_strtol_l.constprop.0+0xc0>
 8013322:	45b1      	cmp	r9, r6
 8013324:	d31c      	bcc.n	8013360 <_strtol_l.constprop.0+0xc0>
 8013326:	d101      	bne.n	801332c <_strtol_l.constprop.0+0x8c>
 8013328:	45a2      	cmp	sl, r4
 801332a:	db19      	blt.n	8013360 <_strtol_l.constprop.0+0xc0>
 801332c:	fb06 4603 	mla	r6, r6, r3, r4
 8013330:	f04f 0c01 	mov.w	ip, #1
 8013334:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013338:	e7e8      	b.n	801330c <_strtol_l.constprop.0+0x6c>
 801333a:	2c2b      	cmp	r4, #43	; 0x2b
 801333c:	bf04      	itt	eq
 801333e:	782c      	ldrbeq	r4, [r5, #0]
 8013340:	1cb5      	addeq	r5, r6, #2
 8013342:	e7ca      	b.n	80132da <_strtol_l.constprop.0+0x3a>
 8013344:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8013348:	f1be 0f19 	cmp.w	lr, #25
 801334c:	d801      	bhi.n	8013352 <_strtol_l.constprop.0+0xb2>
 801334e:	3c37      	subs	r4, #55	; 0x37
 8013350:	e7e2      	b.n	8013318 <_strtol_l.constprop.0+0x78>
 8013352:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8013356:	f1be 0f19 	cmp.w	lr, #25
 801335a:	d804      	bhi.n	8013366 <_strtol_l.constprop.0+0xc6>
 801335c:	3c57      	subs	r4, #87	; 0x57
 801335e:	e7db      	b.n	8013318 <_strtol_l.constprop.0+0x78>
 8013360:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8013364:	e7e6      	b.n	8013334 <_strtol_l.constprop.0+0x94>
 8013366:	f1bc 0f00 	cmp.w	ip, #0
 801336a:	da05      	bge.n	8013378 <_strtol_l.constprop.0+0xd8>
 801336c:	2322      	movs	r3, #34	; 0x22
 801336e:	6003      	str	r3, [r0, #0]
 8013370:	4646      	mov	r6, r8
 8013372:	b942      	cbnz	r2, 8013386 <_strtol_l.constprop.0+0xe6>
 8013374:	4630      	mov	r0, r6
 8013376:	e79e      	b.n	80132b6 <_strtol_l.constprop.0+0x16>
 8013378:	b107      	cbz	r7, 801337c <_strtol_l.constprop.0+0xdc>
 801337a:	4276      	negs	r6, r6
 801337c:	2a00      	cmp	r2, #0
 801337e:	d0f9      	beq.n	8013374 <_strtol_l.constprop.0+0xd4>
 8013380:	f1bc 0f00 	cmp.w	ip, #0
 8013384:	d000      	beq.n	8013388 <_strtol_l.constprop.0+0xe8>
 8013386:	1e69      	subs	r1, r5, #1
 8013388:	6011      	str	r1, [r2, #0]
 801338a:	e7f3      	b.n	8013374 <_strtol_l.constprop.0+0xd4>
 801338c:	2430      	movs	r4, #48	; 0x30
 801338e:	2b00      	cmp	r3, #0
 8013390:	d1b1      	bne.n	80132f6 <_strtol_l.constprop.0+0x56>
 8013392:	2308      	movs	r3, #8
 8013394:	e7af      	b.n	80132f6 <_strtol_l.constprop.0+0x56>
 8013396:	2c30      	cmp	r4, #48	; 0x30
 8013398:	d0a5      	beq.n	80132e6 <_strtol_l.constprop.0+0x46>
 801339a:	230a      	movs	r3, #10
 801339c:	e7ab      	b.n	80132f6 <_strtol_l.constprop.0+0x56>
 801339e:	bf00      	nop
 80133a0:	08016119 	.word	0x08016119

080133a4 <_strtol_r>:
 80133a4:	f7ff bf7c 	b.w	80132a0 <_strtol_l.constprop.0>

080133a8 <_write_r>:
 80133a8:	b538      	push	{r3, r4, r5, lr}
 80133aa:	4d07      	ldr	r5, [pc, #28]	; (80133c8 <_write_r+0x20>)
 80133ac:	4604      	mov	r4, r0
 80133ae:	4608      	mov	r0, r1
 80133b0:	4611      	mov	r1, r2
 80133b2:	2200      	movs	r2, #0
 80133b4:	602a      	str	r2, [r5, #0]
 80133b6:	461a      	mov	r2, r3
 80133b8:	f7ee ff5d 	bl	8002276 <_write>
 80133bc:	1c43      	adds	r3, r0, #1
 80133be:	d102      	bne.n	80133c6 <_write_r+0x1e>
 80133c0:	682b      	ldr	r3, [r5, #0]
 80133c2:	b103      	cbz	r3, 80133c6 <_write_r+0x1e>
 80133c4:	6023      	str	r3, [r4, #0]
 80133c6:	bd38      	pop	{r3, r4, r5, pc}
 80133c8:	200027cc 	.word	0x200027cc

080133cc <_close_r>:
 80133cc:	b538      	push	{r3, r4, r5, lr}
 80133ce:	4d06      	ldr	r5, [pc, #24]	; (80133e8 <_close_r+0x1c>)
 80133d0:	2300      	movs	r3, #0
 80133d2:	4604      	mov	r4, r0
 80133d4:	4608      	mov	r0, r1
 80133d6:	602b      	str	r3, [r5, #0]
 80133d8:	f7ee ff69 	bl	80022ae <_close>
 80133dc:	1c43      	adds	r3, r0, #1
 80133de:	d102      	bne.n	80133e6 <_close_r+0x1a>
 80133e0:	682b      	ldr	r3, [r5, #0]
 80133e2:	b103      	cbz	r3, 80133e6 <_close_r+0x1a>
 80133e4:	6023      	str	r3, [r4, #0]
 80133e6:	bd38      	pop	{r3, r4, r5, pc}
 80133e8:	200027cc 	.word	0x200027cc

080133ec <quorem>:
 80133ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133f0:	6903      	ldr	r3, [r0, #16]
 80133f2:	690c      	ldr	r4, [r1, #16]
 80133f4:	42a3      	cmp	r3, r4
 80133f6:	4607      	mov	r7, r0
 80133f8:	f2c0 8081 	blt.w	80134fe <quorem+0x112>
 80133fc:	3c01      	subs	r4, #1
 80133fe:	f101 0814 	add.w	r8, r1, #20
 8013402:	f100 0514 	add.w	r5, r0, #20
 8013406:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801340a:	9301      	str	r3, [sp, #4]
 801340c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013410:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013414:	3301      	adds	r3, #1
 8013416:	429a      	cmp	r2, r3
 8013418:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801341c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013420:	fbb2 f6f3 	udiv	r6, r2, r3
 8013424:	d331      	bcc.n	801348a <quorem+0x9e>
 8013426:	f04f 0e00 	mov.w	lr, #0
 801342a:	4640      	mov	r0, r8
 801342c:	46ac      	mov	ip, r5
 801342e:	46f2      	mov	sl, lr
 8013430:	f850 2b04 	ldr.w	r2, [r0], #4
 8013434:	b293      	uxth	r3, r2
 8013436:	fb06 e303 	mla	r3, r6, r3, lr
 801343a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801343e:	b29b      	uxth	r3, r3
 8013440:	ebaa 0303 	sub.w	r3, sl, r3
 8013444:	f8dc a000 	ldr.w	sl, [ip]
 8013448:	0c12      	lsrs	r2, r2, #16
 801344a:	fa13 f38a 	uxtah	r3, r3, sl
 801344e:	fb06 e202 	mla	r2, r6, r2, lr
 8013452:	9300      	str	r3, [sp, #0]
 8013454:	9b00      	ldr	r3, [sp, #0]
 8013456:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801345a:	b292      	uxth	r2, r2
 801345c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8013460:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013464:	f8bd 3000 	ldrh.w	r3, [sp]
 8013468:	4581      	cmp	r9, r0
 801346a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801346e:	f84c 3b04 	str.w	r3, [ip], #4
 8013472:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8013476:	d2db      	bcs.n	8013430 <quorem+0x44>
 8013478:	f855 300b 	ldr.w	r3, [r5, fp]
 801347c:	b92b      	cbnz	r3, 801348a <quorem+0x9e>
 801347e:	9b01      	ldr	r3, [sp, #4]
 8013480:	3b04      	subs	r3, #4
 8013482:	429d      	cmp	r5, r3
 8013484:	461a      	mov	r2, r3
 8013486:	d32e      	bcc.n	80134e6 <quorem+0xfa>
 8013488:	613c      	str	r4, [r7, #16]
 801348a:	4638      	mov	r0, r7
 801348c:	f001 fd64 	bl	8014f58 <__mcmp>
 8013490:	2800      	cmp	r0, #0
 8013492:	db24      	blt.n	80134de <quorem+0xf2>
 8013494:	3601      	adds	r6, #1
 8013496:	4628      	mov	r0, r5
 8013498:	f04f 0c00 	mov.w	ip, #0
 801349c:	f858 2b04 	ldr.w	r2, [r8], #4
 80134a0:	f8d0 e000 	ldr.w	lr, [r0]
 80134a4:	b293      	uxth	r3, r2
 80134a6:	ebac 0303 	sub.w	r3, ip, r3
 80134aa:	0c12      	lsrs	r2, r2, #16
 80134ac:	fa13 f38e 	uxtah	r3, r3, lr
 80134b0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80134b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80134b8:	b29b      	uxth	r3, r3
 80134ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80134be:	45c1      	cmp	r9, r8
 80134c0:	f840 3b04 	str.w	r3, [r0], #4
 80134c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80134c8:	d2e8      	bcs.n	801349c <quorem+0xb0>
 80134ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80134ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80134d2:	b922      	cbnz	r2, 80134de <quorem+0xf2>
 80134d4:	3b04      	subs	r3, #4
 80134d6:	429d      	cmp	r5, r3
 80134d8:	461a      	mov	r2, r3
 80134da:	d30a      	bcc.n	80134f2 <quorem+0x106>
 80134dc:	613c      	str	r4, [r7, #16]
 80134de:	4630      	mov	r0, r6
 80134e0:	b003      	add	sp, #12
 80134e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134e6:	6812      	ldr	r2, [r2, #0]
 80134e8:	3b04      	subs	r3, #4
 80134ea:	2a00      	cmp	r2, #0
 80134ec:	d1cc      	bne.n	8013488 <quorem+0x9c>
 80134ee:	3c01      	subs	r4, #1
 80134f0:	e7c7      	b.n	8013482 <quorem+0x96>
 80134f2:	6812      	ldr	r2, [r2, #0]
 80134f4:	3b04      	subs	r3, #4
 80134f6:	2a00      	cmp	r2, #0
 80134f8:	d1f0      	bne.n	80134dc <quorem+0xf0>
 80134fa:	3c01      	subs	r4, #1
 80134fc:	e7eb      	b.n	80134d6 <quorem+0xea>
 80134fe:	2000      	movs	r0, #0
 8013500:	e7ee      	b.n	80134e0 <quorem+0xf4>
 8013502:	0000      	movs	r0, r0
 8013504:	0000      	movs	r0, r0
	...

08013508 <_dtoa_r>:
 8013508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801350c:	ed2d 8b04 	vpush	{d8-d9}
 8013510:	ec57 6b10 	vmov	r6, r7, d0
 8013514:	b093      	sub	sp, #76	; 0x4c
 8013516:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013518:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801351c:	9106      	str	r1, [sp, #24]
 801351e:	ee10 aa10 	vmov	sl, s0
 8013522:	4604      	mov	r4, r0
 8013524:	9209      	str	r2, [sp, #36]	; 0x24
 8013526:	930c      	str	r3, [sp, #48]	; 0x30
 8013528:	46bb      	mov	fp, r7
 801352a:	b975      	cbnz	r5, 801354a <_dtoa_r+0x42>
 801352c:	2010      	movs	r0, #16
 801352e:	f001 fa21 	bl	8014974 <malloc>
 8013532:	4602      	mov	r2, r0
 8013534:	6260      	str	r0, [r4, #36]	; 0x24
 8013536:	b920      	cbnz	r0, 8013542 <_dtoa_r+0x3a>
 8013538:	4ba7      	ldr	r3, [pc, #668]	; (80137d8 <_dtoa_r+0x2d0>)
 801353a:	21ea      	movs	r1, #234	; 0xea
 801353c:	48a7      	ldr	r0, [pc, #668]	; (80137dc <_dtoa_r+0x2d4>)
 801353e:	f002 f8fd 	bl	801573c <__assert_func>
 8013542:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013546:	6005      	str	r5, [r0, #0]
 8013548:	60c5      	str	r5, [r0, #12]
 801354a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801354c:	6819      	ldr	r1, [r3, #0]
 801354e:	b151      	cbz	r1, 8013566 <_dtoa_r+0x5e>
 8013550:	685a      	ldr	r2, [r3, #4]
 8013552:	604a      	str	r2, [r1, #4]
 8013554:	2301      	movs	r3, #1
 8013556:	4093      	lsls	r3, r2
 8013558:	608b      	str	r3, [r1, #8]
 801355a:	4620      	mov	r0, r4
 801355c:	f001 fa70 	bl	8014a40 <_Bfree>
 8013560:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013562:	2200      	movs	r2, #0
 8013564:	601a      	str	r2, [r3, #0]
 8013566:	1e3b      	subs	r3, r7, #0
 8013568:	bfaa      	itet	ge
 801356a:	2300      	movge	r3, #0
 801356c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8013570:	f8c8 3000 	strge.w	r3, [r8]
 8013574:	4b9a      	ldr	r3, [pc, #616]	; (80137e0 <_dtoa_r+0x2d8>)
 8013576:	bfbc      	itt	lt
 8013578:	2201      	movlt	r2, #1
 801357a:	f8c8 2000 	strlt.w	r2, [r8]
 801357e:	ea33 030b 	bics.w	r3, r3, fp
 8013582:	d11b      	bne.n	80135bc <_dtoa_r+0xb4>
 8013584:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013586:	f242 730f 	movw	r3, #9999	; 0x270f
 801358a:	6013      	str	r3, [r2, #0]
 801358c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013590:	4333      	orrs	r3, r6
 8013592:	f000 8592 	beq.w	80140ba <_dtoa_r+0xbb2>
 8013596:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013598:	b963      	cbnz	r3, 80135b4 <_dtoa_r+0xac>
 801359a:	4b92      	ldr	r3, [pc, #584]	; (80137e4 <_dtoa_r+0x2dc>)
 801359c:	e022      	b.n	80135e4 <_dtoa_r+0xdc>
 801359e:	4b92      	ldr	r3, [pc, #584]	; (80137e8 <_dtoa_r+0x2e0>)
 80135a0:	9301      	str	r3, [sp, #4]
 80135a2:	3308      	adds	r3, #8
 80135a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80135a6:	6013      	str	r3, [r2, #0]
 80135a8:	9801      	ldr	r0, [sp, #4]
 80135aa:	b013      	add	sp, #76	; 0x4c
 80135ac:	ecbd 8b04 	vpop	{d8-d9}
 80135b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135b4:	4b8b      	ldr	r3, [pc, #556]	; (80137e4 <_dtoa_r+0x2dc>)
 80135b6:	9301      	str	r3, [sp, #4]
 80135b8:	3303      	adds	r3, #3
 80135ba:	e7f3      	b.n	80135a4 <_dtoa_r+0x9c>
 80135bc:	2200      	movs	r2, #0
 80135be:	2300      	movs	r3, #0
 80135c0:	4650      	mov	r0, sl
 80135c2:	4659      	mov	r1, fp
 80135c4:	f7ed fa98 	bl	8000af8 <__aeabi_dcmpeq>
 80135c8:	ec4b ab19 	vmov	d9, sl, fp
 80135cc:	4680      	mov	r8, r0
 80135ce:	b158      	cbz	r0, 80135e8 <_dtoa_r+0xe0>
 80135d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80135d2:	2301      	movs	r3, #1
 80135d4:	6013      	str	r3, [r2, #0]
 80135d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80135d8:	2b00      	cmp	r3, #0
 80135da:	f000 856b 	beq.w	80140b4 <_dtoa_r+0xbac>
 80135de:	4883      	ldr	r0, [pc, #524]	; (80137ec <_dtoa_r+0x2e4>)
 80135e0:	6018      	str	r0, [r3, #0]
 80135e2:	1e43      	subs	r3, r0, #1
 80135e4:	9301      	str	r3, [sp, #4]
 80135e6:	e7df      	b.n	80135a8 <_dtoa_r+0xa0>
 80135e8:	ec4b ab10 	vmov	d0, sl, fp
 80135ec:	aa10      	add	r2, sp, #64	; 0x40
 80135ee:	a911      	add	r1, sp, #68	; 0x44
 80135f0:	4620      	mov	r0, r4
 80135f2:	f001 fdd3 	bl	801519c <__d2b>
 80135f6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80135fa:	ee08 0a10 	vmov	s16, r0
 80135fe:	2d00      	cmp	r5, #0
 8013600:	f000 8084 	beq.w	801370c <_dtoa_r+0x204>
 8013604:	ee19 3a90 	vmov	r3, s19
 8013608:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801360c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8013610:	4656      	mov	r6, sl
 8013612:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8013616:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801361a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 801361e:	4b74      	ldr	r3, [pc, #464]	; (80137f0 <_dtoa_r+0x2e8>)
 8013620:	2200      	movs	r2, #0
 8013622:	4630      	mov	r0, r6
 8013624:	4639      	mov	r1, r7
 8013626:	f7ec fe47 	bl	80002b8 <__aeabi_dsub>
 801362a:	a365      	add	r3, pc, #404	; (adr r3, 80137c0 <_dtoa_r+0x2b8>)
 801362c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013630:	f7ec fffa 	bl	8000628 <__aeabi_dmul>
 8013634:	a364      	add	r3, pc, #400	; (adr r3, 80137c8 <_dtoa_r+0x2c0>)
 8013636:	e9d3 2300 	ldrd	r2, r3, [r3]
 801363a:	f7ec fe3f 	bl	80002bc <__adddf3>
 801363e:	4606      	mov	r6, r0
 8013640:	4628      	mov	r0, r5
 8013642:	460f      	mov	r7, r1
 8013644:	f7ec ff86 	bl	8000554 <__aeabi_i2d>
 8013648:	a361      	add	r3, pc, #388	; (adr r3, 80137d0 <_dtoa_r+0x2c8>)
 801364a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801364e:	f7ec ffeb 	bl	8000628 <__aeabi_dmul>
 8013652:	4602      	mov	r2, r0
 8013654:	460b      	mov	r3, r1
 8013656:	4630      	mov	r0, r6
 8013658:	4639      	mov	r1, r7
 801365a:	f7ec fe2f 	bl	80002bc <__adddf3>
 801365e:	4606      	mov	r6, r0
 8013660:	460f      	mov	r7, r1
 8013662:	f7ed fa91 	bl	8000b88 <__aeabi_d2iz>
 8013666:	2200      	movs	r2, #0
 8013668:	9000      	str	r0, [sp, #0]
 801366a:	2300      	movs	r3, #0
 801366c:	4630      	mov	r0, r6
 801366e:	4639      	mov	r1, r7
 8013670:	f7ed fa4c 	bl	8000b0c <__aeabi_dcmplt>
 8013674:	b150      	cbz	r0, 801368c <_dtoa_r+0x184>
 8013676:	9800      	ldr	r0, [sp, #0]
 8013678:	f7ec ff6c 	bl	8000554 <__aeabi_i2d>
 801367c:	4632      	mov	r2, r6
 801367e:	463b      	mov	r3, r7
 8013680:	f7ed fa3a 	bl	8000af8 <__aeabi_dcmpeq>
 8013684:	b910      	cbnz	r0, 801368c <_dtoa_r+0x184>
 8013686:	9b00      	ldr	r3, [sp, #0]
 8013688:	3b01      	subs	r3, #1
 801368a:	9300      	str	r3, [sp, #0]
 801368c:	9b00      	ldr	r3, [sp, #0]
 801368e:	2b16      	cmp	r3, #22
 8013690:	d85a      	bhi.n	8013748 <_dtoa_r+0x240>
 8013692:	9a00      	ldr	r2, [sp, #0]
 8013694:	4b57      	ldr	r3, [pc, #348]	; (80137f4 <_dtoa_r+0x2ec>)
 8013696:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801369a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801369e:	ec51 0b19 	vmov	r0, r1, d9
 80136a2:	f7ed fa33 	bl	8000b0c <__aeabi_dcmplt>
 80136a6:	2800      	cmp	r0, #0
 80136a8:	d050      	beq.n	801374c <_dtoa_r+0x244>
 80136aa:	9b00      	ldr	r3, [sp, #0]
 80136ac:	3b01      	subs	r3, #1
 80136ae:	9300      	str	r3, [sp, #0]
 80136b0:	2300      	movs	r3, #0
 80136b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80136b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80136b6:	1b5d      	subs	r5, r3, r5
 80136b8:	1e6b      	subs	r3, r5, #1
 80136ba:	9305      	str	r3, [sp, #20]
 80136bc:	bf45      	ittet	mi
 80136be:	f1c5 0301 	rsbmi	r3, r5, #1
 80136c2:	9304      	strmi	r3, [sp, #16]
 80136c4:	2300      	movpl	r3, #0
 80136c6:	2300      	movmi	r3, #0
 80136c8:	bf4c      	ite	mi
 80136ca:	9305      	strmi	r3, [sp, #20]
 80136cc:	9304      	strpl	r3, [sp, #16]
 80136ce:	9b00      	ldr	r3, [sp, #0]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	db3d      	blt.n	8013750 <_dtoa_r+0x248>
 80136d4:	9b05      	ldr	r3, [sp, #20]
 80136d6:	9a00      	ldr	r2, [sp, #0]
 80136d8:	920a      	str	r2, [sp, #40]	; 0x28
 80136da:	4413      	add	r3, r2
 80136dc:	9305      	str	r3, [sp, #20]
 80136de:	2300      	movs	r3, #0
 80136e0:	9307      	str	r3, [sp, #28]
 80136e2:	9b06      	ldr	r3, [sp, #24]
 80136e4:	2b09      	cmp	r3, #9
 80136e6:	f200 8089 	bhi.w	80137fc <_dtoa_r+0x2f4>
 80136ea:	2b05      	cmp	r3, #5
 80136ec:	bfc4      	itt	gt
 80136ee:	3b04      	subgt	r3, #4
 80136f0:	9306      	strgt	r3, [sp, #24]
 80136f2:	9b06      	ldr	r3, [sp, #24]
 80136f4:	f1a3 0302 	sub.w	r3, r3, #2
 80136f8:	bfcc      	ite	gt
 80136fa:	2500      	movgt	r5, #0
 80136fc:	2501      	movle	r5, #1
 80136fe:	2b03      	cmp	r3, #3
 8013700:	f200 8087 	bhi.w	8013812 <_dtoa_r+0x30a>
 8013704:	e8df f003 	tbb	[pc, r3]
 8013708:	59383a2d 	.word	0x59383a2d
 801370c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8013710:	441d      	add	r5, r3
 8013712:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8013716:	2b20      	cmp	r3, #32
 8013718:	bfc1      	itttt	gt
 801371a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801371e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8013722:	fa0b f303 	lslgt.w	r3, fp, r3
 8013726:	fa26 f000 	lsrgt.w	r0, r6, r0
 801372a:	bfda      	itte	le
 801372c:	f1c3 0320 	rsble	r3, r3, #32
 8013730:	fa06 f003 	lslle.w	r0, r6, r3
 8013734:	4318      	orrgt	r0, r3
 8013736:	f7ec fefd 	bl	8000534 <__aeabi_ui2d>
 801373a:	2301      	movs	r3, #1
 801373c:	4606      	mov	r6, r0
 801373e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8013742:	3d01      	subs	r5, #1
 8013744:	930e      	str	r3, [sp, #56]	; 0x38
 8013746:	e76a      	b.n	801361e <_dtoa_r+0x116>
 8013748:	2301      	movs	r3, #1
 801374a:	e7b2      	b.n	80136b2 <_dtoa_r+0x1aa>
 801374c:	900b      	str	r0, [sp, #44]	; 0x2c
 801374e:	e7b1      	b.n	80136b4 <_dtoa_r+0x1ac>
 8013750:	9b04      	ldr	r3, [sp, #16]
 8013752:	9a00      	ldr	r2, [sp, #0]
 8013754:	1a9b      	subs	r3, r3, r2
 8013756:	9304      	str	r3, [sp, #16]
 8013758:	4253      	negs	r3, r2
 801375a:	9307      	str	r3, [sp, #28]
 801375c:	2300      	movs	r3, #0
 801375e:	930a      	str	r3, [sp, #40]	; 0x28
 8013760:	e7bf      	b.n	80136e2 <_dtoa_r+0x1da>
 8013762:	2300      	movs	r3, #0
 8013764:	9308      	str	r3, [sp, #32]
 8013766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013768:	2b00      	cmp	r3, #0
 801376a:	dc55      	bgt.n	8013818 <_dtoa_r+0x310>
 801376c:	2301      	movs	r3, #1
 801376e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8013772:	461a      	mov	r2, r3
 8013774:	9209      	str	r2, [sp, #36]	; 0x24
 8013776:	e00c      	b.n	8013792 <_dtoa_r+0x28a>
 8013778:	2301      	movs	r3, #1
 801377a:	e7f3      	b.n	8013764 <_dtoa_r+0x25c>
 801377c:	2300      	movs	r3, #0
 801377e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013780:	9308      	str	r3, [sp, #32]
 8013782:	9b00      	ldr	r3, [sp, #0]
 8013784:	4413      	add	r3, r2
 8013786:	9302      	str	r3, [sp, #8]
 8013788:	3301      	adds	r3, #1
 801378a:	2b01      	cmp	r3, #1
 801378c:	9303      	str	r3, [sp, #12]
 801378e:	bfb8      	it	lt
 8013790:	2301      	movlt	r3, #1
 8013792:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8013794:	2200      	movs	r2, #0
 8013796:	6042      	str	r2, [r0, #4]
 8013798:	2204      	movs	r2, #4
 801379a:	f102 0614 	add.w	r6, r2, #20
 801379e:	429e      	cmp	r6, r3
 80137a0:	6841      	ldr	r1, [r0, #4]
 80137a2:	d93d      	bls.n	8013820 <_dtoa_r+0x318>
 80137a4:	4620      	mov	r0, r4
 80137a6:	f001 f90b 	bl	80149c0 <_Balloc>
 80137aa:	9001      	str	r0, [sp, #4]
 80137ac:	2800      	cmp	r0, #0
 80137ae:	d13b      	bne.n	8013828 <_dtoa_r+0x320>
 80137b0:	4b11      	ldr	r3, [pc, #68]	; (80137f8 <_dtoa_r+0x2f0>)
 80137b2:	4602      	mov	r2, r0
 80137b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80137b8:	e6c0      	b.n	801353c <_dtoa_r+0x34>
 80137ba:	2301      	movs	r3, #1
 80137bc:	e7df      	b.n	801377e <_dtoa_r+0x276>
 80137be:	bf00      	nop
 80137c0:	636f4361 	.word	0x636f4361
 80137c4:	3fd287a7 	.word	0x3fd287a7
 80137c8:	8b60c8b3 	.word	0x8b60c8b3
 80137cc:	3fc68a28 	.word	0x3fc68a28
 80137d0:	509f79fb 	.word	0x509f79fb
 80137d4:	3fd34413 	.word	0x3fd34413
 80137d8:	08016226 	.word	0x08016226
 80137dc:	0801623d 	.word	0x0801623d
 80137e0:	7ff00000 	.word	0x7ff00000
 80137e4:	08016222 	.word	0x08016222
 80137e8:	08016219 	.word	0x08016219
 80137ec:	08016099 	.word	0x08016099
 80137f0:	3ff80000 	.word	0x3ff80000
 80137f4:	080163a8 	.word	0x080163a8
 80137f8:	08016298 	.word	0x08016298
 80137fc:	2501      	movs	r5, #1
 80137fe:	2300      	movs	r3, #0
 8013800:	9306      	str	r3, [sp, #24]
 8013802:	9508      	str	r5, [sp, #32]
 8013804:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013808:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801380c:	2200      	movs	r2, #0
 801380e:	2312      	movs	r3, #18
 8013810:	e7b0      	b.n	8013774 <_dtoa_r+0x26c>
 8013812:	2301      	movs	r3, #1
 8013814:	9308      	str	r3, [sp, #32]
 8013816:	e7f5      	b.n	8013804 <_dtoa_r+0x2fc>
 8013818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801381a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801381e:	e7b8      	b.n	8013792 <_dtoa_r+0x28a>
 8013820:	3101      	adds	r1, #1
 8013822:	6041      	str	r1, [r0, #4]
 8013824:	0052      	lsls	r2, r2, #1
 8013826:	e7b8      	b.n	801379a <_dtoa_r+0x292>
 8013828:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801382a:	9a01      	ldr	r2, [sp, #4]
 801382c:	601a      	str	r2, [r3, #0]
 801382e:	9b03      	ldr	r3, [sp, #12]
 8013830:	2b0e      	cmp	r3, #14
 8013832:	f200 809d 	bhi.w	8013970 <_dtoa_r+0x468>
 8013836:	2d00      	cmp	r5, #0
 8013838:	f000 809a 	beq.w	8013970 <_dtoa_r+0x468>
 801383c:	9b00      	ldr	r3, [sp, #0]
 801383e:	2b00      	cmp	r3, #0
 8013840:	dd32      	ble.n	80138a8 <_dtoa_r+0x3a0>
 8013842:	4ab7      	ldr	r2, [pc, #732]	; (8013b20 <_dtoa_r+0x618>)
 8013844:	f003 030f 	and.w	r3, r3, #15
 8013848:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801384c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013850:	9b00      	ldr	r3, [sp, #0]
 8013852:	05d8      	lsls	r0, r3, #23
 8013854:	ea4f 1723 	mov.w	r7, r3, asr #4
 8013858:	d516      	bpl.n	8013888 <_dtoa_r+0x380>
 801385a:	4bb2      	ldr	r3, [pc, #712]	; (8013b24 <_dtoa_r+0x61c>)
 801385c:	ec51 0b19 	vmov	r0, r1, d9
 8013860:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013864:	f7ed f80a 	bl	800087c <__aeabi_ddiv>
 8013868:	f007 070f 	and.w	r7, r7, #15
 801386c:	4682      	mov	sl, r0
 801386e:	468b      	mov	fp, r1
 8013870:	2503      	movs	r5, #3
 8013872:	4eac      	ldr	r6, [pc, #688]	; (8013b24 <_dtoa_r+0x61c>)
 8013874:	b957      	cbnz	r7, 801388c <_dtoa_r+0x384>
 8013876:	4642      	mov	r2, r8
 8013878:	464b      	mov	r3, r9
 801387a:	4650      	mov	r0, sl
 801387c:	4659      	mov	r1, fp
 801387e:	f7ec fffd 	bl	800087c <__aeabi_ddiv>
 8013882:	4682      	mov	sl, r0
 8013884:	468b      	mov	fp, r1
 8013886:	e028      	b.n	80138da <_dtoa_r+0x3d2>
 8013888:	2502      	movs	r5, #2
 801388a:	e7f2      	b.n	8013872 <_dtoa_r+0x36a>
 801388c:	07f9      	lsls	r1, r7, #31
 801388e:	d508      	bpl.n	80138a2 <_dtoa_r+0x39a>
 8013890:	4640      	mov	r0, r8
 8013892:	4649      	mov	r1, r9
 8013894:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013898:	f7ec fec6 	bl	8000628 <__aeabi_dmul>
 801389c:	3501      	adds	r5, #1
 801389e:	4680      	mov	r8, r0
 80138a0:	4689      	mov	r9, r1
 80138a2:	107f      	asrs	r7, r7, #1
 80138a4:	3608      	adds	r6, #8
 80138a6:	e7e5      	b.n	8013874 <_dtoa_r+0x36c>
 80138a8:	f000 809b 	beq.w	80139e2 <_dtoa_r+0x4da>
 80138ac:	9b00      	ldr	r3, [sp, #0]
 80138ae:	4f9d      	ldr	r7, [pc, #628]	; (8013b24 <_dtoa_r+0x61c>)
 80138b0:	425e      	negs	r6, r3
 80138b2:	4b9b      	ldr	r3, [pc, #620]	; (8013b20 <_dtoa_r+0x618>)
 80138b4:	f006 020f 	and.w	r2, r6, #15
 80138b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80138bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138c0:	ec51 0b19 	vmov	r0, r1, d9
 80138c4:	f7ec feb0 	bl	8000628 <__aeabi_dmul>
 80138c8:	1136      	asrs	r6, r6, #4
 80138ca:	4682      	mov	sl, r0
 80138cc:	468b      	mov	fp, r1
 80138ce:	2300      	movs	r3, #0
 80138d0:	2502      	movs	r5, #2
 80138d2:	2e00      	cmp	r6, #0
 80138d4:	d17a      	bne.n	80139cc <_dtoa_r+0x4c4>
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d1d3      	bne.n	8013882 <_dtoa_r+0x37a>
 80138da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80138dc:	2b00      	cmp	r3, #0
 80138de:	f000 8082 	beq.w	80139e6 <_dtoa_r+0x4de>
 80138e2:	4b91      	ldr	r3, [pc, #580]	; (8013b28 <_dtoa_r+0x620>)
 80138e4:	2200      	movs	r2, #0
 80138e6:	4650      	mov	r0, sl
 80138e8:	4659      	mov	r1, fp
 80138ea:	f7ed f90f 	bl	8000b0c <__aeabi_dcmplt>
 80138ee:	2800      	cmp	r0, #0
 80138f0:	d079      	beq.n	80139e6 <_dtoa_r+0x4de>
 80138f2:	9b03      	ldr	r3, [sp, #12]
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	d076      	beq.n	80139e6 <_dtoa_r+0x4de>
 80138f8:	9b02      	ldr	r3, [sp, #8]
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	dd36      	ble.n	801396c <_dtoa_r+0x464>
 80138fe:	9b00      	ldr	r3, [sp, #0]
 8013900:	4650      	mov	r0, sl
 8013902:	4659      	mov	r1, fp
 8013904:	1e5f      	subs	r7, r3, #1
 8013906:	2200      	movs	r2, #0
 8013908:	4b88      	ldr	r3, [pc, #544]	; (8013b2c <_dtoa_r+0x624>)
 801390a:	f7ec fe8d 	bl	8000628 <__aeabi_dmul>
 801390e:	9e02      	ldr	r6, [sp, #8]
 8013910:	4682      	mov	sl, r0
 8013912:	468b      	mov	fp, r1
 8013914:	3501      	adds	r5, #1
 8013916:	4628      	mov	r0, r5
 8013918:	f7ec fe1c 	bl	8000554 <__aeabi_i2d>
 801391c:	4652      	mov	r2, sl
 801391e:	465b      	mov	r3, fp
 8013920:	f7ec fe82 	bl	8000628 <__aeabi_dmul>
 8013924:	4b82      	ldr	r3, [pc, #520]	; (8013b30 <_dtoa_r+0x628>)
 8013926:	2200      	movs	r2, #0
 8013928:	f7ec fcc8 	bl	80002bc <__adddf3>
 801392c:	46d0      	mov	r8, sl
 801392e:	46d9      	mov	r9, fp
 8013930:	4682      	mov	sl, r0
 8013932:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8013936:	2e00      	cmp	r6, #0
 8013938:	d158      	bne.n	80139ec <_dtoa_r+0x4e4>
 801393a:	4b7e      	ldr	r3, [pc, #504]	; (8013b34 <_dtoa_r+0x62c>)
 801393c:	2200      	movs	r2, #0
 801393e:	4640      	mov	r0, r8
 8013940:	4649      	mov	r1, r9
 8013942:	f7ec fcb9 	bl	80002b8 <__aeabi_dsub>
 8013946:	4652      	mov	r2, sl
 8013948:	465b      	mov	r3, fp
 801394a:	4680      	mov	r8, r0
 801394c:	4689      	mov	r9, r1
 801394e:	f7ed f8fb 	bl	8000b48 <__aeabi_dcmpgt>
 8013952:	2800      	cmp	r0, #0
 8013954:	f040 8295 	bne.w	8013e82 <_dtoa_r+0x97a>
 8013958:	4652      	mov	r2, sl
 801395a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801395e:	4640      	mov	r0, r8
 8013960:	4649      	mov	r1, r9
 8013962:	f7ed f8d3 	bl	8000b0c <__aeabi_dcmplt>
 8013966:	2800      	cmp	r0, #0
 8013968:	f040 8289 	bne.w	8013e7e <_dtoa_r+0x976>
 801396c:	ec5b ab19 	vmov	sl, fp, d9
 8013970:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013972:	2b00      	cmp	r3, #0
 8013974:	f2c0 8148 	blt.w	8013c08 <_dtoa_r+0x700>
 8013978:	9a00      	ldr	r2, [sp, #0]
 801397a:	2a0e      	cmp	r2, #14
 801397c:	f300 8144 	bgt.w	8013c08 <_dtoa_r+0x700>
 8013980:	4b67      	ldr	r3, [pc, #412]	; (8013b20 <_dtoa_r+0x618>)
 8013982:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013986:	e9d3 8900 	ldrd	r8, r9, [r3]
 801398a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801398c:	2b00      	cmp	r3, #0
 801398e:	f280 80d5 	bge.w	8013b3c <_dtoa_r+0x634>
 8013992:	9b03      	ldr	r3, [sp, #12]
 8013994:	2b00      	cmp	r3, #0
 8013996:	f300 80d1 	bgt.w	8013b3c <_dtoa_r+0x634>
 801399a:	f040 826f 	bne.w	8013e7c <_dtoa_r+0x974>
 801399e:	4b65      	ldr	r3, [pc, #404]	; (8013b34 <_dtoa_r+0x62c>)
 80139a0:	2200      	movs	r2, #0
 80139a2:	4640      	mov	r0, r8
 80139a4:	4649      	mov	r1, r9
 80139a6:	f7ec fe3f 	bl	8000628 <__aeabi_dmul>
 80139aa:	4652      	mov	r2, sl
 80139ac:	465b      	mov	r3, fp
 80139ae:	f7ed f8c1 	bl	8000b34 <__aeabi_dcmpge>
 80139b2:	9e03      	ldr	r6, [sp, #12]
 80139b4:	4637      	mov	r7, r6
 80139b6:	2800      	cmp	r0, #0
 80139b8:	f040 8245 	bne.w	8013e46 <_dtoa_r+0x93e>
 80139bc:	9d01      	ldr	r5, [sp, #4]
 80139be:	2331      	movs	r3, #49	; 0x31
 80139c0:	f805 3b01 	strb.w	r3, [r5], #1
 80139c4:	9b00      	ldr	r3, [sp, #0]
 80139c6:	3301      	adds	r3, #1
 80139c8:	9300      	str	r3, [sp, #0]
 80139ca:	e240      	b.n	8013e4e <_dtoa_r+0x946>
 80139cc:	07f2      	lsls	r2, r6, #31
 80139ce:	d505      	bpl.n	80139dc <_dtoa_r+0x4d4>
 80139d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80139d4:	f7ec fe28 	bl	8000628 <__aeabi_dmul>
 80139d8:	3501      	adds	r5, #1
 80139da:	2301      	movs	r3, #1
 80139dc:	1076      	asrs	r6, r6, #1
 80139de:	3708      	adds	r7, #8
 80139e0:	e777      	b.n	80138d2 <_dtoa_r+0x3ca>
 80139e2:	2502      	movs	r5, #2
 80139e4:	e779      	b.n	80138da <_dtoa_r+0x3d2>
 80139e6:	9f00      	ldr	r7, [sp, #0]
 80139e8:	9e03      	ldr	r6, [sp, #12]
 80139ea:	e794      	b.n	8013916 <_dtoa_r+0x40e>
 80139ec:	9901      	ldr	r1, [sp, #4]
 80139ee:	4b4c      	ldr	r3, [pc, #304]	; (8013b20 <_dtoa_r+0x618>)
 80139f0:	4431      	add	r1, r6
 80139f2:	910d      	str	r1, [sp, #52]	; 0x34
 80139f4:	9908      	ldr	r1, [sp, #32]
 80139f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80139fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80139fe:	2900      	cmp	r1, #0
 8013a00:	d043      	beq.n	8013a8a <_dtoa_r+0x582>
 8013a02:	494d      	ldr	r1, [pc, #308]	; (8013b38 <_dtoa_r+0x630>)
 8013a04:	2000      	movs	r0, #0
 8013a06:	f7ec ff39 	bl	800087c <__aeabi_ddiv>
 8013a0a:	4652      	mov	r2, sl
 8013a0c:	465b      	mov	r3, fp
 8013a0e:	f7ec fc53 	bl	80002b8 <__aeabi_dsub>
 8013a12:	9d01      	ldr	r5, [sp, #4]
 8013a14:	4682      	mov	sl, r0
 8013a16:	468b      	mov	fp, r1
 8013a18:	4649      	mov	r1, r9
 8013a1a:	4640      	mov	r0, r8
 8013a1c:	f7ed f8b4 	bl	8000b88 <__aeabi_d2iz>
 8013a20:	4606      	mov	r6, r0
 8013a22:	f7ec fd97 	bl	8000554 <__aeabi_i2d>
 8013a26:	4602      	mov	r2, r0
 8013a28:	460b      	mov	r3, r1
 8013a2a:	4640      	mov	r0, r8
 8013a2c:	4649      	mov	r1, r9
 8013a2e:	f7ec fc43 	bl	80002b8 <__aeabi_dsub>
 8013a32:	3630      	adds	r6, #48	; 0x30
 8013a34:	f805 6b01 	strb.w	r6, [r5], #1
 8013a38:	4652      	mov	r2, sl
 8013a3a:	465b      	mov	r3, fp
 8013a3c:	4680      	mov	r8, r0
 8013a3e:	4689      	mov	r9, r1
 8013a40:	f7ed f864 	bl	8000b0c <__aeabi_dcmplt>
 8013a44:	2800      	cmp	r0, #0
 8013a46:	d163      	bne.n	8013b10 <_dtoa_r+0x608>
 8013a48:	4642      	mov	r2, r8
 8013a4a:	464b      	mov	r3, r9
 8013a4c:	4936      	ldr	r1, [pc, #216]	; (8013b28 <_dtoa_r+0x620>)
 8013a4e:	2000      	movs	r0, #0
 8013a50:	f7ec fc32 	bl	80002b8 <__aeabi_dsub>
 8013a54:	4652      	mov	r2, sl
 8013a56:	465b      	mov	r3, fp
 8013a58:	f7ed f858 	bl	8000b0c <__aeabi_dcmplt>
 8013a5c:	2800      	cmp	r0, #0
 8013a5e:	f040 80b5 	bne.w	8013bcc <_dtoa_r+0x6c4>
 8013a62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013a64:	429d      	cmp	r5, r3
 8013a66:	d081      	beq.n	801396c <_dtoa_r+0x464>
 8013a68:	4b30      	ldr	r3, [pc, #192]	; (8013b2c <_dtoa_r+0x624>)
 8013a6a:	2200      	movs	r2, #0
 8013a6c:	4650      	mov	r0, sl
 8013a6e:	4659      	mov	r1, fp
 8013a70:	f7ec fdda 	bl	8000628 <__aeabi_dmul>
 8013a74:	4b2d      	ldr	r3, [pc, #180]	; (8013b2c <_dtoa_r+0x624>)
 8013a76:	4682      	mov	sl, r0
 8013a78:	468b      	mov	fp, r1
 8013a7a:	4640      	mov	r0, r8
 8013a7c:	4649      	mov	r1, r9
 8013a7e:	2200      	movs	r2, #0
 8013a80:	f7ec fdd2 	bl	8000628 <__aeabi_dmul>
 8013a84:	4680      	mov	r8, r0
 8013a86:	4689      	mov	r9, r1
 8013a88:	e7c6      	b.n	8013a18 <_dtoa_r+0x510>
 8013a8a:	4650      	mov	r0, sl
 8013a8c:	4659      	mov	r1, fp
 8013a8e:	f7ec fdcb 	bl	8000628 <__aeabi_dmul>
 8013a92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013a94:	9d01      	ldr	r5, [sp, #4]
 8013a96:	930f      	str	r3, [sp, #60]	; 0x3c
 8013a98:	4682      	mov	sl, r0
 8013a9a:	468b      	mov	fp, r1
 8013a9c:	4649      	mov	r1, r9
 8013a9e:	4640      	mov	r0, r8
 8013aa0:	f7ed f872 	bl	8000b88 <__aeabi_d2iz>
 8013aa4:	4606      	mov	r6, r0
 8013aa6:	f7ec fd55 	bl	8000554 <__aeabi_i2d>
 8013aaa:	3630      	adds	r6, #48	; 0x30
 8013aac:	4602      	mov	r2, r0
 8013aae:	460b      	mov	r3, r1
 8013ab0:	4640      	mov	r0, r8
 8013ab2:	4649      	mov	r1, r9
 8013ab4:	f7ec fc00 	bl	80002b8 <__aeabi_dsub>
 8013ab8:	f805 6b01 	strb.w	r6, [r5], #1
 8013abc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013abe:	429d      	cmp	r5, r3
 8013ac0:	4680      	mov	r8, r0
 8013ac2:	4689      	mov	r9, r1
 8013ac4:	f04f 0200 	mov.w	r2, #0
 8013ac8:	d124      	bne.n	8013b14 <_dtoa_r+0x60c>
 8013aca:	4b1b      	ldr	r3, [pc, #108]	; (8013b38 <_dtoa_r+0x630>)
 8013acc:	4650      	mov	r0, sl
 8013ace:	4659      	mov	r1, fp
 8013ad0:	f7ec fbf4 	bl	80002bc <__adddf3>
 8013ad4:	4602      	mov	r2, r0
 8013ad6:	460b      	mov	r3, r1
 8013ad8:	4640      	mov	r0, r8
 8013ada:	4649      	mov	r1, r9
 8013adc:	f7ed f834 	bl	8000b48 <__aeabi_dcmpgt>
 8013ae0:	2800      	cmp	r0, #0
 8013ae2:	d173      	bne.n	8013bcc <_dtoa_r+0x6c4>
 8013ae4:	4652      	mov	r2, sl
 8013ae6:	465b      	mov	r3, fp
 8013ae8:	4913      	ldr	r1, [pc, #76]	; (8013b38 <_dtoa_r+0x630>)
 8013aea:	2000      	movs	r0, #0
 8013aec:	f7ec fbe4 	bl	80002b8 <__aeabi_dsub>
 8013af0:	4602      	mov	r2, r0
 8013af2:	460b      	mov	r3, r1
 8013af4:	4640      	mov	r0, r8
 8013af6:	4649      	mov	r1, r9
 8013af8:	f7ed f808 	bl	8000b0c <__aeabi_dcmplt>
 8013afc:	2800      	cmp	r0, #0
 8013afe:	f43f af35 	beq.w	801396c <_dtoa_r+0x464>
 8013b02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8013b04:	1e6b      	subs	r3, r5, #1
 8013b06:	930f      	str	r3, [sp, #60]	; 0x3c
 8013b08:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013b0c:	2b30      	cmp	r3, #48	; 0x30
 8013b0e:	d0f8      	beq.n	8013b02 <_dtoa_r+0x5fa>
 8013b10:	9700      	str	r7, [sp, #0]
 8013b12:	e049      	b.n	8013ba8 <_dtoa_r+0x6a0>
 8013b14:	4b05      	ldr	r3, [pc, #20]	; (8013b2c <_dtoa_r+0x624>)
 8013b16:	f7ec fd87 	bl	8000628 <__aeabi_dmul>
 8013b1a:	4680      	mov	r8, r0
 8013b1c:	4689      	mov	r9, r1
 8013b1e:	e7bd      	b.n	8013a9c <_dtoa_r+0x594>
 8013b20:	080163a8 	.word	0x080163a8
 8013b24:	08016380 	.word	0x08016380
 8013b28:	3ff00000 	.word	0x3ff00000
 8013b2c:	40240000 	.word	0x40240000
 8013b30:	401c0000 	.word	0x401c0000
 8013b34:	40140000 	.word	0x40140000
 8013b38:	3fe00000 	.word	0x3fe00000
 8013b3c:	9d01      	ldr	r5, [sp, #4]
 8013b3e:	4656      	mov	r6, sl
 8013b40:	465f      	mov	r7, fp
 8013b42:	4642      	mov	r2, r8
 8013b44:	464b      	mov	r3, r9
 8013b46:	4630      	mov	r0, r6
 8013b48:	4639      	mov	r1, r7
 8013b4a:	f7ec fe97 	bl	800087c <__aeabi_ddiv>
 8013b4e:	f7ed f81b 	bl	8000b88 <__aeabi_d2iz>
 8013b52:	4682      	mov	sl, r0
 8013b54:	f7ec fcfe 	bl	8000554 <__aeabi_i2d>
 8013b58:	4642      	mov	r2, r8
 8013b5a:	464b      	mov	r3, r9
 8013b5c:	f7ec fd64 	bl	8000628 <__aeabi_dmul>
 8013b60:	4602      	mov	r2, r0
 8013b62:	460b      	mov	r3, r1
 8013b64:	4630      	mov	r0, r6
 8013b66:	4639      	mov	r1, r7
 8013b68:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8013b6c:	f7ec fba4 	bl	80002b8 <__aeabi_dsub>
 8013b70:	f805 6b01 	strb.w	r6, [r5], #1
 8013b74:	9e01      	ldr	r6, [sp, #4]
 8013b76:	9f03      	ldr	r7, [sp, #12]
 8013b78:	1bae      	subs	r6, r5, r6
 8013b7a:	42b7      	cmp	r7, r6
 8013b7c:	4602      	mov	r2, r0
 8013b7e:	460b      	mov	r3, r1
 8013b80:	d135      	bne.n	8013bee <_dtoa_r+0x6e6>
 8013b82:	f7ec fb9b 	bl	80002bc <__adddf3>
 8013b86:	4642      	mov	r2, r8
 8013b88:	464b      	mov	r3, r9
 8013b8a:	4606      	mov	r6, r0
 8013b8c:	460f      	mov	r7, r1
 8013b8e:	f7ec ffdb 	bl	8000b48 <__aeabi_dcmpgt>
 8013b92:	b9d0      	cbnz	r0, 8013bca <_dtoa_r+0x6c2>
 8013b94:	4642      	mov	r2, r8
 8013b96:	464b      	mov	r3, r9
 8013b98:	4630      	mov	r0, r6
 8013b9a:	4639      	mov	r1, r7
 8013b9c:	f7ec ffac 	bl	8000af8 <__aeabi_dcmpeq>
 8013ba0:	b110      	cbz	r0, 8013ba8 <_dtoa_r+0x6a0>
 8013ba2:	f01a 0f01 	tst.w	sl, #1
 8013ba6:	d110      	bne.n	8013bca <_dtoa_r+0x6c2>
 8013ba8:	4620      	mov	r0, r4
 8013baa:	ee18 1a10 	vmov	r1, s16
 8013bae:	f000 ff47 	bl	8014a40 <_Bfree>
 8013bb2:	2300      	movs	r3, #0
 8013bb4:	9800      	ldr	r0, [sp, #0]
 8013bb6:	702b      	strb	r3, [r5, #0]
 8013bb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013bba:	3001      	adds	r0, #1
 8013bbc:	6018      	str	r0, [r3, #0]
 8013bbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	f43f acf1 	beq.w	80135a8 <_dtoa_r+0xa0>
 8013bc6:	601d      	str	r5, [r3, #0]
 8013bc8:	e4ee      	b.n	80135a8 <_dtoa_r+0xa0>
 8013bca:	9f00      	ldr	r7, [sp, #0]
 8013bcc:	462b      	mov	r3, r5
 8013bce:	461d      	mov	r5, r3
 8013bd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013bd4:	2a39      	cmp	r2, #57	; 0x39
 8013bd6:	d106      	bne.n	8013be6 <_dtoa_r+0x6de>
 8013bd8:	9a01      	ldr	r2, [sp, #4]
 8013bda:	429a      	cmp	r2, r3
 8013bdc:	d1f7      	bne.n	8013bce <_dtoa_r+0x6c6>
 8013bde:	9901      	ldr	r1, [sp, #4]
 8013be0:	2230      	movs	r2, #48	; 0x30
 8013be2:	3701      	adds	r7, #1
 8013be4:	700a      	strb	r2, [r1, #0]
 8013be6:	781a      	ldrb	r2, [r3, #0]
 8013be8:	3201      	adds	r2, #1
 8013bea:	701a      	strb	r2, [r3, #0]
 8013bec:	e790      	b.n	8013b10 <_dtoa_r+0x608>
 8013bee:	4ba6      	ldr	r3, [pc, #664]	; (8013e88 <_dtoa_r+0x980>)
 8013bf0:	2200      	movs	r2, #0
 8013bf2:	f7ec fd19 	bl	8000628 <__aeabi_dmul>
 8013bf6:	2200      	movs	r2, #0
 8013bf8:	2300      	movs	r3, #0
 8013bfa:	4606      	mov	r6, r0
 8013bfc:	460f      	mov	r7, r1
 8013bfe:	f7ec ff7b 	bl	8000af8 <__aeabi_dcmpeq>
 8013c02:	2800      	cmp	r0, #0
 8013c04:	d09d      	beq.n	8013b42 <_dtoa_r+0x63a>
 8013c06:	e7cf      	b.n	8013ba8 <_dtoa_r+0x6a0>
 8013c08:	9a08      	ldr	r2, [sp, #32]
 8013c0a:	2a00      	cmp	r2, #0
 8013c0c:	f000 80d7 	beq.w	8013dbe <_dtoa_r+0x8b6>
 8013c10:	9a06      	ldr	r2, [sp, #24]
 8013c12:	2a01      	cmp	r2, #1
 8013c14:	f300 80ba 	bgt.w	8013d8c <_dtoa_r+0x884>
 8013c18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013c1a:	2a00      	cmp	r2, #0
 8013c1c:	f000 80b2 	beq.w	8013d84 <_dtoa_r+0x87c>
 8013c20:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8013c24:	9e07      	ldr	r6, [sp, #28]
 8013c26:	9d04      	ldr	r5, [sp, #16]
 8013c28:	9a04      	ldr	r2, [sp, #16]
 8013c2a:	441a      	add	r2, r3
 8013c2c:	9204      	str	r2, [sp, #16]
 8013c2e:	9a05      	ldr	r2, [sp, #20]
 8013c30:	2101      	movs	r1, #1
 8013c32:	441a      	add	r2, r3
 8013c34:	4620      	mov	r0, r4
 8013c36:	9205      	str	r2, [sp, #20]
 8013c38:	f001 f804 	bl	8014c44 <__i2b>
 8013c3c:	4607      	mov	r7, r0
 8013c3e:	2d00      	cmp	r5, #0
 8013c40:	dd0c      	ble.n	8013c5c <_dtoa_r+0x754>
 8013c42:	9b05      	ldr	r3, [sp, #20]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	dd09      	ble.n	8013c5c <_dtoa_r+0x754>
 8013c48:	42ab      	cmp	r3, r5
 8013c4a:	9a04      	ldr	r2, [sp, #16]
 8013c4c:	bfa8      	it	ge
 8013c4e:	462b      	movge	r3, r5
 8013c50:	1ad2      	subs	r2, r2, r3
 8013c52:	9204      	str	r2, [sp, #16]
 8013c54:	9a05      	ldr	r2, [sp, #20]
 8013c56:	1aed      	subs	r5, r5, r3
 8013c58:	1ad3      	subs	r3, r2, r3
 8013c5a:	9305      	str	r3, [sp, #20]
 8013c5c:	9b07      	ldr	r3, [sp, #28]
 8013c5e:	b31b      	cbz	r3, 8013ca8 <_dtoa_r+0x7a0>
 8013c60:	9b08      	ldr	r3, [sp, #32]
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	f000 80af 	beq.w	8013dc6 <_dtoa_r+0x8be>
 8013c68:	2e00      	cmp	r6, #0
 8013c6a:	dd13      	ble.n	8013c94 <_dtoa_r+0x78c>
 8013c6c:	4639      	mov	r1, r7
 8013c6e:	4632      	mov	r2, r6
 8013c70:	4620      	mov	r0, r4
 8013c72:	f001 f8a7 	bl	8014dc4 <__pow5mult>
 8013c76:	ee18 2a10 	vmov	r2, s16
 8013c7a:	4601      	mov	r1, r0
 8013c7c:	4607      	mov	r7, r0
 8013c7e:	4620      	mov	r0, r4
 8013c80:	f000 fff6 	bl	8014c70 <__multiply>
 8013c84:	ee18 1a10 	vmov	r1, s16
 8013c88:	4680      	mov	r8, r0
 8013c8a:	4620      	mov	r0, r4
 8013c8c:	f000 fed8 	bl	8014a40 <_Bfree>
 8013c90:	ee08 8a10 	vmov	s16, r8
 8013c94:	9b07      	ldr	r3, [sp, #28]
 8013c96:	1b9a      	subs	r2, r3, r6
 8013c98:	d006      	beq.n	8013ca8 <_dtoa_r+0x7a0>
 8013c9a:	ee18 1a10 	vmov	r1, s16
 8013c9e:	4620      	mov	r0, r4
 8013ca0:	f001 f890 	bl	8014dc4 <__pow5mult>
 8013ca4:	ee08 0a10 	vmov	s16, r0
 8013ca8:	2101      	movs	r1, #1
 8013caa:	4620      	mov	r0, r4
 8013cac:	f000 ffca 	bl	8014c44 <__i2b>
 8013cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013cb2:	2b00      	cmp	r3, #0
 8013cb4:	4606      	mov	r6, r0
 8013cb6:	f340 8088 	ble.w	8013dca <_dtoa_r+0x8c2>
 8013cba:	461a      	mov	r2, r3
 8013cbc:	4601      	mov	r1, r0
 8013cbe:	4620      	mov	r0, r4
 8013cc0:	f001 f880 	bl	8014dc4 <__pow5mult>
 8013cc4:	9b06      	ldr	r3, [sp, #24]
 8013cc6:	2b01      	cmp	r3, #1
 8013cc8:	4606      	mov	r6, r0
 8013cca:	f340 8081 	ble.w	8013dd0 <_dtoa_r+0x8c8>
 8013cce:	f04f 0800 	mov.w	r8, #0
 8013cd2:	6933      	ldr	r3, [r6, #16]
 8013cd4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8013cd8:	6918      	ldr	r0, [r3, #16]
 8013cda:	f000 ff63 	bl	8014ba4 <__hi0bits>
 8013cde:	f1c0 0020 	rsb	r0, r0, #32
 8013ce2:	9b05      	ldr	r3, [sp, #20]
 8013ce4:	4418      	add	r0, r3
 8013ce6:	f010 001f 	ands.w	r0, r0, #31
 8013cea:	f000 8092 	beq.w	8013e12 <_dtoa_r+0x90a>
 8013cee:	f1c0 0320 	rsb	r3, r0, #32
 8013cf2:	2b04      	cmp	r3, #4
 8013cf4:	f340 808a 	ble.w	8013e0c <_dtoa_r+0x904>
 8013cf8:	f1c0 001c 	rsb	r0, r0, #28
 8013cfc:	9b04      	ldr	r3, [sp, #16]
 8013cfe:	4403      	add	r3, r0
 8013d00:	9304      	str	r3, [sp, #16]
 8013d02:	9b05      	ldr	r3, [sp, #20]
 8013d04:	4403      	add	r3, r0
 8013d06:	4405      	add	r5, r0
 8013d08:	9305      	str	r3, [sp, #20]
 8013d0a:	9b04      	ldr	r3, [sp, #16]
 8013d0c:	2b00      	cmp	r3, #0
 8013d0e:	dd07      	ble.n	8013d20 <_dtoa_r+0x818>
 8013d10:	ee18 1a10 	vmov	r1, s16
 8013d14:	461a      	mov	r2, r3
 8013d16:	4620      	mov	r0, r4
 8013d18:	f001 f8ae 	bl	8014e78 <__lshift>
 8013d1c:	ee08 0a10 	vmov	s16, r0
 8013d20:	9b05      	ldr	r3, [sp, #20]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	dd05      	ble.n	8013d32 <_dtoa_r+0x82a>
 8013d26:	4631      	mov	r1, r6
 8013d28:	461a      	mov	r2, r3
 8013d2a:	4620      	mov	r0, r4
 8013d2c:	f001 f8a4 	bl	8014e78 <__lshift>
 8013d30:	4606      	mov	r6, r0
 8013d32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d06e      	beq.n	8013e16 <_dtoa_r+0x90e>
 8013d38:	ee18 0a10 	vmov	r0, s16
 8013d3c:	4631      	mov	r1, r6
 8013d3e:	f001 f90b 	bl	8014f58 <__mcmp>
 8013d42:	2800      	cmp	r0, #0
 8013d44:	da67      	bge.n	8013e16 <_dtoa_r+0x90e>
 8013d46:	9b00      	ldr	r3, [sp, #0]
 8013d48:	3b01      	subs	r3, #1
 8013d4a:	ee18 1a10 	vmov	r1, s16
 8013d4e:	9300      	str	r3, [sp, #0]
 8013d50:	220a      	movs	r2, #10
 8013d52:	2300      	movs	r3, #0
 8013d54:	4620      	mov	r0, r4
 8013d56:	f000 fe95 	bl	8014a84 <__multadd>
 8013d5a:	9b08      	ldr	r3, [sp, #32]
 8013d5c:	ee08 0a10 	vmov	s16, r0
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	f000 81b1 	beq.w	80140c8 <_dtoa_r+0xbc0>
 8013d66:	2300      	movs	r3, #0
 8013d68:	4639      	mov	r1, r7
 8013d6a:	220a      	movs	r2, #10
 8013d6c:	4620      	mov	r0, r4
 8013d6e:	f000 fe89 	bl	8014a84 <__multadd>
 8013d72:	9b02      	ldr	r3, [sp, #8]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	4607      	mov	r7, r0
 8013d78:	f300 808e 	bgt.w	8013e98 <_dtoa_r+0x990>
 8013d7c:	9b06      	ldr	r3, [sp, #24]
 8013d7e:	2b02      	cmp	r3, #2
 8013d80:	dc51      	bgt.n	8013e26 <_dtoa_r+0x91e>
 8013d82:	e089      	b.n	8013e98 <_dtoa_r+0x990>
 8013d84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013d86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8013d8a:	e74b      	b.n	8013c24 <_dtoa_r+0x71c>
 8013d8c:	9b03      	ldr	r3, [sp, #12]
 8013d8e:	1e5e      	subs	r6, r3, #1
 8013d90:	9b07      	ldr	r3, [sp, #28]
 8013d92:	42b3      	cmp	r3, r6
 8013d94:	bfbf      	itttt	lt
 8013d96:	9b07      	ldrlt	r3, [sp, #28]
 8013d98:	9607      	strlt	r6, [sp, #28]
 8013d9a:	1af2      	sublt	r2, r6, r3
 8013d9c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8013d9e:	bfb6      	itet	lt
 8013da0:	189b      	addlt	r3, r3, r2
 8013da2:	1b9e      	subge	r6, r3, r6
 8013da4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8013da6:	9b03      	ldr	r3, [sp, #12]
 8013da8:	bfb8      	it	lt
 8013daa:	2600      	movlt	r6, #0
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	bfb7      	itett	lt
 8013db0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8013db4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8013db8:	1a9d      	sublt	r5, r3, r2
 8013dba:	2300      	movlt	r3, #0
 8013dbc:	e734      	b.n	8013c28 <_dtoa_r+0x720>
 8013dbe:	9e07      	ldr	r6, [sp, #28]
 8013dc0:	9d04      	ldr	r5, [sp, #16]
 8013dc2:	9f08      	ldr	r7, [sp, #32]
 8013dc4:	e73b      	b.n	8013c3e <_dtoa_r+0x736>
 8013dc6:	9a07      	ldr	r2, [sp, #28]
 8013dc8:	e767      	b.n	8013c9a <_dtoa_r+0x792>
 8013dca:	9b06      	ldr	r3, [sp, #24]
 8013dcc:	2b01      	cmp	r3, #1
 8013dce:	dc18      	bgt.n	8013e02 <_dtoa_r+0x8fa>
 8013dd0:	f1ba 0f00 	cmp.w	sl, #0
 8013dd4:	d115      	bne.n	8013e02 <_dtoa_r+0x8fa>
 8013dd6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013dda:	b993      	cbnz	r3, 8013e02 <_dtoa_r+0x8fa>
 8013ddc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013de0:	0d1b      	lsrs	r3, r3, #20
 8013de2:	051b      	lsls	r3, r3, #20
 8013de4:	b183      	cbz	r3, 8013e08 <_dtoa_r+0x900>
 8013de6:	9b04      	ldr	r3, [sp, #16]
 8013de8:	3301      	adds	r3, #1
 8013dea:	9304      	str	r3, [sp, #16]
 8013dec:	9b05      	ldr	r3, [sp, #20]
 8013dee:	3301      	adds	r3, #1
 8013df0:	9305      	str	r3, [sp, #20]
 8013df2:	f04f 0801 	mov.w	r8, #1
 8013df6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	f47f af6a 	bne.w	8013cd2 <_dtoa_r+0x7ca>
 8013dfe:	2001      	movs	r0, #1
 8013e00:	e76f      	b.n	8013ce2 <_dtoa_r+0x7da>
 8013e02:	f04f 0800 	mov.w	r8, #0
 8013e06:	e7f6      	b.n	8013df6 <_dtoa_r+0x8ee>
 8013e08:	4698      	mov	r8, r3
 8013e0a:	e7f4      	b.n	8013df6 <_dtoa_r+0x8ee>
 8013e0c:	f43f af7d 	beq.w	8013d0a <_dtoa_r+0x802>
 8013e10:	4618      	mov	r0, r3
 8013e12:	301c      	adds	r0, #28
 8013e14:	e772      	b.n	8013cfc <_dtoa_r+0x7f4>
 8013e16:	9b03      	ldr	r3, [sp, #12]
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	dc37      	bgt.n	8013e8c <_dtoa_r+0x984>
 8013e1c:	9b06      	ldr	r3, [sp, #24]
 8013e1e:	2b02      	cmp	r3, #2
 8013e20:	dd34      	ble.n	8013e8c <_dtoa_r+0x984>
 8013e22:	9b03      	ldr	r3, [sp, #12]
 8013e24:	9302      	str	r3, [sp, #8]
 8013e26:	9b02      	ldr	r3, [sp, #8]
 8013e28:	b96b      	cbnz	r3, 8013e46 <_dtoa_r+0x93e>
 8013e2a:	4631      	mov	r1, r6
 8013e2c:	2205      	movs	r2, #5
 8013e2e:	4620      	mov	r0, r4
 8013e30:	f000 fe28 	bl	8014a84 <__multadd>
 8013e34:	4601      	mov	r1, r0
 8013e36:	4606      	mov	r6, r0
 8013e38:	ee18 0a10 	vmov	r0, s16
 8013e3c:	f001 f88c 	bl	8014f58 <__mcmp>
 8013e40:	2800      	cmp	r0, #0
 8013e42:	f73f adbb 	bgt.w	80139bc <_dtoa_r+0x4b4>
 8013e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013e48:	9d01      	ldr	r5, [sp, #4]
 8013e4a:	43db      	mvns	r3, r3
 8013e4c:	9300      	str	r3, [sp, #0]
 8013e4e:	f04f 0800 	mov.w	r8, #0
 8013e52:	4631      	mov	r1, r6
 8013e54:	4620      	mov	r0, r4
 8013e56:	f000 fdf3 	bl	8014a40 <_Bfree>
 8013e5a:	2f00      	cmp	r7, #0
 8013e5c:	f43f aea4 	beq.w	8013ba8 <_dtoa_r+0x6a0>
 8013e60:	f1b8 0f00 	cmp.w	r8, #0
 8013e64:	d005      	beq.n	8013e72 <_dtoa_r+0x96a>
 8013e66:	45b8      	cmp	r8, r7
 8013e68:	d003      	beq.n	8013e72 <_dtoa_r+0x96a>
 8013e6a:	4641      	mov	r1, r8
 8013e6c:	4620      	mov	r0, r4
 8013e6e:	f000 fde7 	bl	8014a40 <_Bfree>
 8013e72:	4639      	mov	r1, r7
 8013e74:	4620      	mov	r0, r4
 8013e76:	f000 fde3 	bl	8014a40 <_Bfree>
 8013e7a:	e695      	b.n	8013ba8 <_dtoa_r+0x6a0>
 8013e7c:	2600      	movs	r6, #0
 8013e7e:	4637      	mov	r7, r6
 8013e80:	e7e1      	b.n	8013e46 <_dtoa_r+0x93e>
 8013e82:	9700      	str	r7, [sp, #0]
 8013e84:	4637      	mov	r7, r6
 8013e86:	e599      	b.n	80139bc <_dtoa_r+0x4b4>
 8013e88:	40240000 	.word	0x40240000
 8013e8c:	9b08      	ldr	r3, [sp, #32]
 8013e8e:	2b00      	cmp	r3, #0
 8013e90:	f000 80ca 	beq.w	8014028 <_dtoa_r+0xb20>
 8013e94:	9b03      	ldr	r3, [sp, #12]
 8013e96:	9302      	str	r3, [sp, #8]
 8013e98:	2d00      	cmp	r5, #0
 8013e9a:	dd05      	ble.n	8013ea8 <_dtoa_r+0x9a0>
 8013e9c:	4639      	mov	r1, r7
 8013e9e:	462a      	mov	r2, r5
 8013ea0:	4620      	mov	r0, r4
 8013ea2:	f000 ffe9 	bl	8014e78 <__lshift>
 8013ea6:	4607      	mov	r7, r0
 8013ea8:	f1b8 0f00 	cmp.w	r8, #0
 8013eac:	d05b      	beq.n	8013f66 <_dtoa_r+0xa5e>
 8013eae:	6879      	ldr	r1, [r7, #4]
 8013eb0:	4620      	mov	r0, r4
 8013eb2:	f000 fd85 	bl	80149c0 <_Balloc>
 8013eb6:	4605      	mov	r5, r0
 8013eb8:	b928      	cbnz	r0, 8013ec6 <_dtoa_r+0x9be>
 8013eba:	4b87      	ldr	r3, [pc, #540]	; (80140d8 <_dtoa_r+0xbd0>)
 8013ebc:	4602      	mov	r2, r0
 8013ebe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8013ec2:	f7ff bb3b 	b.w	801353c <_dtoa_r+0x34>
 8013ec6:	693a      	ldr	r2, [r7, #16]
 8013ec8:	3202      	adds	r2, #2
 8013eca:	0092      	lsls	r2, r2, #2
 8013ecc:	f107 010c 	add.w	r1, r7, #12
 8013ed0:	300c      	adds	r0, #12
 8013ed2:	f7fd fb7e 	bl	80115d2 <memcpy>
 8013ed6:	2201      	movs	r2, #1
 8013ed8:	4629      	mov	r1, r5
 8013eda:	4620      	mov	r0, r4
 8013edc:	f000 ffcc 	bl	8014e78 <__lshift>
 8013ee0:	9b01      	ldr	r3, [sp, #4]
 8013ee2:	f103 0901 	add.w	r9, r3, #1
 8013ee6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8013eea:	4413      	add	r3, r2
 8013eec:	9305      	str	r3, [sp, #20]
 8013eee:	f00a 0301 	and.w	r3, sl, #1
 8013ef2:	46b8      	mov	r8, r7
 8013ef4:	9304      	str	r3, [sp, #16]
 8013ef6:	4607      	mov	r7, r0
 8013ef8:	4631      	mov	r1, r6
 8013efa:	ee18 0a10 	vmov	r0, s16
 8013efe:	f7ff fa75 	bl	80133ec <quorem>
 8013f02:	4641      	mov	r1, r8
 8013f04:	9002      	str	r0, [sp, #8]
 8013f06:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8013f0a:	ee18 0a10 	vmov	r0, s16
 8013f0e:	f001 f823 	bl	8014f58 <__mcmp>
 8013f12:	463a      	mov	r2, r7
 8013f14:	9003      	str	r0, [sp, #12]
 8013f16:	4631      	mov	r1, r6
 8013f18:	4620      	mov	r0, r4
 8013f1a:	f001 f839 	bl	8014f90 <__mdiff>
 8013f1e:	68c2      	ldr	r2, [r0, #12]
 8013f20:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8013f24:	4605      	mov	r5, r0
 8013f26:	bb02      	cbnz	r2, 8013f6a <_dtoa_r+0xa62>
 8013f28:	4601      	mov	r1, r0
 8013f2a:	ee18 0a10 	vmov	r0, s16
 8013f2e:	f001 f813 	bl	8014f58 <__mcmp>
 8013f32:	4602      	mov	r2, r0
 8013f34:	4629      	mov	r1, r5
 8013f36:	4620      	mov	r0, r4
 8013f38:	9207      	str	r2, [sp, #28]
 8013f3a:	f000 fd81 	bl	8014a40 <_Bfree>
 8013f3e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8013f42:	ea43 0102 	orr.w	r1, r3, r2
 8013f46:	9b04      	ldr	r3, [sp, #16]
 8013f48:	430b      	orrs	r3, r1
 8013f4a:	464d      	mov	r5, r9
 8013f4c:	d10f      	bne.n	8013f6e <_dtoa_r+0xa66>
 8013f4e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8013f52:	d02a      	beq.n	8013faa <_dtoa_r+0xaa2>
 8013f54:	9b03      	ldr	r3, [sp, #12]
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	dd02      	ble.n	8013f60 <_dtoa_r+0xa58>
 8013f5a:	9b02      	ldr	r3, [sp, #8]
 8013f5c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8013f60:	f88b a000 	strb.w	sl, [fp]
 8013f64:	e775      	b.n	8013e52 <_dtoa_r+0x94a>
 8013f66:	4638      	mov	r0, r7
 8013f68:	e7ba      	b.n	8013ee0 <_dtoa_r+0x9d8>
 8013f6a:	2201      	movs	r2, #1
 8013f6c:	e7e2      	b.n	8013f34 <_dtoa_r+0xa2c>
 8013f6e:	9b03      	ldr	r3, [sp, #12]
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	db04      	blt.n	8013f7e <_dtoa_r+0xa76>
 8013f74:	9906      	ldr	r1, [sp, #24]
 8013f76:	430b      	orrs	r3, r1
 8013f78:	9904      	ldr	r1, [sp, #16]
 8013f7a:	430b      	orrs	r3, r1
 8013f7c:	d122      	bne.n	8013fc4 <_dtoa_r+0xabc>
 8013f7e:	2a00      	cmp	r2, #0
 8013f80:	ddee      	ble.n	8013f60 <_dtoa_r+0xa58>
 8013f82:	ee18 1a10 	vmov	r1, s16
 8013f86:	2201      	movs	r2, #1
 8013f88:	4620      	mov	r0, r4
 8013f8a:	f000 ff75 	bl	8014e78 <__lshift>
 8013f8e:	4631      	mov	r1, r6
 8013f90:	ee08 0a10 	vmov	s16, r0
 8013f94:	f000 ffe0 	bl	8014f58 <__mcmp>
 8013f98:	2800      	cmp	r0, #0
 8013f9a:	dc03      	bgt.n	8013fa4 <_dtoa_r+0xa9c>
 8013f9c:	d1e0      	bne.n	8013f60 <_dtoa_r+0xa58>
 8013f9e:	f01a 0f01 	tst.w	sl, #1
 8013fa2:	d0dd      	beq.n	8013f60 <_dtoa_r+0xa58>
 8013fa4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8013fa8:	d1d7      	bne.n	8013f5a <_dtoa_r+0xa52>
 8013faa:	2339      	movs	r3, #57	; 0x39
 8013fac:	f88b 3000 	strb.w	r3, [fp]
 8013fb0:	462b      	mov	r3, r5
 8013fb2:	461d      	mov	r5, r3
 8013fb4:	3b01      	subs	r3, #1
 8013fb6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8013fba:	2a39      	cmp	r2, #57	; 0x39
 8013fbc:	d071      	beq.n	80140a2 <_dtoa_r+0xb9a>
 8013fbe:	3201      	adds	r2, #1
 8013fc0:	701a      	strb	r2, [r3, #0]
 8013fc2:	e746      	b.n	8013e52 <_dtoa_r+0x94a>
 8013fc4:	2a00      	cmp	r2, #0
 8013fc6:	dd07      	ble.n	8013fd8 <_dtoa_r+0xad0>
 8013fc8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8013fcc:	d0ed      	beq.n	8013faa <_dtoa_r+0xaa2>
 8013fce:	f10a 0301 	add.w	r3, sl, #1
 8013fd2:	f88b 3000 	strb.w	r3, [fp]
 8013fd6:	e73c      	b.n	8013e52 <_dtoa_r+0x94a>
 8013fd8:	9b05      	ldr	r3, [sp, #20]
 8013fda:	f809 ac01 	strb.w	sl, [r9, #-1]
 8013fde:	4599      	cmp	r9, r3
 8013fe0:	d047      	beq.n	8014072 <_dtoa_r+0xb6a>
 8013fe2:	ee18 1a10 	vmov	r1, s16
 8013fe6:	2300      	movs	r3, #0
 8013fe8:	220a      	movs	r2, #10
 8013fea:	4620      	mov	r0, r4
 8013fec:	f000 fd4a 	bl	8014a84 <__multadd>
 8013ff0:	45b8      	cmp	r8, r7
 8013ff2:	ee08 0a10 	vmov	s16, r0
 8013ff6:	f04f 0300 	mov.w	r3, #0
 8013ffa:	f04f 020a 	mov.w	r2, #10
 8013ffe:	4641      	mov	r1, r8
 8014000:	4620      	mov	r0, r4
 8014002:	d106      	bne.n	8014012 <_dtoa_r+0xb0a>
 8014004:	f000 fd3e 	bl	8014a84 <__multadd>
 8014008:	4680      	mov	r8, r0
 801400a:	4607      	mov	r7, r0
 801400c:	f109 0901 	add.w	r9, r9, #1
 8014010:	e772      	b.n	8013ef8 <_dtoa_r+0x9f0>
 8014012:	f000 fd37 	bl	8014a84 <__multadd>
 8014016:	4639      	mov	r1, r7
 8014018:	4680      	mov	r8, r0
 801401a:	2300      	movs	r3, #0
 801401c:	220a      	movs	r2, #10
 801401e:	4620      	mov	r0, r4
 8014020:	f000 fd30 	bl	8014a84 <__multadd>
 8014024:	4607      	mov	r7, r0
 8014026:	e7f1      	b.n	801400c <_dtoa_r+0xb04>
 8014028:	9b03      	ldr	r3, [sp, #12]
 801402a:	9302      	str	r3, [sp, #8]
 801402c:	9d01      	ldr	r5, [sp, #4]
 801402e:	ee18 0a10 	vmov	r0, s16
 8014032:	4631      	mov	r1, r6
 8014034:	f7ff f9da 	bl	80133ec <quorem>
 8014038:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801403c:	9b01      	ldr	r3, [sp, #4]
 801403e:	f805 ab01 	strb.w	sl, [r5], #1
 8014042:	1aea      	subs	r2, r5, r3
 8014044:	9b02      	ldr	r3, [sp, #8]
 8014046:	4293      	cmp	r3, r2
 8014048:	dd09      	ble.n	801405e <_dtoa_r+0xb56>
 801404a:	ee18 1a10 	vmov	r1, s16
 801404e:	2300      	movs	r3, #0
 8014050:	220a      	movs	r2, #10
 8014052:	4620      	mov	r0, r4
 8014054:	f000 fd16 	bl	8014a84 <__multadd>
 8014058:	ee08 0a10 	vmov	s16, r0
 801405c:	e7e7      	b.n	801402e <_dtoa_r+0xb26>
 801405e:	9b02      	ldr	r3, [sp, #8]
 8014060:	2b00      	cmp	r3, #0
 8014062:	bfc8      	it	gt
 8014064:	461d      	movgt	r5, r3
 8014066:	9b01      	ldr	r3, [sp, #4]
 8014068:	bfd8      	it	le
 801406a:	2501      	movle	r5, #1
 801406c:	441d      	add	r5, r3
 801406e:	f04f 0800 	mov.w	r8, #0
 8014072:	ee18 1a10 	vmov	r1, s16
 8014076:	2201      	movs	r2, #1
 8014078:	4620      	mov	r0, r4
 801407a:	f000 fefd 	bl	8014e78 <__lshift>
 801407e:	4631      	mov	r1, r6
 8014080:	ee08 0a10 	vmov	s16, r0
 8014084:	f000 ff68 	bl	8014f58 <__mcmp>
 8014088:	2800      	cmp	r0, #0
 801408a:	dc91      	bgt.n	8013fb0 <_dtoa_r+0xaa8>
 801408c:	d102      	bne.n	8014094 <_dtoa_r+0xb8c>
 801408e:	f01a 0f01 	tst.w	sl, #1
 8014092:	d18d      	bne.n	8013fb0 <_dtoa_r+0xaa8>
 8014094:	462b      	mov	r3, r5
 8014096:	461d      	mov	r5, r3
 8014098:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801409c:	2a30      	cmp	r2, #48	; 0x30
 801409e:	d0fa      	beq.n	8014096 <_dtoa_r+0xb8e>
 80140a0:	e6d7      	b.n	8013e52 <_dtoa_r+0x94a>
 80140a2:	9a01      	ldr	r2, [sp, #4]
 80140a4:	429a      	cmp	r2, r3
 80140a6:	d184      	bne.n	8013fb2 <_dtoa_r+0xaaa>
 80140a8:	9b00      	ldr	r3, [sp, #0]
 80140aa:	3301      	adds	r3, #1
 80140ac:	9300      	str	r3, [sp, #0]
 80140ae:	2331      	movs	r3, #49	; 0x31
 80140b0:	7013      	strb	r3, [r2, #0]
 80140b2:	e6ce      	b.n	8013e52 <_dtoa_r+0x94a>
 80140b4:	4b09      	ldr	r3, [pc, #36]	; (80140dc <_dtoa_r+0xbd4>)
 80140b6:	f7ff ba95 	b.w	80135e4 <_dtoa_r+0xdc>
 80140ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80140bc:	2b00      	cmp	r3, #0
 80140be:	f47f aa6e 	bne.w	801359e <_dtoa_r+0x96>
 80140c2:	4b07      	ldr	r3, [pc, #28]	; (80140e0 <_dtoa_r+0xbd8>)
 80140c4:	f7ff ba8e 	b.w	80135e4 <_dtoa_r+0xdc>
 80140c8:	9b02      	ldr	r3, [sp, #8]
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	dcae      	bgt.n	801402c <_dtoa_r+0xb24>
 80140ce:	9b06      	ldr	r3, [sp, #24]
 80140d0:	2b02      	cmp	r3, #2
 80140d2:	f73f aea8 	bgt.w	8013e26 <_dtoa_r+0x91e>
 80140d6:	e7a9      	b.n	801402c <_dtoa_r+0xb24>
 80140d8:	08016298 	.word	0x08016298
 80140dc:	08016098 	.word	0x08016098
 80140e0:	08016219 	.word	0x08016219

080140e4 <__sflush_r>:
 80140e4:	898a      	ldrh	r2, [r1, #12]
 80140e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80140ea:	4605      	mov	r5, r0
 80140ec:	0710      	lsls	r0, r2, #28
 80140ee:	460c      	mov	r4, r1
 80140f0:	d458      	bmi.n	80141a4 <__sflush_r+0xc0>
 80140f2:	684b      	ldr	r3, [r1, #4]
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	dc05      	bgt.n	8014104 <__sflush_r+0x20>
 80140f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	dc02      	bgt.n	8014104 <__sflush_r+0x20>
 80140fe:	2000      	movs	r0, #0
 8014100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014104:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014106:	2e00      	cmp	r6, #0
 8014108:	d0f9      	beq.n	80140fe <__sflush_r+0x1a>
 801410a:	2300      	movs	r3, #0
 801410c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014110:	682f      	ldr	r7, [r5, #0]
 8014112:	602b      	str	r3, [r5, #0]
 8014114:	d032      	beq.n	801417c <__sflush_r+0x98>
 8014116:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014118:	89a3      	ldrh	r3, [r4, #12]
 801411a:	075a      	lsls	r2, r3, #29
 801411c:	d505      	bpl.n	801412a <__sflush_r+0x46>
 801411e:	6863      	ldr	r3, [r4, #4]
 8014120:	1ac0      	subs	r0, r0, r3
 8014122:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014124:	b10b      	cbz	r3, 801412a <__sflush_r+0x46>
 8014126:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014128:	1ac0      	subs	r0, r0, r3
 801412a:	2300      	movs	r3, #0
 801412c:	4602      	mov	r2, r0
 801412e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014130:	6a21      	ldr	r1, [r4, #32]
 8014132:	4628      	mov	r0, r5
 8014134:	47b0      	blx	r6
 8014136:	1c43      	adds	r3, r0, #1
 8014138:	89a3      	ldrh	r3, [r4, #12]
 801413a:	d106      	bne.n	801414a <__sflush_r+0x66>
 801413c:	6829      	ldr	r1, [r5, #0]
 801413e:	291d      	cmp	r1, #29
 8014140:	d82c      	bhi.n	801419c <__sflush_r+0xb8>
 8014142:	4a2a      	ldr	r2, [pc, #168]	; (80141ec <__sflush_r+0x108>)
 8014144:	40ca      	lsrs	r2, r1
 8014146:	07d6      	lsls	r6, r2, #31
 8014148:	d528      	bpl.n	801419c <__sflush_r+0xb8>
 801414a:	2200      	movs	r2, #0
 801414c:	6062      	str	r2, [r4, #4]
 801414e:	04d9      	lsls	r1, r3, #19
 8014150:	6922      	ldr	r2, [r4, #16]
 8014152:	6022      	str	r2, [r4, #0]
 8014154:	d504      	bpl.n	8014160 <__sflush_r+0x7c>
 8014156:	1c42      	adds	r2, r0, #1
 8014158:	d101      	bne.n	801415e <__sflush_r+0x7a>
 801415a:	682b      	ldr	r3, [r5, #0]
 801415c:	b903      	cbnz	r3, 8014160 <__sflush_r+0x7c>
 801415e:	6560      	str	r0, [r4, #84]	; 0x54
 8014160:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014162:	602f      	str	r7, [r5, #0]
 8014164:	2900      	cmp	r1, #0
 8014166:	d0ca      	beq.n	80140fe <__sflush_r+0x1a>
 8014168:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801416c:	4299      	cmp	r1, r3
 801416e:	d002      	beq.n	8014176 <__sflush_r+0x92>
 8014170:	4628      	mov	r0, r5
 8014172:	f001 f8fd 	bl	8015370 <_free_r>
 8014176:	2000      	movs	r0, #0
 8014178:	6360      	str	r0, [r4, #52]	; 0x34
 801417a:	e7c1      	b.n	8014100 <__sflush_r+0x1c>
 801417c:	6a21      	ldr	r1, [r4, #32]
 801417e:	2301      	movs	r3, #1
 8014180:	4628      	mov	r0, r5
 8014182:	47b0      	blx	r6
 8014184:	1c41      	adds	r1, r0, #1
 8014186:	d1c7      	bne.n	8014118 <__sflush_r+0x34>
 8014188:	682b      	ldr	r3, [r5, #0]
 801418a:	2b00      	cmp	r3, #0
 801418c:	d0c4      	beq.n	8014118 <__sflush_r+0x34>
 801418e:	2b1d      	cmp	r3, #29
 8014190:	d001      	beq.n	8014196 <__sflush_r+0xb2>
 8014192:	2b16      	cmp	r3, #22
 8014194:	d101      	bne.n	801419a <__sflush_r+0xb6>
 8014196:	602f      	str	r7, [r5, #0]
 8014198:	e7b1      	b.n	80140fe <__sflush_r+0x1a>
 801419a:	89a3      	ldrh	r3, [r4, #12]
 801419c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80141a0:	81a3      	strh	r3, [r4, #12]
 80141a2:	e7ad      	b.n	8014100 <__sflush_r+0x1c>
 80141a4:	690f      	ldr	r7, [r1, #16]
 80141a6:	2f00      	cmp	r7, #0
 80141a8:	d0a9      	beq.n	80140fe <__sflush_r+0x1a>
 80141aa:	0793      	lsls	r3, r2, #30
 80141ac:	680e      	ldr	r6, [r1, #0]
 80141ae:	bf08      	it	eq
 80141b0:	694b      	ldreq	r3, [r1, #20]
 80141b2:	600f      	str	r7, [r1, #0]
 80141b4:	bf18      	it	ne
 80141b6:	2300      	movne	r3, #0
 80141b8:	eba6 0807 	sub.w	r8, r6, r7
 80141bc:	608b      	str	r3, [r1, #8]
 80141be:	f1b8 0f00 	cmp.w	r8, #0
 80141c2:	dd9c      	ble.n	80140fe <__sflush_r+0x1a>
 80141c4:	6a21      	ldr	r1, [r4, #32]
 80141c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80141c8:	4643      	mov	r3, r8
 80141ca:	463a      	mov	r2, r7
 80141cc:	4628      	mov	r0, r5
 80141ce:	47b0      	blx	r6
 80141d0:	2800      	cmp	r0, #0
 80141d2:	dc06      	bgt.n	80141e2 <__sflush_r+0xfe>
 80141d4:	89a3      	ldrh	r3, [r4, #12]
 80141d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80141da:	81a3      	strh	r3, [r4, #12]
 80141dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80141e0:	e78e      	b.n	8014100 <__sflush_r+0x1c>
 80141e2:	4407      	add	r7, r0
 80141e4:	eba8 0800 	sub.w	r8, r8, r0
 80141e8:	e7e9      	b.n	80141be <__sflush_r+0xda>
 80141ea:	bf00      	nop
 80141ec:	20400001 	.word	0x20400001

080141f0 <_fflush_r>:
 80141f0:	b538      	push	{r3, r4, r5, lr}
 80141f2:	690b      	ldr	r3, [r1, #16]
 80141f4:	4605      	mov	r5, r0
 80141f6:	460c      	mov	r4, r1
 80141f8:	b913      	cbnz	r3, 8014200 <_fflush_r+0x10>
 80141fa:	2500      	movs	r5, #0
 80141fc:	4628      	mov	r0, r5
 80141fe:	bd38      	pop	{r3, r4, r5, pc}
 8014200:	b118      	cbz	r0, 801420a <_fflush_r+0x1a>
 8014202:	6983      	ldr	r3, [r0, #24]
 8014204:	b90b      	cbnz	r3, 801420a <_fflush_r+0x1a>
 8014206:	f7fd f91f 	bl	8011448 <__sinit>
 801420a:	4b14      	ldr	r3, [pc, #80]	; (801425c <_fflush_r+0x6c>)
 801420c:	429c      	cmp	r4, r3
 801420e:	d11b      	bne.n	8014248 <_fflush_r+0x58>
 8014210:	686c      	ldr	r4, [r5, #4]
 8014212:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014216:	2b00      	cmp	r3, #0
 8014218:	d0ef      	beq.n	80141fa <_fflush_r+0xa>
 801421a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801421c:	07d0      	lsls	r0, r2, #31
 801421e:	d404      	bmi.n	801422a <_fflush_r+0x3a>
 8014220:	0599      	lsls	r1, r3, #22
 8014222:	d402      	bmi.n	801422a <_fflush_r+0x3a>
 8014224:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014226:	f7fd f9d2 	bl	80115ce <__retarget_lock_acquire_recursive>
 801422a:	4628      	mov	r0, r5
 801422c:	4621      	mov	r1, r4
 801422e:	f7ff ff59 	bl	80140e4 <__sflush_r>
 8014232:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014234:	07da      	lsls	r2, r3, #31
 8014236:	4605      	mov	r5, r0
 8014238:	d4e0      	bmi.n	80141fc <_fflush_r+0xc>
 801423a:	89a3      	ldrh	r3, [r4, #12]
 801423c:	059b      	lsls	r3, r3, #22
 801423e:	d4dd      	bmi.n	80141fc <_fflush_r+0xc>
 8014240:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014242:	f7fd f9c5 	bl	80115d0 <__retarget_lock_release_recursive>
 8014246:	e7d9      	b.n	80141fc <_fflush_r+0xc>
 8014248:	4b05      	ldr	r3, [pc, #20]	; (8014260 <_fflush_r+0x70>)
 801424a:	429c      	cmp	r4, r3
 801424c:	d101      	bne.n	8014252 <_fflush_r+0x62>
 801424e:	68ac      	ldr	r4, [r5, #8]
 8014250:	e7df      	b.n	8014212 <_fflush_r+0x22>
 8014252:	4b04      	ldr	r3, [pc, #16]	; (8014264 <_fflush_r+0x74>)
 8014254:	429c      	cmp	r4, r3
 8014256:	bf08      	it	eq
 8014258:	68ec      	ldreq	r4, [r5, #12]
 801425a:	e7da      	b.n	8014212 <_fflush_r+0x22>
 801425c:	08016044 	.word	0x08016044
 8014260:	08016064 	.word	0x08016064
 8014264:	08016024 	.word	0x08016024

08014268 <rshift>:
 8014268:	6903      	ldr	r3, [r0, #16]
 801426a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801426e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014272:	ea4f 1261 	mov.w	r2, r1, asr #5
 8014276:	f100 0414 	add.w	r4, r0, #20
 801427a:	dd45      	ble.n	8014308 <rshift+0xa0>
 801427c:	f011 011f 	ands.w	r1, r1, #31
 8014280:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8014284:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8014288:	d10c      	bne.n	80142a4 <rshift+0x3c>
 801428a:	f100 0710 	add.w	r7, r0, #16
 801428e:	4629      	mov	r1, r5
 8014290:	42b1      	cmp	r1, r6
 8014292:	d334      	bcc.n	80142fe <rshift+0x96>
 8014294:	1a9b      	subs	r3, r3, r2
 8014296:	009b      	lsls	r3, r3, #2
 8014298:	1eea      	subs	r2, r5, #3
 801429a:	4296      	cmp	r6, r2
 801429c:	bf38      	it	cc
 801429e:	2300      	movcc	r3, #0
 80142a0:	4423      	add	r3, r4
 80142a2:	e015      	b.n	80142d0 <rshift+0x68>
 80142a4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80142a8:	f1c1 0820 	rsb	r8, r1, #32
 80142ac:	40cf      	lsrs	r7, r1
 80142ae:	f105 0e04 	add.w	lr, r5, #4
 80142b2:	46a1      	mov	r9, r4
 80142b4:	4576      	cmp	r6, lr
 80142b6:	46f4      	mov	ip, lr
 80142b8:	d815      	bhi.n	80142e6 <rshift+0x7e>
 80142ba:	1a9a      	subs	r2, r3, r2
 80142bc:	0092      	lsls	r2, r2, #2
 80142be:	3a04      	subs	r2, #4
 80142c0:	3501      	adds	r5, #1
 80142c2:	42ae      	cmp	r6, r5
 80142c4:	bf38      	it	cc
 80142c6:	2200      	movcc	r2, #0
 80142c8:	18a3      	adds	r3, r4, r2
 80142ca:	50a7      	str	r7, [r4, r2]
 80142cc:	b107      	cbz	r7, 80142d0 <rshift+0x68>
 80142ce:	3304      	adds	r3, #4
 80142d0:	1b1a      	subs	r2, r3, r4
 80142d2:	42a3      	cmp	r3, r4
 80142d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80142d8:	bf08      	it	eq
 80142da:	2300      	moveq	r3, #0
 80142dc:	6102      	str	r2, [r0, #16]
 80142de:	bf08      	it	eq
 80142e0:	6143      	streq	r3, [r0, #20]
 80142e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80142e6:	f8dc c000 	ldr.w	ip, [ip]
 80142ea:	fa0c fc08 	lsl.w	ip, ip, r8
 80142ee:	ea4c 0707 	orr.w	r7, ip, r7
 80142f2:	f849 7b04 	str.w	r7, [r9], #4
 80142f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80142fa:	40cf      	lsrs	r7, r1
 80142fc:	e7da      	b.n	80142b4 <rshift+0x4c>
 80142fe:	f851 cb04 	ldr.w	ip, [r1], #4
 8014302:	f847 cf04 	str.w	ip, [r7, #4]!
 8014306:	e7c3      	b.n	8014290 <rshift+0x28>
 8014308:	4623      	mov	r3, r4
 801430a:	e7e1      	b.n	80142d0 <rshift+0x68>

0801430c <__hexdig_fun>:
 801430c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014310:	2b09      	cmp	r3, #9
 8014312:	d802      	bhi.n	801431a <__hexdig_fun+0xe>
 8014314:	3820      	subs	r0, #32
 8014316:	b2c0      	uxtb	r0, r0
 8014318:	4770      	bx	lr
 801431a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801431e:	2b05      	cmp	r3, #5
 8014320:	d801      	bhi.n	8014326 <__hexdig_fun+0x1a>
 8014322:	3847      	subs	r0, #71	; 0x47
 8014324:	e7f7      	b.n	8014316 <__hexdig_fun+0xa>
 8014326:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801432a:	2b05      	cmp	r3, #5
 801432c:	d801      	bhi.n	8014332 <__hexdig_fun+0x26>
 801432e:	3827      	subs	r0, #39	; 0x27
 8014330:	e7f1      	b.n	8014316 <__hexdig_fun+0xa>
 8014332:	2000      	movs	r0, #0
 8014334:	4770      	bx	lr
	...

08014338 <__gethex>:
 8014338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801433c:	ed2d 8b02 	vpush	{d8}
 8014340:	b089      	sub	sp, #36	; 0x24
 8014342:	ee08 0a10 	vmov	s16, r0
 8014346:	9304      	str	r3, [sp, #16]
 8014348:	4bb4      	ldr	r3, [pc, #720]	; (801461c <__gethex+0x2e4>)
 801434a:	681b      	ldr	r3, [r3, #0]
 801434c:	9301      	str	r3, [sp, #4]
 801434e:	4618      	mov	r0, r3
 8014350:	468b      	mov	fp, r1
 8014352:	4690      	mov	r8, r2
 8014354:	f7eb ff54 	bl	8000200 <strlen>
 8014358:	9b01      	ldr	r3, [sp, #4]
 801435a:	f8db 2000 	ldr.w	r2, [fp]
 801435e:	4403      	add	r3, r0
 8014360:	4682      	mov	sl, r0
 8014362:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8014366:	9305      	str	r3, [sp, #20]
 8014368:	1c93      	adds	r3, r2, #2
 801436a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801436e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8014372:	32fe      	adds	r2, #254	; 0xfe
 8014374:	18d1      	adds	r1, r2, r3
 8014376:	461f      	mov	r7, r3
 8014378:	f813 0b01 	ldrb.w	r0, [r3], #1
 801437c:	9100      	str	r1, [sp, #0]
 801437e:	2830      	cmp	r0, #48	; 0x30
 8014380:	d0f8      	beq.n	8014374 <__gethex+0x3c>
 8014382:	f7ff ffc3 	bl	801430c <__hexdig_fun>
 8014386:	4604      	mov	r4, r0
 8014388:	2800      	cmp	r0, #0
 801438a:	d13a      	bne.n	8014402 <__gethex+0xca>
 801438c:	9901      	ldr	r1, [sp, #4]
 801438e:	4652      	mov	r2, sl
 8014390:	4638      	mov	r0, r7
 8014392:	f001 f9b1 	bl	80156f8 <strncmp>
 8014396:	4605      	mov	r5, r0
 8014398:	2800      	cmp	r0, #0
 801439a:	d168      	bne.n	801446e <__gethex+0x136>
 801439c:	f817 000a 	ldrb.w	r0, [r7, sl]
 80143a0:	eb07 060a 	add.w	r6, r7, sl
 80143a4:	f7ff ffb2 	bl	801430c <__hexdig_fun>
 80143a8:	2800      	cmp	r0, #0
 80143aa:	d062      	beq.n	8014472 <__gethex+0x13a>
 80143ac:	4633      	mov	r3, r6
 80143ae:	7818      	ldrb	r0, [r3, #0]
 80143b0:	2830      	cmp	r0, #48	; 0x30
 80143b2:	461f      	mov	r7, r3
 80143b4:	f103 0301 	add.w	r3, r3, #1
 80143b8:	d0f9      	beq.n	80143ae <__gethex+0x76>
 80143ba:	f7ff ffa7 	bl	801430c <__hexdig_fun>
 80143be:	2301      	movs	r3, #1
 80143c0:	fab0 f480 	clz	r4, r0
 80143c4:	0964      	lsrs	r4, r4, #5
 80143c6:	4635      	mov	r5, r6
 80143c8:	9300      	str	r3, [sp, #0]
 80143ca:	463a      	mov	r2, r7
 80143cc:	4616      	mov	r6, r2
 80143ce:	3201      	adds	r2, #1
 80143d0:	7830      	ldrb	r0, [r6, #0]
 80143d2:	f7ff ff9b 	bl	801430c <__hexdig_fun>
 80143d6:	2800      	cmp	r0, #0
 80143d8:	d1f8      	bne.n	80143cc <__gethex+0x94>
 80143da:	9901      	ldr	r1, [sp, #4]
 80143dc:	4652      	mov	r2, sl
 80143de:	4630      	mov	r0, r6
 80143e0:	f001 f98a 	bl	80156f8 <strncmp>
 80143e4:	b980      	cbnz	r0, 8014408 <__gethex+0xd0>
 80143e6:	b94d      	cbnz	r5, 80143fc <__gethex+0xc4>
 80143e8:	eb06 050a 	add.w	r5, r6, sl
 80143ec:	462a      	mov	r2, r5
 80143ee:	4616      	mov	r6, r2
 80143f0:	3201      	adds	r2, #1
 80143f2:	7830      	ldrb	r0, [r6, #0]
 80143f4:	f7ff ff8a 	bl	801430c <__hexdig_fun>
 80143f8:	2800      	cmp	r0, #0
 80143fa:	d1f8      	bne.n	80143ee <__gethex+0xb6>
 80143fc:	1bad      	subs	r5, r5, r6
 80143fe:	00ad      	lsls	r5, r5, #2
 8014400:	e004      	b.n	801440c <__gethex+0xd4>
 8014402:	2400      	movs	r4, #0
 8014404:	4625      	mov	r5, r4
 8014406:	e7e0      	b.n	80143ca <__gethex+0x92>
 8014408:	2d00      	cmp	r5, #0
 801440a:	d1f7      	bne.n	80143fc <__gethex+0xc4>
 801440c:	7833      	ldrb	r3, [r6, #0]
 801440e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014412:	2b50      	cmp	r3, #80	; 0x50
 8014414:	d13b      	bne.n	801448e <__gethex+0x156>
 8014416:	7873      	ldrb	r3, [r6, #1]
 8014418:	2b2b      	cmp	r3, #43	; 0x2b
 801441a:	d02c      	beq.n	8014476 <__gethex+0x13e>
 801441c:	2b2d      	cmp	r3, #45	; 0x2d
 801441e:	d02e      	beq.n	801447e <__gethex+0x146>
 8014420:	1c71      	adds	r1, r6, #1
 8014422:	f04f 0900 	mov.w	r9, #0
 8014426:	7808      	ldrb	r0, [r1, #0]
 8014428:	f7ff ff70 	bl	801430c <__hexdig_fun>
 801442c:	1e43      	subs	r3, r0, #1
 801442e:	b2db      	uxtb	r3, r3
 8014430:	2b18      	cmp	r3, #24
 8014432:	d82c      	bhi.n	801448e <__gethex+0x156>
 8014434:	f1a0 0210 	sub.w	r2, r0, #16
 8014438:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801443c:	f7ff ff66 	bl	801430c <__hexdig_fun>
 8014440:	1e43      	subs	r3, r0, #1
 8014442:	b2db      	uxtb	r3, r3
 8014444:	2b18      	cmp	r3, #24
 8014446:	d91d      	bls.n	8014484 <__gethex+0x14c>
 8014448:	f1b9 0f00 	cmp.w	r9, #0
 801444c:	d000      	beq.n	8014450 <__gethex+0x118>
 801444e:	4252      	negs	r2, r2
 8014450:	4415      	add	r5, r2
 8014452:	f8cb 1000 	str.w	r1, [fp]
 8014456:	b1e4      	cbz	r4, 8014492 <__gethex+0x15a>
 8014458:	9b00      	ldr	r3, [sp, #0]
 801445a:	2b00      	cmp	r3, #0
 801445c:	bf14      	ite	ne
 801445e:	2700      	movne	r7, #0
 8014460:	2706      	moveq	r7, #6
 8014462:	4638      	mov	r0, r7
 8014464:	b009      	add	sp, #36	; 0x24
 8014466:	ecbd 8b02 	vpop	{d8}
 801446a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801446e:	463e      	mov	r6, r7
 8014470:	4625      	mov	r5, r4
 8014472:	2401      	movs	r4, #1
 8014474:	e7ca      	b.n	801440c <__gethex+0xd4>
 8014476:	f04f 0900 	mov.w	r9, #0
 801447a:	1cb1      	adds	r1, r6, #2
 801447c:	e7d3      	b.n	8014426 <__gethex+0xee>
 801447e:	f04f 0901 	mov.w	r9, #1
 8014482:	e7fa      	b.n	801447a <__gethex+0x142>
 8014484:	230a      	movs	r3, #10
 8014486:	fb03 0202 	mla	r2, r3, r2, r0
 801448a:	3a10      	subs	r2, #16
 801448c:	e7d4      	b.n	8014438 <__gethex+0x100>
 801448e:	4631      	mov	r1, r6
 8014490:	e7df      	b.n	8014452 <__gethex+0x11a>
 8014492:	1bf3      	subs	r3, r6, r7
 8014494:	3b01      	subs	r3, #1
 8014496:	4621      	mov	r1, r4
 8014498:	2b07      	cmp	r3, #7
 801449a:	dc0b      	bgt.n	80144b4 <__gethex+0x17c>
 801449c:	ee18 0a10 	vmov	r0, s16
 80144a0:	f000 fa8e 	bl	80149c0 <_Balloc>
 80144a4:	4604      	mov	r4, r0
 80144a6:	b940      	cbnz	r0, 80144ba <__gethex+0x182>
 80144a8:	4b5d      	ldr	r3, [pc, #372]	; (8014620 <__gethex+0x2e8>)
 80144aa:	4602      	mov	r2, r0
 80144ac:	21de      	movs	r1, #222	; 0xde
 80144ae:	485d      	ldr	r0, [pc, #372]	; (8014624 <__gethex+0x2ec>)
 80144b0:	f001 f944 	bl	801573c <__assert_func>
 80144b4:	3101      	adds	r1, #1
 80144b6:	105b      	asrs	r3, r3, #1
 80144b8:	e7ee      	b.n	8014498 <__gethex+0x160>
 80144ba:	f100 0914 	add.w	r9, r0, #20
 80144be:	f04f 0b00 	mov.w	fp, #0
 80144c2:	f1ca 0301 	rsb	r3, sl, #1
 80144c6:	f8cd 9008 	str.w	r9, [sp, #8]
 80144ca:	f8cd b000 	str.w	fp, [sp]
 80144ce:	9306      	str	r3, [sp, #24]
 80144d0:	42b7      	cmp	r7, r6
 80144d2:	d340      	bcc.n	8014556 <__gethex+0x21e>
 80144d4:	9802      	ldr	r0, [sp, #8]
 80144d6:	9b00      	ldr	r3, [sp, #0]
 80144d8:	f840 3b04 	str.w	r3, [r0], #4
 80144dc:	eba0 0009 	sub.w	r0, r0, r9
 80144e0:	1080      	asrs	r0, r0, #2
 80144e2:	0146      	lsls	r6, r0, #5
 80144e4:	6120      	str	r0, [r4, #16]
 80144e6:	4618      	mov	r0, r3
 80144e8:	f000 fb5c 	bl	8014ba4 <__hi0bits>
 80144ec:	1a30      	subs	r0, r6, r0
 80144ee:	f8d8 6000 	ldr.w	r6, [r8]
 80144f2:	42b0      	cmp	r0, r6
 80144f4:	dd63      	ble.n	80145be <__gethex+0x286>
 80144f6:	1b87      	subs	r7, r0, r6
 80144f8:	4639      	mov	r1, r7
 80144fa:	4620      	mov	r0, r4
 80144fc:	f000 ff00 	bl	8015300 <__any_on>
 8014500:	4682      	mov	sl, r0
 8014502:	b1a8      	cbz	r0, 8014530 <__gethex+0x1f8>
 8014504:	1e7b      	subs	r3, r7, #1
 8014506:	1159      	asrs	r1, r3, #5
 8014508:	f003 021f 	and.w	r2, r3, #31
 801450c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8014510:	f04f 0a01 	mov.w	sl, #1
 8014514:	fa0a f202 	lsl.w	r2, sl, r2
 8014518:	420a      	tst	r2, r1
 801451a:	d009      	beq.n	8014530 <__gethex+0x1f8>
 801451c:	4553      	cmp	r3, sl
 801451e:	dd05      	ble.n	801452c <__gethex+0x1f4>
 8014520:	1eb9      	subs	r1, r7, #2
 8014522:	4620      	mov	r0, r4
 8014524:	f000 feec 	bl	8015300 <__any_on>
 8014528:	2800      	cmp	r0, #0
 801452a:	d145      	bne.n	80145b8 <__gethex+0x280>
 801452c:	f04f 0a02 	mov.w	sl, #2
 8014530:	4639      	mov	r1, r7
 8014532:	4620      	mov	r0, r4
 8014534:	f7ff fe98 	bl	8014268 <rshift>
 8014538:	443d      	add	r5, r7
 801453a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801453e:	42ab      	cmp	r3, r5
 8014540:	da4c      	bge.n	80145dc <__gethex+0x2a4>
 8014542:	ee18 0a10 	vmov	r0, s16
 8014546:	4621      	mov	r1, r4
 8014548:	f000 fa7a 	bl	8014a40 <_Bfree>
 801454c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801454e:	2300      	movs	r3, #0
 8014550:	6013      	str	r3, [r2, #0]
 8014552:	27a3      	movs	r7, #163	; 0xa3
 8014554:	e785      	b.n	8014462 <__gethex+0x12a>
 8014556:	1e73      	subs	r3, r6, #1
 8014558:	9a05      	ldr	r2, [sp, #20]
 801455a:	9303      	str	r3, [sp, #12]
 801455c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014560:	4293      	cmp	r3, r2
 8014562:	d019      	beq.n	8014598 <__gethex+0x260>
 8014564:	f1bb 0f20 	cmp.w	fp, #32
 8014568:	d107      	bne.n	801457a <__gethex+0x242>
 801456a:	9b02      	ldr	r3, [sp, #8]
 801456c:	9a00      	ldr	r2, [sp, #0]
 801456e:	f843 2b04 	str.w	r2, [r3], #4
 8014572:	9302      	str	r3, [sp, #8]
 8014574:	2300      	movs	r3, #0
 8014576:	9300      	str	r3, [sp, #0]
 8014578:	469b      	mov	fp, r3
 801457a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801457e:	f7ff fec5 	bl	801430c <__hexdig_fun>
 8014582:	9b00      	ldr	r3, [sp, #0]
 8014584:	f000 000f 	and.w	r0, r0, #15
 8014588:	fa00 f00b 	lsl.w	r0, r0, fp
 801458c:	4303      	orrs	r3, r0
 801458e:	9300      	str	r3, [sp, #0]
 8014590:	f10b 0b04 	add.w	fp, fp, #4
 8014594:	9b03      	ldr	r3, [sp, #12]
 8014596:	e00d      	b.n	80145b4 <__gethex+0x27c>
 8014598:	9b03      	ldr	r3, [sp, #12]
 801459a:	9a06      	ldr	r2, [sp, #24]
 801459c:	4413      	add	r3, r2
 801459e:	42bb      	cmp	r3, r7
 80145a0:	d3e0      	bcc.n	8014564 <__gethex+0x22c>
 80145a2:	4618      	mov	r0, r3
 80145a4:	9901      	ldr	r1, [sp, #4]
 80145a6:	9307      	str	r3, [sp, #28]
 80145a8:	4652      	mov	r2, sl
 80145aa:	f001 f8a5 	bl	80156f8 <strncmp>
 80145ae:	9b07      	ldr	r3, [sp, #28]
 80145b0:	2800      	cmp	r0, #0
 80145b2:	d1d7      	bne.n	8014564 <__gethex+0x22c>
 80145b4:	461e      	mov	r6, r3
 80145b6:	e78b      	b.n	80144d0 <__gethex+0x198>
 80145b8:	f04f 0a03 	mov.w	sl, #3
 80145bc:	e7b8      	b.n	8014530 <__gethex+0x1f8>
 80145be:	da0a      	bge.n	80145d6 <__gethex+0x29e>
 80145c0:	1a37      	subs	r7, r6, r0
 80145c2:	4621      	mov	r1, r4
 80145c4:	ee18 0a10 	vmov	r0, s16
 80145c8:	463a      	mov	r2, r7
 80145ca:	f000 fc55 	bl	8014e78 <__lshift>
 80145ce:	1bed      	subs	r5, r5, r7
 80145d0:	4604      	mov	r4, r0
 80145d2:	f100 0914 	add.w	r9, r0, #20
 80145d6:	f04f 0a00 	mov.w	sl, #0
 80145da:	e7ae      	b.n	801453a <__gethex+0x202>
 80145dc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80145e0:	42a8      	cmp	r0, r5
 80145e2:	dd72      	ble.n	80146ca <__gethex+0x392>
 80145e4:	1b45      	subs	r5, r0, r5
 80145e6:	42ae      	cmp	r6, r5
 80145e8:	dc36      	bgt.n	8014658 <__gethex+0x320>
 80145ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80145ee:	2b02      	cmp	r3, #2
 80145f0:	d02a      	beq.n	8014648 <__gethex+0x310>
 80145f2:	2b03      	cmp	r3, #3
 80145f4:	d02c      	beq.n	8014650 <__gethex+0x318>
 80145f6:	2b01      	cmp	r3, #1
 80145f8:	d11c      	bne.n	8014634 <__gethex+0x2fc>
 80145fa:	42ae      	cmp	r6, r5
 80145fc:	d11a      	bne.n	8014634 <__gethex+0x2fc>
 80145fe:	2e01      	cmp	r6, #1
 8014600:	d112      	bne.n	8014628 <__gethex+0x2f0>
 8014602:	9a04      	ldr	r2, [sp, #16]
 8014604:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014608:	6013      	str	r3, [r2, #0]
 801460a:	2301      	movs	r3, #1
 801460c:	6123      	str	r3, [r4, #16]
 801460e:	f8c9 3000 	str.w	r3, [r9]
 8014612:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014614:	2762      	movs	r7, #98	; 0x62
 8014616:	601c      	str	r4, [r3, #0]
 8014618:	e723      	b.n	8014462 <__gethex+0x12a>
 801461a:	bf00      	nop
 801461c:	08016310 	.word	0x08016310
 8014620:	08016298 	.word	0x08016298
 8014624:	080162a9 	.word	0x080162a9
 8014628:	1e71      	subs	r1, r6, #1
 801462a:	4620      	mov	r0, r4
 801462c:	f000 fe68 	bl	8015300 <__any_on>
 8014630:	2800      	cmp	r0, #0
 8014632:	d1e6      	bne.n	8014602 <__gethex+0x2ca>
 8014634:	ee18 0a10 	vmov	r0, s16
 8014638:	4621      	mov	r1, r4
 801463a:	f000 fa01 	bl	8014a40 <_Bfree>
 801463e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014640:	2300      	movs	r3, #0
 8014642:	6013      	str	r3, [r2, #0]
 8014644:	2750      	movs	r7, #80	; 0x50
 8014646:	e70c      	b.n	8014462 <__gethex+0x12a>
 8014648:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801464a:	2b00      	cmp	r3, #0
 801464c:	d1f2      	bne.n	8014634 <__gethex+0x2fc>
 801464e:	e7d8      	b.n	8014602 <__gethex+0x2ca>
 8014650:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014652:	2b00      	cmp	r3, #0
 8014654:	d1d5      	bne.n	8014602 <__gethex+0x2ca>
 8014656:	e7ed      	b.n	8014634 <__gethex+0x2fc>
 8014658:	1e6f      	subs	r7, r5, #1
 801465a:	f1ba 0f00 	cmp.w	sl, #0
 801465e:	d131      	bne.n	80146c4 <__gethex+0x38c>
 8014660:	b127      	cbz	r7, 801466c <__gethex+0x334>
 8014662:	4639      	mov	r1, r7
 8014664:	4620      	mov	r0, r4
 8014666:	f000 fe4b 	bl	8015300 <__any_on>
 801466a:	4682      	mov	sl, r0
 801466c:	117b      	asrs	r3, r7, #5
 801466e:	2101      	movs	r1, #1
 8014670:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8014674:	f007 071f 	and.w	r7, r7, #31
 8014678:	fa01 f707 	lsl.w	r7, r1, r7
 801467c:	421f      	tst	r7, r3
 801467e:	4629      	mov	r1, r5
 8014680:	4620      	mov	r0, r4
 8014682:	bf18      	it	ne
 8014684:	f04a 0a02 	orrne.w	sl, sl, #2
 8014688:	1b76      	subs	r6, r6, r5
 801468a:	f7ff fded 	bl	8014268 <rshift>
 801468e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014692:	2702      	movs	r7, #2
 8014694:	f1ba 0f00 	cmp.w	sl, #0
 8014698:	d048      	beq.n	801472c <__gethex+0x3f4>
 801469a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801469e:	2b02      	cmp	r3, #2
 80146a0:	d015      	beq.n	80146ce <__gethex+0x396>
 80146a2:	2b03      	cmp	r3, #3
 80146a4:	d017      	beq.n	80146d6 <__gethex+0x39e>
 80146a6:	2b01      	cmp	r3, #1
 80146a8:	d109      	bne.n	80146be <__gethex+0x386>
 80146aa:	f01a 0f02 	tst.w	sl, #2
 80146ae:	d006      	beq.n	80146be <__gethex+0x386>
 80146b0:	f8d9 0000 	ldr.w	r0, [r9]
 80146b4:	ea4a 0a00 	orr.w	sl, sl, r0
 80146b8:	f01a 0f01 	tst.w	sl, #1
 80146bc:	d10e      	bne.n	80146dc <__gethex+0x3a4>
 80146be:	f047 0710 	orr.w	r7, r7, #16
 80146c2:	e033      	b.n	801472c <__gethex+0x3f4>
 80146c4:	f04f 0a01 	mov.w	sl, #1
 80146c8:	e7d0      	b.n	801466c <__gethex+0x334>
 80146ca:	2701      	movs	r7, #1
 80146cc:	e7e2      	b.n	8014694 <__gethex+0x35c>
 80146ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80146d0:	f1c3 0301 	rsb	r3, r3, #1
 80146d4:	9315      	str	r3, [sp, #84]	; 0x54
 80146d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80146d8:	2b00      	cmp	r3, #0
 80146da:	d0f0      	beq.n	80146be <__gethex+0x386>
 80146dc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80146e0:	f104 0314 	add.w	r3, r4, #20
 80146e4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80146e8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80146ec:	f04f 0c00 	mov.w	ip, #0
 80146f0:	4618      	mov	r0, r3
 80146f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80146f6:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80146fa:	d01c      	beq.n	8014736 <__gethex+0x3fe>
 80146fc:	3201      	adds	r2, #1
 80146fe:	6002      	str	r2, [r0, #0]
 8014700:	2f02      	cmp	r7, #2
 8014702:	f104 0314 	add.w	r3, r4, #20
 8014706:	d13f      	bne.n	8014788 <__gethex+0x450>
 8014708:	f8d8 2000 	ldr.w	r2, [r8]
 801470c:	3a01      	subs	r2, #1
 801470e:	42b2      	cmp	r2, r6
 8014710:	d10a      	bne.n	8014728 <__gethex+0x3f0>
 8014712:	1171      	asrs	r1, r6, #5
 8014714:	2201      	movs	r2, #1
 8014716:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801471a:	f006 061f 	and.w	r6, r6, #31
 801471e:	fa02 f606 	lsl.w	r6, r2, r6
 8014722:	421e      	tst	r6, r3
 8014724:	bf18      	it	ne
 8014726:	4617      	movne	r7, r2
 8014728:	f047 0720 	orr.w	r7, r7, #32
 801472c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801472e:	601c      	str	r4, [r3, #0]
 8014730:	9b04      	ldr	r3, [sp, #16]
 8014732:	601d      	str	r5, [r3, #0]
 8014734:	e695      	b.n	8014462 <__gethex+0x12a>
 8014736:	4299      	cmp	r1, r3
 8014738:	f843 cc04 	str.w	ip, [r3, #-4]
 801473c:	d8d8      	bhi.n	80146f0 <__gethex+0x3b8>
 801473e:	68a3      	ldr	r3, [r4, #8]
 8014740:	459b      	cmp	fp, r3
 8014742:	db19      	blt.n	8014778 <__gethex+0x440>
 8014744:	6861      	ldr	r1, [r4, #4]
 8014746:	ee18 0a10 	vmov	r0, s16
 801474a:	3101      	adds	r1, #1
 801474c:	f000 f938 	bl	80149c0 <_Balloc>
 8014750:	4681      	mov	r9, r0
 8014752:	b918      	cbnz	r0, 801475c <__gethex+0x424>
 8014754:	4b1a      	ldr	r3, [pc, #104]	; (80147c0 <__gethex+0x488>)
 8014756:	4602      	mov	r2, r0
 8014758:	2184      	movs	r1, #132	; 0x84
 801475a:	e6a8      	b.n	80144ae <__gethex+0x176>
 801475c:	6922      	ldr	r2, [r4, #16]
 801475e:	3202      	adds	r2, #2
 8014760:	f104 010c 	add.w	r1, r4, #12
 8014764:	0092      	lsls	r2, r2, #2
 8014766:	300c      	adds	r0, #12
 8014768:	f7fc ff33 	bl	80115d2 <memcpy>
 801476c:	4621      	mov	r1, r4
 801476e:	ee18 0a10 	vmov	r0, s16
 8014772:	f000 f965 	bl	8014a40 <_Bfree>
 8014776:	464c      	mov	r4, r9
 8014778:	6923      	ldr	r3, [r4, #16]
 801477a:	1c5a      	adds	r2, r3, #1
 801477c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014780:	6122      	str	r2, [r4, #16]
 8014782:	2201      	movs	r2, #1
 8014784:	615a      	str	r2, [r3, #20]
 8014786:	e7bb      	b.n	8014700 <__gethex+0x3c8>
 8014788:	6922      	ldr	r2, [r4, #16]
 801478a:	455a      	cmp	r2, fp
 801478c:	dd0b      	ble.n	80147a6 <__gethex+0x46e>
 801478e:	2101      	movs	r1, #1
 8014790:	4620      	mov	r0, r4
 8014792:	f7ff fd69 	bl	8014268 <rshift>
 8014796:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801479a:	3501      	adds	r5, #1
 801479c:	42ab      	cmp	r3, r5
 801479e:	f6ff aed0 	blt.w	8014542 <__gethex+0x20a>
 80147a2:	2701      	movs	r7, #1
 80147a4:	e7c0      	b.n	8014728 <__gethex+0x3f0>
 80147a6:	f016 061f 	ands.w	r6, r6, #31
 80147aa:	d0fa      	beq.n	80147a2 <__gethex+0x46a>
 80147ac:	4453      	add	r3, sl
 80147ae:	f1c6 0620 	rsb	r6, r6, #32
 80147b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80147b6:	f000 f9f5 	bl	8014ba4 <__hi0bits>
 80147ba:	42b0      	cmp	r0, r6
 80147bc:	dbe7      	blt.n	801478e <__gethex+0x456>
 80147be:	e7f0      	b.n	80147a2 <__gethex+0x46a>
 80147c0:	08016298 	.word	0x08016298

080147c4 <L_shift>:
 80147c4:	f1c2 0208 	rsb	r2, r2, #8
 80147c8:	0092      	lsls	r2, r2, #2
 80147ca:	b570      	push	{r4, r5, r6, lr}
 80147cc:	f1c2 0620 	rsb	r6, r2, #32
 80147d0:	6843      	ldr	r3, [r0, #4]
 80147d2:	6804      	ldr	r4, [r0, #0]
 80147d4:	fa03 f506 	lsl.w	r5, r3, r6
 80147d8:	432c      	orrs	r4, r5
 80147da:	40d3      	lsrs	r3, r2
 80147dc:	6004      	str	r4, [r0, #0]
 80147de:	f840 3f04 	str.w	r3, [r0, #4]!
 80147e2:	4288      	cmp	r0, r1
 80147e4:	d3f4      	bcc.n	80147d0 <L_shift+0xc>
 80147e6:	bd70      	pop	{r4, r5, r6, pc}

080147e8 <__match>:
 80147e8:	b530      	push	{r4, r5, lr}
 80147ea:	6803      	ldr	r3, [r0, #0]
 80147ec:	3301      	adds	r3, #1
 80147ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80147f2:	b914      	cbnz	r4, 80147fa <__match+0x12>
 80147f4:	6003      	str	r3, [r0, #0]
 80147f6:	2001      	movs	r0, #1
 80147f8:	bd30      	pop	{r4, r5, pc}
 80147fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80147fe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8014802:	2d19      	cmp	r5, #25
 8014804:	bf98      	it	ls
 8014806:	3220      	addls	r2, #32
 8014808:	42a2      	cmp	r2, r4
 801480a:	d0f0      	beq.n	80147ee <__match+0x6>
 801480c:	2000      	movs	r0, #0
 801480e:	e7f3      	b.n	80147f8 <__match+0x10>

08014810 <__hexnan>:
 8014810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014814:	680b      	ldr	r3, [r1, #0]
 8014816:	115e      	asrs	r6, r3, #5
 8014818:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801481c:	f013 031f 	ands.w	r3, r3, #31
 8014820:	b087      	sub	sp, #28
 8014822:	bf18      	it	ne
 8014824:	3604      	addne	r6, #4
 8014826:	2500      	movs	r5, #0
 8014828:	1f37      	subs	r7, r6, #4
 801482a:	4690      	mov	r8, r2
 801482c:	6802      	ldr	r2, [r0, #0]
 801482e:	9301      	str	r3, [sp, #4]
 8014830:	4682      	mov	sl, r0
 8014832:	f846 5c04 	str.w	r5, [r6, #-4]
 8014836:	46b9      	mov	r9, r7
 8014838:	463c      	mov	r4, r7
 801483a:	9502      	str	r5, [sp, #8]
 801483c:	46ab      	mov	fp, r5
 801483e:	7851      	ldrb	r1, [r2, #1]
 8014840:	1c53      	adds	r3, r2, #1
 8014842:	9303      	str	r3, [sp, #12]
 8014844:	b341      	cbz	r1, 8014898 <__hexnan+0x88>
 8014846:	4608      	mov	r0, r1
 8014848:	9205      	str	r2, [sp, #20]
 801484a:	9104      	str	r1, [sp, #16]
 801484c:	f7ff fd5e 	bl	801430c <__hexdig_fun>
 8014850:	2800      	cmp	r0, #0
 8014852:	d14f      	bne.n	80148f4 <__hexnan+0xe4>
 8014854:	9904      	ldr	r1, [sp, #16]
 8014856:	9a05      	ldr	r2, [sp, #20]
 8014858:	2920      	cmp	r1, #32
 801485a:	d818      	bhi.n	801488e <__hexnan+0x7e>
 801485c:	9b02      	ldr	r3, [sp, #8]
 801485e:	459b      	cmp	fp, r3
 8014860:	dd13      	ble.n	801488a <__hexnan+0x7a>
 8014862:	454c      	cmp	r4, r9
 8014864:	d206      	bcs.n	8014874 <__hexnan+0x64>
 8014866:	2d07      	cmp	r5, #7
 8014868:	dc04      	bgt.n	8014874 <__hexnan+0x64>
 801486a:	462a      	mov	r2, r5
 801486c:	4649      	mov	r1, r9
 801486e:	4620      	mov	r0, r4
 8014870:	f7ff ffa8 	bl	80147c4 <L_shift>
 8014874:	4544      	cmp	r4, r8
 8014876:	d950      	bls.n	801491a <__hexnan+0x10a>
 8014878:	2300      	movs	r3, #0
 801487a:	f1a4 0904 	sub.w	r9, r4, #4
 801487e:	f844 3c04 	str.w	r3, [r4, #-4]
 8014882:	f8cd b008 	str.w	fp, [sp, #8]
 8014886:	464c      	mov	r4, r9
 8014888:	461d      	mov	r5, r3
 801488a:	9a03      	ldr	r2, [sp, #12]
 801488c:	e7d7      	b.n	801483e <__hexnan+0x2e>
 801488e:	2929      	cmp	r1, #41	; 0x29
 8014890:	d156      	bne.n	8014940 <__hexnan+0x130>
 8014892:	3202      	adds	r2, #2
 8014894:	f8ca 2000 	str.w	r2, [sl]
 8014898:	f1bb 0f00 	cmp.w	fp, #0
 801489c:	d050      	beq.n	8014940 <__hexnan+0x130>
 801489e:	454c      	cmp	r4, r9
 80148a0:	d206      	bcs.n	80148b0 <__hexnan+0xa0>
 80148a2:	2d07      	cmp	r5, #7
 80148a4:	dc04      	bgt.n	80148b0 <__hexnan+0xa0>
 80148a6:	462a      	mov	r2, r5
 80148a8:	4649      	mov	r1, r9
 80148aa:	4620      	mov	r0, r4
 80148ac:	f7ff ff8a 	bl	80147c4 <L_shift>
 80148b0:	4544      	cmp	r4, r8
 80148b2:	d934      	bls.n	801491e <__hexnan+0x10e>
 80148b4:	f1a8 0204 	sub.w	r2, r8, #4
 80148b8:	4623      	mov	r3, r4
 80148ba:	f853 1b04 	ldr.w	r1, [r3], #4
 80148be:	f842 1f04 	str.w	r1, [r2, #4]!
 80148c2:	429f      	cmp	r7, r3
 80148c4:	d2f9      	bcs.n	80148ba <__hexnan+0xaa>
 80148c6:	1b3b      	subs	r3, r7, r4
 80148c8:	f023 0303 	bic.w	r3, r3, #3
 80148cc:	3304      	adds	r3, #4
 80148ce:	3401      	adds	r4, #1
 80148d0:	3e03      	subs	r6, #3
 80148d2:	42b4      	cmp	r4, r6
 80148d4:	bf88      	it	hi
 80148d6:	2304      	movhi	r3, #4
 80148d8:	4443      	add	r3, r8
 80148da:	2200      	movs	r2, #0
 80148dc:	f843 2b04 	str.w	r2, [r3], #4
 80148e0:	429f      	cmp	r7, r3
 80148e2:	d2fb      	bcs.n	80148dc <__hexnan+0xcc>
 80148e4:	683b      	ldr	r3, [r7, #0]
 80148e6:	b91b      	cbnz	r3, 80148f0 <__hexnan+0xe0>
 80148e8:	4547      	cmp	r7, r8
 80148ea:	d127      	bne.n	801493c <__hexnan+0x12c>
 80148ec:	2301      	movs	r3, #1
 80148ee:	603b      	str	r3, [r7, #0]
 80148f0:	2005      	movs	r0, #5
 80148f2:	e026      	b.n	8014942 <__hexnan+0x132>
 80148f4:	3501      	adds	r5, #1
 80148f6:	2d08      	cmp	r5, #8
 80148f8:	f10b 0b01 	add.w	fp, fp, #1
 80148fc:	dd06      	ble.n	801490c <__hexnan+0xfc>
 80148fe:	4544      	cmp	r4, r8
 8014900:	d9c3      	bls.n	801488a <__hexnan+0x7a>
 8014902:	2300      	movs	r3, #0
 8014904:	f844 3c04 	str.w	r3, [r4, #-4]
 8014908:	2501      	movs	r5, #1
 801490a:	3c04      	subs	r4, #4
 801490c:	6822      	ldr	r2, [r4, #0]
 801490e:	f000 000f 	and.w	r0, r0, #15
 8014912:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8014916:	6022      	str	r2, [r4, #0]
 8014918:	e7b7      	b.n	801488a <__hexnan+0x7a>
 801491a:	2508      	movs	r5, #8
 801491c:	e7b5      	b.n	801488a <__hexnan+0x7a>
 801491e:	9b01      	ldr	r3, [sp, #4]
 8014920:	2b00      	cmp	r3, #0
 8014922:	d0df      	beq.n	80148e4 <__hexnan+0xd4>
 8014924:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014928:	f1c3 0320 	rsb	r3, r3, #32
 801492c:	fa22 f303 	lsr.w	r3, r2, r3
 8014930:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8014934:	401a      	ands	r2, r3
 8014936:	f846 2c04 	str.w	r2, [r6, #-4]
 801493a:	e7d3      	b.n	80148e4 <__hexnan+0xd4>
 801493c:	3f04      	subs	r7, #4
 801493e:	e7d1      	b.n	80148e4 <__hexnan+0xd4>
 8014940:	2004      	movs	r0, #4
 8014942:	b007      	add	sp, #28
 8014944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014948 <_localeconv_r>:
 8014948:	4800      	ldr	r0, [pc, #0]	; (801494c <_localeconv_r+0x4>)
 801494a:	4770      	bx	lr
 801494c:	20000168 	.word	0x20000168

08014950 <_lseek_r>:
 8014950:	b538      	push	{r3, r4, r5, lr}
 8014952:	4d07      	ldr	r5, [pc, #28]	; (8014970 <_lseek_r+0x20>)
 8014954:	4604      	mov	r4, r0
 8014956:	4608      	mov	r0, r1
 8014958:	4611      	mov	r1, r2
 801495a:	2200      	movs	r2, #0
 801495c:	602a      	str	r2, [r5, #0]
 801495e:	461a      	mov	r2, r3
 8014960:	f7ed fccc 	bl	80022fc <_lseek>
 8014964:	1c43      	adds	r3, r0, #1
 8014966:	d102      	bne.n	801496e <_lseek_r+0x1e>
 8014968:	682b      	ldr	r3, [r5, #0]
 801496a:	b103      	cbz	r3, 801496e <_lseek_r+0x1e>
 801496c:	6023      	str	r3, [r4, #0]
 801496e:	bd38      	pop	{r3, r4, r5, pc}
 8014970:	200027cc 	.word	0x200027cc

08014974 <malloc>:
 8014974:	4b02      	ldr	r3, [pc, #8]	; (8014980 <malloc+0xc>)
 8014976:	4601      	mov	r1, r0
 8014978:	6818      	ldr	r0, [r3, #0]
 801497a:	f7fc be61 	b.w	8011640 <_malloc_r>
 801497e:	bf00      	nop
 8014980:	20000010 	.word	0x20000010

08014984 <__ascii_mbtowc>:
 8014984:	b082      	sub	sp, #8
 8014986:	b901      	cbnz	r1, 801498a <__ascii_mbtowc+0x6>
 8014988:	a901      	add	r1, sp, #4
 801498a:	b142      	cbz	r2, 801499e <__ascii_mbtowc+0x1a>
 801498c:	b14b      	cbz	r3, 80149a2 <__ascii_mbtowc+0x1e>
 801498e:	7813      	ldrb	r3, [r2, #0]
 8014990:	600b      	str	r3, [r1, #0]
 8014992:	7812      	ldrb	r2, [r2, #0]
 8014994:	1e10      	subs	r0, r2, #0
 8014996:	bf18      	it	ne
 8014998:	2001      	movne	r0, #1
 801499a:	b002      	add	sp, #8
 801499c:	4770      	bx	lr
 801499e:	4610      	mov	r0, r2
 80149a0:	e7fb      	b.n	801499a <__ascii_mbtowc+0x16>
 80149a2:	f06f 0001 	mvn.w	r0, #1
 80149a6:	e7f8      	b.n	801499a <__ascii_mbtowc+0x16>

080149a8 <__malloc_lock>:
 80149a8:	4801      	ldr	r0, [pc, #4]	; (80149b0 <__malloc_lock+0x8>)
 80149aa:	f7fc be10 	b.w	80115ce <__retarget_lock_acquire_recursive>
 80149ae:	bf00      	nop
 80149b0:	200027c0 	.word	0x200027c0

080149b4 <__malloc_unlock>:
 80149b4:	4801      	ldr	r0, [pc, #4]	; (80149bc <__malloc_unlock+0x8>)
 80149b6:	f7fc be0b 	b.w	80115d0 <__retarget_lock_release_recursive>
 80149ba:	bf00      	nop
 80149bc:	200027c0 	.word	0x200027c0

080149c0 <_Balloc>:
 80149c0:	b570      	push	{r4, r5, r6, lr}
 80149c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80149c4:	4604      	mov	r4, r0
 80149c6:	460d      	mov	r5, r1
 80149c8:	b976      	cbnz	r6, 80149e8 <_Balloc+0x28>
 80149ca:	2010      	movs	r0, #16
 80149cc:	f7ff ffd2 	bl	8014974 <malloc>
 80149d0:	4602      	mov	r2, r0
 80149d2:	6260      	str	r0, [r4, #36]	; 0x24
 80149d4:	b920      	cbnz	r0, 80149e0 <_Balloc+0x20>
 80149d6:	4b18      	ldr	r3, [pc, #96]	; (8014a38 <_Balloc+0x78>)
 80149d8:	4818      	ldr	r0, [pc, #96]	; (8014a3c <_Balloc+0x7c>)
 80149da:	2166      	movs	r1, #102	; 0x66
 80149dc:	f000 feae 	bl	801573c <__assert_func>
 80149e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80149e4:	6006      	str	r6, [r0, #0]
 80149e6:	60c6      	str	r6, [r0, #12]
 80149e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80149ea:	68f3      	ldr	r3, [r6, #12]
 80149ec:	b183      	cbz	r3, 8014a10 <_Balloc+0x50>
 80149ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80149f0:	68db      	ldr	r3, [r3, #12]
 80149f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80149f6:	b9b8      	cbnz	r0, 8014a28 <_Balloc+0x68>
 80149f8:	2101      	movs	r1, #1
 80149fa:	fa01 f605 	lsl.w	r6, r1, r5
 80149fe:	1d72      	adds	r2, r6, #5
 8014a00:	0092      	lsls	r2, r2, #2
 8014a02:	4620      	mov	r0, r4
 8014a04:	f000 fc9d 	bl	8015342 <_calloc_r>
 8014a08:	b160      	cbz	r0, 8014a24 <_Balloc+0x64>
 8014a0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8014a0e:	e00e      	b.n	8014a2e <_Balloc+0x6e>
 8014a10:	2221      	movs	r2, #33	; 0x21
 8014a12:	2104      	movs	r1, #4
 8014a14:	4620      	mov	r0, r4
 8014a16:	f000 fc94 	bl	8015342 <_calloc_r>
 8014a1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014a1c:	60f0      	str	r0, [r6, #12]
 8014a1e:	68db      	ldr	r3, [r3, #12]
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	d1e4      	bne.n	80149ee <_Balloc+0x2e>
 8014a24:	2000      	movs	r0, #0
 8014a26:	bd70      	pop	{r4, r5, r6, pc}
 8014a28:	6802      	ldr	r2, [r0, #0]
 8014a2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014a2e:	2300      	movs	r3, #0
 8014a30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014a34:	e7f7      	b.n	8014a26 <_Balloc+0x66>
 8014a36:	bf00      	nop
 8014a38:	08016226 	.word	0x08016226
 8014a3c:	08016324 	.word	0x08016324

08014a40 <_Bfree>:
 8014a40:	b570      	push	{r4, r5, r6, lr}
 8014a42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8014a44:	4605      	mov	r5, r0
 8014a46:	460c      	mov	r4, r1
 8014a48:	b976      	cbnz	r6, 8014a68 <_Bfree+0x28>
 8014a4a:	2010      	movs	r0, #16
 8014a4c:	f7ff ff92 	bl	8014974 <malloc>
 8014a50:	4602      	mov	r2, r0
 8014a52:	6268      	str	r0, [r5, #36]	; 0x24
 8014a54:	b920      	cbnz	r0, 8014a60 <_Bfree+0x20>
 8014a56:	4b09      	ldr	r3, [pc, #36]	; (8014a7c <_Bfree+0x3c>)
 8014a58:	4809      	ldr	r0, [pc, #36]	; (8014a80 <_Bfree+0x40>)
 8014a5a:	218a      	movs	r1, #138	; 0x8a
 8014a5c:	f000 fe6e 	bl	801573c <__assert_func>
 8014a60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014a64:	6006      	str	r6, [r0, #0]
 8014a66:	60c6      	str	r6, [r0, #12]
 8014a68:	b13c      	cbz	r4, 8014a7a <_Bfree+0x3a>
 8014a6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8014a6c:	6862      	ldr	r2, [r4, #4]
 8014a6e:	68db      	ldr	r3, [r3, #12]
 8014a70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014a74:	6021      	str	r1, [r4, #0]
 8014a76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8014a7a:	bd70      	pop	{r4, r5, r6, pc}
 8014a7c:	08016226 	.word	0x08016226
 8014a80:	08016324 	.word	0x08016324

08014a84 <__multadd>:
 8014a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a88:	690d      	ldr	r5, [r1, #16]
 8014a8a:	4607      	mov	r7, r0
 8014a8c:	460c      	mov	r4, r1
 8014a8e:	461e      	mov	r6, r3
 8014a90:	f101 0c14 	add.w	ip, r1, #20
 8014a94:	2000      	movs	r0, #0
 8014a96:	f8dc 3000 	ldr.w	r3, [ip]
 8014a9a:	b299      	uxth	r1, r3
 8014a9c:	fb02 6101 	mla	r1, r2, r1, r6
 8014aa0:	0c1e      	lsrs	r6, r3, #16
 8014aa2:	0c0b      	lsrs	r3, r1, #16
 8014aa4:	fb02 3306 	mla	r3, r2, r6, r3
 8014aa8:	b289      	uxth	r1, r1
 8014aaa:	3001      	adds	r0, #1
 8014aac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8014ab0:	4285      	cmp	r5, r0
 8014ab2:	f84c 1b04 	str.w	r1, [ip], #4
 8014ab6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8014aba:	dcec      	bgt.n	8014a96 <__multadd+0x12>
 8014abc:	b30e      	cbz	r6, 8014b02 <__multadd+0x7e>
 8014abe:	68a3      	ldr	r3, [r4, #8]
 8014ac0:	42ab      	cmp	r3, r5
 8014ac2:	dc19      	bgt.n	8014af8 <__multadd+0x74>
 8014ac4:	6861      	ldr	r1, [r4, #4]
 8014ac6:	4638      	mov	r0, r7
 8014ac8:	3101      	adds	r1, #1
 8014aca:	f7ff ff79 	bl	80149c0 <_Balloc>
 8014ace:	4680      	mov	r8, r0
 8014ad0:	b928      	cbnz	r0, 8014ade <__multadd+0x5a>
 8014ad2:	4602      	mov	r2, r0
 8014ad4:	4b0c      	ldr	r3, [pc, #48]	; (8014b08 <__multadd+0x84>)
 8014ad6:	480d      	ldr	r0, [pc, #52]	; (8014b0c <__multadd+0x88>)
 8014ad8:	21b5      	movs	r1, #181	; 0xb5
 8014ada:	f000 fe2f 	bl	801573c <__assert_func>
 8014ade:	6922      	ldr	r2, [r4, #16]
 8014ae0:	3202      	adds	r2, #2
 8014ae2:	f104 010c 	add.w	r1, r4, #12
 8014ae6:	0092      	lsls	r2, r2, #2
 8014ae8:	300c      	adds	r0, #12
 8014aea:	f7fc fd72 	bl	80115d2 <memcpy>
 8014aee:	4621      	mov	r1, r4
 8014af0:	4638      	mov	r0, r7
 8014af2:	f7ff ffa5 	bl	8014a40 <_Bfree>
 8014af6:	4644      	mov	r4, r8
 8014af8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014afc:	3501      	adds	r5, #1
 8014afe:	615e      	str	r6, [r3, #20]
 8014b00:	6125      	str	r5, [r4, #16]
 8014b02:	4620      	mov	r0, r4
 8014b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b08:	08016298 	.word	0x08016298
 8014b0c:	08016324 	.word	0x08016324

08014b10 <__s2b>:
 8014b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014b14:	460c      	mov	r4, r1
 8014b16:	4615      	mov	r5, r2
 8014b18:	461f      	mov	r7, r3
 8014b1a:	2209      	movs	r2, #9
 8014b1c:	3308      	adds	r3, #8
 8014b1e:	4606      	mov	r6, r0
 8014b20:	fb93 f3f2 	sdiv	r3, r3, r2
 8014b24:	2100      	movs	r1, #0
 8014b26:	2201      	movs	r2, #1
 8014b28:	429a      	cmp	r2, r3
 8014b2a:	db09      	blt.n	8014b40 <__s2b+0x30>
 8014b2c:	4630      	mov	r0, r6
 8014b2e:	f7ff ff47 	bl	80149c0 <_Balloc>
 8014b32:	b940      	cbnz	r0, 8014b46 <__s2b+0x36>
 8014b34:	4602      	mov	r2, r0
 8014b36:	4b19      	ldr	r3, [pc, #100]	; (8014b9c <__s2b+0x8c>)
 8014b38:	4819      	ldr	r0, [pc, #100]	; (8014ba0 <__s2b+0x90>)
 8014b3a:	21ce      	movs	r1, #206	; 0xce
 8014b3c:	f000 fdfe 	bl	801573c <__assert_func>
 8014b40:	0052      	lsls	r2, r2, #1
 8014b42:	3101      	adds	r1, #1
 8014b44:	e7f0      	b.n	8014b28 <__s2b+0x18>
 8014b46:	9b08      	ldr	r3, [sp, #32]
 8014b48:	6143      	str	r3, [r0, #20]
 8014b4a:	2d09      	cmp	r5, #9
 8014b4c:	f04f 0301 	mov.w	r3, #1
 8014b50:	6103      	str	r3, [r0, #16]
 8014b52:	dd16      	ble.n	8014b82 <__s2b+0x72>
 8014b54:	f104 0909 	add.w	r9, r4, #9
 8014b58:	46c8      	mov	r8, r9
 8014b5a:	442c      	add	r4, r5
 8014b5c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8014b60:	4601      	mov	r1, r0
 8014b62:	3b30      	subs	r3, #48	; 0x30
 8014b64:	220a      	movs	r2, #10
 8014b66:	4630      	mov	r0, r6
 8014b68:	f7ff ff8c 	bl	8014a84 <__multadd>
 8014b6c:	45a0      	cmp	r8, r4
 8014b6e:	d1f5      	bne.n	8014b5c <__s2b+0x4c>
 8014b70:	f1a5 0408 	sub.w	r4, r5, #8
 8014b74:	444c      	add	r4, r9
 8014b76:	1b2d      	subs	r5, r5, r4
 8014b78:	1963      	adds	r3, r4, r5
 8014b7a:	42bb      	cmp	r3, r7
 8014b7c:	db04      	blt.n	8014b88 <__s2b+0x78>
 8014b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014b82:	340a      	adds	r4, #10
 8014b84:	2509      	movs	r5, #9
 8014b86:	e7f6      	b.n	8014b76 <__s2b+0x66>
 8014b88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014b8c:	4601      	mov	r1, r0
 8014b8e:	3b30      	subs	r3, #48	; 0x30
 8014b90:	220a      	movs	r2, #10
 8014b92:	4630      	mov	r0, r6
 8014b94:	f7ff ff76 	bl	8014a84 <__multadd>
 8014b98:	e7ee      	b.n	8014b78 <__s2b+0x68>
 8014b9a:	bf00      	nop
 8014b9c:	08016298 	.word	0x08016298
 8014ba0:	08016324 	.word	0x08016324

08014ba4 <__hi0bits>:
 8014ba4:	0c03      	lsrs	r3, r0, #16
 8014ba6:	041b      	lsls	r3, r3, #16
 8014ba8:	b9d3      	cbnz	r3, 8014be0 <__hi0bits+0x3c>
 8014baa:	0400      	lsls	r0, r0, #16
 8014bac:	2310      	movs	r3, #16
 8014bae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8014bb2:	bf04      	itt	eq
 8014bb4:	0200      	lsleq	r0, r0, #8
 8014bb6:	3308      	addeq	r3, #8
 8014bb8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8014bbc:	bf04      	itt	eq
 8014bbe:	0100      	lsleq	r0, r0, #4
 8014bc0:	3304      	addeq	r3, #4
 8014bc2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8014bc6:	bf04      	itt	eq
 8014bc8:	0080      	lsleq	r0, r0, #2
 8014bca:	3302      	addeq	r3, #2
 8014bcc:	2800      	cmp	r0, #0
 8014bce:	db05      	blt.n	8014bdc <__hi0bits+0x38>
 8014bd0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8014bd4:	f103 0301 	add.w	r3, r3, #1
 8014bd8:	bf08      	it	eq
 8014bda:	2320      	moveq	r3, #32
 8014bdc:	4618      	mov	r0, r3
 8014bde:	4770      	bx	lr
 8014be0:	2300      	movs	r3, #0
 8014be2:	e7e4      	b.n	8014bae <__hi0bits+0xa>

08014be4 <__lo0bits>:
 8014be4:	6803      	ldr	r3, [r0, #0]
 8014be6:	f013 0207 	ands.w	r2, r3, #7
 8014bea:	4601      	mov	r1, r0
 8014bec:	d00b      	beq.n	8014c06 <__lo0bits+0x22>
 8014bee:	07da      	lsls	r2, r3, #31
 8014bf0:	d423      	bmi.n	8014c3a <__lo0bits+0x56>
 8014bf2:	0798      	lsls	r0, r3, #30
 8014bf4:	bf49      	itett	mi
 8014bf6:	085b      	lsrmi	r3, r3, #1
 8014bf8:	089b      	lsrpl	r3, r3, #2
 8014bfa:	2001      	movmi	r0, #1
 8014bfc:	600b      	strmi	r3, [r1, #0]
 8014bfe:	bf5c      	itt	pl
 8014c00:	600b      	strpl	r3, [r1, #0]
 8014c02:	2002      	movpl	r0, #2
 8014c04:	4770      	bx	lr
 8014c06:	b298      	uxth	r0, r3
 8014c08:	b9a8      	cbnz	r0, 8014c36 <__lo0bits+0x52>
 8014c0a:	0c1b      	lsrs	r3, r3, #16
 8014c0c:	2010      	movs	r0, #16
 8014c0e:	b2da      	uxtb	r2, r3
 8014c10:	b90a      	cbnz	r2, 8014c16 <__lo0bits+0x32>
 8014c12:	3008      	adds	r0, #8
 8014c14:	0a1b      	lsrs	r3, r3, #8
 8014c16:	071a      	lsls	r2, r3, #28
 8014c18:	bf04      	itt	eq
 8014c1a:	091b      	lsreq	r3, r3, #4
 8014c1c:	3004      	addeq	r0, #4
 8014c1e:	079a      	lsls	r2, r3, #30
 8014c20:	bf04      	itt	eq
 8014c22:	089b      	lsreq	r3, r3, #2
 8014c24:	3002      	addeq	r0, #2
 8014c26:	07da      	lsls	r2, r3, #31
 8014c28:	d403      	bmi.n	8014c32 <__lo0bits+0x4e>
 8014c2a:	085b      	lsrs	r3, r3, #1
 8014c2c:	f100 0001 	add.w	r0, r0, #1
 8014c30:	d005      	beq.n	8014c3e <__lo0bits+0x5a>
 8014c32:	600b      	str	r3, [r1, #0]
 8014c34:	4770      	bx	lr
 8014c36:	4610      	mov	r0, r2
 8014c38:	e7e9      	b.n	8014c0e <__lo0bits+0x2a>
 8014c3a:	2000      	movs	r0, #0
 8014c3c:	4770      	bx	lr
 8014c3e:	2020      	movs	r0, #32
 8014c40:	4770      	bx	lr
	...

08014c44 <__i2b>:
 8014c44:	b510      	push	{r4, lr}
 8014c46:	460c      	mov	r4, r1
 8014c48:	2101      	movs	r1, #1
 8014c4a:	f7ff feb9 	bl	80149c0 <_Balloc>
 8014c4e:	4602      	mov	r2, r0
 8014c50:	b928      	cbnz	r0, 8014c5e <__i2b+0x1a>
 8014c52:	4b05      	ldr	r3, [pc, #20]	; (8014c68 <__i2b+0x24>)
 8014c54:	4805      	ldr	r0, [pc, #20]	; (8014c6c <__i2b+0x28>)
 8014c56:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8014c5a:	f000 fd6f 	bl	801573c <__assert_func>
 8014c5e:	2301      	movs	r3, #1
 8014c60:	6144      	str	r4, [r0, #20]
 8014c62:	6103      	str	r3, [r0, #16]
 8014c64:	bd10      	pop	{r4, pc}
 8014c66:	bf00      	nop
 8014c68:	08016298 	.word	0x08016298
 8014c6c:	08016324 	.word	0x08016324

08014c70 <__multiply>:
 8014c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c74:	4691      	mov	r9, r2
 8014c76:	690a      	ldr	r2, [r1, #16]
 8014c78:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014c7c:	429a      	cmp	r2, r3
 8014c7e:	bfb8      	it	lt
 8014c80:	460b      	movlt	r3, r1
 8014c82:	460c      	mov	r4, r1
 8014c84:	bfbc      	itt	lt
 8014c86:	464c      	movlt	r4, r9
 8014c88:	4699      	movlt	r9, r3
 8014c8a:	6927      	ldr	r7, [r4, #16]
 8014c8c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8014c90:	68a3      	ldr	r3, [r4, #8]
 8014c92:	6861      	ldr	r1, [r4, #4]
 8014c94:	eb07 060a 	add.w	r6, r7, sl
 8014c98:	42b3      	cmp	r3, r6
 8014c9a:	b085      	sub	sp, #20
 8014c9c:	bfb8      	it	lt
 8014c9e:	3101      	addlt	r1, #1
 8014ca0:	f7ff fe8e 	bl	80149c0 <_Balloc>
 8014ca4:	b930      	cbnz	r0, 8014cb4 <__multiply+0x44>
 8014ca6:	4602      	mov	r2, r0
 8014ca8:	4b44      	ldr	r3, [pc, #272]	; (8014dbc <__multiply+0x14c>)
 8014caa:	4845      	ldr	r0, [pc, #276]	; (8014dc0 <__multiply+0x150>)
 8014cac:	f240 115d 	movw	r1, #349	; 0x15d
 8014cb0:	f000 fd44 	bl	801573c <__assert_func>
 8014cb4:	f100 0514 	add.w	r5, r0, #20
 8014cb8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8014cbc:	462b      	mov	r3, r5
 8014cbe:	2200      	movs	r2, #0
 8014cc0:	4543      	cmp	r3, r8
 8014cc2:	d321      	bcc.n	8014d08 <__multiply+0x98>
 8014cc4:	f104 0314 	add.w	r3, r4, #20
 8014cc8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8014ccc:	f109 0314 	add.w	r3, r9, #20
 8014cd0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8014cd4:	9202      	str	r2, [sp, #8]
 8014cd6:	1b3a      	subs	r2, r7, r4
 8014cd8:	3a15      	subs	r2, #21
 8014cda:	f022 0203 	bic.w	r2, r2, #3
 8014cde:	3204      	adds	r2, #4
 8014ce0:	f104 0115 	add.w	r1, r4, #21
 8014ce4:	428f      	cmp	r7, r1
 8014ce6:	bf38      	it	cc
 8014ce8:	2204      	movcc	r2, #4
 8014cea:	9201      	str	r2, [sp, #4]
 8014cec:	9a02      	ldr	r2, [sp, #8]
 8014cee:	9303      	str	r3, [sp, #12]
 8014cf0:	429a      	cmp	r2, r3
 8014cf2:	d80c      	bhi.n	8014d0e <__multiply+0x9e>
 8014cf4:	2e00      	cmp	r6, #0
 8014cf6:	dd03      	ble.n	8014d00 <__multiply+0x90>
 8014cf8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	d05a      	beq.n	8014db6 <__multiply+0x146>
 8014d00:	6106      	str	r6, [r0, #16]
 8014d02:	b005      	add	sp, #20
 8014d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d08:	f843 2b04 	str.w	r2, [r3], #4
 8014d0c:	e7d8      	b.n	8014cc0 <__multiply+0x50>
 8014d0e:	f8b3 a000 	ldrh.w	sl, [r3]
 8014d12:	f1ba 0f00 	cmp.w	sl, #0
 8014d16:	d024      	beq.n	8014d62 <__multiply+0xf2>
 8014d18:	f104 0e14 	add.w	lr, r4, #20
 8014d1c:	46a9      	mov	r9, r5
 8014d1e:	f04f 0c00 	mov.w	ip, #0
 8014d22:	f85e 2b04 	ldr.w	r2, [lr], #4
 8014d26:	f8d9 1000 	ldr.w	r1, [r9]
 8014d2a:	fa1f fb82 	uxth.w	fp, r2
 8014d2e:	b289      	uxth	r1, r1
 8014d30:	fb0a 110b 	mla	r1, sl, fp, r1
 8014d34:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8014d38:	f8d9 2000 	ldr.w	r2, [r9]
 8014d3c:	4461      	add	r1, ip
 8014d3e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8014d42:	fb0a c20b 	mla	r2, sl, fp, ip
 8014d46:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8014d4a:	b289      	uxth	r1, r1
 8014d4c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8014d50:	4577      	cmp	r7, lr
 8014d52:	f849 1b04 	str.w	r1, [r9], #4
 8014d56:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8014d5a:	d8e2      	bhi.n	8014d22 <__multiply+0xb2>
 8014d5c:	9a01      	ldr	r2, [sp, #4]
 8014d5e:	f845 c002 	str.w	ip, [r5, r2]
 8014d62:	9a03      	ldr	r2, [sp, #12]
 8014d64:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8014d68:	3304      	adds	r3, #4
 8014d6a:	f1b9 0f00 	cmp.w	r9, #0
 8014d6e:	d020      	beq.n	8014db2 <__multiply+0x142>
 8014d70:	6829      	ldr	r1, [r5, #0]
 8014d72:	f104 0c14 	add.w	ip, r4, #20
 8014d76:	46ae      	mov	lr, r5
 8014d78:	f04f 0a00 	mov.w	sl, #0
 8014d7c:	f8bc b000 	ldrh.w	fp, [ip]
 8014d80:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8014d84:	fb09 220b 	mla	r2, r9, fp, r2
 8014d88:	4492      	add	sl, r2
 8014d8a:	b289      	uxth	r1, r1
 8014d8c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8014d90:	f84e 1b04 	str.w	r1, [lr], #4
 8014d94:	f85c 2b04 	ldr.w	r2, [ip], #4
 8014d98:	f8be 1000 	ldrh.w	r1, [lr]
 8014d9c:	0c12      	lsrs	r2, r2, #16
 8014d9e:	fb09 1102 	mla	r1, r9, r2, r1
 8014da2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8014da6:	4567      	cmp	r7, ip
 8014da8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8014dac:	d8e6      	bhi.n	8014d7c <__multiply+0x10c>
 8014dae:	9a01      	ldr	r2, [sp, #4]
 8014db0:	50a9      	str	r1, [r5, r2]
 8014db2:	3504      	adds	r5, #4
 8014db4:	e79a      	b.n	8014cec <__multiply+0x7c>
 8014db6:	3e01      	subs	r6, #1
 8014db8:	e79c      	b.n	8014cf4 <__multiply+0x84>
 8014dba:	bf00      	nop
 8014dbc:	08016298 	.word	0x08016298
 8014dc0:	08016324 	.word	0x08016324

08014dc4 <__pow5mult>:
 8014dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014dc8:	4615      	mov	r5, r2
 8014dca:	f012 0203 	ands.w	r2, r2, #3
 8014dce:	4606      	mov	r6, r0
 8014dd0:	460f      	mov	r7, r1
 8014dd2:	d007      	beq.n	8014de4 <__pow5mult+0x20>
 8014dd4:	4c25      	ldr	r4, [pc, #148]	; (8014e6c <__pow5mult+0xa8>)
 8014dd6:	3a01      	subs	r2, #1
 8014dd8:	2300      	movs	r3, #0
 8014dda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014dde:	f7ff fe51 	bl	8014a84 <__multadd>
 8014de2:	4607      	mov	r7, r0
 8014de4:	10ad      	asrs	r5, r5, #2
 8014de6:	d03d      	beq.n	8014e64 <__pow5mult+0xa0>
 8014de8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8014dea:	b97c      	cbnz	r4, 8014e0c <__pow5mult+0x48>
 8014dec:	2010      	movs	r0, #16
 8014dee:	f7ff fdc1 	bl	8014974 <malloc>
 8014df2:	4602      	mov	r2, r0
 8014df4:	6270      	str	r0, [r6, #36]	; 0x24
 8014df6:	b928      	cbnz	r0, 8014e04 <__pow5mult+0x40>
 8014df8:	4b1d      	ldr	r3, [pc, #116]	; (8014e70 <__pow5mult+0xac>)
 8014dfa:	481e      	ldr	r0, [pc, #120]	; (8014e74 <__pow5mult+0xb0>)
 8014dfc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8014e00:	f000 fc9c 	bl	801573c <__assert_func>
 8014e04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014e08:	6004      	str	r4, [r0, #0]
 8014e0a:	60c4      	str	r4, [r0, #12]
 8014e0c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8014e10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014e14:	b94c      	cbnz	r4, 8014e2a <__pow5mult+0x66>
 8014e16:	f240 2171 	movw	r1, #625	; 0x271
 8014e1a:	4630      	mov	r0, r6
 8014e1c:	f7ff ff12 	bl	8014c44 <__i2b>
 8014e20:	2300      	movs	r3, #0
 8014e22:	f8c8 0008 	str.w	r0, [r8, #8]
 8014e26:	4604      	mov	r4, r0
 8014e28:	6003      	str	r3, [r0, #0]
 8014e2a:	f04f 0900 	mov.w	r9, #0
 8014e2e:	07eb      	lsls	r3, r5, #31
 8014e30:	d50a      	bpl.n	8014e48 <__pow5mult+0x84>
 8014e32:	4639      	mov	r1, r7
 8014e34:	4622      	mov	r2, r4
 8014e36:	4630      	mov	r0, r6
 8014e38:	f7ff ff1a 	bl	8014c70 <__multiply>
 8014e3c:	4639      	mov	r1, r7
 8014e3e:	4680      	mov	r8, r0
 8014e40:	4630      	mov	r0, r6
 8014e42:	f7ff fdfd 	bl	8014a40 <_Bfree>
 8014e46:	4647      	mov	r7, r8
 8014e48:	106d      	asrs	r5, r5, #1
 8014e4a:	d00b      	beq.n	8014e64 <__pow5mult+0xa0>
 8014e4c:	6820      	ldr	r0, [r4, #0]
 8014e4e:	b938      	cbnz	r0, 8014e60 <__pow5mult+0x9c>
 8014e50:	4622      	mov	r2, r4
 8014e52:	4621      	mov	r1, r4
 8014e54:	4630      	mov	r0, r6
 8014e56:	f7ff ff0b 	bl	8014c70 <__multiply>
 8014e5a:	6020      	str	r0, [r4, #0]
 8014e5c:	f8c0 9000 	str.w	r9, [r0]
 8014e60:	4604      	mov	r4, r0
 8014e62:	e7e4      	b.n	8014e2e <__pow5mult+0x6a>
 8014e64:	4638      	mov	r0, r7
 8014e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014e6a:	bf00      	nop
 8014e6c:	08016470 	.word	0x08016470
 8014e70:	08016226 	.word	0x08016226
 8014e74:	08016324 	.word	0x08016324

08014e78 <__lshift>:
 8014e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014e7c:	460c      	mov	r4, r1
 8014e7e:	6849      	ldr	r1, [r1, #4]
 8014e80:	6923      	ldr	r3, [r4, #16]
 8014e82:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014e86:	68a3      	ldr	r3, [r4, #8]
 8014e88:	4607      	mov	r7, r0
 8014e8a:	4691      	mov	r9, r2
 8014e8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014e90:	f108 0601 	add.w	r6, r8, #1
 8014e94:	42b3      	cmp	r3, r6
 8014e96:	db0b      	blt.n	8014eb0 <__lshift+0x38>
 8014e98:	4638      	mov	r0, r7
 8014e9a:	f7ff fd91 	bl	80149c0 <_Balloc>
 8014e9e:	4605      	mov	r5, r0
 8014ea0:	b948      	cbnz	r0, 8014eb6 <__lshift+0x3e>
 8014ea2:	4602      	mov	r2, r0
 8014ea4:	4b2a      	ldr	r3, [pc, #168]	; (8014f50 <__lshift+0xd8>)
 8014ea6:	482b      	ldr	r0, [pc, #172]	; (8014f54 <__lshift+0xdc>)
 8014ea8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8014eac:	f000 fc46 	bl	801573c <__assert_func>
 8014eb0:	3101      	adds	r1, #1
 8014eb2:	005b      	lsls	r3, r3, #1
 8014eb4:	e7ee      	b.n	8014e94 <__lshift+0x1c>
 8014eb6:	2300      	movs	r3, #0
 8014eb8:	f100 0114 	add.w	r1, r0, #20
 8014ebc:	f100 0210 	add.w	r2, r0, #16
 8014ec0:	4618      	mov	r0, r3
 8014ec2:	4553      	cmp	r3, sl
 8014ec4:	db37      	blt.n	8014f36 <__lshift+0xbe>
 8014ec6:	6920      	ldr	r0, [r4, #16]
 8014ec8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014ecc:	f104 0314 	add.w	r3, r4, #20
 8014ed0:	f019 091f 	ands.w	r9, r9, #31
 8014ed4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014ed8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8014edc:	d02f      	beq.n	8014f3e <__lshift+0xc6>
 8014ede:	f1c9 0e20 	rsb	lr, r9, #32
 8014ee2:	468a      	mov	sl, r1
 8014ee4:	f04f 0c00 	mov.w	ip, #0
 8014ee8:	681a      	ldr	r2, [r3, #0]
 8014eea:	fa02 f209 	lsl.w	r2, r2, r9
 8014eee:	ea42 020c 	orr.w	r2, r2, ip
 8014ef2:	f84a 2b04 	str.w	r2, [sl], #4
 8014ef6:	f853 2b04 	ldr.w	r2, [r3], #4
 8014efa:	4298      	cmp	r0, r3
 8014efc:	fa22 fc0e 	lsr.w	ip, r2, lr
 8014f00:	d8f2      	bhi.n	8014ee8 <__lshift+0x70>
 8014f02:	1b03      	subs	r3, r0, r4
 8014f04:	3b15      	subs	r3, #21
 8014f06:	f023 0303 	bic.w	r3, r3, #3
 8014f0a:	3304      	adds	r3, #4
 8014f0c:	f104 0215 	add.w	r2, r4, #21
 8014f10:	4290      	cmp	r0, r2
 8014f12:	bf38      	it	cc
 8014f14:	2304      	movcc	r3, #4
 8014f16:	f841 c003 	str.w	ip, [r1, r3]
 8014f1a:	f1bc 0f00 	cmp.w	ip, #0
 8014f1e:	d001      	beq.n	8014f24 <__lshift+0xac>
 8014f20:	f108 0602 	add.w	r6, r8, #2
 8014f24:	3e01      	subs	r6, #1
 8014f26:	4638      	mov	r0, r7
 8014f28:	612e      	str	r6, [r5, #16]
 8014f2a:	4621      	mov	r1, r4
 8014f2c:	f7ff fd88 	bl	8014a40 <_Bfree>
 8014f30:	4628      	mov	r0, r5
 8014f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f36:	f842 0f04 	str.w	r0, [r2, #4]!
 8014f3a:	3301      	adds	r3, #1
 8014f3c:	e7c1      	b.n	8014ec2 <__lshift+0x4a>
 8014f3e:	3904      	subs	r1, #4
 8014f40:	f853 2b04 	ldr.w	r2, [r3], #4
 8014f44:	f841 2f04 	str.w	r2, [r1, #4]!
 8014f48:	4298      	cmp	r0, r3
 8014f4a:	d8f9      	bhi.n	8014f40 <__lshift+0xc8>
 8014f4c:	e7ea      	b.n	8014f24 <__lshift+0xac>
 8014f4e:	bf00      	nop
 8014f50:	08016298 	.word	0x08016298
 8014f54:	08016324 	.word	0x08016324

08014f58 <__mcmp>:
 8014f58:	b530      	push	{r4, r5, lr}
 8014f5a:	6902      	ldr	r2, [r0, #16]
 8014f5c:	690c      	ldr	r4, [r1, #16]
 8014f5e:	1b12      	subs	r2, r2, r4
 8014f60:	d10e      	bne.n	8014f80 <__mcmp+0x28>
 8014f62:	f100 0314 	add.w	r3, r0, #20
 8014f66:	3114      	adds	r1, #20
 8014f68:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8014f6c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8014f70:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8014f74:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8014f78:	42a5      	cmp	r5, r4
 8014f7a:	d003      	beq.n	8014f84 <__mcmp+0x2c>
 8014f7c:	d305      	bcc.n	8014f8a <__mcmp+0x32>
 8014f7e:	2201      	movs	r2, #1
 8014f80:	4610      	mov	r0, r2
 8014f82:	bd30      	pop	{r4, r5, pc}
 8014f84:	4283      	cmp	r3, r0
 8014f86:	d3f3      	bcc.n	8014f70 <__mcmp+0x18>
 8014f88:	e7fa      	b.n	8014f80 <__mcmp+0x28>
 8014f8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014f8e:	e7f7      	b.n	8014f80 <__mcmp+0x28>

08014f90 <__mdiff>:
 8014f90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f94:	460c      	mov	r4, r1
 8014f96:	4606      	mov	r6, r0
 8014f98:	4611      	mov	r1, r2
 8014f9a:	4620      	mov	r0, r4
 8014f9c:	4690      	mov	r8, r2
 8014f9e:	f7ff ffdb 	bl	8014f58 <__mcmp>
 8014fa2:	1e05      	subs	r5, r0, #0
 8014fa4:	d110      	bne.n	8014fc8 <__mdiff+0x38>
 8014fa6:	4629      	mov	r1, r5
 8014fa8:	4630      	mov	r0, r6
 8014faa:	f7ff fd09 	bl	80149c0 <_Balloc>
 8014fae:	b930      	cbnz	r0, 8014fbe <__mdiff+0x2e>
 8014fb0:	4b3a      	ldr	r3, [pc, #232]	; (801509c <__mdiff+0x10c>)
 8014fb2:	4602      	mov	r2, r0
 8014fb4:	f240 2132 	movw	r1, #562	; 0x232
 8014fb8:	4839      	ldr	r0, [pc, #228]	; (80150a0 <__mdiff+0x110>)
 8014fba:	f000 fbbf 	bl	801573c <__assert_func>
 8014fbe:	2301      	movs	r3, #1
 8014fc0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014fc4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fc8:	bfa4      	itt	ge
 8014fca:	4643      	movge	r3, r8
 8014fcc:	46a0      	movge	r8, r4
 8014fce:	4630      	mov	r0, r6
 8014fd0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8014fd4:	bfa6      	itte	ge
 8014fd6:	461c      	movge	r4, r3
 8014fd8:	2500      	movge	r5, #0
 8014fda:	2501      	movlt	r5, #1
 8014fdc:	f7ff fcf0 	bl	80149c0 <_Balloc>
 8014fe0:	b920      	cbnz	r0, 8014fec <__mdiff+0x5c>
 8014fe2:	4b2e      	ldr	r3, [pc, #184]	; (801509c <__mdiff+0x10c>)
 8014fe4:	4602      	mov	r2, r0
 8014fe6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8014fea:	e7e5      	b.n	8014fb8 <__mdiff+0x28>
 8014fec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8014ff0:	6926      	ldr	r6, [r4, #16]
 8014ff2:	60c5      	str	r5, [r0, #12]
 8014ff4:	f104 0914 	add.w	r9, r4, #20
 8014ff8:	f108 0514 	add.w	r5, r8, #20
 8014ffc:	f100 0e14 	add.w	lr, r0, #20
 8015000:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8015004:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8015008:	f108 0210 	add.w	r2, r8, #16
 801500c:	46f2      	mov	sl, lr
 801500e:	2100      	movs	r1, #0
 8015010:	f859 3b04 	ldr.w	r3, [r9], #4
 8015014:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8015018:	fa1f f883 	uxth.w	r8, r3
 801501c:	fa11 f18b 	uxtah	r1, r1, fp
 8015020:	0c1b      	lsrs	r3, r3, #16
 8015022:	eba1 0808 	sub.w	r8, r1, r8
 8015026:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801502a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801502e:	fa1f f888 	uxth.w	r8, r8
 8015032:	1419      	asrs	r1, r3, #16
 8015034:	454e      	cmp	r6, r9
 8015036:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801503a:	f84a 3b04 	str.w	r3, [sl], #4
 801503e:	d8e7      	bhi.n	8015010 <__mdiff+0x80>
 8015040:	1b33      	subs	r3, r6, r4
 8015042:	3b15      	subs	r3, #21
 8015044:	f023 0303 	bic.w	r3, r3, #3
 8015048:	3304      	adds	r3, #4
 801504a:	3415      	adds	r4, #21
 801504c:	42a6      	cmp	r6, r4
 801504e:	bf38      	it	cc
 8015050:	2304      	movcc	r3, #4
 8015052:	441d      	add	r5, r3
 8015054:	4473      	add	r3, lr
 8015056:	469e      	mov	lr, r3
 8015058:	462e      	mov	r6, r5
 801505a:	4566      	cmp	r6, ip
 801505c:	d30e      	bcc.n	801507c <__mdiff+0xec>
 801505e:	f10c 0203 	add.w	r2, ip, #3
 8015062:	1b52      	subs	r2, r2, r5
 8015064:	f022 0203 	bic.w	r2, r2, #3
 8015068:	3d03      	subs	r5, #3
 801506a:	45ac      	cmp	ip, r5
 801506c:	bf38      	it	cc
 801506e:	2200      	movcc	r2, #0
 8015070:	441a      	add	r2, r3
 8015072:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8015076:	b17b      	cbz	r3, 8015098 <__mdiff+0x108>
 8015078:	6107      	str	r7, [r0, #16]
 801507a:	e7a3      	b.n	8014fc4 <__mdiff+0x34>
 801507c:	f856 8b04 	ldr.w	r8, [r6], #4
 8015080:	fa11 f288 	uxtah	r2, r1, r8
 8015084:	1414      	asrs	r4, r2, #16
 8015086:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801508a:	b292      	uxth	r2, r2
 801508c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8015090:	f84e 2b04 	str.w	r2, [lr], #4
 8015094:	1421      	asrs	r1, r4, #16
 8015096:	e7e0      	b.n	801505a <__mdiff+0xca>
 8015098:	3f01      	subs	r7, #1
 801509a:	e7ea      	b.n	8015072 <__mdiff+0xe2>
 801509c:	08016298 	.word	0x08016298
 80150a0:	08016324 	.word	0x08016324

080150a4 <__ulp>:
 80150a4:	b082      	sub	sp, #8
 80150a6:	ed8d 0b00 	vstr	d0, [sp]
 80150aa:	9b01      	ldr	r3, [sp, #4]
 80150ac:	4912      	ldr	r1, [pc, #72]	; (80150f8 <__ulp+0x54>)
 80150ae:	4019      	ands	r1, r3
 80150b0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80150b4:	2900      	cmp	r1, #0
 80150b6:	dd05      	ble.n	80150c4 <__ulp+0x20>
 80150b8:	2200      	movs	r2, #0
 80150ba:	460b      	mov	r3, r1
 80150bc:	ec43 2b10 	vmov	d0, r2, r3
 80150c0:	b002      	add	sp, #8
 80150c2:	4770      	bx	lr
 80150c4:	4249      	negs	r1, r1
 80150c6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80150ca:	ea4f 5021 	mov.w	r0, r1, asr #20
 80150ce:	f04f 0200 	mov.w	r2, #0
 80150d2:	f04f 0300 	mov.w	r3, #0
 80150d6:	da04      	bge.n	80150e2 <__ulp+0x3e>
 80150d8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80150dc:	fa41 f300 	asr.w	r3, r1, r0
 80150e0:	e7ec      	b.n	80150bc <__ulp+0x18>
 80150e2:	f1a0 0114 	sub.w	r1, r0, #20
 80150e6:	291e      	cmp	r1, #30
 80150e8:	bfda      	itte	le
 80150ea:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80150ee:	fa20 f101 	lsrle.w	r1, r0, r1
 80150f2:	2101      	movgt	r1, #1
 80150f4:	460a      	mov	r2, r1
 80150f6:	e7e1      	b.n	80150bc <__ulp+0x18>
 80150f8:	7ff00000 	.word	0x7ff00000

080150fc <__b2d>:
 80150fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150fe:	6905      	ldr	r5, [r0, #16]
 8015100:	f100 0714 	add.w	r7, r0, #20
 8015104:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8015108:	1f2e      	subs	r6, r5, #4
 801510a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801510e:	4620      	mov	r0, r4
 8015110:	f7ff fd48 	bl	8014ba4 <__hi0bits>
 8015114:	f1c0 0320 	rsb	r3, r0, #32
 8015118:	280a      	cmp	r0, #10
 801511a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8015198 <__b2d+0x9c>
 801511e:	600b      	str	r3, [r1, #0]
 8015120:	dc14      	bgt.n	801514c <__b2d+0x50>
 8015122:	f1c0 0e0b 	rsb	lr, r0, #11
 8015126:	fa24 f10e 	lsr.w	r1, r4, lr
 801512a:	42b7      	cmp	r7, r6
 801512c:	ea41 030c 	orr.w	r3, r1, ip
 8015130:	bf34      	ite	cc
 8015132:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015136:	2100      	movcs	r1, #0
 8015138:	3015      	adds	r0, #21
 801513a:	fa04 f000 	lsl.w	r0, r4, r0
 801513e:	fa21 f10e 	lsr.w	r1, r1, lr
 8015142:	ea40 0201 	orr.w	r2, r0, r1
 8015146:	ec43 2b10 	vmov	d0, r2, r3
 801514a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801514c:	42b7      	cmp	r7, r6
 801514e:	bf3a      	itte	cc
 8015150:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015154:	f1a5 0608 	subcc.w	r6, r5, #8
 8015158:	2100      	movcs	r1, #0
 801515a:	380b      	subs	r0, #11
 801515c:	d017      	beq.n	801518e <__b2d+0x92>
 801515e:	f1c0 0c20 	rsb	ip, r0, #32
 8015162:	fa04 f500 	lsl.w	r5, r4, r0
 8015166:	42be      	cmp	r6, r7
 8015168:	fa21 f40c 	lsr.w	r4, r1, ip
 801516c:	ea45 0504 	orr.w	r5, r5, r4
 8015170:	bf8c      	ite	hi
 8015172:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8015176:	2400      	movls	r4, #0
 8015178:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801517c:	fa01 f000 	lsl.w	r0, r1, r0
 8015180:	fa24 f40c 	lsr.w	r4, r4, ip
 8015184:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8015188:	ea40 0204 	orr.w	r2, r0, r4
 801518c:	e7db      	b.n	8015146 <__b2d+0x4a>
 801518e:	ea44 030c 	orr.w	r3, r4, ip
 8015192:	460a      	mov	r2, r1
 8015194:	e7d7      	b.n	8015146 <__b2d+0x4a>
 8015196:	bf00      	nop
 8015198:	3ff00000 	.word	0x3ff00000

0801519c <__d2b>:
 801519c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80151a0:	4689      	mov	r9, r1
 80151a2:	2101      	movs	r1, #1
 80151a4:	ec57 6b10 	vmov	r6, r7, d0
 80151a8:	4690      	mov	r8, r2
 80151aa:	f7ff fc09 	bl	80149c0 <_Balloc>
 80151ae:	4604      	mov	r4, r0
 80151b0:	b930      	cbnz	r0, 80151c0 <__d2b+0x24>
 80151b2:	4602      	mov	r2, r0
 80151b4:	4b25      	ldr	r3, [pc, #148]	; (801524c <__d2b+0xb0>)
 80151b6:	4826      	ldr	r0, [pc, #152]	; (8015250 <__d2b+0xb4>)
 80151b8:	f240 310a 	movw	r1, #778	; 0x30a
 80151bc:	f000 fabe 	bl	801573c <__assert_func>
 80151c0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80151c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80151c8:	bb35      	cbnz	r5, 8015218 <__d2b+0x7c>
 80151ca:	2e00      	cmp	r6, #0
 80151cc:	9301      	str	r3, [sp, #4]
 80151ce:	d028      	beq.n	8015222 <__d2b+0x86>
 80151d0:	4668      	mov	r0, sp
 80151d2:	9600      	str	r6, [sp, #0]
 80151d4:	f7ff fd06 	bl	8014be4 <__lo0bits>
 80151d8:	9900      	ldr	r1, [sp, #0]
 80151da:	b300      	cbz	r0, 801521e <__d2b+0x82>
 80151dc:	9a01      	ldr	r2, [sp, #4]
 80151de:	f1c0 0320 	rsb	r3, r0, #32
 80151e2:	fa02 f303 	lsl.w	r3, r2, r3
 80151e6:	430b      	orrs	r3, r1
 80151e8:	40c2      	lsrs	r2, r0
 80151ea:	6163      	str	r3, [r4, #20]
 80151ec:	9201      	str	r2, [sp, #4]
 80151ee:	9b01      	ldr	r3, [sp, #4]
 80151f0:	61a3      	str	r3, [r4, #24]
 80151f2:	2b00      	cmp	r3, #0
 80151f4:	bf14      	ite	ne
 80151f6:	2202      	movne	r2, #2
 80151f8:	2201      	moveq	r2, #1
 80151fa:	6122      	str	r2, [r4, #16]
 80151fc:	b1d5      	cbz	r5, 8015234 <__d2b+0x98>
 80151fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8015202:	4405      	add	r5, r0
 8015204:	f8c9 5000 	str.w	r5, [r9]
 8015208:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801520c:	f8c8 0000 	str.w	r0, [r8]
 8015210:	4620      	mov	r0, r4
 8015212:	b003      	add	sp, #12
 8015214:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015218:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801521c:	e7d5      	b.n	80151ca <__d2b+0x2e>
 801521e:	6161      	str	r1, [r4, #20]
 8015220:	e7e5      	b.n	80151ee <__d2b+0x52>
 8015222:	a801      	add	r0, sp, #4
 8015224:	f7ff fcde 	bl	8014be4 <__lo0bits>
 8015228:	9b01      	ldr	r3, [sp, #4]
 801522a:	6163      	str	r3, [r4, #20]
 801522c:	2201      	movs	r2, #1
 801522e:	6122      	str	r2, [r4, #16]
 8015230:	3020      	adds	r0, #32
 8015232:	e7e3      	b.n	80151fc <__d2b+0x60>
 8015234:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015238:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801523c:	f8c9 0000 	str.w	r0, [r9]
 8015240:	6918      	ldr	r0, [r3, #16]
 8015242:	f7ff fcaf 	bl	8014ba4 <__hi0bits>
 8015246:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801524a:	e7df      	b.n	801520c <__d2b+0x70>
 801524c:	08016298 	.word	0x08016298
 8015250:	08016324 	.word	0x08016324

08015254 <__ratio>:
 8015254:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015258:	4688      	mov	r8, r1
 801525a:	4669      	mov	r1, sp
 801525c:	4681      	mov	r9, r0
 801525e:	f7ff ff4d 	bl	80150fc <__b2d>
 8015262:	a901      	add	r1, sp, #4
 8015264:	4640      	mov	r0, r8
 8015266:	ec55 4b10 	vmov	r4, r5, d0
 801526a:	f7ff ff47 	bl	80150fc <__b2d>
 801526e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015272:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8015276:	eba3 0c02 	sub.w	ip, r3, r2
 801527a:	e9dd 3200 	ldrd	r3, r2, [sp]
 801527e:	1a9b      	subs	r3, r3, r2
 8015280:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8015284:	ec51 0b10 	vmov	r0, r1, d0
 8015288:	2b00      	cmp	r3, #0
 801528a:	bfd6      	itet	le
 801528c:	460a      	movle	r2, r1
 801528e:	462a      	movgt	r2, r5
 8015290:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015294:	468b      	mov	fp, r1
 8015296:	462f      	mov	r7, r5
 8015298:	bfd4      	ite	le
 801529a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801529e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80152a2:	4620      	mov	r0, r4
 80152a4:	ee10 2a10 	vmov	r2, s0
 80152a8:	465b      	mov	r3, fp
 80152aa:	4639      	mov	r1, r7
 80152ac:	f7eb fae6 	bl	800087c <__aeabi_ddiv>
 80152b0:	ec41 0b10 	vmov	d0, r0, r1
 80152b4:	b003      	add	sp, #12
 80152b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080152ba <__copybits>:
 80152ba:	3901      	subs	r1, #1
 80152bc:	b570      	push	{r4, r5, r6, lr}
 80152be:	1149      	asrs	r1, r1, #5
 80152c0:	6914      	ldr	r4, [r2, #16]
 80152c2:	3101      	adds	r1, #1
 80152c4:	f102 0314 	add.w	r3, r2, #20
 80152c8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80152cc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80152d0:	1f05      	subs	r5, r0, #4
 80152d2:	42a3      	cmp	r3, r4
 80152d4:	d30c      	bcc.n	80152f0 <__copybits+0x36>
 80152d6:	1aa3      	subs	r3, r4, r2
 80152d8:	3b11      	subs	r3, #17
 80152da:	f023 0303 	bic.w	r3, r3, #3
 80152de:	3211      	adds	r2, #17
 80152e0:	42a2      	cmp	r2, r4
 80152e2:	bf88      	it	hi
 80152e4:	2300      	movhi	r3, #0
 80152e6:	4418      	add	r0, r3
 80152e8:	2300      	movs	r3, #0
 80152ea:	4288      	cmp	r0, r1
 80152ec:	d305      	bcc.n	80152fa <__copybits+0x40>
 80152ee:	bd70      	pop	{r4, r5, r6, pc}
 80152f0:	f853 6b04 	ldr.w	r6, [r3], #4
 80152f4:	f845 6f04 	str.w	r6, [r5, #4]!
 80152f8:	e7eb      	b.n	80152d2 <__copybits+0x18>
 80152fa:	f840 3b04 	str.w	r3, [r0], #4
 80152fe:	e7f4      	b.n	80152ea <__copybits+0x30>

08015300 <__any_on>:
 8015300:	f100 0214 	add.w	r2, r0, #20
 8015304:	6900      	ldr	r0, [r0, #16]
 8015306:	114b      	asrs	r3, r1, #5
 8015308:	4298      	cmp	r0, r3
 801530a:	b510      	push	{r4, lr}
 801530c:	db11      	blt.n	8015332 <__any_on+0x32>
 801530e:	dd0a      	ble.n	8015326 <__any_on+0x26>
 8015310:	f011 011f 	ands.w	r1, r1, #31
 8015314:	d007      	beq.n	8015326 <__any_on+0x26>
 8015316:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801531a:	fa24 f001 	lsr.w	r0, r4, r1
 801531e:	fa00 f101 	lsl.w	r1, r0, r1
 8015322:	428c      	cmp	r4, r1
 8015324:	d10b      	bne.n	801533e <__any_on+0x3e>
 8015326:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801532a:	4293      	cmp	r3, r2
 801532c:	d803      	bhi.n	8015336 <__any_on+0x36>
 801532e:	2000      	movs	r0, #0
 8015330:	bd10      	pop	{r4, pc}
 8015332:	4603      	mov	r3, r0
 8015334:	e7f7      	b.n	8015326 <__any_on+0x26>
 8015336:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801533a:	2900      	cmp	r1, #0
 801533c:	d0f5      	beq.n	801532a <__any_on+0x2a>
 801533e:	2001      	movs	r0, #1
 8015340:	e7f6      	b.n	8015330 <__any_on+0x30>

08015342 <_calloc_r>:
 8015342:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015344:	fba1 2402 	umull	r2, r4, r1, r2
 8015348:	b94c      	cbnz	r4, 801535e <_calloc_r+0x1c>
 801534a:	4611      	mov	r1, r2
 801534c:	9201      	str	r2, [sp, #4]
 801534e:	f7fc f977 	bl	8011640 <_malloc_r>
 8015352:	9a01      	ldr	r2, [sp, #4]
 8015354:	4605      	mov	r5, r0
 8015356:	b930      	cbnz	r0, 8015366 <_calloc_r+0x24>
 8015358:	4628      	mov	r0, r5
 801535a:	b003      	add	sp, #12
 801535c:	bd30      	pop	{r4, r5, pc}
 801535e:	220c      	movs	r2, #12
 8015360:	6002      	str	r2, [r0, #0]
 8015362:	2500      	movs	r5, #0
 8015364:	e7f8      	b.n	8015358 <_calloc_r+0x16>
 8015366:	4621      	mov	r1, r4
 8015368:	f7fc f941 	bl	80115ee <memset>
 801536c:	e7f4      	b.n	8015358 <_calloc_r+0x16>
	...

08015370 <_free_r>:
 8015370:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015372:	2900      	cmp	r1, #0
 8015374:	d044      	beq.n	8015400 <_free_r+0x90>
 8015376:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801537a:	9001      	str	r0, [sp, #4]
 801537c:	2b00      	cmp	r3, #0
 801537e:	f1a1 0404 	sub.w	r4, r1, #4
 8015382:	bfb8      	it	lt
 8015384:	18e4      	addlt	r4, r4, r3
 8015386:	f7ff fb0f 	bl	80149a8 <__malloc_lock>
 801538a:	4a1e      	ldr	r2, [pc, #120]	; (8015404 <_free_r+0x94>)
 801538c:	9801      	ldr	r0, [sp, #4]
 801538e:	6813      	ldr	r3, [r2, #0]
 8015390:	b933      	cbnz	r3, 80153a0 <_free_r+0x30>
 8015392:	6063      	str	r3, [r4, #4]
 8015394:	6014      	str	r4, [r2, #0]
 8015396:	b003      	add	sp, #12
 8015398:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801539c:	f7ff bb0a 	b.w	80149b4 <__malloc_unlock>
 80153a0:	42a3      	cmp	r3, r4
 80153a2:	d908      	bls.n	80153b6 <_free_r+0x46>
 80153a4:	6825      	ldr	r5, [r4, #0]
 80153a6:	1961      	adds	r1, r4, r5
 80153a8:	428b      	cmp	r3, r1
 80153aa:	bf01      	itttt	eq
 80153ac:	6819      	ldreq	r1, [r3, #0]
 80153ae:	685b      	ldreq	r3, [r3, #4]
 80153b0:	1949      	addeq	r1, r1, r5
 80153b2:	6021      	streq	r1, [r4, #0]
 80153b4:	e7ed      	b.n	8015392 <_free_r+0x22>
 80153b6:	461a      	mov	r2, r3
 80153b8:	685b      	ldr	r3, [r3, #4]
 80153ba:	b10b      	cbz	r3, 80153c0 <_free_r+0x50>
 80153bc:	42a3      	cmp	r3, r4
 80153be:	d9fa      	bls.n	80153b6 <_free_r+0x46>
 80153c0:	6811      	ldr	r1, [r2, #0]
 80153c2:	1855      	adds	r5, r2, r1
 80153c4:	42a5      	cmp	r5, r4
 80153c6:	d10b      	bne.n	80153e0 <_free_r+0x70>
 80153c8:	6824      	ldr	r4, [r4, #0]
 80153ca:	4421      	add	r1, r4
 80153cc:	1854      	adds	r4, r2, r1
 80153ce:	42a3      	cmp	r3, r4
 80153d0:	6011      	str	r1, [r2, #0]
 80153d2:	d1e0      	bne.n	8015396 <_free_r+0x26>
 80153d4:	681c      	ldr	r4, [r3, #0]
 80153d6:	685b      	ldr	r3, [r3, #4]
 80153d8:	6053      	str	r3, [r2, #4]
 80153da:	4421      	add	r1, r4
 80153dc:	6011      	str	r1, [r2, #0]
 80153de:	e7da      	b.n	8015396 <_free_r+0x26>
 80153e0:	d902      	bls.n	80153e8 <_free_r+0x78>
 80153e2:	230c      	movs	r3, #12
 80153e4:	6003      	str	r3, [r0, #0]
 80153e6:	e7d6      	b.n	8015396 <_free_r+0x26>
 80153e8:	6825      	ldr	r5, [r4, #0]
 80153ea:	1961      	adds	r1, r4, r5
 80153ec:	428b      	cmp	r3, r1
 80153ee:	bf04      	itt	eq
 80153f0:	6819      	ldreq	r1, [r3, #0]
 80153f2:	685b      	ldreq	r3, [r3, #4]
 80153f4:	6063      	str	r3, [r4, #4]
 80153f6:	bf04      	itt	eq
 80153f8:	1949      	addeq	r1, r1, r5
 80153fa:	6021      	streq	r1, [r4, #0]
 80153fc:	6054      	str	r4, [r2, #4]
 80153fe:	e7ca      	b.n	8015396 <_free_r+0x26>
 8015400:	b003      	add	sp, #12
 8015402:	bd30      	pop	{r4, r5, pc}
 8015404:	200027c4 	.word	0x200027c4

08015408 <__ssputs_r>:
 8015408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801540c:	688e      	ldr	r6, [r1, #8]
 801540e:	429e      	cmp	r6, r3
 8015410:	4682      	mov	sl, r0
 8015412:	460c      	mov	r4, r1
 8015414:	4690      	mov	r8, r2
 8015416:	461f      	mov	r7, r3
 8015418:	d838      	bhi.n	801548c <__ssputs_r+0x84>
 801541a:	898a      	ldrh	r2, [r1, #12]
 801541c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015420:	d032      	beq.n	8015488 <__ssputs_r+0x80>
 8015422:	6825      	ldr	r5, [r4, #0]
 8015424:	6909      	ldr	r1, [r1, #16]
 8015426:	eba5 0901 	sub.w	r9, r5, r1
 801542a:	6965      	ldr	r5, [r4, #20]
 801542c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015430:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015434:	3301      	adds	r3, #1
 8015436:	444b      	add	r3, r9
 8015438:	106d      	asrs	r5, r5, #1
 801543a:	429d      	cmp	r5, r3
 801543c:	bf38      	it	cc
 801543e:	461d      	movcc	r5, r3
 8015440:	0553      	lsls	r3, r2, #21
 8015442:	d531      	bpl.n	80154a8 <__ssputs_r+0xa0>
 8015444:	4629      	mov	r1, r5
 8015446:	f7fc f8fb 	bl	8011640 <_malloc_r>
 801544a:	4606      	mov	r6, r0
 801544c:	b950      	cbnz	r0, 8015464 <__ssputs_r+0x5c>
 801544e:	230c      	movs	r3, #12
 8015450:	f8ca 3000 	str.w	r3, [sl]
 8015454:	89a3      	ldrh	r3, [r4, #12]
 8015456:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801545a:	81a3      	strh	r3, [r4, #12]
 801545c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015464:	6921      	ldr	r1, [r4, #16]
 8015466:	464a      	mov	r2, r9
 8015468:	f7fc f8b3 	bl	80115d2 <memcpy>
 801546c:	89a3      	ldrh	r3, [r4, #12]
 801546e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015472:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015476:	81a3      	strh	r3, [r4, #12]
 8015478:	6126      	str	r6, [r4, #16]
 801547a:	6165      	str	r5, [r4, #20]
 801547c:	444e      	add	r6, r9
 801547e:	eba5 0509 	sub.w	r5, r5, r9
 8015482:	6026      	str	r6, [r4, #0]
 8015484:	60a5      	str	r5, [r4, #8]
 8015486:	463e      	mov	r6, r7
 8015488:	42be      	cmp	r6, r7
 801548a:	d900      	bls.n	801548e <__ssputs_r+0x86>
 801548c:	463e      	mov	r6, r7
 801548e:	6820      	ldr	r0, [r4, #0]
 8015490:	4632      	mov	r2, r6
 8015492:	4641      	mov	r1, r8
 8015494:	f000 f982 	bl	801579c <memmove>
 8015498:	68a3      	ldr	r3, [r4, #8]
 801549a:	1b9b      	subs	r3, r3, r6
 801549c:	60a3      	str	r3, [r4, #8]
 801549e:	6823      	ldr	r3, [r4, #0]
 80154a0:	4433      	add	r3, r6
 80154a2:	6023      	str	r3, [r4, #0]
 80154a4:	2000      	movs	r0, #0
 80154a6:	e7db      	b.n	8015460 <__ssputs_r+0x58>
 80154a8:	462a      	mov	r2, r5
 80154aa:	f000 f991 	bl	80157d0 <_realloc_r>
 80154ae:	4606      	mov	r6, r0
 80154b0:	2800      	cmp	r0, #0
 80154b2:	d1e1      	bne.n	8015478 <__ssputs_r+0x70>
 80154b4:	6921      	ldr	r1, [r4, #16]
 80154b6:	4650      	mov	r0, sl
 80154b8:	f7ff ff5a 	bl	8015370 <_free_r>
 80154bc:	e7c7      	b.n	801544e <__ssputs_r+0x46>
	...

080154c0 <_svfiprintf_r>:
 80154c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154c4:	4698      	mov	r8, r3
 80154c6:	898b      	ldrh	r3, [r1, #12]
 80154c8:	061b      	lsls	r3, r3, #24
 80154ca:	b09d      	sub	sp, #116	; 0x74
 80154cc:	4607      	mov	r7, r0
 80154ce:	460d      	mov	r5, r1
 80154d0:	4614      	mov	r4, r2
 80154d2:	d50e      	bpl.n	80154f2 <_svfiprintf_r+0x32>
 80154d4:	690b      	ldr	r3, [r1, #16]
 80154d6:	b963      	cbnz	r3, 80154f2 <_svfiprintf_r+0x32>
 80154d8:	2140      	movs	r1, #64	; 0x40
 80154da:	f7fc f8b1 	bl	8011640 <_malloc_r>
 80154de:	6028      	str	r0, [r5, #0]
 80154e0:	6128      	str	r0, [r5, #16]
 80154e2:	b920      	cbnz	r0, 80154ee <_svfiprintf_r+0x2e>
 80154e4:	230c      	movs	r3, #12
 80154e6:	603b      	str	r3, [r7, #0]
 80154e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80154ec:	e0d1      	b.n	8015692 <_svfiprintf_r+0x1d2>
 80154ee:	2340      	movs	r3, #64	; 0x40
 80154f0:	616b      	str	r3, [r5, #20]
 80154f2:	2300      	movs	r3, #0
 80154f4:	9309      	str	r3, [sp, #36]	; 0x24
 80154f6:	2320      	movs	r3, #32
 80154f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80154fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8015500:	2330      	movs	r3, #48	; 0x30
 8015502:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80156ac <_svfiprintf_r+0x1ec>
 8015506:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801550a:	f04f 0901 	mov.w	r9, #1
 801550e:	4623      	mov	r3, r4
 8015510:	469a      	mov	sl, r3
 8015512:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015516:	b10a      	cbz	r2, 801551c <_svfiprintf_r+0x5c>
 8015518:	2a25      	cmp	r2, #37	; 0x25
 801551a:	d1f9      	bne.n	8015510 <_svfiprintf_r+0x50>
 801551c:	ebba 0b04 	subs.w	fp, sl, r4
 8015520:	d00b      	beq.n	801553a <_svfiprintf_r+0x7a>
 8015522:	465b      	mov	r3, fp
 8015524:	4622      	mov	r2, r4
 8015526:	4629      	mov	r1, r5
 8015528:	4638      	mov	r0, r7
 801552a:	f7ff ff6d 	bl	8015408 <__ssputs_r>
 801552e:	3001      	adds	r0, #1
 8015530:	f000 80aa 	beq.w	8015688 <_svfiprintf_r+0x1c8>
 8015534:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015536:	445a      	add	r2, fp
 8015538:	9209      	str	r2, [sp, #36]	; 0x24
 801553a:	f89a 3000 	ldrb.w	r3, [sl]
 801553e:	2b00      	cmp	r3, #0
 8015540:	f000 80a2 	beq.w	8015688 <_svfiprintf_r+0x1c8>
 8015544:	2300      	movs	r3, #0
 8015546:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801554a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801554e:	f10a 0a01 	add.w	sl, sl, #1
 8015552:	9304      	str	r3, [sp, #16]
 8015554:	9307      	str	r3, [sp, #28]
 8015556:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801555a:	931a      	str	r3, [sp, #104]	; 0x68
 801555c:	4654      	mov	r4, sl
 801555e:	2205      	movs	r2, #5
 8015560:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015564:	4851      	ldr	r0, [pc, #324]	; (80156ac <_svfiprintf_r+0x1ec>)
 8015566:	f7ea fe53 	bl	8000210 <memchr>
 801556a:	9a04      	ldr	r2, [sp, #16]
 801556c:	b9d8      	cbnz	r0, 80155a6 <_svfiprintf_r+0xe6>
 801556e:	06d0      	lsls	r0, r2, #27
 8015570:	bf44      	itt	mi
 8015572:	2320      	movmi	r3, #32
 8015574:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015578:	0711      	lsls	r1, r2, #28
 801557a:	bf44      	itt	mi
 801557c:	232b      	movmi	r3, #43	; 0x2b
 801557e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015582:	f89a 3000 	ldrb.w	r3, [sl]
 8015586:	2b2a      	cmp	r3, #42	; 0x2a
 8015588:	d015      	beq.n	80155b6 <_svfiprintf_r+0xf6>
 801558a:	9a07      	ldr	r2, [sp, #28]
 801558c:	4654      	mov	r4, sl
 801558e:	2000      	movs	r0, #0
 8015590:	f04f 0c0a 	mov.w	ip, #10
 8015594:	4621      	mov	r1, r4
 8015596:	f811 3b01 	ldrb.w	r3, [r1], #1
 801559a:	3b30      	subs	r3, #48	; 0x30
 801559c:	2b09      	cmp	r3, #9
 801559e:	d94e      	bls.n	801563e <_svfiprintf_r+0x17e>
 80155a0:	b1b0      	cbz	r0, 80155d0 <_svfiprintf_r+0x110>
 80155a2:	9207      	str	r2, [sp, #28]
 80155a4:	e014      	b.n	80155d0 <_svfiprintf_r+0x110>
 80155a6:	eba0 0308 	sub.w	r3, r0, r8
 80155aa:	fa09 f303 	lsl.w	r3, r9, r3
 80155ae:	4313      	orrs	r3, r2
 80155b0:	9304      	str	r3, [sp, #16]
 80155b2:	46a2      	mov	sl, r4
 80155b4:	e7d2      	b.n	801555c <_svfiprintf_r+0x9c>
 80155b6:	9b03      	ldr	r3, [sp, #12]
 80155b8:	1d19      	adds	r1, r3, #4
 80155ba:	681b      	ldr	r3, [r3, #0]
 80155bc:	9103      	str	r1, [sp, #12]
 80155be:	2b00      	cmp	r3, #0
 80155c0:	bfbb      	ittet	lt
 80155c2:	425b      	neglt	r3, r3
 80155c4:	f042 0202 	orrlt.w	r2, r2, #2
 80155c8:	9307      	strge	r3, [sp, #28]
 80155ca:	9307      	strlt	r3, [sp, #28]
 80155cc:	bfb8      	it	lt
 80155ce:	9204      	strlt	r2, [sp, #16]
 80155d0:	7823      	ldrb	r3, [r4, #0]
 80155d2:	2b2e      	cmp	r3, #46	; 0x2e
 80155d4:	d10c      	bne.n	80155f0 <_svfiprintf_r+0x130>
 80155d6:	7863      	ldrb	r3, [r4, #1]
 80155d8:	2b2a      	cmp	r3, #42	; 0x2a
 80155da:	d135      	bne.n	8015648 <_svfiprintf_r+0x188>
 80155dc:	9b03      	ldr	r3, [sp, #12]
 80155de:	1d1a      	adds	r2, r3, #4
 80155e0:	681b      	ldr	r3, [r3, #0]
 80155e2:	9203      	str	r2, [sp, #12]
 80155e4:	2b00      	cmp	r3, #0
 80155e6:	bfb8      	it	lt
 80155e8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80155ec:	3402      	adds	r4, #2
 80155ee:	9305      	str	r3, [sp, #20]
 80155f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80156bc <_svfiprintf_r+0x1fc>
 80155f4:	7821      	ldrb	r1, [r4, #0]
 80155f6:	2203      	movs	r2, #3
 80155f8:	4650      	mov	r0, sl
 80155fa:	f7ea fe09 	bl	8000210 <memchr>
 80155fe:	b140      	cbz	r0, 8015612 <_svfiprintf_r+0x152>
 8015600:	2340      	movs	r3, #64	; 0x40
 8015602:	eba0 000a 	sub.w	r0, r0, sl
 8015606:	fa03 f000 	lsl.w	r0, r3, r0
 801560a:	9b04      	ldr	r3, [sp, #16]
 801560c:	4303      	orrs	r3, r0
 801560e:	3401      	adds	r4, #1
 8015610:	9304      	str	r3, [sp, #16]
 8015612:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015616:	4826      	ldr	r0, [pc, #152]	; (80156b0 <_svfiprintf_r+0x1f0>)
 8015618:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801561c:	2206      	movs	r2, #6
 801561e:	f7ea fdf7 	bl	8000210 <memchr>
 8015622:	2800      	cmp	r0, #0
 8015624:	d038      	beq.n	8015698 <_svfiprintf_r+0x1d8>
 8015626:	4b23      	ldr	r3, [pc, #140]	; (80156b4 <_svfiprintf_r+0x1f4>)
 8015628:	bb1b      	cbnz	r3, 8015672 <_svfiprintf_r+0x1b2>
 801562a:	9b03      	ldr	r3, [sp, #12]
 801562c:	3307      	adds	r3, #7
 801562e:	f023 0307 	bic.w	r3, r3, #7
 8015632:	3308      	adds	r3, #8
 8015634:	9303      	str	r3, [sp, #12]
 8015636:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015638:	4433      	add	r3, r6
 801563a:	9309      	str	r3, [sp, #36]	; 0x24
 801563c:	e767      	b.n	801550e <_svfiprintf_r+0x4e>
 801563e:	fb0c 3202 	mla	r2, ip, r2, r3
 8015642:	460c      	mov	r4, r1
 8015644:	2001      	movs	r0, #1
 8015646:	e7a5      	b.n	8015594 <_svfiprintf_r+0xd4>
 8015648:	2300      	movs	r3, #0
 801564a:	3401      	adds	r4, #1
 801564c:	9305      	str	r3, [sp, #20]
 801564e:	4619      	mov	r1, r3
 8015650:	f04f 0c0a 	mov.w	ip, #10
 8015654:	4620      	mov	r0, r4
 8015656:	f810 2b01 	ldrb.w	r2, [r0], #1
 801565a:	3a30      	subs	r2, #48	; 0x30
 801565c:	2a09      	cmp	r2, #9
 801565e:	d903      	bls.n	8015668 <_svfiprintf_r+0x1a8>
 8015660:	2b00      	cmp	r3, #0
 8015662:	d0c5      	beq.n	80155f0 <_svfiprintf_r+0x130>
 8015664:	9105      	str	r1, [sp, #20]
 8015666:	e7c3      	b.n	80155f0 <_svfiprintf_r+0x130>
 8015668:	fb0c 2101 	mla	r1, ip, r1, r2
 801566c:	4604      	mov	r4, r0
 801566e:	2301      	movs	r3, #1
 8015670:	e7f0      	b.n	8015654 <_svfiprintf_r+0x194>
 8015672:	ab03      	add	r3, sp, #12
 8015674:	9300      	str	r3, [sp, #0]
 8015676:	462a      	mov	r2, r5
 8015678:	4b0f      	ldr	r3, [pc, #60]	; (80156b8 <_svfiprintf_r+0x1f8>)
 801567a:	a904      	add	r1, sp, #16
 801567c:	4638      	mov	r0, r7
 801567e:	f7fc f8f3 	bl	8011868 <_printf_float>
 8015682:	1c42      	adds	r2, r0, #1
 8015684:	4606      	mov	r6, r0
 8015686:	d1d6      	bne.n	8015636 <_svfiprintf_r+0x176>
 8015688:	89ab      	ldrh	r3, [r5, #12]
 801568a:	065b      	lsls	r3, r3, #25
 801568c:	f53f af2c 	bmi.w	80154e8 <_svfiprintf_r+0x28>
 8015690:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015692:	b01d      	add	sp, #116	; 0x74
 8015694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015698:	ab03      	add	r3, sp, #12
 801569a:	9300      	str	r3, [sp, #0]
 801569c:	462a      	mov	r2, r5
 801569e:	4b06      	ldr	r3, [pc, #24]	; (80156b8 <_svfiprintf_r+0x1f8>)
 80156a0:	a904      	add	r1, sp, #16
 80156a2:	4638      	mov	r0, r7
 80156a4:	f7fc fb84 	bl	8011db0 <_printf_i>
 80156a8:	e7eb      	b.n	8015682 <_svfiprintf_r+0x1c2>
 80156aa:	bf00      	nop
 80156ac:	0801647c 	.word	0x0801647c
 80156b0:	08016486 	.word	0x08016486
 80156b4:	08011869 	.word	0x08011869
 80156b8:	08015409 	.word	0x08015409
 80156bc:	08016482 	.word	0x08016482

080156c0 <_read_r>:
 80156c0:	b538      	push	{r3, r4, r5, lr}
 80156c2:	4d07      	ldr	r5, [pc, #28]	; (80156e0 <_read_r+0x20>)
 80156c4:	4604      	mov	r4, r0
 80156c6:	4608      	mov	r0, r1
 80156c8:	4611      	mov	r1, r2
 80156ca:	2200      	movs	r2, #0
 80156cc:	602a      	str	r2, [r5, #0]
 80156ce:	461a      	mov	r2, r3
 80156d0:	f7ec fdb4 	bl	800223c <_read>
 80156d4:	1c43      	adds	r3, r0, #1
 80156d6:	d102      	bne.n	80156de <_read_r+0x1e>
 80156d8:	682b      	ldr	r3, [r5, #0]
 80156da:	b103      	cbz	r3, 80156de <_read_r+0x1e>
 80156dc:	6023      	str	r3, [r4, #0]
 80156de:	bd38      	pop	{r3, r4, r5, pc}
 80156e0:	200027cc 	.word	0x200027cc
 80156e4:	00000000 	.word	0x00000000

080156e8 <nan>:
 80156e8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80156f0 <nan+0x8>
 80156ec:	4770      	bx	lr
 80156ee:	bf00      	nop
 80156f0:	00000000 	.word	0x00000000
 80156f4:	7ff80000 	.word	0x7ff80000

080156f8 <strncmp>:
 80156f8:	b510      	push	{r4, lr}
 80156fa:	b17a      	cbz	r2, 801571c <strncmp+0x24>
 80156fc:	4603      	mov	r3, r0
 80156fe:	3901      	subs	r1, #1
 8015700:	1884      	adds	r4, r0, r2
 8015702:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015706:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801570a:	4290      	cmp	r0, r2
 801570c:	d101      	bne.n	8015712 <strncmp+0x1a>
 801570e:	42a3      	cmp	r3, r4
 8015710:	d101      	bne.n	8015716 <strncmp+0x1e>
 8015712:	1a80      	subs	r0, r0, r2
 8015714:	bd10      	pop	{r4, pc}
 8015716:	2800      	cmp	r0, #0
 8015718:	d1f3      	bne.n	8015702 <strncmp+0xa>
 801571a:	e7fa      	b.n	8015712 <strncmp+0x1a>
 801571c:	4610      	mov	r0, r2
 801571e:	e7f9      	b.n	8015714 <strncmp+0x1c>

08015720 <__ascii_wctomb>:
 8015720:	b149      	cbz	r1, 8015736 <__ascii_wctomb+0x16>
 8015722:	2aff      	cmp	r2, #255	; 0xff
 8015724:	bf85      	ittet	hi
 8015726:	238a      	movhi	r3, #138	; 0x8a
 8015728:	6003      	strhi	r3, [r0, #0]
 801572a:	700a      	strbls	r2, [r1, #0]
 801572c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8015730:	bf98      	it	ls
 8015732:	2001      	movls	r0, #1
 8015734:	4770      	bx	lr
 8015736:	4608      	mov	r0, r1
 8015738:	4770      	bx	lr
	...

0801573c <__assert_func>:
 801573c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801573e:	4614      	mov	r4, r2
 8015740:	461a      	mov	r2, r3
 8015742:	4b09      	ldr	r3, [pc, #36]	; (8015768 <__assert_func+0x2c>)
 8015744:	681b      	ldr	r3, [r3, #0]
 8015746:	4605      	mov	r5, r0
 8015748:	68d8      	ldr	r0, [r3, #12]
 801574a:	b14c      	cbz	r4, 8015760 <__assert_func+0x24>
 801574c:	4b07      	ldr	r3, [pc, #28]	; (801576c <__assert_func+0x30>)
 801574e:	9100      	str	r1, [sp, #0]
 8015750:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015754:	4906      	ldr	r1, [pc, #24]	; (8015770 <__assert_func+0x34>)
 8015756:	462b      	mov	r3, r5
 8015758:	f000 f80e 	bl	8015778 <fiprintf>
 801575c:	f000 fa80 	bl	8015c60 <abort>
 8015760:	4b04      	ldr	r3, [pc, #16]	; (8015774 <__assert_func+0x38>)
 8015762:	461c      	mov	r4, r3
 8015764:	e7f3      	b.n	801574e <__assert_func+0x12>
 8015766:	bf00      	nop
 8015768:	20000010 	.word	0x20000010
 801576c:	0801648d 	.word	0x0801648d
 8015770:	0801649a 	.word	0x0801649a
 8015774:	080164c8 	.word	0x080164c8

08015778 <fiprintf>:
 8015778:	b40e      	push	{r1, r2, r3}
 801577a:	b503      	push	{r0, r1, lr}
 801577c:	4601      	mov	r1, r0
 801577e:	ab03      	add	r3, sp, #12
 8015780:	4805      	ldr	r0, [pc, #20]	; (8015798 <fiprintf+0x20>)
 8015782:	f853 2b04 	ldr.w	r2, [r3], #4
 8015786:	6800      	ldr	r0, [r0, #0]
 8015788:	9301      	str	r3, [sp, #4]
 801578a:	f000 f879 	bl	8015880 <_vfiprintf_r>
 801578e:	b002      	add	sp, #8
 8015790:	f85d eb04 	ldr.w	lr, [sp], #4
 8015794:	b003      	add	sp, #12
 8015796:	4770      	bx	lr
 8015798:	20000010 	.word	0x20000010

0801579c <memmove>:
 801579c:	4288      	cmp	r0, r1
 801579e:	b510      	push	{r4, lr}
 80157a0:	eb01 0402 	add.w	r4, r1, r2
 80157a4:	d902      	bls.n	80157ac <memmove+0x10>
 80157a6:	4284      	cmp	r4, r0
 80157a8:	4623      	mov	r3, r4
 80157aa:	d807      	bhi.n	80157bc <memmove+0x20>
 80157ac:	1e43      	subs	r3, r0, #1
 80157ae:	42a1      	cmp	r1, r4
 80157b0:	d008      	beq.n	80157c4 <memmove+0x28>
 80157b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80157b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80157ba:	e7f8      	b.n	80157ae <memmove+0x12>
 80157bc:	4402      	add	r2, r0
 80157be:	4601      	mov	r1, r0
 80157c0:	428a      	cmp	r2, r1
 80157c2:	d100      	bne.n	80157c6 <memmove+0x2a>
 80157c4:	bd10      	pop	{r4, pc}
 80157c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80157ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80157ce:	e7f7      	b.n	80157c0 <memmove+0x24>

080157d0 <_realloc_r>:
 80157d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80157d4:	4680      	mov	r8, r0
 80157d6:	4614      	mov	r4, r2
 80157d8:	460e      	mov	r6, r1
 80157da:	b921      	cbnz	r1, 80157e6 <_realloc_r+0x16>
 80157dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80157e0:	4611      	mov	r1, r2
 80157e2:	f7fb bf2d 	b.w	8011640 <_malloc_r>
 80157e6:	b92a      	cbnz	r2, 80157f4 <_realloc_r+0x24>
 80157e8:	f7ff fdc2 	bl	8015370 <_free_r>
 80157ec:	4625      	mov	r5, r4
 80157ee:	4628      	mov	r0, r5
 80157f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80157f4:	f000 faa0 	bl	8015d38 <_malloc_usable_size_r>
 80157f8:	4284      	cmp	r4, r0
 80157fa:	4607      	mov	r7, r0
 80157fc:	d802      	bhi.n	8015804 <_realloc_r+0x34>
 80157fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8015802:	d812      	bhi.n	801582a <_realloc_r+0x5a>
 8015804:	4621      	mov	r1, r4
 8015806:	4640      	mov	r0, r8
 8015808:	f7fb ff1a 	bl	8011640 <_malloc_r>
 801580c:	4605      	mov	r5, r0
 801580e:	2800      	cmp	r0, #0
 8015810:	d0ed      	beq.n	80157ee <_realloc_r+0x1e>
 8015812:	42bc      	cmp	r4, r7
 8015814:	4622      	mov	r2, r4
 8015816:	4631      	mov	r1, r6
 8015818:	bf28      	it	cs
 801581a:	463a      	movcs	r2, r7
 801581c:	f7fb fed9 	bl	80115d2 <memcpy>
 8015820:	4631      	mov	r1, r6
 8015822:	4640      	mov	r0, r8
 8015824:	f7ff fda4 	bl	8015370 <_free_r>
 8015828:	e7e1      	b.n	80157ee <_realloc_r+0x1e>
 801582a:	4635      	mov	r5, r6
 801582c:	e7df      	b.n	80157ee <_realloc_r+0x1e>

0801582e <__sfputc_r>:
 801582e:	6893      	ldr	r3, [r2, #8]
 8015830:	3b01      	subs	r3, #1
 8015832:	2b00      	cmp	r3, #0
 8015834:	b410      	push	{r4}
 8015836:	6093      	str	r3, [r2, #8]
 8015838:	da08      	bge.n	801584c <__sfputc_r+0x1e>
 801583a:	6994      	ldr	r4, [r2, #24]
 801583c:	42a3      	cmp	r3, r4
 801583e:	db01      	blt.n	8015844 <__sfputc_r+0x16>
 8015840:	290a      	cmp	r1, #10
 8015842:	d103      	bne.n	801584c <__sfputc_r+0x1e>
 8015844:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015848:	f000 b94a 	b.w	8015ae0 <__swbuf_r>
 801584c:	6813      	ldr	r3, [r2, #0]
 801584e:	1c58      	adds	r0, r3, #1
 8015850:	6010      	str	r0, [r2, #0]
 8015852:	7019      	strb	r1, [r3, #0]
 8015854:	4608      	mov	r0, r1
 8015856:	f85d 4b04 	ldr.w	r4, [sp], #4
 801585a:	4770      	bx	lr

0801585c <__sfputs_r>:
 801585c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801585e:	4606      	mov	r6, r0
 8015860:	460f      	mov	r7, r1
 8015862:	4614      	mov	r4, r2
 8015864:	18d5      	adds	r5, r2, r3
 8015866:	42ac      	cmp	r4, r5
 8015868:	d101      	bne.n	801586e <__sfputs_r+0x12>
 801586a:	2000      	movs	r0, #0
 801586c:	e007      	b.n	801587e <__sfputs_r+0x22>
 801586e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015872:	463a      	mov	r2, r7
 8015874:	4630      	mov	r0, r6
 8015876:	f7ff ffda 	bl	801582e <__sfputc_r>
 801587a:	1c43      	adds	r3, r0, #1
 801587c:	d1f3      	bne.n	8015866 <__sfputs_r+0xa>
 801587e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015880 <_vfiprintf_r>:
 8015880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015884:	460d      	mov	r5, r1
 8015886:	b09d      	sub	sp, #116	; 0x74
 8015888:	4614      	mov	r4, r2
 801588a:	4698      	mov	r8, r3
 801588c:	4606      	mov	r6, r0
 801588e:	b118      	cbz	r0, 8015898 <_vfiprintf_r+0x18>
 8015890:	6983      	ldr	r3, [r0, #24]
 8015892:	b90b      	cbnz	r3, 8015898 <_vfiprintf_r+0x18>
 8015894:	f7fb fdd8 	bl	8011448 <__sinit>
 8015898:	4b89      	ldr	r3, [pc, #548]	; (8015ac0 <_vfiprintf_r+0x240>)
 801589a:	429d      	cmp	r5, r3
 801589c:	d11b      	bne.n	80158d6 <_vfiprintf_r+0x56>
 801589e:	6875      	ldr	r5, [r6, #4]
 80158a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80158a2:	07d9      	lsls	r1, r3, #31
 80158a4:	d405      	bmi.n	80158b2 <_vfiprintf_r+0x32>
 80158a6:	89ab      	ldrh	r3, [r5, #12]
 80158a8:	059a      	lsls	r2, r3, #22
 80158aa:	d402      	bmi.n	80158b2 <_vfiprintf_r+0x32>
 80158ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80158ae:	f7fb fe8e 	bl	80115ce <__retarget_lock_acquire_recursive>
 80158b2:	89ab      	ldrh	r3, [r5, #12]
 80158b4:	071b      	lsls	r3, r3, #28
 80158b6:	d501      	bpl.n	80158bc <_vfiprintf_r+0x3c>
 80158b8:	692b      	ldr	r3, [r5, #16]
 80158ba:	b9eb      	cbnz	r3, 80158f8 <_vfiprintf_r+0x78>
 80158bc:	4629      	mov	r1, r5
 80158be:	4630      	mov	r0, r6
 80158c0:	f000 f960 	bl	8015b84 <__swsetup_r>
 80158c4:	b1c0      	cbz	r0, 80158f8 <_vfiprintf_r+0x78>
 80158c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80158c8:	07dc      	lsls	r4, r3, #31
 80158ca:	d50e      	bpl.n	80158ea <_vfiprintf_r+0x6a>
 80158cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80158d0:	b01d      	add	sp, #116	; 0x74
 80158d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158d6:	4b7b      	ldr	r3, [pc, #492]	; (8015ac4 <_vfiprintf_r+0x244>)
 80158d8:	429d      	cmp	r5, r3
 80158da:	d101      	bne.n	80158e0 <_vfiprintf_r+0x60>
 80158dc:	68b5      	ldr	r5, [r6, #8]
 80158de:	e7df      	b.n	80158a0 <_vfiprintf_r+0x20>
 80158e0:	4b79      	ldr	r3, [pc, #484]	; (8015ac8 <_vfiprintf_r+0x248>)
 80158e2:	429d      	cmp	r5, r3
 80158e4:	bf08      	it	eq
 80158e6:	68f5      	ldreq	r5, [r6, #12]
 80158e8:	e7da      	b.n	80158a0 <_vfiprintf_r+0x20>
 80158ea:	89ab      	ldrh	r3, [r5, #12]
 80158ec:	0598      	lsls	r0, r3, #22
 80158ee:	d4ed      	bmi.n	80158cc <_vfiprintf_r+0x4c>
 80158f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80158f2:	f7fb fe6d 	bl	80115d0 <__retarget_lock_release_recursive>
 80158f6:	e7e9      	b.n	80158cc <_vfiprintf_r+0x4c>
 80158f8:	2300      	movs	r3, #0
 80158fa:	9309      	str	r3, [sp, #36]	; 0x24
 80158fc:	2320      	movs	r3, #32
 80158fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015902:	f8cd 800c 	str.w	r8, [sp, #12]
 8015906:	2330      	movs	r3, #48	; 0x30
 8015908:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8015acc <_vfiprintf_r+0x24c>
 801590c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015910:	f04f 0901 	mov.w	r9, #1
 8015914:	4623      	mov	r3, r4
 8015916:	469a      	mov	sl, r3
 8015918:	f813 2b01 	ldrb.w	r2, [r3], #1
 801591c:	b10a      	cbz	r2, 8015922 <_vfiprintf_r+0xa2>
 801591e:	2a25      	cmp	r2, #37	; 0x25
 8015920:	d1f9      	bne.n	8015916 <_vfiprintf_r+0x96>
 8015922:	ebba 0b04 	subs.w	fp, sl, r4
 8015926:	d00b      	beq.n	8015940 <_vfiprintf_r+0xc0>
 8015928:	465b      	mov	r3, fp
 801592a:	4622      	mov	r2, r4
 801592c:	4629      	mov	r1, r5
 801592e:	4630      	mov	r0, r6
 8015930:	f7ff ff94 	bl	801585c <__sfputs_r>
 8015934:	3001      	adds	r0, #1
 8015936:	f000 80aa 	beq.w	8015a8e <_vfiprintf_r+0x20e>
 801593a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801593c:	445a      	add	r2, fp
 801593e:	9209      	str	r2, [sp, #36]	; 0x24
 8015940:	f89a 3000 	ldrb.w	r3, [sl]
 8015944:	2b00      	cmp	r3, #0
 8015946:	f000 80a2 	beq.w	8015a8e <_vfiprintf_r+0x20e>
 801594a:	2300      	movs	r3, #0
 801594c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015950:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015954:	f10a 0a01 	add.w	sl, sl, #1
 8015958:	9304      	str	r3, [sp, #16]
 801595a:	9307      	str	r3, [sp, #28]
 801595c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015960:	931a      	str	r3, [sp, #104]	; 0x68
 8015962:	4654      	mov	r4, sl
 8015964:	2205      	movs	r2, #5
 8015966:	f814 1b01 	ldrb.w	r1, [r4], #1
 801596a:	4858      	ldr	r0, [pc, #352]	; (8015acc <_vfiprintf_r+0x24c>)
 801596c:	f7ea fc50 	bl	8000210 <memchr>
 8015970:	9a04      	ldr	r2, [sp, #16]
 8015972:	b9d8      	cbnz	r0, 80159ac <_vfiprintf_r+0x12c>
 8015974:	06d1      	lsls	r1, r2, #27
 8015976:	bf44      	itt	mi
 8015978:	2320      	movmi	r3, #32
 801597a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801597e:	0713      	lsls	r3, r2, #28
 8015980:	bf44      	itt	mi
 8015982:	232b      	movmi	r3, #43	; 0x2b
 8015984:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015988:	f89a 3000 	ldrb.w	r3, [sl]
 801598c:	2b2a      	cmp	r3, #42	; 0x2a
 801598e:	d015      	beq.n	80159bc <_vfiprintf_r+0x13c>
 8015990:	9a07      	ldr	r2, [sp, #28]
 8015992:	4654      	mov	r4, sl
 8015994:	2000      	movs	r0, #0
 8015996:	f04f 0c0a 	mov.w	ip, #10
 801599a:	4621      	mov	r1, r4
 801599c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80159a0:	3b30      	subs	r3, #48	; 0x30
 80159a2:	2b09      	cmp	r3, #9
 80159a4:	d94e      	bls.n	8015a44 <_vfiprintf_r+0x1c4>
 80159a6:	b1b0      	cbz	r0, 80159d6 <_vfiprintf_r+0x156>
 80159a8:	9207      	str	r2, [sp, #28]
 80159aa:	e014      	b.n	80159d6 <_vfiprintf_r+0x156>
 80159ac:	eba0 0308 	sub.w	r3, r0, r8
 80159b0:	fa09 f303 	lsl.w	r3, r9, r3
 80159b4:	4313      	orrs	r3, r2
 80159b6:	9304      	str	r3, [sp, #16]
 80159b8:	46a2      	mov	sl, r4
 80159ba:	e7d2      	b.n	8015962 <_vfiprintf_r+0xe2>
 80159bc:	9b03      	ldr	r3, [sp, #12]
 80159be:	1d19      	adds	r1, r3, #4
 80159c0:	681b      	ldr	r3, [r3, #0]
 80159c2:	9103      	str	r1, [sp, #12]
 80159c4:	2b00      	cmp	r3, #0
 80159c6:	bfbb      	ittet	lt
 80159c8:	425b      	neglt	r3, r3
 80159ca:	f042 0202 	orrlt.w	r2, r2, #2
 80159ce:	9307      	strge	r3, [sp, #28]
 80159d0:	9307      	strlt	r3, [sp, #28]
 80159d2:	bfb8      	it	lt
 80159d4:	9204      	strlt	r2, [sp, #16]
 80159d6:	7823      	ldrb	r3, [r4, #0]
 80159d8:	2b2e      	cmp	r3, #46	; 0x2e
 80159da:	d10c      	bne.n	80159f6 <_vfiprintf_r+0x176>
 80159dc:	7863      	ldrb	r3, [r4, #1]
 80159de:	2b2a      	cmp	r3, #42	; 0x2a
 80159e0:	d135      	bne.n	8015a4e <_vfiprintf_r+0x1ce>
 80159e2:	9b03      	ldr	r3, [sp, #12]
 80159e4:	1d1a      	adds	r2, r3, #4
 80159e6:	681b      	ldr	r3, [r3, #0]
 80159e8:	9203      	str	r2, [sp, #12]
 80159ea:	2b00      	cmp	r3, #0
 80159ec:	bfb8      	it	lt
 80159ee:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80159f2:	3402      	adds	r4, #2
 80159f4:	9305      	str	r3, [sp, #20]
 80159f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8015adc <_vfiprintf_r+0x25c>
 80159fa:	7821      	ldrb	r1, [r4, #0]
 80159fc:	2203      	movs	r2, #3
 80159fe:	4650      	mov	r0, sl
 8015a00:	f7ea fc06 	bl	8000210 <memchr>
 8015a04:	b140      	cbz	r0, 8015a18 <_vfiprintf_r+0x198>
 8015a06:	2340      	movs	r3, #64	; 0x40
 8015a08:	eba0 000a 	sub.w	r0, r0, sl
 8015a0c:	fa03 f000 	lsl.w	r0, r3, r0
 8015a10:	9b04      	ldr	r3, [sp, #16]
 8015a12:	4303      	orrs	r3, r0
 8015a14:	3401      	adds	r4, #1
 8015a16:	9304      	str	r3, [sp, #16]
 8015a18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015a1c:	482c      	ldr	r0, [pc, #176]	; (8015ad0 <_vfiprintf_r+0x250>)
 8015a1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015a22:	2206      	movs	r2, #6
 8015a24:	f7ea fbf4 	bl	8000210 <memchr>
 8015a28:	2800      	cmp	r0, #0
 8015a2a:	d03f      	beq.n	8015aac <_vfiprintf_r+0x22c>
 8015a2c:	4b29      	ldr	r3, [pc, #164]	; (8015ad4 <_vfiprintf_r+0x254>)
 8015a2e:	bb1b      	cbnz	r3, 8015a78 <_vfiprintf_r+0x1f8>
 8015a30:	9b03      	ldr	r3, [sp, #12]
 8015a32:	3307      	adds	r3, #7
 8015a34:	f023 0307 	bic.w	r3, r3, #7
 8015a38:	3308      	adds	r3, #8
 8015a3a:	9303      	str	r3, [sp, #12]
 8015a3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015a3e:	443b      	add	r3, r7
 8015a40:	9309      	str	r3, [sp, #36]	; 0x24
 8015a42:	e767      	b.n	8015914 <_vfiprintf_r+0x94>
 8015a44:	fb0c 3202 	mla	r2, ip, r2, r3
 8015a48:	460c      	mov	r4, r1
 8015a4a:	2001      	movs	r0, #1
 8015a4c:	e7a5      	b.n	801599a <_vfiprintf_r+0x11a>
 8015a4e:	2300      	movs	r3, #0
 8015a50:	3401      	adds	r4, #1
 8015a52:	9305      	str	r3, [sp, #20]
 8015a54:	4619      	mov	r1, r3
 8015a56:	f04f 0c0a 	mov.w	ip, #10
 8015a5a:	4620      	mov	r0, r4
 8015a5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015a60:	3a30      	subs	r2, #48	; 0x30
 8015a62:	2a09      	cmp	r2, #9
 8015a64:	d903      	bls.n	8015a6e <_vfiprintf_r+0x1ee>
 8015a66:	2b00      	cmp	r3, #0
 8015a68:	d0c5      	beq.n	80159f6 <_vfiprintf_r+0x176>
 8015a6a:	9105      	str	r1, [sp, #20]
 8015a6c:	e7c3      	b.n	80159f6 <_vfiprintf_r+0x176>
 8015a6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8015a72:	4604      	mov	r4, r0
 8015a74:	2301      	movs	r3, #1
 8015a76:	e7f0      	b.n	8015a5a <_vfiprintf_r+0x1da>
 8015a78:	ab03      	add	r3, sp, #12
 8015a7a:	9300      	str	r3, [sp, #0]
 8015a7c:	462a      	mov	r2, r5
 8015a7e:	4b16      	ldr	r3, [pc, #88]	; (8015ad8 <_vfiprintf_r+0x258>)
 8015a80:	a904      	add	r1, sp, #16
 8015a82:	4630      	mov	r0, r6
 8015a84:	f7fb fef0 	bl	8011868 <_printf_float>
 8015a88:	4607      	mov	r7, r0
 8015a8a:	1c78      	adds	r0, r7, #1
 8015a8c:	d1d6      	bne.n	8015a3c <_vfiprintf_r+0x1bc>
 8015a8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015a90:	07d9      	lsls	r1, r3, #31
 8015a92:	d405      	bmi.n	8015aa0 <_vfiprintf_r+0x220>
 8015a94:	89ab      	ldrh	r3, [r5, #12]
 8015a96:	059a      	lsls	r2, r3, #22
 8015a98:	d402      	bmi.n	8015aa0 <_vfiprintf_r+0x220>
 8015a9a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015a9c:	f7fb fd98 	bl	80115d0 <__retarget_lock_release_recursive>
 8015aa0:	89ab      	ldrh	r3, [r5, #12]
 8015aa2:	065b      	lsls	r3, r3, #25
 8015aa4:	f53f af12 	bmi.w	80158cc <_vfiprintf_r+0x4c>
 8015aa8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015aaa:	e711      	b.n	80158d0 <_vfiprintf_r+0x50>
 8015aac:	ab03      	add	r3, sp, #12
 8015aae:	9300      	str	r3, [sp, #0]
 8015ab0:	462a      	mov	r2, r5
 8015ab2:	4b09      	ldr	r3, [pc, #36]	; (8015ad8 <_vfiprintf_r+0x258>)
 8015ab4:	a904      	add	r1, sp, #16
 8015ab6:	4630      	mov	r0, r6
 8015ab8:	f7fc f97a 	bl	8011db0 <_printf_i>
 8015abc:	e7e4      	b.n	8015a88 <_vfiprintf_r+0x208>
 8015abe:	bf00      	nop
 8015ac0:	08016044 	.word	0x08016044
 8015ac4:	08016064 	.word	0x08016064
 8015ac8:	08016024 	.word	0x08016024
 8015acc:	0801647c 	.word	0x0801647c
 8015ad0:	08016486 	.word	0x08016486
 8015ad4:	08011869 	.word	0x08011869
 8015ad8:	0801585d 	.word	0x0801585d
 8015adc:	08016482 	.word	0x08016482

08015ae0 <__swbuf_r>:
 8015ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ae2:	460e      	mov	r6, r1
 8015ae4:	4614      	mov	r4, r2
 8015ae6:	4605      	mov	r5, r0
 8015ae8:	b118      	cbz	r0, 8015af2 <__swbuf_r+0x12>
 8015aea:	6983      	ldr	r3, [r0, #24]
 8015aec:	b90b      	cbnz	r3, 8015af2 <__swbuf_r+0x12>
 8015aee:	f7fb fcab 	bl	8011448 <__sinit>
 8015af2:	4b21      	ldr	r3, [pc, #132]	; (8015b78 <__swbuf_r+0x98>)
 8015af4:	429c      	cmp	r4, r3
 8015af6:	d12b      	bne.n	8015b50 <__swbuf_r+0x70>
 8015af8:	686c      	ldr	r4, [r5, #4]
 8015afa:	69a3      	ldr	r3, [r4, #24]
 8015afc:	60a3      	str	r3, [r4, #8]
 8015afe:	89a3      	ldrh	r3, [r4, #12]
 8015b00:	071a      	lsls	r2, r3, #28
 8015b02:	d52f      	bpl.n	8015b64 <__swbuf_r+0x84>
 8015b04:	6923      	ldr	r3, [r4, #16]
 8015b06:	b36b      	cbz	r3, 8015b64 <__swbuf_r+0x84>
 8015b08:	6923      	ldr	r3, [r4, #16]
 8015b0a:	6820      	ldr	r0, [r4, #0]
 8015b0c:	1ac0      	subs	r0, r0, r3
 8015b0e:	6963      	ldr	r3, [r4, #20]
 8015b10:	b2f6      	uxtb	r6, r6
 8015b12:	4283      	cmp	r3, r0
 8015b14:	4637      	mov	r7, r6
 8015b16:	dc04      	bgt.n	8015b22 <__swbuf_r+0x42>
 8015b18:	4621      	mov	r1, r4
 8015b1a:	4628      	mov	r0, r5
 8015b1c:	f7fe fb68 	bl	80141f0 <_fflush_r>
 8015b20:	bb30      	cbnz	r0, 8015b70 <__swbuf_r+0x90>
 8015b22:	68a3      	ldr	r3, [r4, #8]
 8015b24:	3b01      	subs	r3, #1
 8015b26:	60a3      	str	r3, [r4, #8]
 8015b28:	6823      	ldr	r3, [r4, #0]
 8015b2a:	1c5a      	adds	r2, r3, #1
 8015b2c:	6022      	str	r2, [r4, #0]
 8015b2e:	701e      	strb	r6, [r3, #0]
 8015b30:	6963      	ldr	r3, [r4, #20]
 8015b32:	3001      	adds	r0, #1
 8015b34:	4283      	cmp	r3, r0
 8015b36:	d004      	beq.n	8015b42 <__swbuf_r+0x62>
 8015b38:	89a3      	ldrh	r3, [r4, #12]
 8015b3a:	07db      	lsls	r3, r3, #31
 8015b3c:	d506      	bpl.n	8015b4c <__swbuf_r+0x6c>
 8015b3e:	2e0a      	cmp	r6, #10
 8015b40:	d104      	bne.n	8015b4c <__swbuf_r+0x6c>
 8015b42:	4621      	mov	r1, r4
 8015b44:	4628      	mov	r0, r5
 8015b46:	f7fe fb53 	bl	80141f0 <_fflush_r>
 8015b4a:	b988      	cbnz	r0, 8015b70 <__swbuf_r+0x90>
 8015b4c:	4638      	mov	r0, r7
 8015b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015b50:	4b0a      	ldr	r3, [pc, #40]	; (8015b7c <__swbuf_r+0x9c>)
 8015b52:	429c      	cmp	r4, r3
 8015b54:	d101      	bne.n	8015b5a <__swbuf_r+0x7a>
 8015b56:	68ac      	ldr	r4, [r5, #8]
 8015b58:	e7cf      	b.n	8015afa <__swbuf_r+0x1a>
 8015b5a:	4b09      	ldr	r3, [pc, #36]	; (8015b80 <__swbuf_r+0xa0>)
 8015b5c:	429c      	cmp	r4, r3
 8015b5e:	bf08      	it	eq
 8015b60:	68ec      	ldreq	r4, [r5, #12]
 8015b62:	e7ca      	b.n	8015afa <__swbuf_r+0x1a>
 8015b64:	4621      	mov	r1, r4
 8015b66:	4628      	mov	r0, r5
 8015b68:	f000 f80c 	bl	8015b84 <__swsetup_r>
 8015b6c:	2800      	cmp	r0, #0
 8015b6e:	d0cb      	beq.n	8015b08 <__swbuf_r+0x28>
 8015b70:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8015b74:	e7ea      	b.n	8015b4c <__swbuf_r+0x6c>
 8015b76:	bf00      	nop
 8015b78:	08016044 	.word	0x08016044
 8015b7c:	08016064 	.word	0x08016064
 8015b80:	08016024 	.word	0x08016024

08015b84 <__swsetup_r>:
 8015b84:	4b32      	ldr	r3, [pc, #200]	; (8015c50 <__swsetup_r+0xcc>)
 8015b86:	b570      	push	{r4, r5, r6, lr}
 8015b88:	681d      	ldr	r5, [r3, #0]
 8015b8a:	4606      	mov	r6, r0
 8015b8c:	460c      	mov	r4, r1
 8015b8e:	b125      	cbz	r5, 8015b9a <__swsetup_r+0x16>
 8015b90:	69ab      	ldr	r3, [r5, #24]
 8015b92:	b913      	cbnz	r3, 8015b9a <__swsetup_r+0x16>
 8015b94:	4628      	mov	r0, r5
 8015b96:	f7fb fc57 	bl	8011448 <__sinit>
 8015b9a:	4b2e      	ldr	r3, [pc, #184]	; (8015c54 <__swsetup_r+0xd0>)
 8015b9c:	429c      	cmp	r4, r3
 8015b9e:	d10f      	bne.n	8015bc0 <__swsetup_r+0x3c>
 8015ba0:	686c      	ldr	r4, [r5, #4]
 8015ba2:	89a3      	ldrh	r3, [r4, #12]
 8015ba4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015ba8:	0719      	lsls	r1, r3, #28
 8015baa:	d42c      	bmi.n	8015c06 <__swsetup_r+0x82>
 8015bac:	06dd      	lsls	r5, r3, #27
 8015bae:	d411      	bmi.n	8015bd4 <__swsetup_r+0x50>
 8015bb0:	2309      	movs	r3, #9
 8015bb2:	6033      	str	r3, [r6, #0]
 8015bb4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8015bb8:	81a3      	strh	r3, [r4, #12]
 8015bba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015bbe:	e03e      	b.n	8015c3e <__swsetup_r+0xba>
 8015bc0:	4b25      	ldr	r3, [pc, #148]	; (8015c58 <__swsetup_r+0xd4>)
 8015bc2:	429c      	cmp	r4, r3
 8015bc4:	d101      	bne.n	8015bca <__swsetup_r+0x46>
 8015bc6:	68ac      	ldr	r4, [r5, #8]
 8015bc8:	e7eb      	b.n	8015ba2 <__swsetup_r+0x1e>
 8015bca:	4b24      	ldr	r3, [pc, #144]	; (8015c5c <__swsetup_r+0xd8>)
 8015bcc:	429c      	cmp	r4, r3
 8015bce:	bf08      	it	eq
 8015bd0:	68ec      	ldreq	r4, [r5, #12]
 8015bd2:	e7e6      	b.n	8015ba2 <__swsetup_r+0x1e>
 8015bd4:	0758      	lsls	r0, r3, #29
 8015bd6:	d512      	bpl.n	8015bfe <__swsetup_r+0x7a>
 8015bd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015bda:	b141      	cbz	r1, 8015bee <__swsetup_r+0x6a>
 8015bdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015be0:	4299      	cmp	r1, r3
 8015be2:	d002      	beq.n	8015bea <__swsetup_r+0x66>
 8015be4:	4630      	mov	r0, r6
 8015be6:	f7ff fbc3 	bl	8015370 <_free_r>
 8015bea:	2300      	movs	r3, #0
 8015bec:	6363      	str	r3, [r4, #52]	; 0x34
 8015bee:	89a3      	ldrh	r3, [r4, #12]
 8015bf0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015bf4:	81a3      	strh	r3, [r4, #12]
 8015bf6:	2300      	movs	r3, #0
 8015bf8:	6063      	str	r3, [r4, #4]
 8015bfa:	6923      	ldr	r3, [r4, #16]
 8015bfc:	6023      	str	r3, [r4, #0]
 8015bfe:	89a3      	ldrh	r3, [r4, #12]
 8015c00:	f043 0308 	orr.w	r3, r3, #8
 8015c04:	81a3      	strh	r3, [r4, #12]
 8015c06:	6923      	ldr	r3, [r4, #16]
 8015c08:	b94b      	cbnz	r3, 8015c1e <__swsetup_r+0x9a>
 8015c0a:	89a3      	ldrh	r3, [r4, #12]
 8015c0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8015c10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015c14:	d003      	beq.n	8015c1e <__swsetup_r+0x9a>
 8015c16:	4621      	mov	r1, r4
 8015c18:	4630      	mov	r0, r6
 8015c1a:	f000 f84d 	bl	8015cb8 <__smakebuf_r>
 8015c1e:	89a0      	ldrh	r0, [r4, #12]
 8015c20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015c24:	f010 0301 	ands.w	r3, r0, #1
 8015c28:	d00a      	beq.n	8015c40 <__swsetup_r+0xbc>
 8015c2a:	2300      	movs	r3, #0
 8015c2c:	60a3      	str	r3, [r4, #8]
 8015c2e:	6963      	ldr	r3, [r4, #20]
 8015c30:	425b      	negs	r3, r3
 8015c32:	61a3      	str	r3, [r4, #24]
 8015c34:	6923      	ldr	r3, [r4, #16]
 8015c36:	b943      	cbnz	r3, 8015c4a <__swsetup_r+0xc6>
 8015c38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8015c3c:	d1ba      	bne.n	8015bb4 <__swsetup_r+0x30>
 8015c3e:	bd70      	pop	{r4, r5, r6, pc}
 8015c40:	0781      	lsls	r1, r0, #30
 8015c42:	bf58      	it	pl
 8015c44:	6963      	ldrpl	r3, [r4, #20]
 8015c46:	60a3      	str	r3, [r4, #8]
 8015c48:	e7f4      	b.n	8015c34 <__swsetup_r+0xb0>
 8015c4a:	2000      	movs	r0, #0
 8015c4c:	e7f7      	b.n	8015c3e <__swsetup_r+0xba>
 8015c4e:	bf00      	nop
 8015c50:	20000010 	.word	0x20000010
 8015c54:	08016044 	.word	0x08016044
 8015c58:	08016064 	.word	0x08016064
 8015c5c:	08016024 	.word	0x08016024

08015c60 <abort>:
 8015c60:	b508      	push	{r3, lr}
 8015c62:	2006      	movs	r0, #6
 8015c64:	f000 f898 	bl	8015d98 <raise>
 8015c68:	2001      	movs	r0, #1
 8015c6a:	f7ec fadd 	bl	8002228 <_exit>

08015c6e <__swhatbuf_r>:
 8015c6e:	b570      	push	{r4, r5, r6, lr}
 8015c70:	460e      	mov	r6, r1
 8015c72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015c76:	2900      	cmp	r1, #0
 8015c78:	b096      	sub	sp, #88	; 0x58
 8015c7a:	4614      	mov	r4, r2
 8015c7c:	461d      	mov	r5, r3
 8015c7e:	da08      	bge.n	8015c92 <__swhatbuf_r+0x24>
 8015c80:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8015c84:	2200      	movs	r2, #0
 8015c86:	602a      	str	r2, [r5, #0]
 8015c88:	061a      	lsls	r2, r3, #24
 8015c8a:	d410      	bmi.n	8015cae <__swhatbuf_r+0x40>
 8015c8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015c90:	e00e      	b.n	8015cb0 <__swhatbuf_r+0x42>
 8015c92:	466a      	mov	r2, sp
 8015c94:	f000 f89c 	bl	8015dd0 <_fstat_r>
 8015c98:	2800      	cmp	r0, #0
 8015c9a:	dbf1      	blt.n	8015c80 <__swhatbuf_r+0x12>
 8015c9c:	9a01      	ldr	r2, [sp, #4]
 8015c9e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8015ca2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8015ca6:	425a      	negs	r2, r3
 8015ca8:	415a      	adcs	r2, r3
 8015caa:	602a      	str	r2, [r5, #0]
 8015cac:	e7ee      	b.n	8015c8c <__swhatbuf_r+0x1e>
 8015cae:	2340      	movs	r3, #64	; 0x40
 8015cb0:	2000      	movs	r0, #0
 8015cb2:	6023      	str	r3, [r4, #0]
 8015cb4:	b016      	add	sp, #88	; 0x58
 8015cb6:	bd70      	pop	{r4, r5, r6, pc}

08015cb8 <__smakebuf_r>:
 8015cb8:	898b      	ldrh	r3, [r1, #12]
 8015cba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015cbc:	079d      	lsls	r5, r3, #30
 8015cbe:	4606      	mov	r6, r0
 8015cc0:	460c      	mov	r4, r1
 8015cc2:	d507      	bpl.n	8015cd4 <__smakebuf_r+0x1c>
 8015cc4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015cc8:	6023      	str	r3, [r4, #0]
 8015cca:	6123      	str	r3, [r4, #16]
 8015ccc:	2301      	movs	r3, #1
 8015cce:	6163      	str	r3, [r4, #20]
 8015cd0:	b002      	add	sp, #8
 8015cd2:	bd70      	pop	{r4, r5, r6, pc}
 8015cd4:	ab01      	add	r3, sp, #4
 8015cd6:	466a      	mov	r2, sp
 8015cd8:	f7ff ffc9 	bl	8015c6e <__swhatbuf_r>
 8015cdc:	9900      	ldr	r1, [sp, #0]
 8015cde:	4605      	mov	r5, r0
 8015ce0:	4630      	mov	r0, r6
 8015ce2:	f7fb fcad 	bl	8011640 <_malloc_r>
 8015ce6:	b948      	cbnz	r0, 8015cfc <__smakebuf_r+0x44>
 8015ce8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015cec:	059a      	lsls	r2, r3, #22
 8015cee:	d4ef      	bmi.n	8015cd0 <__smakebuf_r+0x18>
 8015cf0:	f023 0303 	bic.w	r3, r3, #3
 8015cf4:	f043 0302 	orr.w	r3, r3, #2
 8015cf8:	81a3      	strh	r3, [r4, #12]
 8015cfa:	e7e3      	b.n	8015cc4 <__smakebuf_r+0xc>
 8015cfc:	4b0d      	ldr	r3, [pc, #52]	; (8015d34 <__smakebuf_r+0x7c>)
 8015cfe:	62b3      	str	r3, [r6, #40]	; 0x28
 8015d00:	89a3      	ldrh	r3, [r4, #12]
 8015d02:	6020      	str	r0, [r4, #0]
 8015d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015d08:	81a3      	strh	r3, [r4, #12]
 8015d0a:	9b00      	ldr	r3, [sp, #0]
 8015d0c:	6163      	str	r3, [r4, #20]
 8015d0e:	9b01      	ldr	r3, [sp, #4]
 8015d10:	6120      	str	r0, [r4, #16]
 8015d12:	b15b      	cbz	r3, 8015d2c <__smakebuf_r+0x74>
 8015d14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015d18:	4630      	mov	r0, r6
 8015d1a:	f000 f86b 	bl	8015df4 <_isatty_r>
 8015d1e:	b128      	cbz	r0, 8015d2c <__smakebuf_r+0x74>
 8015d20:	89a3      	ldrh	r3, [r4, #12]
 8015d22:	f023 0303 	bic.w	r3, r3, #3
 8015d26:	f043 0301 	orr.w	r3, r3, #1
 8015d2a:	81a3      	strh	r3, [r4, #12]
 8015d2c:	89a0      	ldrh	r0, [r4, #12]
 8015d2e:	4305      	orrs	r5, r0
 8015d30:	81a5      	strh	r5, [r4, #12]
 8015d32:	e7cd      	b.n	8015cd0 <__smakebuf_r+0x18>
 8015d34:	080113e1 	.word	0x080113e1

08015d38 <_malloc_usable_size_r>:
 8015d38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015d3c:	1f18      	subs	r0, r3, #4
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	bfbc      	itt	lt
 8015d42:	580b      	ldrlt	r3, [r1, r0]
 8015d44:	18c0      	addlt	r0, r0, r3
 8015d46:	4770      	bx	lr

08015d48 <_raise_r>:
 8015d48:	291f      	cmp	r1, #31
 8015d4a:	b538      	push	{r3, r4, r5, lr}
 8015d4c:	4604      	mov	r4, r0
 8015d4e:	460d      	mov	r5, r1
 8015d50:	d904      	bls.n	8015d5c <_raise_r+0x14>
 8015d52:	2316      	movs	r3, #22
 8015d54:	6003      	str	r3, [r0, #0]
 8015d56:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015d5a:	bd38      	pop	{r3, r4, r5, pc}
 8015d5c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8015d5e:	b112      	cbz	r2, 8015d66 <_raise_r+0x1e>
 8015d60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015d64:	b94b      	cbnz	r3, 8015d7a <_raise_r+0x32>
 8015d66:	4620      	mov	r0, r4
 8015d68:	f000 f830 	bl	8015dcc <_getpid_r>
 8015d6c:	462a      	mov	r2, r5
 8015d6e:	4601      	mov	r1, r0
 8015d70:	4620      	mov	r0, r4
 8015d72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015d76:	f000 b817 	b.w	8015da8 <_kill_r>
 8015d7a:	2b01      	cmp	r3, #1
 8015d7c:	d00a      	beq.n	8015d94 <_raise_r+0x4c>
 8015d7e:	1c59      	adds	r1, r3, #1
 8015d80:	d103      	bne.n	8015d8a <_raise_r+0x42>
 8015d82:	2316      	movs	r3, #22
 8015d84:	6003      	str	r3, [r0, #0]
 8015d86:	2001      	movs	r0, #1
 8015d88:	e7e7      	b.n	8015d5a <_raise_r+0x12>
 8015d8a:	2400      	movs	r4, #0
 8015d8c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015d90:	4628      	mov	r0, r5
 8015d92:	4798      	blx	r3
 8015d94:	2000      	movs	r0, #0
 8015d96:	e7e0      	b.n	8015d5a <_raise_r+0x12>

08015d98 <raise>:
 8015d98:	4b02      	ldr	r3, [pc, #8]	; (8015da4 <raise+0xc>)
 8015d9a:	4601      	mov	r1, r0
 8015d9c:	6818      	ldr	r0, [r3, #0]
 8015d9e:	f7ff bfd3 	b.w	8015d48 <_raise_r>
 8015da2:	bf00      	nop
 8015da4:	20000010 	.word	0x20000010

08015da8 <_kill_r>:
 8015da8:	b538      	push	{r3, r4, r5, lr}
 8015daa:	4d07      	ldr	r5, [pc, #28]	; (8015dc8 <_kill_r+0x20>)
 8015dac:	2300      	movs	r3, #0
 8015dae:	4604      	mov	r4, r0
 8015db0:	4608      	mov	r0, r1
 8015db2:	4611      	mov	r1, r2
 8015db4:	602b      	str	r3, [r5, #0]
 8015db6:	f7ec fa27 	bl	8002208 <_kill>
 8015dba:	1c43      	adds	r3, r0, #1
 8015dbc:	d102      	bne.n	8015dc4 <_kill_r+0x1c>
 8015dbe:	682b      	ldr	r3, [r5, #0]
 8015dc0:	b103      	cbz	r3, 8015dc4 <_kill_r+0x1c>
 8015dc2:	6023      	str	r3, [r4, #0]
 8015dc4:	bd38      	pop	{r3, r4, r5, pc}
 8015dc6:	bf00      	nop
 8015dc8:	200027cc 	.word	0x200027cc

08015dcc <_getpid_r>:
 8015dcc:	f7ec ba14 	b.w	80021f8 <_getpid>

08015dd0 <_fstat_r>:
 8015dd0:	b538      	push	{r3, r4, r5, lr}
 8015dd2:	4d07      	ldr	r5, [pc, #28]	; (8015df0 <_fstat_r+0x20>)
 8015dd4:	2300      	movs	r3, #0
 8015dd6:	4604      	mov	r4, r0
 8015dd8:	4608      	mov	r0, r1
 8015dda:	4611      	mov	r1, r2
 8015ddc:	602b      	str	r3, [r5, #0]
 8015dde:	f7ec fa72 	bl	80022c6 <_fstat>
 8015de2:	1c43      	adds	r3, r0, #1
 8015de4:	d102      	bne.n	8015dec <_fstat_r+0x1c>
 8015de6:	682b      	ldr	r3, [r5, #0]
 8015de8:	b103      	cbz	r3, 8015dec <_fstat_r+0x1c>
 8015dea:	6023      	str	r3, [r4, #0]
 8015dec:	bd38      	pop	{r3, r4, r5, pc}
 8015dee:	bf00      	nop
 8015df0:	200027cc 	.word	0x200027cc

08015df4 <_isatty_r>:
 8015df4:	b538      	push	{r3, r4, r5, lr}
 8015df6:	4d06      	ldr	r5, [pc, #24]	; (8015e10 <_isatty_r+0x1c>)
 8015df8:	2300      	movs	r3, #0
 8015dfa:	4604      	mov	r4, r0
 8015dfc:	4608      	mov	r0, r1
 8015dfe:	602b      	str	r3, [r5, #0]
 8015e00:	f7ec fa71 	bl	80022e6 <_isatty>
 8015e04:	1c43      	adds	r3, r0, #1
 8015e06:	d102      	bne.n	8015e0e <_isatty_r+0x1a>
 8015e08:	682b      	ldr	r3, [r5, #0]
 8015e0a:	b103      	cbz	r3, 8015e0e <_isatty_r+0x1a>
 8015e0c:	6023      	str	r3, [r4, #0]
 8015e0e:	bd38      	pop	{r3, r4, r5, pc}
 8015e10:	200027cc 	.word	0x200027cc

08015e14 <_init>:
 8015e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e16:	bf00      	nop
 8015e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015e1a:	bc08      	pop	{r3}
 8015e1c:	469e      	mov	lr, r3
 8015e1e:	4770      	bx	lr

08015e20 <_fini>:
 8015e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e22:	bf00      	nop
 8015e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015e26:	bc08      	pop	{r3}
 8015e28:	469e      	mov	lr, r3
 8015e2a:	4770      	bx	lr
