// Seed: 4256757291
module module_0 (
    output tri1 id_0,
    output tri1 id_1
    , id_4,
    input  tri  id_2
);
  assign id_1 = id_4;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri1 id_7,
    output supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    input tri id_13,
    output tri1 id_14,
    output supply1 id_15
);
  assign id_8 = -1;
  assign id_9 = ~id_1 != id_5;
  wire id_17;
  ;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3
  );
endmodule
