// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xdeconv.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XDeconv_CfgInitialize(XDeconv *InstancePtr, XDeconv_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Ctrl_bus_BaseAddress = ConfigPtr->Ctrl_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XDeconv_Start(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_AP_CTRL) & 0x80;
    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XDeconv_IsDone(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XDeconv_IsIdle(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XDeconv_IsReady(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XDeconv_EnableAutoRestart(XDeconv *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_AP_CTRL, 0x80);
}

void XDeconv_DisableAutoRestart(XDeconv *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_AP_CTRL, 0);
}

void XDeconv_Set_x_I_h(XDeconv *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_I_H_DATA, Data);
}

u32 XDeconv_Get_x_I_h(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_I_H_DATA);
    return Data;
}

void XDeconv_Set_x_I_w(XDeconv *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_I_W_DATA, Data);
}

u32 XDeconv_Get_x_I_w(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_I_W_DATA);
    return Data;
}

void XDeconv_Set_x_I_c(XDeconv *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_I_C_DATA, Data);
}

u32 XDeconv_Get_x_I_c(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_I_C_DATA);
    return Data;
}

void XDeconv_Set_x_O_h(XDeconv *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_O_H_DATA, Data);
}

u32 XDeconv_Get_x_O_h(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_O_H_DATA);
    return Data;
}

void XDeconv_Set_x_O_w(XDeconv *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_O_W_DATA, Data);
}

u32 XDeconv_Get_x_O_w(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_O_W_DATA);
    return Data;
}

void XDeconv_Set_x_O_c(XDeconv *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_O_C_DATA, Data);
}

u32 XDeconv_Get_x_O_c(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_O_C_DATA);
    return Data;
}

void XDeconv_Set_x_K(XDeconv *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_K_DATA, Data);
}

u32 XDeconv_Get_x_K(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_K_DATA);
    return Data;
}

void XDeconv_Set_x_S(XDeconv *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_S_DATA, Data);
}

u32 XDeconv_Get_x_S(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_S_DATA);
    return Data;
}

void XDeconv_Set_x_P(XDeconv *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_P_DATA, Data);
}

u32 XDeconv_Get_x_P(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_P_DATA);
    return Data;
}

void XDeconv_Set_x_norm(XDeconv *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_NORM_DATA, Data);
}

u32 XDeconv_Get_x_norm(XDeconv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_X_NORM_DATA);
    return Data;
}

void XDeconv_InterruptGlobalEnable(XDeconv *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_GIE, 1);
}

void XDeconv_InterruptGlobalDisable(XDeconv *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_GIE, 0);
}

void XDeconv_InterruptEnable(XDeconv *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_IER);
    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_IER, Register | Mask);
}

void XDeconv_InterruptDisable(XDeconv *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_IER);
    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_IER, Register & (~Mask));
}

void XDeconv_InterruptClear(XDeconv *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDeconv_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_ISR, Mask);
}

u32 XDeconv_InterruptGetEnabled(XDeconv *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_IER);
}

u32 XDeconv_InterruptGetStatus(XDeconv *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XDeconv_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XDECONV_CTRL_BUS_ADDR_ISR);
}

