
Magisterka_normal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000439c  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08004548  08004548  00014548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004624  08004624  00014624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800462c  0800462c  0001462c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004630  08004630  00014630  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08004634  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  8 .bss          00000590  20000070  20000070  00020070  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000600  20000600  00020070  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000f487  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000240a  00000000  00000000  0002f527  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000dd8  00000000  00000000  00031938  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c98  00000000  00000000  00032710  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00024fbb  00000000  00000000  000333a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000a574  00000000  00000000  00058363  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000d852c  00000000  00000000  000628d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0013ae03  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003eb8  00000000  00000000  0013ae80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000070 	.word	0x20000070
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08004530 	.word	0x08004530

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000074 	.word	0x20000074
 80001e8:	08004530 	.word	0x08004530

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032a:	f1a4 0401 	sub.w	r4, r4, #1
 800032e:	d1e9      	bne.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f092 0f00 	teq	r2, #0
 80004d6:	bf14      	ite	ne
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004ec:	e720      	b.n	8000330 <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_ul2d>:
 80004f0:	ea50 0201 	orrs.w	r2, r0, r1
 80004f4:	bf08      	it	eq
 80004f6:	4770      	bxeq	lr
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	f04f 0500 	mov.w	r5, #0
 80004fe:	e00a      	b.n	8000516 <__aeabi_l2d+0x16>

08000500 <__aeabi_l2d>:
 8000500:	ea50 0201 	orrs.w	r2, r0, r1
 8000504:	bf08      	it	eq
 8000506:	4770      	bxeq	lr
 8000508:	b530      	push	{r4, r5, lr}
 800050a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050e:	d502      	bpl.n	8000516 <__aeabi_l2d+0x16>
 8000510:	4240      	negs	r0, r0
 8000512:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000516:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000522:	f43f aedc 	beq.w	80002de <__adddf3+0xe6>
 8000526:	f04f 0203 	mov.w	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053e:	f1c2 0320 	rsb	r3, r2, #32
 8000542:	fa00 fc03 	lsl.w	ip, r0, r3
 8000546:	fa20 f002 	lsr.w	r0, r0, r2
 800054a:	fa01 fe03 	lsl.w	lr, r1, r3
 800054e:	ea40 000e 	orr.w	r0, r0, lr
 8000552:	fa21 f102 	lsr.w	r1, r1, r2
 8000556:	4414      	add	r4, r2
 8000558:	e6c1      	b.n	80002de <__adddf3+0xe6>
 800055a:	bf00      	nop

0800055c <__aeabi_dmul>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000562:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000566:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056a:	bf1d      	ittte	ne
 800056c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000570:	ea94 0f0c 	teqne	r4, ip
 8000574:	ea95 0f0c 	teqne	r5, ip
 8000578:	f000 f8de 	bleq	8000738 <__aeabi_dmul+0x1dc>
 800057c:	442c      	add	r4, r5
 800057e:	ea81 0603 	eor.w	r6, r1, r3
 8000582:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000586:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058e:	bf18      	it	ne
 8000590:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800059c:	d038      	beq.n	8000610 <__aeabi_dmul+0xb4>
 800059e:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a2:	f04f 0500 	mov.w	r5, #0
 80005a6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ae:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b2:	f04f 0600 	mov.w	r6, #0
 80005b6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ba:	f09c 0f00 	teq	ip, #0
 80005be:	bf18      	it	ne
 80005c0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d0:	d204      	bcs.n	80005dc <__aeabi_dmul+0x80>
 80005d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d6:	416d      	adcs	r5, r5
 80005d8:	eb46 0606 	adc.w	r6, r6, r6
 80005dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f4:	bf88      	it	hi
 80005f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fa:	d81e      	bhi.n	800063a <__aeabi_dmul+0xde>
 80005fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000614:	ea46 0101 	orr.w	r1, r6, r1
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	ea81 0103 	eor.w	r1, r1, r3
 8000620:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000624:	bfc2      	ittt	gt
 8000626:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062e:	bd70      	popgt	{r4, r5, r6, pc}
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f04f 0e00 	mov.w	lr, #0
 8000638:	3c01      	subs	r4, #1
 800063a:	f300 80ab 	bgt.w	8000794 <__aeabi_dmul+0x238>
 800063e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000642:	bfde      	ittt	le
 8000644:	2000      	movle	r0, #0
 8000646:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064a:	bd70      	pople	{r4, r5, r6, pc}
 800064c:	f1c4 0400 	rsb	r4, r4, #0
 8000650:	3c20      	subs	r4, #32
 8000652:	da35      	bge.n	80006c0 <__aeabi_dmul+0x164>
 8000654:	340c      	adds	r4, #12
 8000656:	dc1b      	bgt.n	8000690 <__aeabi_dmul+0x134>
 8000658:	f104 0414 	add.w	r4, r4, #20
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f305 	lsl.w	r3, r0, r5
 8000664:	fa20 f004 	lsr.w	r0, r0, r4
 8000668:	fa01 f205 	lsl.w	r2, r1, r5
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000674:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000678:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800067c:	fa21 f604 	lsr.w	r6, r1, r4
 8000680:	eb42 0106 	adc.w	r1, r2, r6
 8000684:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000688:	bf08      	it	eq
 800068a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068e:	bd70      	pop	{r4, r5, r6, pc}
 8000690:	f1c4 040c 	rsb	r4, r4, #12
 8000694:	f1c4 0520 	rsb	r5, r4, #32
 8000698:	fa00 f304 	lsl.w	r3, r0, r4
 800069c:	fa20 f005 	lsr.w	r0, r0, r5
 80006a0:	fa01 f204 	lsl.w	r2, r1, r4
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	f141 0100 	adc.w	r1, r1, #0
 80006b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b8:	bf08      	it	eq
 80006ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f205 	lsl.w	r2, r0, r5
 80006c8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006cc:	fa20 f304 	lsr.w	r3, r0, r4
 80006d0:	fa01 f205 	lsl.w	r2, r1, r5
 80006d4:	ea43 0302 	orr.w	r3, r3, r2
 80006d8:	fa21 f004 	lsr.w	r0, r1, r4
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	fa21 f204 	lsr.w	r2, r1, r4
 80006e4:	ea20 0002 	bic.w	r0, r0, r2
 80006e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f0:	bf08      	it	eq
 80006f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f094 0f00 	teq	r4, #0
 80006fc:	d10f      	bne.n	800071e <__aeabi_dmul+0x1c2>
 80006fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000702:	0040      	lsls	r0, r0, #1
 8000704:	eb41 0101 	adc.w	r1, r1, r1
 8000708:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800070c:	bf08      	it	eq
 800070e:	3c01      	subeq	r4, #1
 8000710:	d0f7      	beq.n	8000702 <__aeabi_dmul+0x1a6>
 8000712:	ea41 0106 	orr.w	r1, r1, r6
 8000716:	f095 0f00 	teq	r5, #0
 800071a:	bf18      	it	ne
 800071c:	4770      	bxne	lr
 800071e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000722:	0052      	lsls	r2, r2, #1
 8000724:	eb43 0303 	adc.w	r3, r3, r3
 8000728:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800072c:	bf08      	it	eq
 800072e:	3d01      	subeq	r5, #1
 8000730:	d0f7      	beq.n	8000722 <__aeabi_dmul+0x1c6>
 8000732:	ea43 0306 	orr.w	r3, r3, r6
 8000736:	4770      	bx	lr
 8000738:	ea94 0f0c 	teq	r4, ip
 800073c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000740:	bf18      	it	ne
 8000742:	ea95 0f0c 	teqne	r5, ip
 8000746:	d00c      	beq.n	8000762 <__aeabi_dmul+0x206>
 8000748:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074c:	bf18      	it	ne
 800074e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000752:	d1d1      	bne.n	80006f8 <__aeabi_dmul+0x19c>
 8000754:	ea81 0103 	eor.w	r1, r1, r3
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	bd70      	pop	{r4, r5, r6, pc}
 8000762:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000766:	bf06      	itte	eq
 8000768:	4610      	moveq	r0, r2
 800076a:	4619      	moveq	r1, r3
 800076c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000770:	d019      	beq.n	80007a6 <__aeabi_dmul+0x24a>
 8000772:	ea94 0f0c 	teq	r4, ip
 8000776:	d102      	bne.n	800077e <__aeabi_dmul+0x222>
 8000778:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800077c:	d113      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 800077e:	ea95 0f0c 	teq	r5, ip
 8000782:	d105      	bne.n	8000790 <__aeabi_dmul+0x234>
 8000784:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000788:	bf1c      	itt	ne
 800078a:	4610      	movne	r0, r2
 800078c:	4619      	movne	r1, r3
 800078e:	d10a      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ae:	bd70      	pop	{r4, r5, r6, pc}

080007b0 <__aeabi_ddiv>:
 80007b0:	b570      	push	{r4, r5, r6, lr}
 80007b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007be:	bf1d      	ittte	ne
 80007c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c4:	ea94 0f0c 	teqne	r4, ip
 80007c8:	ea95 0f0c 	teqne	r5, ip
 80007cc:	f000 f8a7 	bleq	800091e <__aeabi_ddiv+0x16e>
 80007d0:	eba4 0405 	sub.w	r4, r4, r5
 80007d4:	ea81 0e03 	eor.w	lr, r1, r3
 80007d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e0:	f000 8088 	beq.w	80008f4 <__aeabi_ddiv+0x144>
 80007e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000800:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000804:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000808:	429d      	cmp	r5, r3
 800080a:	bf08      	it	eq
 800080c:	4296      	cmpeq	r6, r2
 800080e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000812:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000816:	d202      	bcs.n	800081e <__aeabi_ddiv+0x6e>
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	1ab6      	subs	r6, r6, r2
 8000820:	eb65 0503 	sbc.w	r5, r5, r3
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000832:	ebb6 0e02 	subs.w	lr, r6, r2
 8000836:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083a:	bf22      	ittt	cs
 800083c:	1ab6      	subcs	r6, r6, r2
 800083e:	4675      	movcs	r5, lr
 8000840:	ea40 000c 	orrcs.w	r0, r0, ip
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800088c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000890:	d018      	beq.n	80008c4 <__aeabi_ddiv+0x114>
 8000892:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000896:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ae:	d1c0      	bne.n	8000832 <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	d10b      	bne.n	80008ce <__aeabi_ddiv+0x11e>
 80008b6:	ea41 0100 	orr.w	r1, r1, r0
 80008ba:	f04f 0000 	mov.w	r0, #0
 80008be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c2:	e7b6      	b.n	8000832 <__aeabi_ddiv+0x82>
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf04      	itt	eq
 80008ca:	4301      	orreq	r1, r0
 80008cc:	2000      	moveq	r0, #0
 80008ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d2:	bf88      	it	hi
 80008d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d8:	f63f aeaf 	bhi.w	800063a <__aeabi_dmul+0xde>
 80008dc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e0:	bf04      	itt	eq
 80008e2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ea:	f150 0000 	adcs.w	r0, r0, #0
 80008ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f2:	bd70      	pop	{r4, r5, r6, pc}
 80008f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000900:	bfc2      	ittt	gt
 8000902:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000906:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090a:	bd70      	popgt	{r4, r5, r6, pc}
 800090c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000910:	f04f 0e00 	mov.w	lr, #0
 8000914:	3c01      	subs	r4, #1
 8000916:	e690      	b.n	800063a <__aeabi_dmul+0xde>
 8000918:	ea45 0e06 	orr.w	lr, r5, r6
 800091c:	e68d      	b.n	800063a <__aeabi_dmul+0xde>
 800091e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000922:	ea94 0f0c 	teq	r4, ip
 8000926:	bf08      	it	eq
 8000928:	ea95 0f0c 	teqeq	r5, ip
 800092c:	f43f af3b 	beq.w	80007a6 <__aeabi_dmul+0x24a>
 8000930:	ea94 0f0c 	teq	r4, ip
 8000934:	d10a      	bne.n	800094c <__aeabi_ddiv+0x19c>
 8000936:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093a:	f47f af34 	bne.w	80007a6 <__aeabi_dmul+0x24a>
 800093e:	ea95 0f0c 	teq	r5, ip
 8000942:	f47f af25 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e72c      	b.n	80007a6 <__aeabi_dmul+0x24a>
 800094c:	ea95 0f0c 	teq	r5, ip
 8000950:	d106      	bne.n	8000960 <__aeabi_ddiv+0x1b0>
 8000952:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000956:	f43f aefd 	beq.w	8000754 <__aeabi_dmul+0x1f8>
 800095a:	4610      	mov	r0, r2
 800095c:	4619      	mov	r1, r3
 800095e:	e722      	b.n	80007a6 <__aeabi_dmul+0x24a>
 8000960:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096a:	f47f aec5 	bne.w	80006f8 <__aeabi_dmul+0x19c>
 800096e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000972:	f47f af0d 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000976:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097a:	f47f aeeb 	bne.w	8000754 <__aeabi_dmul+0x1f8>
 800097e:	e712      	b.n	80007a6 <__aeabi_dmul+0x24a>

08000980 <__aeabi_d2uiz>:
 8000980:	004a      	lsls	r2, r1, #1
 8000982:	d211      	bcs.n	80009a8 <__aeabi_d2uiz+0x28>
 8000984:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000988:	d211      	bcs.n	80009ae <__aeabi_d2uiz+0x2e>
 800098a:	d50d      	bpl.n	80009a8 <__aeabi_d2uiz+0x28>
 800098c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000990:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000994:	d40e      	bmi.n	80009b4 <__aeabi_d2uiz+0x34>
 8000996:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800099a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800099e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009a2:	fa23 f002 	lsr.w	r0, r3, r2
 80009a6:	4770      	bx	lr
 80009a8:	f04f 0000 	mov.w	r0, #0
 80009ac:	4770      	bx	lr
 80009ae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009b2:	d102      	bne.n	80009ba <__aeabi_d2uiz+0x3a>
 80009b4:	f04f 30ff 	mov.w	r0, #4294967295
 80009b8:	4770      	bx	lr
 80009ba:	f04f 0000 	mov.w	r0, #0
 80009be:	4770      	bx	lr

080009c0 <__aeabi_uldivmod>:
 80009c0:	b953      	cbnz	r3, 80009d8 <__aeabi_uldivmod+0x18>
 80009c2:	b94a      	cbnz	r2, 80009d8 <__aeabi_uldivmod+0x18>
 80009c4:	2900      	cmp	r1, #0
 80009c6:	bf08      	it	eq
 80009c8:	2800      	cmpeq	r0, #0
 80009ca:	bf1c      	itt	ne
 80009cc:	f04f 31ff 	movne.w	r1, #4294967295
 80009d0:	f04f 30ff 	movne.w	r0, #4294967295
 80009d4:	f000 b97a 	b.w	8000ccc <__aeabi_idiv0>
 80009d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80009dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009e0:	f000 f806 	bl	80009f0 <__udivmoddi4>
 80009e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009ec:	b004      	add	sp, #16
 80009ee:	4770      	bx	lr

080009f0 <__udivmoddi4>:
 80009f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009f4:	468c      	mov	ip, r1
 80009f6:	460d      	mov	r5, r1
 80009f8:	4604      	mov	r4, r0
 80009fa:	9e08      	ldr	r6, [sp, #32]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d151      	bne.n	8000aa4 <__udivmoddi4+0xb4>
 8000a00:	428a      	cmp	r2, r1
 8000a02:	4617      	mov	r7, r2
 8000a04:	d96d      	bls.n	8000ae2 <__udivmoddi4+0xf2>
 8000a06:	fab2 fe82 	clz	lr, r2
 8000a0a:	f1be 0f00 	cmp.w	lr, #0
 8000a0e:	d00b      	beq.n	8000a28 <__udivmoddi4+0x38>
 8000a10:	f1ce 0c20 	rsb	ip, lr, #32
 8000a14:	fa01 f50e 	lsl.w	r5, r1, lr
 8000a18:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000a1c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000a20:	ea4c 0c05 	orr.w	ip, ip, r5
 8000a24:	fa00 f40e 	lsl.w	r4, r0, lr
 8000a28:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000a2c:	0c25      	lsrs	r5, r4, #16
 8000a2e:	fbbc f8fa 	udiv	r8, ip, sl
 8000a32:	fa1f f987 	uxth.w	r9, r7
 8000a36:	fb0a cc18 	mls	ip, sl, r8, ip
 8000a3a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000a3e:	fb08 f309 	mul.w	r3, r8, r9
 8000a42:	42ab      	cmp	r3, r5
 8000a44:	d90a      	bls.n	8000a5c <__udivmoddi4+0x6c>
 8000a46:	19ed      	adds	r5, r5, r7
 8000a48:	f108 32ff 	add.w	r2, r8, #4294967295
 8000a4c:	f080 8123 	bcs.w	8000c96 <__udivmoddi4+0x2a6>
 8000a50:	42ab      	cmp	r3, r5
 8000a52:	f240 8120 	bls.w	8000c96 <__udivmoddi4+0x2a6>
 8000a56:	f1a8 0802 	sub.w	r8, r8, #2
 8000a5a:	443d      	add	r5, r7
 8000a5c:	1aed      	subs	r5, r5, r3
 8000a5e:	b2a4      	uxth	r4, r4
 8000a60:	fbb5 f0fa 	udiv	r0, r5, sl
 8000a64:	fb0a 5510 	mls	r5, sl, r0, r5
 8000a68:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000a6c:	fb00 f909 	mul.w	r9, r0, r9
 8000a70:	45a1      	cmp	r9, r4
 8000a72:	d909      	bls.n	8000a88 <__udivmoddi4+0x98>
 8000a74:	19e4      	adds	r4, r4, r7
 8000a76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a7a:	f080 810a 	bcs.w	8000c92 <__udivmoddi4+0x2a2>
 8000a7e:	45a1      	cmp	r9, r4
 8000a80:	f240 8107 	bls.w	8000c92 <__udivmoddi4+0x2a2>
 8000a84:	3802      	subs	r0, #2
 8000a86:	443c      	add	r4, r7
 8000a88:	eba4 0409 	sub.w	r4, r4, r9
 8000a8c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000a90:	2100      	movs	r1, #0
 8000a92:	2e00      	cmp	r6, #0
 8000a94:	d061      	beq.n	8000b5a <__udivmoddi4+0x16a>
 8000a96:	fa24 f40e 	lsr.w	r4, r4, lr
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	6034      	str	r4, [r6, #0]
 8000a9e:	6073      	str	r3, [r6, #4]
 8000aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aa4:	428b      	cmp	r3, r1
 8000aa6:	d907      	bls.n	8000ab8 <__udivmoddi4+0xc8>
 8000aa8:	2e00      	cmp	r6, #0
 8000aaa:	d054      	beq.n	8000b56 <__udivmoddi4+0x166>
 8000aac:	2100      	movs	r1, #0
 8000aae:	e886 0021 	stmia.w	r6, {r0, r5}
 8000ab2:	4608      	mov	r0, r1
 8000ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ab8:	fab3 f183 	clz	r1, r3
 8000abc:	2900      	cmp	r1, #0
 8000abe:	f040 808e 	bne.w	8000bde <__udivmoddi4+0x1ee>
 8000ac2:	42ab      	cmp	r3, r5
 8000ac4:	d302      	bcc.n	8000acc <__udivmoddi4+0xdc>
 8000ac6:	4282      	cmp	r2, r0
 8000ac8:	f200 80fa 	bhi.w	8000cc0 <__udivmoddi4+0x2d0>
 8000acc:	1a84      	subs	r4, r0, r2
 8000ace:	eb65 0503 	sbc.w	r5, r5, r3
 8000ad2:	2001      	movs	r0, #1
 8000ad4:	46ac      	mov	ip, r5
 8000ad6:	2e00      	cmp	r6, #0
 8000ad8:	d03f      	beq.n	8000b5a <__udivmoddi4+0x16a>
 8000ada:	e886 1010 	stmia.w	r6, {r4, ip}
 8000ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae2:	b912      	cbnz	r2, 8000aea <__udivmoddi4+0xfa>
 8000ae4:	2701      	movs	r7, #1
 8000ae6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000aea:	fab7 fe87 	clz	lr, r7
 8000aee:	f1be 0f00 	cmp.w	lr, #0
 8000af2:	d134      	bne.n	8000b5e <__udivmoddi4+0x16e>
 8000af4:	1beb      	subs	r3, r5, r7
 8000af6:	0c3a      	lsrs	r2, r7, #16
 8000af8:	fa1f fc87 	uxth.w	ip, r7
 8000afc:	2101      	movs	r1, #1
 8000afe:	fbb3 f8f2 	udiv	r8, r3, r2
 8000b02:	0c25      	lsrs	r5, r4, #16
 8000b04:	fb02 3318 	mls	r3, r2, r8, r3
 8000b08:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000b0c:	fb0c f308 	mul.w	r3, ip, r8
 8000b10:	42ab      	cmp	r3, r5
 8000b12:	d907      	bls.n	8000b24 <__udivmoddi4+0x134>
 8000b14:	19ed      	adds	r5, r5, r7
 8000b16:	f108 30ff 	add.w	r0, r8, #4294967295
 8000b1a:	d202      	bcs.n	8000b22 <__udivmoddi4+0x132>
 8000b1c:	42ab      	cmp	r3, r5
 8000b1e:	f200 80d1 	bhi.w	8000cc4 <__udivmoddi4+0x2d4>
 8000b22:	4680      	mov	r8, r0
 8000b24:	1aed      	subs	r5, r5, r3
 8000b26:	b2a3      	uxth	r3, r4
 8000b28:	fbb5 f0f2 	udiv	r0, r5, r2
 8000b2c:	fb02 5510 	mls	r5, r2, r0, r5
 8000b30:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000b34:	fb0c fc00 	mul.w	ip, ip, r0
 8000b38:	45a4      	cmp	ip, r4
 8000b3a:	d907      	bls.n	8000b4c <__udivmoddi4+0x15c>
 8000b3c:	19e4      	adds	r4, r4, r7
 8000b3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b42:	d202      	bcs.n	8000b4a <__udivmoddi4+0x15a>
 8000b44:	45a4      	cmp	ip, r4
 8000b46:	f200 80b8 	bhi.w	8000cba <__udivmoddi4+0x2ca>
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	eba4 040c 	sub.w	r4, r4, ip
 8000b50:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b54:	e79d      	b.n	8000a92 <__udivmoddi4+0xa2>
 8000b56:	4631      	mov	r1, r6
 8000b58:	4630      	mov	r0, r6
 8000b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b5e:	f1ce 0420 	rsb	r4, lr, #32
 8000b62:	fa05 f30e 	lsl.w	r3, r5, lr
 8000b66:	fa07 f70e 	lsl.w	r7, r7, lr
 8000b6a:	fa20 f804 	lsr.w	r8, r0, r4
 8000b6e:	0c3a      	lsrs	r2, r7, #16
 8000b70:	fa25 f404 	lsr.w	r4, r5, r4
 8000b74:	ea48 0803 	orr.w	r8, r8, r3
 8000b78:	fbb4 f1f2 	udiv	r1, r4, r2
 8000b7c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000b80:	fb02 4411 	mls	r4, r2, r1, r4
 8000b84:	fa1f fc87 	uxth.w	ip, r7
 8000b88:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000b8c:	fb01 f30c 	mul.w	r3, r1, ip
 8000b90:	42ab      	cmp	r3, r5
 8000b92:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b96:	d909      	bls.n	8000bac <__udivmoddi4+0x1bc>
 8000b98:	19ed      	adds	r5, r5, r7
 8000b9a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b9e:	f080 808a 	bcs.w	8000cb6 <__udivmoddi4+0x2c6>
 8000ba2:	42ab      	cmp	r3, r5
 8000ba4:	f240 8087 	bls.w	8000cb6 <__udivmoddi4+0x2c6>
 8000ba8:	3902      	subs	r1, #2
 8000baa:	443d      	add	r5, r7
 8000bac:	1aeb      	subs	r3, r5, r3
 8000bae:	fa1f f588 	uxth.w	r5, r8
 8000bb2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000bb6:	fb02 3310 	mls	r3, r2, r0, r3
 8000bba:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000bbe:	fb00 f30c 	mul.w	r3, r0, ip
 8000bc2:	42ab      	cmp	r3, r5
 8000bc4:	d907      	bls.n	8000bd6 <__udivmoddi4+0x1e6>
 8000bc6:	19ed      	adds	r5, r5, r7
 8000bc8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000bcc:	d26f      	bcs.n	8000cae <__udivmoddi4+0x2be>
 8000bce:	42ab      	cmp	r3, r5
 8000bd0:	d96d      	bls.n	8000cae <__udivmoddi4+0x2be>
 8000bd2:	3802      	subs	r0, #2
 8000bd4:	443d      	add	r5, r7
 8000bd6:	1aeb      	subs	r3, r5, r3
 8000bd8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bdc:	e78f      	b.n	8000afe <__udivmoddi4+0x10e>
 8000bde:	f1c1 0720 	rsb	r7, r1, #32
 8000be2:	fa22 f807 	lsr.w	r8, r2, r7
 8000be6:	408b      	lsls	r3, r1
 8000be8:	fa05 f401 	lsl.w	r4, r5, r1
 8000bec:	ea48 0303 	orr.w	r3, r8, r3
 8000bf0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000bf4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000bf8:	40fd      	lsrs	r5, r7
 8000bfa:	ea4e 0e04 	orr.w	lr, lr, r4
 8000bfe:	fbb5 f9fc 	udiv	r9, r5, ip
 8000c02:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000c06:	fb0c 5519 	mls	r5, ip, r9, r5
 8000c0a:	fa1f f883 	uxth.w	r8, r3
 8000c0e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000c12:	fb09 f408 	mul.w	r4, r9, r8
 8000c16:	42ac      	cmp	r4, r5
 8000c18:	fa02 f201 	lsl.w	r2, r2, r1
 8000c1c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000c20:	d908      	bls.n	8000c34 <__udivmoddi4+0x244>
 8000c22:	18ed      	adds	r5, r5, r3
 8000c24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c28:	d243      	bcs.n	8000cb2 <__udivmoddi4+0x2c2>
 8000c2a:	42ac      	cmp	r4, r5
 8000c2c:	d941      	bls.n	8000cb2 <__udivmoddi4+0x2c2>
 8000c2e:	f1a9 0902 	sub.w	r9, r9, #2
 8000c32:	441d      	add	r5, r3
 8000c34:	1b2d      	subs	r5, r5, r4
 8000c36:	fa1f fe8e 	uxth.w	lr, lr
 8000c3a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000c3e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000c42:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000c46:	fb00 f808 	mul.w	r8, r0, r8
 8000c4a:	45a0      	cmp	r8, r4
 8000c4c:	d907      	bls.n	8000c5e <__udivmoddi4+0x26e>
 8000c4e:	18e4      	adds	r4, r4, r3
 8000c50:	f100 35ff 	add.w	r5, r0, #4294967295
 8000c54:	d229      	bcs.n	8000caa <__udivmoddi4+0x2ba>
 8000c56:	45a0      	cmp	r8, r4
 8000c58:	d927      	bls.n	8000caa <__udivmoddi4+0x2ba>
 8000c5a:	3802      	subs	r0, #2
 8000c5c:	441c      	add	r4, r3
 8000c5e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c62:	eba4 0408 	sub.w	r4, r4, r8
 8000c66:	fba0 8902 	umull	r8, r9, r0, r2
 8000c6a:	454c      	cmp	r4, r9
 8000c6c:	46c6      	mov	lr, r8
 8000c6e:	464d      	mov	r5, r9
 8000c70:	d315      	bcc.n	8000c9e <__udivmoddi4+0x2ae>
 8000c72:	d012      	beq.n	8000c9a <__udivmoddi4+0x2aa>
 8000c74:	b156      	cbz	r6, 8000c8c <__udivmoddi4+0x29c>
 8000c76:	ebba 030e 	subs.w	r3, sl, lr
 8000c7a:	eb64 0405 	sbc.w	r4, r4, r5
 8000c7e:	fa04 f707 	lsl.w	r7, r4, r7
 8000c82:	40cb      	lsrs	r3, r1
 8000c84:	431f      	orrs	r7, r3
 8000c86:	40cc      	lsrs	r4, r1
 8000c88:	6037      	str	r7, [r6, #0]
 8000c8a:	6074      	str	r4, [r6, #4]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	4618      	mov	r0, r3
 8000c94:	e6f8      	b.n	8000a88 <__udivmoddi4+0x98>
 8000c96:	4690      	mov	r8, r2
 8000c98:	e6e0      	b.n	8000a5c <__udivmoddi4+0x6c>
 8000c9a:	45c2      	cmp	sl, r8
 8000c9c:	d2ea      	bcs.n	8000c74 <__udivmoddi4+0x284>
 8000c9e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ca2:	eb69 0503 	sbc.w	r5, r9, r3
 8000ca6:	3801      	subs	r0, #1
 8000ca8:	e7e4      	b.n	8000c74 <__udivmoddi4+0x284>
 8000caa:	4628      	mov	r0, r5
 8000cac:	e7d7      	b.n	8000c5e <__udivmoddi4+0x26e>
 8000cae:	4640      	mov	r0, r8
 8000cb0:	e791      	b.n	8000bd6 <__udivmoddi4+0x1e6>
 8000cb2:	4681      	mov	r9, r0
 8000cb4:	e7be      	b.n	8000c34 <__udivmoddi4+0x244>
 8000cb6:	4601      	mov	r1, r0
 8000cb8:	e778      	b.n	8000bac <__udivmoddi4+0x1bc>
 8000cba:	3802      	subs	r0, #2
 8000cbc:	443c      	add	r4, r7
 8000cbe:	e745      	b.n	8000b4c <__udivmoddi4+0x15c>
 8000cc0:	4608      	mov	r0, r1
 8000cc2:	e708      	b.n	8000ad6 <__udivmoddi4+0xe6>
 8000cc4:	f1a8 0802 	sub.w	r8, r8, #2
 8000cc8:	443d      	add	r5, r7
 8000cca:	e72b      	b.n	8000b24 <__udivmoddi4+0x134>

08000ccc <__aeabi_idiv0>:
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop

08000cd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cd4:	4a0e      	ldr	r2, [pc, #56]	; (8000d10 <HAL_Init+0x40>)
 8000cd6:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <HAL_Init+0x40>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ce0:	4a0b      	ldr	r2, [pc, #44]	; (8000d10 <HAL_Init+0x40>)
 8000ce2:	4b0b      	ldr	r3, [pc, #44]	; (8000d10 <HAL_Init+0x40>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cec:	4a08      	ldr	r2, [pc, #32]	; (8000d10 <HAL_Init+0x40>)
 8000cee:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <HAL_Init+0x40>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cf6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cf8:	2003      	movs	r0, #3
 8000cfa:	f000 f92d 	bl	8000f58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cfe:	2000      	movs	r0, #0
 8000d00:	f000 f808 	bl	8000d14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d04:	f002 fb9e 	bl	8003444 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40023c00 	.word	0x40023c00

08000d14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d1c:	4b12      	ldr	r3, [pc, #72]	; (8000d68 <HAL_InitTick+0x54>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4b12      	ldr	r3, [pc, #72]	; (8000d6c <HAL_InitTick+0x58>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	4619      	mov	r1, r3
 8000d26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d32:	4618      	mov	r0, r3
 8000d34:	f000 f937 	bl	8000fa6 <HAL_SYSTICK_Config>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e00e      	b.n	8000d60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2b0f      	cmp	r3, #15
 8000d46:	d80a      	bhi.n	8000d5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	6879      	ldr	r1, [r7, #4]
 8000d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d50:	f000 f90d 	bl	8000f6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d54:	4a06      	ldr	r2, [pc, #24]	; (8000d70 <HAL_InitTick+0x5c>)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	e000      	b.n	8000d60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20000008 	.word	0x20000008
 8000d6c:	20000004 	.word	0x20000004
 8000d70:	20000000 	.word	0x20000000

08000d74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d78:	4b06      	ldr	r3, [pc, #24]	; (8000d94 <HAL_IncTick+0x20>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <HAL_IncTick+0x24>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4413      	add	r3, r2
 8000d84:	4a04      	ldr	r2, [pc, #16]	; (8000d98 <HAL_IncTick+0x24>)
 8000d86:	6013      	str	r3, [r2, #0]
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	20000004 	.word	0x20000004
 8000d98:	20000498 	.word	0x20000498

08000d9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000da0:	4b03      	ldr	r3, [pc, #12]	; (8000db0 <HAL_GetTick+0x14>)
 8000da2:	681b      	ldr	r3, [r3, #0]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	20000498 	.word	0x20000498

08000db4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dbc:	f7ff ffee 	bl	8000d9c <HAL_GetTick>
 8000dc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dcc:	d005      	beq.n	8000dda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dce:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <HAL_Delay+0x40>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	461a      	mov	r2, r3
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dda:	bf00      	nop
 8000ddc:	f7ff ffde 	bl	8000d9c <HAL_GetTick>
 8000de0:	4602      	mov	r2, r0
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	1ad2      	subs	r2, r2, r3
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d3f7      	bcc.n	8000ddc <HAL_Delay+0x28>
  {
  }
}
 8000dec:	bf00      	nop
 8000dee:	3710      	adds	r7, #16
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000004 	.word	0x20000004

08000df8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	f003 0307 	and.w	r3, r3, #7
 8000e06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e08:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <__NVIC_SetPriorityGrouping+0x44>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e0e:	68ba      	ldr	r2, [r7, #8]
 8000e10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e14:	4013      	ands	r3, r2
 8000e16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e2a:	4a04      	ldr	r2, [pc, #16]	; (8000e3c <__NVIC_SetPriorityGrouping+0x44>)
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	60d3      	str	r3, [r2, #12]
}
 8000e30:	bf00      	nop
 8000e32:	3714      	adds	r7, #20
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr
 8000e3c:	e000ed00 	.word	0xe000ed00

08000e40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e44:	4b04      	ldr	r3, [pc, #16]	; (8000e58 <__NVIC_GetPriorityGrouping+0x18>)
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	0a1b      	lsrs	r3, r3, #8
 8000e4a:	f003 0307 	and.w	r3, r3, #7
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	6039      	str	r1, [r7, #0]
 8000e66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	db0a      	blt.n	8000e86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e70:	490d      	ldr	r1, [pc, #52]	; (8000ea8 <__NVIC_SetPriority+0x4c>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	683a      	ldr	r2, [r7, #0]
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	0112      	lsls	r2, r2, #4
 8000e7c:	b2d2      	uxtb	r2, r2
 8000e7e:	440b      	add	r3, r1
 8000e80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e84:	e00a      	b.n	8000e9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e86:	4909      	ldr	r1, [pc, #36]	; (8000eac <__NVIC_SetPriority+0x50>)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	f003 030f 	and.w	r3, r3, #15
 8000e8e:	3b04      	subs	r3, #4
 8000e90:	683a      	ldr	r2, [r7, #0]
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	0112      	lsls	r2, r2, #4
 8000e96:	b2d2      	uxtb	r2, r2
 8000e98:	440b      	add	r3, r1
 8000e9a:	761a      	strb	r2, [r3, #24]
}
 8000e9c:	bf00      	nop
 8000e9e:	370c      	adds	r7, #12
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000e100 	.word	0xe000e100
 8000eac:	e000ed00 	.word	0xe000ed00

08000eb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b089      	sub	sp, #36	; 0x24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	60f8      	str	r0, [r7, #12]
 8000eb8:	60b9      	str	r1, [r7, #8]
 8000eba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	f003 0307 	and.w	r3, r3, #7
 8000ec2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec4:	69fb      	ldr	r3, [r7, #28]
 8000ec6:	f1c3 0307 	rsb	r3, r3, #7
 8000eca:	2b04      	cmp	r3, #4
 8000ecc:	bf28      	it	cs
 8000ece:	2304      	movcs	r3, #4
 8000ed0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	3304      	adds	r3, #4
 8000ed6:	2b06      	cmp	r3, #6
 8000ed8:	d902      	bls.n	8000ee0 <NVIC_EncodePriority+0x30>
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	3b03      	subs	r3, #3
 8000ede:	e000      	b.n	8000ee2 <NVIC_EncodePriority+0x32>
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	69bb      	ldr	r3, [r7, #24]
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	1e5a      	subs	r2, r3, #1
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	401a      	ands	r2, r3
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	1e59      	subs	r1, r3, #1
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f04:	4313      	orrs	r3, r2
         );
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	; 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
	...

08000f14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	3b01      	subs	r3, #1
 8000f20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f24:	d301      	bcc.n	8000f2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f26:	2301      	movs	r3, #1
 8000f28:	e00f      	b.n	8000f4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f2a:	4a0a      	ldr	r2, [pc, #40]	; (8000f54 <SysTick_Config+0x40>)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f32:	210f      	movs	r1, #15
 8000f34:	f04f 30ff 	mov.w	r0, #4294967295
 8000f38:	f7ff ff90 	bl	8000e5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f3c:	4b05      	ldr	r3, [pc, #20]	; (8000f54 <SysTick_Config+0x40>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f42:	4b04      	ldr	r3, [pc, #16]	; (8000f54 <SysTick_Config+0x40>)
 8000f44:	2207      	movs	r2, #7
 8000f46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f48:	2300      	movs	r3, #0
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	e000e010 	.word	0xe000e010

08000f58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f7ff ff49 	bl	8000df8 <__NVIC_SetPriorityGrouping>
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b086      	sub	sp, #24
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	4603      	mov	r3, r0
 8000f76:	60b9      	str	r1, [r7, #8]
 8000f78:	607a      	str	r2, [r7, #4]
 8000f7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f80:	f7ff ff5e 	bl	8000e40 <__NVIC_GetPriorityGrouping>
 8000f84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f86:	687a      	ldr	r2, [r7, #4]
 8000f88:	68b9      	ldr	r1, [r7, #8]
 8000f8a:	6978      	ldr	r0, [r7, #20]
 8000f8c:	f7ff ff90 	bl	8000eb0 <NVIC_EncodePriority>
 8000f90:	4602      	mov	r2, r0
 8000f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f96:	4611      	mov	r1, r2
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff ff5f 	bl	8000e5c <__NVIC_SetPriority>
}
 8000f9e:	bf00      	nop
 8000fa0:	3718      	adds	r7, #24
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b082      	sub	sp, #8
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff ffb0 	bl	8000f14 <SysTick_Config>
 8000fb4:	4603      	mov	r3, r0
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
	...

08000fc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b089      	sub	sp, #36	; 0x24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	61fb      	str	r3, [r7, #28]
 8000fda:	e177      	b.n	80012cc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fdc:	2201      	movs	r2, #1
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	4013      	ands	r3, r2
 8000fee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	f040 8166 	bne.w	80012c6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	2b02      	cmp	r3, #2
 8001000:	d003      	beq.n	800100a <HAL_GPIO_Init+0x4a>
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	2b12      	cmp	r3, #18
 8001008:	d123      	bne.n	8001052 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	08da      	lsrs	r2, r3, #3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	3208      	adds	r2, #8
 8001012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001016:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	f003 0307 	and.w	r3, r3, #7
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	220f      	movs	r2, #15
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	43db      	mvns	r3, r3
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	4013      	ands	r3, r2
 800102c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	691a      	ldr	r2, [r3, #16]
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	f003 0307 	and.w	r3, r3, #7
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4313      	orrs	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	08da      	lsrs	r2, r3, #3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3208      	adds	r2, #8
 800104c:	69b9      	ldr	r1, [r7, #24]
 800104e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	005b      	lsls	r3, r3, #1
 800105c:	2203      	movs	r2, #3
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	43db      	mvns	r3, r3
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	4013      	ands	r3, r2
 8001068:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f003 0203 	and.w	r2, r3, #3
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	fa02 f303 	lsl.w	r3, r2, r3
 800107a:	69ba      	ldr	r2, [r7, #24]
 800107c:	4313      	orrs	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d00b      	beq.n	80010a6 <HAL_GPIO_Init+0xe6>
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	2b02      	cmp	r3, #2
 8001094:	d007      	beq.n	80010a6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800109a:	2b11      	cmp	r3, #17
 800109c:	d003      	beq.n	80010a6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	2b12      	cmp	r3, #18
 80010a4:	d130      	bne.n	8001108 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	2203      	movs	r2, #3
 80010b2:	fa02 f303 	lsl.w	r3, r2, r3
 80010b6:	43db      	mvns	r3, r3
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	4013      	ands	r3, r2
 80010bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	68da      	ldr	r2, [r3, #12]
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010dc:	2201      	movs	r2, #1
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	43db      	mvns	r3, r3
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	4013      	ands	r3, r2
 80010ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	091b      	lsrs	r3, r3, #4
 80010f2:	f003 0201 	and.w	r2, r3, #1
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	4313      	orrs	r3, r2
 8001100:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	2203      	movs	r2, #3
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	43db      	mvns	r3, r3
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	4013      	ands	r3, r2
 800111e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	689a      	ldr	r2, [r3, #8]
 8001124:	69fb      	ldr	r3, [r7, #28]
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	4313      	orrs	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001140:	2b00      	cmp	r3, #0
 8001142:	f000 80c0 	beq.w	80012c6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	60fb      	str	r3, [r7, #12]
 800114a:	4a65      	ldr	r2, [pc, #404]	; (80012e0 <HAL_GPIO_Init+0x320>)
 800114c:	4b64      	ldr	r3, [pc, #400]	; (80012e0 <HAL_GPIO_Init+0x320>)
 800114e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001150:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001154:	6453      	str	r3, [r2, #68]	; 0x44
 8001156:	4b62      	ldr	r3, [pc, #392]	; (80012e0 <HAL_GPIO_Init+0x320>)
 8001158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800115a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001162:	4a60      	ldr	r2, [pc, #384]	; (80012e4 <HAL_GPIO_Init+0x324>)
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	089b      	lsrs	r3, r3, #2
 8001168:	3302      	adds	r3, #2
 800116a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800116e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	f003 0303 	and.w	r3, r3, #3
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	220f      	movs	r2, #15
 800117a:	fa02 f303 	lsl.w	r3, r2, r3
 800117e:	43db      	mvns	r3, r3
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	4013      	ands	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4a57      	ldr	r2, [pc, #348]	; (80012e8 <HAL_GPIO_Init+0x328>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d037      	beq.n	80011fe <HAL_GPIO_Init+0x23e>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a56      	ldr	r2, [pc, #344]	; (80012ec <HAL_GPIO_Init+0x32c>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d031      	beq.n	80011fa <HAL_GPIO_Init+0x23a>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a55      	ldr	r2, [pc, #340]	; (80012f0 <HAL_GPIO_Init+0x330>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d02b      	beq.n	80011f6 <HAL_GPIO_Init+0x236>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4a54      	ldr	r2, [pc, #336]	; (80012f4 <HAL_GPIO_Init+0x334>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d025      	beq.n	80011f2 <HAL_GPIO_Init+0x232>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4a53      	ldr	r2, [pc, #332]	; (80012f8 <HAL_GPIO_Init+0x338>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d01f      	beq.n	80011ee <HAL_GPIO_Init+0x22e>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4a52      	ldr	r2, [pc, #328]	; (80012fc <HAL_GPIO_Init+0x33c>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d019      	beq.n	80011ea <HAL_GPIO_Init+0x22a>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a51      	ldr	r2, [pc, #324]	; (8001300 <HAL_GPIO_Init+0x340>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d013      	beq.n	80011e6 <HAL_GPIO_Init+0x226>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a50      	ldr	r2, [pc, #320]	; (8001304 <HAL_GPIO_Init+0x344>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d00d      	beq.n	80011e2 <HAL_GPIO_Init+0x222>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a4f      	ldr	r2, [pc, #316]	; (8001308 <HAL_GPIO_Init+0x348>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d007      	beq.n	80011de <HAL_GPIO_Init+0x21e>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a4e      	ldr	r2, [pc, #312]	; (800130c <HAL_GPIO_Init+0x34c>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d101      	bne.n	80011da <HAL_GPIO_Init+0x21a>
 80011d6:	2309      	movs	r3, #9
 80011d8:	e012      	b.n	8001200 <HAL_GPIO_Init+0x240>
 80011da:	230a      	movs	r3, #10
 80011dc:	e010      	b.n	8001200 <HAL_GPIO_Init+0x240>
 80011de:	2308      	movs	r3, #8
 80011e0:	e00e      	b.n	8001200 <HAL_GPIO_Init+0x240>
 80011e2:	2307      	movs	r3, #7
 80011e4:	e00c      	b.n	8001200 <HAL_GPIO_Init+0x240>
 80011e6:	2306      	movs	r3, #6
 80011e8:	e00a      	b.n	8001200 <HAL_GPIO_Init+0x240>
 80011ea:	2305      	movs	r3, #5
 80011ec:	e008      	b.n	8001200 <HAL_GPIO_Init+0x240>
 80011ee:	2304      	movs	r3, #4
 80011f0:	e006      	b.n	8001200 <HAL_GPIO_Init+0x240>
 80011f2:	2303      	movs	r3, #3
 80011f4:	e004      	b.n	8001200 <HAL_GPIO_Init+0x240>
 80011f6:	2302      	movs	r3, #2
 80011f8:	e002      	b.n	8001200 <HAL_GPIO_Init+0x240>
 80011fa:	2301      	movs	r3, #1
 80011fc:	e000      	b.n	8001200 <HAL_GPIO_Init+0x240>
 80011fe:	2300      	movs	r3, #0
 8001200:	69fa      	ldr	r2, [r7, #28]
 8001202:	f002 0203 	and.w	r2, r2, #3
 8001206:	0092      	lsls	r2, r2, #2
 8001208:	4093      	lsls	r3, r2
 800120a:	69ba      	ldr	r2, [r7, #24]
 800120c:	4313      	orrs	r3, r2
 800120e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001210:	4934      	ldr	r1, [pc, #208]	; (80012e4 <HAL_GPIO_Init+0x324>)
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	089b      	lsrs	r3, r3, #2
 8001216:	3302      	adds	r3, #2
 8001218:	69ba      	ldr	r2, [r7, #24]
 800121a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800121e:	4b3c      	ldr	r3, [pc, #240]	; (8001310 <HAL_GPIO_Init+0x350>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	43db      	mvns	r3, r3
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	4013      	ands	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001236:	2b00      	cmp	r3, #0
 8001238:	d003      	beq.n	8001242 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	4313      	orrs	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001242:	4a33      	ldr	r2, [pc, #204]	; (8001310 <HAL_GPIO_Init+0x350>)
 8001244:	69bb      	ldr	r3, [r7, #24]
 8001246:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001248:	4b31      	ldr	r3, [pc, #196]	; (8001310 <HAL_GPIO_Init+0x350>)
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	43db      	mvns	r3, r3
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	4013      	ands	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001260:	2b00      	cmp	r3, #0
 8001262:	d003      	beq.n	800126c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	4313      	orrs	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800126c:	4a28      	ldr	r2, [pc, #160]	; (8001310 <HAL_GPIO_Init+0x350>)
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001272:	4b27      	ldr	r3, [pc, #156]	; (8001310 <HAL_GPIO_Init+0x350>)
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	43db      	mvns	r3, r3
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4013      	ands	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d003      	beq.n	8001296 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	4313      	orrs	r3, r2
 8001294:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001296:	4a1e      	ldr	r2, [pc, #120]	; (8001310 <HAL_GPIO_Init+0x350>)
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800129c:	4b1c      	ldr	r3, [pc, #112]	; (8001310 <HAL_GPIO_Init+0x350>)
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	43db      	mvns	r3, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d003      	beq.n	80012c0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	4313      	orrs	r3, r2
 80012be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012c0:	4a13      	ldr	r2, [pc, #76]	; (8001310 <HAL_GPIO_Init+0x350>)
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	3301      	adds	r3, #1
 80012ca:	61fb      	str	r3, [r7, #28]
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	2b0f      	cmp	r3, #15
 80012d0:	f67f ae84 	bls.w	8000fdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012d4:	bf00      	nop
 80012d6:	3724      	adds	r7, #36	; 0x24
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	40023800 	.word	0x40023800
 80012e4:	40013800 	.word	0x40013800
 80012e8:	40020000 	.word	0x40020000
 80012ec:	40020400 	.word	0x40020400
 80012f0:	40020800 	.word	0x40020800
 80012f4:	40020c00 	.word	0x40020c00
 80012f8:	40021000 	.word	0x40021000
 80012fc:	40021400 	.word	0x40021400
 8001300:	40021800 	.word	0x40021800
 8001304:	40021c00 	.word	0x40021c00
 8001308:	40022000 	.word	0x40022000
 800130c:	40022400 	.word	0x40022400
 8001310:	40013c00 	.word	0x40013c00

08001314 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	807b      	strh	r3, [r7, #2]
 8001320:	4613      	mov	r3, r2
 8001322:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001324:	787b      	ldrb	r3, [r7, #1]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d003      	beq.n	8001332 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800132a:	887a      	ldrh	r2, [r7, #2]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001330:	e003      	b.n	800133a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001332:	887b      	ldrh	r3, [r7, #2]
 8001334:	041a      	lsls	r2, r3, #16
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	619a      	str	r2, [r3, #24]
}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
	...

08001348 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800134e:	2300      	movs	r3, #0
 8001350:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	603b      	str	r3, [r7, #0]
 8001356:	4a20      	ldr	r2, [pc, #128]	; (80013d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8001358:	4b1f      	ldr	r3, [pc, #124]	; (80013d8 <HAL_PWREx_EnableOverDrive+0x90>)
 800135a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001360:	6413      	str	r3, [r2, #64]	; 0x40
 8001362:	4b1d      	ldr	r3, [pc, #116]	; (80013d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8001364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136a:	603b      	str	r3, [r7, #0]
 800136c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800136e:	4b1b      	ldr	r3, [pc, #108]	; (80013dc <HAL_PWREx_EnableOverDrive+0x94>)
 8001370:	2201      	movs	r2, #1
 8001372:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001374:	f7ff fd12 	bl	8000d9c <HAL_GetTick>
 8001378:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800137a:	e009      	b.n	8001390 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800137c:	f7ff fd0e 	bl	8000d9c <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800138a:	d901      	bls.n	8001390 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800138c:	2303      	movs	r3, #3
 800138e:	e01f      	b.n	80013d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001390:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800139c:	d1ee      	bne.n	800137c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800139e:	4b11      	ldr	r3, [pc, #68]	; (80013e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013a4:	f7ff fcfa 	bl	8000d9c <HAL_GetTick>
 80013a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80013aa:	e009      	b.n	80013c0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80013ac:	f7ff fcf6 	bl	8000d9c <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013ba:	d901      	bls.n	80013c0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e007      	b.n	80013d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80013c0:	4b07      	ldr	r3, [pc, #28]	; (80013e0 <HAL_PWREx_EnableOverDrive+0x98>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80013cc:	d1ee      	bne.n	80013ac <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80013ce:	2300      	movs	r3, #0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40023800 	.word	0x40023800
 80013dc:	420e0040 	.word	0x420e0040
 80013e0:	40007000 	.word	0x40007000
 80013e4:	420e0044 	.word	0x420e0044

080013e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e22d      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	2b00      	cmp	r3, #0
 8001404:	d075      	beq.n	80014f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001406:	4ba3      	ldr	r3, [pc, #652]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	f003 030c 	and.w	r3, r3, #12
 800140e:	2b04      	cmp	r3, #4
 8001410:	d00c      	beq.n	800142c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001412:	4ba0      	ldr	r3, [pc, #640]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800141a:	2b08      	cmp	r3, #8
 800141c:	d112      	bne.n	8001444 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800141e:	4b9d      	ldr	r3, [pc, #628]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001426:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800142a:	d10b      	bne.n	8001444 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800142c:	4b99      	ldr	r3, [pc, #612]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001434:	2b00      	cmp	r3, #0
 8001436:	d05b      	beq.n	80014f0 <HAL_RCC_OscConfig+0x108>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d157      	bne.n	80014f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	e208      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800144c:	d106      	bne.n	800145c <HAL_RCC_OscConfig+0x74>
 800144e:	4a91      	ldr	r2, [pc, #580]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001450:	4b90      	ldr	r3, [pc, #576]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001458:	6013      	str	r3, [r2, #0]
 800145a:	e01d      	b.n	8001498 <HAL_RCC_OscConfig+0xb0>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001464:	d10c      	bne.n	8001480 <HAL_RCC_OscConfig+0x98>
 8001466:	4a8b      	ldr	r2, [pc, #556]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001468:	4b8a      	ldr	r3, [pc, #552]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001470:	6013      	str	r3, [r2, #0]
 8001472:	4a88      	ldr	r2, [pc, #544]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001474:	4b87      	ldr	r3, [pc, #540]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800147c:	6013      	str	r3, [r2, #0]
 800147e:	e00b      	b.n	8001498 <HAL_RCC_OscConfig+0xb0>
 8001480:	4a84      	ldr	r2, [pc, #528]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001482:	4b84      	ldr	r3, [pc, #528]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800148a:	6013      	str	r3, [r2, #0]
 800148c:	4a81      	ldr	r2, [pc, #516]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 800148e:	4b81      	ldr	r3, [pc, #516]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001496:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d013      	beq.n	80014c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a0:	f7ff fc7c 	bl	8000d9c <HAL_GetTick>
 80014a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014a6:	e008      	b.n	80014ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014a8:	f7ff fc78 	bl	8000d9c <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	2b64      	cmp	r3, #100	; 0x64
 80014b4:	d901      	bls.n	80014ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	e1cd      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ba:	4b76      	ldr	r3, [pc, #472]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d0f0      	beq.n	80014a8 <HAL_RCC_OscConfig+0xc0>
 80014c6:	e014      	b.n	80014f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c8:	f7ff fc68 	bl	8000d9c <HAL_GetTick>
 80014cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ce:	e008      	b.n	80014e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014d0:	f7ff fc64 	bl	8000d9c <HAL_GetTick>
 80014d4:	4602      	mov	r2, r0
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	2b64      	cmp	r3, #100	; 0x64
 80014dc:	d901      	bls.n	80014e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e1b9      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014e2:	4b6c      	ldr	r3, [pc, #432]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d1f0      	bne.n	80014d0 <HAL_RCC_OscConfig+0xe8>
 80014ee:	e000      	b.n	80014f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d063      	beq.n	80015c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014fe:	4b65      	ldr	r3, [pc, #404]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	f003 030c 	and.w	r3, r3, #12
 8001506:	2b00      	cmp	r3, #0
 8001508:	d00b      	beq.n	8001522 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800150a:	4b62      	ldr	r3, [pc, #392]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001512:	2b08      	cmp	r3, #8
 8001514:	d11c      	bne.n	8001550 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001516:	4b5f      	ldr	r3, [pc, #380]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d116      	bne.n	8001550 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001522:	4b5c      	ldr	r3, [pc, #368]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	2b00      	cmp	r3, #0
 800152c:	d005      	beq.n	800153a <HAL_RCC_OscConfig+0x152>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	68db      	ldr	r3, [r3, #12]
 8001532:	2b01      	cmp	r3, #1
 8001534:	d001      	beq.n	800153a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e18d      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800153a:	4956      	ldr	r1, [pc, #344]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 800153c:	4b55      	ldr	r3, [pc, #340]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	691b      	ldr	r3, [r3, #16]
 8001548:	00db      	lsls	r3, r3, #3
 800154a:	4313      	orrs	r3, r2
 800154c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800154e:	e03a      	b.n	80015c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d020      	beq.n	800159a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001558:	4b4f      	ldr	r3, [pc, #316]	; (8001698 <HAL_RCC_OscConfig+0x2b0>)
 800155a:	2201      	movs	r2, #1
 800155c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800155e:	f7ff fc1d 	bl	8000d9c <HAL_GetTick>
 8001562:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001564:	e008      	b.n	8001578 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001566:	f7ff fc19 	bl	8000d9c <HAL_GetTick>
 800156a:	4602      	mov	r2, r0
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	2b02      	cmp	r3, #2
 8001572:	d901      	bls.n	8001578 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001574:	2303      	movs	r3, #3
 8001576:	e16e      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001578:	4b46      	ldr	r3, [pc, #280]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 0302 	and.w	r3, r3, #2
 8001580:	2b00      	cmp	r3, #0
 8001582:	d0f0      	beq.n	8001566 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001584:	4943      	ldr	r1, [pc, #268]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001586:	4b43      	ldr	r3, [pc, #268]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	691b      	ldr	r3, [r3, #16]
 8001592:	00db      	lsls	r3, r3, #3
 8001594:	4313      	orrs	r3, r2
 8001596:	600b      	str	r3, [r1, #0]
 8001598:	e015      	b.n	80015c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800159a:	4b3f      	ldr	r3, [pc, #252]	; (8001698 <HAL_RCC_OscConfig+0x2b0>)
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015a0:	f7ff fbfc 	bl	8000d9c <HAL_GetTick>
 80015a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015a6:	e008      	b.n	80015ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015a8:	f7ff fbf8 	bl	8000d9c <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e14d      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ba:	4b36      	ldr	r3, [pc, #216]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d1f0      	bne.n	80015a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0308 	and.w	r3, r3, #8
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d030      	beq.n	8001634 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	695b      	ldr	r3, [r3, #20]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d016      	beq.n	8001608 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015da:	4b30      	ldr	r3, [pc, #192]	; (800169c <HAL_RCC_OscConfig+0x2b4>)
 80015dc:	2201      	movs	r2, #1
 80015de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015e0:	f7ff fbdc 	bl	8000d9c <HAL_GetTick>
 80015e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015e6:	e008      	b.n	80015fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015e8:	f7ff fbd8 	bl	8000d9c <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e12d      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015fa:	4b26      	ldr	r3, [pc, #152]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 80015fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015fe:	f003 0302 	and.w	r3, r3, #2
 8001602:	2b00      	cmp	r3, #0
 8001604:	d0f0      	beq.n	80015e8 <HAL_RCC_OscConfig+0x200>
 8001606:	e015      	b.n	8001634 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001608:	4b24      	ldr	r3, [pc, #144]	; (800169c <HAL_RCC_OscConfig+0x2b4>)
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800160e:	f7ff fbc5 	bl	8000d9c <HAL_GetTick>
 8001612:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001614:	e008      	b.n	8001628 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001616:	f7ff fbc1 	bl	8000d9c <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e116      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001628:	4b1a      	ldr	r3, [pc, #104]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 800162a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800162c:	f003 0302 	and.w	r3, r3, #2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1f0      	bne.n	8001616 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0304 	and.w	r3, r3, #4
 800163c:	2b00      	cmp	r3, #0
 800163e:	f000 80a0 	beq.w	8001782 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001642:	2300      	movs	r3, #0
 8001644:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001646:	4b13      	ldr	r3, [pc, #76]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d10f      	bne.n	8001672 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	60fb      	str	r3, [r7, #12]
 8001656:	4a0f      	ldr	r2, [pc, #60]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001658:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 800165a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001660:	6413      	str	r3, [r2, #64]	; 0x40
 8001662:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <HAL_RCC_OscConfig+0x2ac>)
 8001664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800166e:	2301      	movs	r3, #1
 8001670:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001672:	4b0b      	ldr	r3, [pc, #44]	; (80016a0 <HAL_RCC_OscConfig+0x2b8>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800167a:	2b00      	cmp	r3, #0
 800167c:	d121      	bne.n	80016c2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800167e:	4a08      	ldr	r2, [pc, #32]	; (80016a0 <HAL_RCC_OscConfig+0x2b8>)
 8001680:	4b07      	ldr	r3, [pc, #28]	; (80016a0 <HAL_RCC_OscConfig+0x2b8>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001688:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800168a:	f7ff fb87 	bl	8000d9c <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001690:	e011      	b.n	80016b6 <HAL_RCC_OscConfig+0x2ce>
 8001692:	bf00      	nop
 8001694:	40023800 	.word	0x40023800
 8001698:	42470000 	.word	0x42470000
 800169c:	42470e80 	.word	0x42470e80
 80016a0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016a4:	f7ff fb7a 	bl	8000d9c <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e0cf      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016b6:	4b6a      	ldr	r3, [pc, #424]	; (8001860 <HAL_RCC_OscConfig+0x478>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d0f0      	beq.n	80016a4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d106      	bne.n	80016d8 <HAL_RCC_OscConfig+0x2f0>
 80016ca:	4a66      	ldr	r2, [pc, #408]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 80016cc:	4b65      	ldr	r3, [pc, #404]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 80016ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	6713      	str	r3, [r2, #112]	; 0x70
 80016d6:	e01c      	b.n	8001712 <HAL_RCC_OscConfig+0x32a>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	2b05      	cmp	r3, #5
 80016de:	d10c      	bne.n	80016fa <HAL_RCC_OscConfig+0x312>
 80016e0:	4a60      	ldr	r2, [pc, #384]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 80016e2:	4b60      	ldr	r3, [pc, #384]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 80016e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016e6:	f043 0304 	orr.w	r3, r3, #4
 80016ea:	6713      	str	r3, [r2, #112]	; 0x70
 80016ec:	4a5d      	ldr	r2, [pc, #372]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 80016ee:	4b5d      	ldr	r3, [pc, #372]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 80016f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	6713      	str	r3, [r2, #112]	; 0x70
 80016f8:	e00b      	b.n	8001712 <HAL_RCC_OscConfig+0x32a>
 80016fa:	4a5a      	ldr	r2, [pc, #360]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 80016fc:	4b59      	ldr	r3, [pc, #356]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 80016fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001700:	f023 0301 	bic.w	r3, r3, #1
 8001704:	6713      	str	r3, [r2, #112]	; 0x70
 8001706:	4a57      	ldr	r2, [pc, #348]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 8001708:	4b56      	ldr	r3, [pc, #344]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 800170a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800170c:	f023 0304 	bic.w	r3, r3, #4
 8001710:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d015      	beq.n	8001746 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800171a:	f7ff fb3f 	bl	8000d9c <HAL_GetTick>
 800171e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001720:	e00a      	b.n	8001738 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001722:	f7ff fb3b 	bl	8000d9c <HAL_GetTick>
 8001726:	4602      	mov	r2, r0
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001730:	4293      	cmp	r3, r2
 8001732:	d901      	bls.n	8001738 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	e08e      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001738:	4b4a      	ldr	r3, [pc, #296]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 800173a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800173c:	f003 0302 	and.w	r3, r3, #2
 8001740:	2b00      	cmp	r3, #0
 8001742:	d0ee      	beq.n	8001722 <HAL_RCC_OscConfig+0x33a>
 8001744:	e014      	b.n	8001770 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001746:	f7ff fb29 	bl	8000d9c <HAL_GetTick>
 800174a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800174c:	e00a      	b.n	8001764 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800174e:	f7ff fb25 	bl	8000d9c <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	f241 3288 	movw	r2, #5000	; 0x1388
 800175c:	4293      	cmp	r3, r2
 800175e:	d901      	bls.n	8001764 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e078      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001764:	4b3f      	ldr	r3, [pc, #252]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 8001766:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001768:	f003 0302 	and.w	r3, r3, #2
 800176c:	2b00      	cmp	r3, #0
 800176e:	d1ee      	bne.n	800174e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001770:	7dfb      	ldrb	r3, [r7, #23]
 8001772:	2b01      	cmp	r3, #1
 8001774:	d105      	bne.n	8001782 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001776:	4a3b      	ldr	r2, [pc, #236]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 8001778:	4b3a      	ldr	r3, [pc, #232]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 800177a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001780:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	699b      	ldr	r3, [r3, #24]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d064      	beq.n	8001854 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800178a:	4b36      	ldr	r3, [pc, #216]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f003 030c 	and.w	r3, r3, #12
 8001792:	2b08      	cmp	r3, #8
 8001794:	d05c      	beq.n	8001850 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	699b      	ldr	r3, [r3, #24]
 800179a:	2b02      	cmp	r3, #2
 800179c:	d141      	bne.n	8001822 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800179e:	4b32      	ldr	r3, [pc, #200]	; (8001868 <HAL_RCC_OscConfig+0x480>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a4:	f7ff fafa 	bl	8000d9c <HAL_GetTick>
 80017a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017ac:	f7ff faf6 	bl	8000d9c <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e04b      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017be:	4b29      	ldr	r3, [pc, #164]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1f0      	bne.n	80017ac <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017ca:	4926      	ldr	r1, [pc, #152]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	69da      	ldr	r2, [r3, #28]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a1b      	ldr	r3, [r3, #32]
 80017d4:	431a      	orrs	r2, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017da:	019b      	lsls	r3, r3, #6
 80017dc:	431a      	orrs	r2, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e2:	085b      	lsrs	r3, r3, #1
 80017e4:	3b01      	subs	r3, #1
 80017e6:	041b      	lsls	r3, r3, #16
 80017e8:	431a      	orrs	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ee:	061b      	lsls	r3, r3, #24
 80017f0:	4313      	orrs	r3, r2
 80017f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017f4:	4b1c      	ldr	r3, [pc, #112]	; (8001868 <HAL_RCC_OscConfig+0x480>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017fa:	f7ff facf 	bl	8000d9c <HAL_GetTick>
 80017fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001800:	e008      	b.n	8001814 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001802:	f7ff facb 	bl	8000d9c <HAL_GetTick>
 8001806:	4602      	mov	r2, r0
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	2b02      	cmp	r3, #2
 800180e:	d901      	bls.n	8001814 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e020      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001814:	4b13      	ldr	r3, [pc, #76]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d0f0      	beq.n	8001802 <HAL_RCC_OscConfig+0x41a>
 8001820:	e018      	b.n	8001854 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001822:	4b11      	ldr	r3, [pc, #68]	; (8001868 <HAL_RCC_OscConfig+0x480>)
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001828:	f7ff fab8 	bl	8000d9c <HAL_GetTick>
 800182c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800182e:	e008      	b.n	8001842 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001830:	f7ff fab4 	bl	8000d9c <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b02      	cmp	r3, #2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e009      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001842:	4b08      	ldr	r3, [pc, #32]	; (8001864 <HAL_RCC_OscConfig+0x47c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d1f0      	bne.n	8001830 <HAL_RCC_OscConfig+0x448>
 800184e:	e001      	b.n	8001854 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e000      	b.n	8001856 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	3718      	adds	r7, #24
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40007000 	.word	0x40007000
 8001864:	40023800 	.word	0x40023800
 8001868:	42470060 	.word	0x42470060

0800186c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d101      	bne.n	8001880 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e0ca      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001880:	4b67      	ldr	r3, [pc, #412]	; (8001a20 <HAL_RCC_ClockConfig+0x1b4>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 020f 	and.w	r2, r3, #15
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	429a      	cmp	r2, r3
 800188c:	d20c      	bcs.n	80018a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800188e:	4b64      	ldr	r3, [pc, #400]	; (8001a20 <HAL_RCC_ClockConfig+0x1b4>)
 8001890:	683a      	ldr	r2, [r7, #0]
 8001892:	b2d2      	uxtb	r2, r2
 8001894:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001896:	4b62      	ldr	r3, [pc, #392]	; (8001a20 <HAL_RCC_ClockConfig+0x1b4>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 020f 	and.w	r2, r3, #15
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d001      	beq.n	80018a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e0b6      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d020      	beq.n	80018f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d005      	beq.n	80018cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018c0:	4a58      	ldr	r2, [pc, #352]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 80018c2:	4b58      	ldr	r3, [pc, #352]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80018ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 0308 	and.w	r3, r3, #8
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d005      	beq.n	80018e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018d8:	4a52      	ldr	r2, [pc, #328]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 80018da:	4b52      	ldr	r3, [pc, #328]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80018e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018e4:	494f      	ldr	r1, [pc, #316]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 80018e6:	4b4f      	ldr	r3, [pc, #316]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	4313      	orrs	r3, r2
 80018f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d044      	beq.n	800198c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d107      	bne.n	800191a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800190a:	4b46      	ldr	r3, [pc, #280]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d119      	bne.n	800194a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e07d      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	2b02      	cmp	r3, #2
 8001920:	d003      	beq.n	800192a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001926:	2b03      	cmp	r3, #3
 8001928:	d107      	bne.n	800193a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800192a:	4b3e      	ldr	r3, [pc, #248]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d109      	bne.n	800194a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e06d      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800193a:	4b3a      	ldr	r3, [pc, #232]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	2b00      	cmp	r3, #0
 8001944:	d101      	bne.n	800194a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e065      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800194a:	4936      	ldr	r1, [pc, #216]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 800194c:	4b35      	ldr	r3, [pc, #212]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f023 0203 	bic.w	r2, r3, #3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	4313      	orrs	r3, r2
 800195a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800195c:	f7ff fa1e 	bl	8000d9c <HAL_GetTick>
 8001960:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001962:	e00a      	b.n	800197a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001964:	f7ff fa1a 	bl	8000d9c <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001972:	4293      	cmp	r3, r2
 8001974:	d901      	bls.n	800197a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e04d      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800197a:	4b2a      	ldr	r3, [pc, #168]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	f003 020c 	and.w	r2, r3, #12
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	429a      	cmp	r2, r3
 800198a:	d1eb      	bne.n	8001964 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800198c:	4b24      	ldr	r3, [pc, #144]	; (8001a20 <HAL_RCC_ClockConfig+0x1b4>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f003 020f 	and.w	r2, r3, #15
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	429a      	cmp	r2, r3
 8001998:	d90c      	bls.n	80019b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800199a:	4b21      	ldr	r3, [pc, #132]	; (8001a20 <HAL_RCC_ClockConfig+0x1b4>)
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	b2d2      	uxtb	r2, r2
 80019a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019a2:	4b1f      	ldr	r3, [pc, #124]	; (8001a20 <HAL_RCC_ClockConfig+0x1b4>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 020f 	and.w	r2, r3, #15
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d001      	beq.n	80019b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e030      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0304 	and.w	r3, r3, #4
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d008      	beq.n	80019d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019c0:	4918      	ldr	r1, [pc, #96]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 80019c2:	4b18      	ldr	r3, [pc, #96]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0308 	and.w	r3, r3, #8
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d009      	beq.n	80019f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019de:	4911      	ldr	r1, [pc, #68]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 80019e0:	4b10      	ldr	r3, [pc, #64]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	691b      	ldr	r3, [r3, #16]
 80019ec:	00db      	lsls	r3, r3, #3
 80019ee:	4313      	orrs	r3, r2
 80019f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019f2:	f000 f81d 	bl	8001a30 <HAL_RCC_GetSysClockFreq>
 80019f6:	4601      	mov	r1, r0
 80019f8:	4b0a      	ldr	r3, [pc, #40]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	091b      	lsrs	r3, r3, #4
 80019fe:	f003 030f 	and.w	r3, r3, #15
 8001a02:	4a09      	ldr	r2, [pc, #36]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 8001a04:	5cd3      	ldrb	r3, [r2, r3]
 8001a06:	fa21 f303 	lsr.w	r3, r1, r3
 8001a0a:	4a08      	ldr	r2, [pc, #32]	; (8001a2c <HAL_RCC_ClockConfig+0x1c0>)
 8001a0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001a0e:	2000      	movs	r0, #0
 8001a10:	f7ff f980 	bl	8000d14 <HAL_InitTick>

  return HAL_OK;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	40023c00 	.word	0x40023c00
 8001a24:	40023800 	.word	0x40023800
 8001a28:	080045b0 	.word	0x080045b0
 8001a2c:	20000008 	.word	0x20000008

08001a30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a34:	b087      	sub	sp, #28
 8001a36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a38:	2200      	movs	r2, #0
 8001a3a:	60fa      	str	r2, [r7, #12]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	617a      	str	r2, [r7, #20]
 8001a40:	2200      	movs	r2, #0
 8001a42:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8001a44:	2200      	movs	r2, #0
 8001a46:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a48:	4a51      	ldr	r2, [pc, #324]	; (8001b90 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a4a:	6892      	ldr	r2, [r2, #8]
 8001a4c:	f002 020c 	and.w	r2, r2, #12
 8001a50:	2a04      	cmp	r2, #4
 8001a52:	d007      	beq.n	8001a64 <HAL_RCC_GetSysClockFreq+0x34>
 8001a54:	2a08      	cmp	r2, #8
 8001a56:	d008      	beq.n	8001a6a <HAL_RCC_GetSysClockFreq+0x3a>
 8001a58:	2a00      	cmp	r2, #0
 8001a5a:	f040 8090 	bne.w	8001b7e <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a5e:	4b4d      	ldr	r3, [pc, #308]	; (8001b94 <HAL_RCC_GetSysClockFreq+0x164>)
 8001a60:	613b      	str	r3, [r7, #16]
       break;
 8001a62:	e08f      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a64:	4b4c      	ldr	r3, [pc, #304]	; (8001b98 <HAL_RCC_GetSysClockFreq+0x168>)
 8001a66:	613b      	str	r3, [r7, #16]
      break;
 8001a68:	e08c      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a6a:	4a49      	ldr	r2, [pc, #292]	; (8001b90 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a6c:	6852      	ldr	r2, [r2, #4]
 8001a6e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001a72:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a74:	4a46      	ldr	r2, [pc, #280]	; (8001b90 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a76:	6852      	ldr	r2, [r2, #4]
 8001a78:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8001a7c:	2a00      	cmp	r2, #0
 8001a7e:	d023      	beq.n	8001ac8 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a80:	4b43      	ldr	r3, [pc, #268]	; (8001b90 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	099b      	lsrs	r3, r3, #6
 8001a86:	f04f 0400 	mov.w	r4, #0
 8001a8a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001a8e:	f04f 0200 	mov.w	r2, #0
 8001a92:	ea03 0301 	and.w	r3, r3, r1
 8001a96:	ea04 0402 	and.w	r4, r4, r2
 8001a9a:	4a3f      	ldr	r2, [pc, #252]	; (8001b98 <HAL_RCC_GetSysClockFreq+0x168>)
 8001a9c:	fb02 f104 	mul.w	r1, r2, r4
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	fb02 f203 	mul.w	r2, r2, r3
 8001aa6:	440a      	add	r2, r1
 8001aa8:	493b      	ldr	r1, [pc, #236]	; (8001b98 <HAL_RCC_GetSysClockFreq+0x168>)
 8001aaa:	fba3 0101 	umull	r0, r1, r3, r1
 8001aae:	1853      	adds	r3, r2, r1
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	f04f 0400 	mov.w	r4, #0
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4623      	mov	r3, r4
 8001abc:	f7fe ff80 	bl	80009c0 <__aeabi_uldivmod>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	460c      	mov	r4, r1
 8001ac4:	617b      	str	r3, [r7, #20]
 8001ac6:	e04c      	b.n	8001b62 <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ac8:	4a31      	ldr	r2, [pc, #196]	; (8001b90 <HAL_RCC_GetSysClockFreq+0x160>)
 8001aca:	6852      	ldr	r2, [r2, #4]
 8001acc:	0992      	lsrs	r2, r2, #6
 8001ace:	4611      	mov	r1, r2
 8001ad0:	f04f 0200 	mov.w	r2, #0
 8001ad4:	f240 15ff 	movw	r5, #511	; 0x1ff
 8001ad8:	f04f 0600 	mov.w	r6, #0
 8001adc:	ea05 0501 	and.w	r5, r5, r1
 8001ae0:	ea06 0602 	and.w	r6, r6, r2
 8001ae4:	4629      	mov	r1, r5
 8001ae6:	4632      	mov	r2, r6
 8001ae8:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8001aec:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8001af0:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8001af4:	4651      	mov	r1, sl
 8001af6:	465a      	mov	r2, fp
 8001af8:	46aa      	mov	sl, r5
 8001afa:	46b3      	mov	fp, r6
 8001afc:	4655      	mov	r5, sl
 8001afe:	465e      	mov	r6, fp
 8001b00:	1b4d      	subs	r5, r1, r5
 8001b02:	eb62 0606 	sbc.w	r6, r2, r6
 8001b06:	4629      	mov	r1, r5
 8001b08:	4632      	mov	r2, r6
 8001b0a:	0194      	lsls	r4, r2, #6
 8001b0c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001b10:	018b      	lsls	r3, r1, #6
 8001b12:	1a5b      	subs	r3, r3, r1
 8001b14:	eb64 0402 	sbc.w	r4, r4, r2
 8001b18:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8001b1c:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8001b20:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8001b24:	4643      	mov	r3, r8
 8001b26:	464c      	mov	r4, r9
 8001b28:	4655      	mov	r5, sl
 8001b2a:	465e      	mov	r6, fp
 8001b2c:	18ed      	adds	r5, r5, r3
 8001b2e:	eb46 0604 	adc.w	r6, r6, r4
 8001b32:	462b      	mov	r3, r5
 8001b34:	4634      	mov	r4, r6
 8001b36:	02a2      	lsls	r2, r4, #10
 8001b38:	607a      	str	r2, [r7, #4]
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001b40:	607a      	str	r2, [r7, #4]
 8001b42:	029b      	lsls	r3, r3, #10
 8001b44:	603b      	str	r3, [r7, #0]
 8001b46:	e897 0018 	ldmia.w	r7, {r3, r4}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	4621      	mov	r1, r4
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	f04f 0400 	mov.w	r4, #0
 8001b54:	461a      	mov	r2, r3
 8001b56:	4623      	mov	r3, r4
 8001b58:	f7fe ff32 	bl	80009c0 <__aeabi_uldivmod>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	460c      	mov	r4, r1
 8001b60:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b62:	4b0b      	ldr	r3, [pc, #44]	; (8001b90 <HAL_RCC_GetSysClockFreq+0x160>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	0c1b      	lsrs	r3, r3, #16
 8001b68:	f003 0303 	and.w	r3, r3, #3
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001b72:	697a      	ldr	r2, [r7, #20]
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b7a:	613b      	str	r3, [r7, #16]
      break;
 8001b7c:	e002      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b7e:	4b05      	ldr	r3, [pc, #20]	; (8001b94 <HAL_RCC_GetSysClockFreq+0x164>)
 8001b80:	613b      	str	r3, [r7, #16]
      break;
 8001b82:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b84:	693b      	ldr	r3, [r7, #16]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	371c      	adds	r7, #28
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001b90:	40023800 	.word	0x40023800
 8001b94:	00f42400 	.word	0x00f42400
 8001b98:	017d7840 	.word	0x017d7840

08001b9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d101      	bne.n	8001bae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e055      	b.n	8001c5a <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d106      	bne.n	8001bce <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f001 fbf3 	bl	80033b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	6812      	ldr	r2, [r2, #0]
 8001bde:	6812      	ldr	r2, [r2, #0]
 8001be0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001be4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	6851      	ldr	r1, [r2, #4]
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	6892      	ldr	r2, [r2, #8]
 8001bf2:	4311      	orrs	r1, r2
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	68d2      	ldr	r2, [r2, #12]
 8001bf8:	4311      	orrs	r1, r2
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	6912      	ldr	r2, [r2, #16]
 8001bfe:	4311      	orrs	r1, r2
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	6952      	ldr	r2, [r2, #20]
 8001c04:	4311      	orrs	r1, r2
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	6992      	ldr	r2, [r2, #24]
 8001c0a:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001c0e:	4311      	orrs	r1, r2
 8001c10:	687a      	ldr	r2, [r7, #4]
 8001c12:	69d2      	ldr	r2, [r2, #28]
 8001c14:	4311      	orrs	r1, r2
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	6a12      	ldr	r2, [r2, #32]
 8001c1a:	4311      	orrs	r1, r2
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001c20:	430a      	orrs	r2, r1
 8001c22:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	6992      	ldr	r2, [r2, #24]
 8001c2c:	0c12      	lsrs	r2, r2, #16
 8001c2e:	f002 0104 	and.w	r1, r2, #4
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001c36:	430a      	orrs	r2, r1
 8001c38:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	6812      	ldr	r2, [r2, #0]
 8001c42:	69d2      	ldr	r2, [r2, #28]
 8001c44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c48:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b088      	sub	sp, #32
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	60f8      	str	r0, [r7, #12]
 8001c6a:	60b9      	str	r1, [r7, #8]
 8001c6c:	603b      	str	r3, [r7, #0]
 8001c6e:	4613      	mov	r3, r2
 8001c70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001c72:	2300      	movs	r3, #0
 8001c74:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d101      	bne.n	8001c84 <HAL_SPI_Transmit+0x22>
 8001c80:	2302      	movs	r3, #2
 8001c82:	e11c      	b.n	8001ebe <HAL_SPI_Transmit+0x25c>
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	2201      	movs	r2, #1
 8001c88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001c8c:	f7ff f886 	bl	8000d9c <HAL_GetTick>
 8001c90:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001c92:	88fb      	ldrh	r3, [r7, #6]
 8001c94:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d002      	beq.n	8001ca8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001ca6:	e101      	b.n	8001eac <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d002      	beq.n	8001cb4 <HAL_SPI_Transmit+0x52>
 8001cae:	88fb      	ldrh	r3, [r7, #6]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d102      	bne.n	8001cba <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001cb8:	e0f8      	b.n	8001eac <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2203      	movs	r2, #3
 8001cbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	68ba      	ldr	r2, [r7, #8]
 8001ccc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	88fa      	ldrh	r2, [r7, #6]
 8001cd2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	88fa      	ldrh	r2, [r7, #6]
 8001cd8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d00:	d107      	bne.n	8001d12 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	6812      	ldr	r2, [r2, #0]
 8001d0a:	6812      	ldr	r2, [r2, #0]
 8001d0c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d10:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d1c:	2b40      	cmp	r3, #64	; 0x40
 8001d1e:	d007      	beq.n	8001d30 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	68fa      	ldr	r2, [r7, #12]
 8001d26:	6812      	ldr	r2, [r2, #0]
 8001d28:	6812      	ldr	r2, [r2, #0]
 8001d2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d2e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d38:	d14b      	bne.n	8001dd2 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d002      	beq.n	8001d48 <HAL_SPI_Transmit+0xe6>
 8001d42:	8afb      	ldrh	r3, [r7, #22]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d13e      	bne.n	8001dc6 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001d50:	8812      	ldrh	r2, [r2, #0]
 8001d52:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d58:	1c9a      	adds	r2, r3, #2
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	3b01      	subs	r3, #1
 8001d66:	b29a      	uxth	r2, r3
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001d6c:	e02b      	b.n	8001dc6 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d112      	bne.n	8001da2 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68fa      	ldr	r2, [r7, #12]
 8001d82:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001d84:	8812      	ldrh	r2, [r2, #0]
 8001d86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8c:	1c9a      	adds	r2, r3, #2
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001d96:	b29b      	uxth	r3, r3
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	86da      	strh	r2, [r3, #54]	; 0x36
 8001da0:	e011      	b.n	8001dc6 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001da2:	f7fe fffb 	bl	8000d9c <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	1ad2      	subs	r2, r2, r3
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d303      	bcc.n	8001dba <HAL_SPI_Transmit+0x158>
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db8:	d102      	bne.n	8001dc0 <HAL_SPI_Transmit+0x15e>
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d102      	bne.n	8001dc6 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001dc4:	e072      	b.n	8001eac <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d1ce      	bne.n	8001d6e <HAL_SPI_Transmit+0x10c>
 8001dd0:	e04c      	b.n	8001e6c <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d002      	beq.n	8001de0 <HAL_SPI_Transmit+0x17e>
 8001dda:	8afb      	ldrh	r3, [r7, #22]
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d140      	bne.n	8001e62 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	330c      	adds	r3, #12
 8001de6:	68fa      	ldr	r2, [r7, #12]
 8001de8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001dea:	7812      	ldrb	r2, [r2, #0]
 8001dec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	1c5a      	adds	r2, r3, #1
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	b29a      	uxth	r2, r3
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001e06:	e02c      	b.n	8001e62 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d113      	bne.n	8001e3e <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	330c      	adds	r3, #12
 8001e1c:	68fa      	ldr	r2, [r7, #12]
 8001e1e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e20:	7812      	ldrb	r2, [r2, #0]
 8001e22:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e28:	1c5a      	adds	r2, r3, #1
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	3b01      	subs	r3, #1
 8001e36:	b29a      	uxth	r2, r3
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	86da      	strh	r2, [r3, #54]	; 0x36
 8001e3c:	e011      	b.n	8001e62 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001e3e:	f7fe ffad 	bl	8000d9c <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	1ad2      	subs	r2, r2, r3
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d303      	bcc.n	8001e56 <HAL_SPI_Transmit+0x1f4>
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e54:	d102      	bne.n	8001e5c <HAL_SPI_Transmit+0x1fa>
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d102      	bne.n	8001e62 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001e60:	e024      	b.n	8001eac <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d1cd      	bne.n	8001e08 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	6839      	ldr	r1, [r7, #0]
 8001e70:	68f8      	ldr	r0, [r7, #12]
 8001e72:	f000 f892 	bl	8001f9a <SPI_EndRxTxTransaction>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d002      	beq.n	8001e82 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2220      	movs	r2, #32
 8001e80:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d10a      	bne.n	8001ea0 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	613b      	str	r3, [r7, #16]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	613b      	str	r3, [r7, #16]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	613b      	str	r3, [r7, #16]
 8001e9e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001ebc:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3720      	adds	r7, #32
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b084      	sub	sp, #16
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	60f8      	str	r0, [r7, #12]
 8001ece:	60b9      	str	r1, [r7, #8]
 8001ed0:	603b      	str	r3, [r7, #0]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001ed6:	e04c      	b.n	8001f72 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ede:	d048      	beq.n	8001f72 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001ee0:	f7fe ff5c 	bl	8000d9c <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	1ad2      	subs	r2, r2, r3
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d202      	bcs.n	8001ef6 <SPI_WaitFlagStateUntilTimeout+0x30>
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d13d      	bne.n	8001f72 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	6812      	ldr	r2, [r2, #0]
 8001efe:	6852      	ldr	r2, [r2, #4]
 8001f00:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001f04:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f0e:	d111      	bne.n	8001f34 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f18:	d004      	beq.n	8001f24 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f22:	d107      	bne.n	8001f34 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	68fa      	ldr	r2, [r7, #12]
 8001f2a:	6812      	ldr	r2, [r2, #0]
 8001f2c:	6812      	ldr	r2, [r2, #0]
 8001f2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f32:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f3c:	d10f      	bne.n	8001f5e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68fa      	ldr	r2, [r7, #12]
 8001f44:	6812      	ldr	r2, [r2, #0]
 8001f46:	6812      	ldr	r2, [r2, #0]
 8001f48:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f4c:	601a      	str	r2, [r3, #0]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	6812      	ldr	r2, [r2, #0]
 8001f56:	6812      	ldr	r2, [r2, #0]
 8001f58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f5c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2201      	movs	r2, #1
 8001f62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e00f      	b.n	8001f92 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	689a      	ldr	r2, [r3, #8]
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	401a      	ands	r2, r3
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	bf0c      	ite	eq
 8001f82:	2301      	moveq	r3, #1
 8001f84:	2300      	movne	r3, #0
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	461a      	mov	r2, r3
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d1a3      	bne.n	8001ed8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b086      	sub	sp, #24
 8001f9e:	af02      	add	r7, sp, #8
 8001fa0:	60f8      	str	r0, [r7, #12]
 8001fa2:	60b9      	str	r1, [r7, #8]
 8001fa4:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	9300      	str	r3, [sp, #0]
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	2200      	movs	r2, #0
 8001fae:	2180      	movs	r1, #128	; 0x80
 8001fb0:	68f8      	ldr	r0, [r7, #12]
 8001fb2:	f7ff ff88 	bl	8001ec6 <SPI_WaitFlagStateUntilTimeout>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d007      	beq.n	8001fcc <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fc0:	f043 0220 	orr.w	r2, r3, #32
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e000      	b.n	8001fce <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b082      	sub	sp, #8
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e01d      	b.n	8002024 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d106      	bne.n	8002002 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f001 fd33 	bl	8003a68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2202      	movs	r2, #2
 8002006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	3304      	adds	r3, #4
 8002012:	4619      	mov	r1, r3
 8002014:	4610      	mov	r0, r2
 8002016:	f000 fa0d 	bl	8002434 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2201      	movs	r2, #1
 800201e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e01d      	b.n	800207a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d106      	bne.n	8002058 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f815 	bl	8002082 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2202      	movs	r2, #2
 800205c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	3304      	adds	r3, #4
 8002068:	4619      	mov	r1, r3
 800206a:	4610      	mov	r0, r2
 800206c:	f000 f9e2 	bl	8002434 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002082:	b480      	push	{r7}
 8002084:	b083      	sub	sp, #12
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
	...

08002098 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2201      	movs	r2, #1
 80020a8:	6839      	ldr	r1, [r7, #0]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f000 fc12 	bl	80028d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a15      	ldr	r2, [pc, #84]	; (800210c <HAL_TIM_PWM_Start+0x74>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d004      	beq.n	80020c4 <HAL_TIM_PWM_Start+0x2c>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a14      	ldr	r2, [pc, #80]	; (8002110 <HAL_TIM_PWM_Start+0x78>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d101      	bne.n	80020c8 <HAL_TIM_PWM_Start+0x30>
 80020c4:	2301      	movs	r3, #1
 80020c6:	e000      	b.n	80020ca <HAL_TIM_PWM_Start+0x32>
 80020c8:	2300      	movs	r3, #0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d007      	beq.n	80020de <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	6812      	ldr	r2, [r2, #0]
 80020d6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80020d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	f003 0307 	and.w	r3, r3, #7
 80020e8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2b06      	cmp	r3, #6
 80020ee:	d007      	beq.n	8002100 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	6812      	ldr	r2, [r2, #0]
 80020f8:	6812      	ldr	r2, [r2, #0]
 80020fa:	f042 0201 	orr.w	r2, r2, #1
 80020fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40010000 	.word	0x40010000
 8002110:	40010400 	.word	0x40010400

08002114 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d101      	bne.n	8002128 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e083      	b.n	8002230 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b00      	cmp	r3, #0
 8002132:	d106      	bne.n	8002142 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f001 fc15 	bl	800396c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2202      	movs	r2, #2
 8002146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002158:	f023 0307 	bic.w	r3, r3, #7
 800215c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	3304      	adds	r3, #4
 8002166:	4619      	mov	r1, r3
 8002168:	4610      	mov	r0, r2
 800216a:	f000 f963 	bl	8002434 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	699b      	ldr	r3, [r3, #24]
 800217c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	6a1b      	ldr	r3, [r3, #32]
 8002184:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	697a      	ldr	r2, [r7, #20]
 800218c:	4313      	orrs	r3, r2
 800218e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002196:	f023 0303 	bic.w	r3, r3, #3
 800219a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	689a      	ldr	r2, [r3, #8]
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	021b      	lsls	r3, r3, #8
 80021a6:	4313      	orrs	r3, r2
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80021b4:	f023 030c 	bic.w	r3, r3, #12
 80021b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80021c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80021c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	68da      	ldr	r2, [r3, #12]
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	021b      	lsls	r3, r3, #8
 80021d0:	4313      	orrs	r3, r2
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	691b      	ldr	r3, [r3, #16]
 80021dc:	011a      	lsls	r2, r3, #4
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	6a1b      	ldr	r3, [r3, #32]
 80021e2:	031b      	lsls	r3, r3, #12
 80021e4:	4313      	orrs	r3, r2
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80021f2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80021fa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685a      	ldr	r2, [r3, #4]
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	695b      	ldr	r3, [r3, #20]
 8002204:	011b      	lsls	r3, r3, #4
 8002206:	4313      	orrs	r3, r2
 8002208:	68fa      	ldr	r2, [r7, #12]
 800220a:	4313      	orrs	r3, r2
 800220c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68fa      	ldr	r2, [r7, #12]
 8002224:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2201      	movs	r2, #1
 800222a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800222e:	2300      	movs	r3, #0
}
 8002230:	4618      	mov	r0, r3
 8002232:	3718      	adds	r7, #24
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d002      	beq.n	800224e <HAL_TIM_Encoder_Start+0x16>
 8002248:	2b04      	cmp	r3, #4
 800224a:	d008      	beq.n	800225e <HAL_TIM_Encoder_Start+0x26>
 800224c:	e00f      	b.n	800226e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2201      	movs	r2, #1
 8002254:	2100      	movs	r1, #0
 8002256:	4618      	mov	r0, r3
 8002258:	f000 fb3c 	bl	80028d4 <TIM_CCxChannelCmd>
      break;
 800225c:	e016      	b.n	800228c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2201      	movs	r2, #1
 8002264:	2104      	movs	r1, #4
 8002266:	4618      	mov	r0, r3
 8002268:	f000 fb34 	bl	80028d4 <TIM_CCxChannelCmd>
      break;
 800226c:	e00e      	b.n	800228c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2201      	movs	r2, #1
 8002274:	2100      	movs	r1, #0
 8002276:	4618      	mov	r0, r3
 8002278:	f000 fb2c 	bl	80028d4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2201      	movs	r2, #1
 8002282:	2104      	movs	r1, #4
 8002284:	4618      	mov	r0, r3
 8002286:	f000 fb25 	bl	80028d4 <TIM_CCxChannelCmd>
      break;
 800228a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	6812      	ldr	r2, [r2, #0]
 8002294:	6812      	ldr	r2, [r2, #0]
 8002296:	f042 0201 	orr.w	r2, r2, #1
 800229a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
	...

080022a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d101      	bne.n	80022c2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80022be:	2302      	movs	r3, #2
 80022c0:	e0b4      	b.n	800242c <HAL_TIM_PWM_ConfigChannel+0x184>
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2201      	movs	r2, #1
 80022c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2202      	movs	r2, #2
 80022ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2b0c      	cmp	r3, #12
 80022d6:	f200 809f 	bhi.w	8002418 <HAL_TIM_PWM_ConfigChannel+0x170>
 80022da:	a201      	add	r2, pc, #4	; (adr r2, 80022e0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80022dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022e0:	08002315 	.word	0x08002315
 80022e4:	08002419 	.word	0x08002419
 80022e8:	08002419 	.word	0x08002419
 80022ec:	08002419 	.word	0x08002419
 80022f0:	08002355 	.word	0x08002355
 80022f4:	08002419 	.word	0x08002419
 80022f8:	08002419 	.word	0x08002419
 80022fc:	08002419 	.word	0x08002419
 8002300:	08002397 	.word	0x08002397
 8002304:	08002419 	.word	0x08002419
 8002308:	08002419 	.word	0x08002419
 800230c:	08002419 	.word	0x08002419
 8002310:	080023d7 	.word	0x080023d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68b9      	ldr	r1, [r7, #8]
 800231a:	4618      	mov	r0, r3
 800231c:	f000 f92a 	bl	8002574 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	6812      	ldr	r2, [r2, #0]
 8002328:	6992      	ldr	r2, [r2, #24]
 800232a:	f042 0208 	orr.w	r2, r2, #8
 800232e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	68fa      	ldr	r2, [r7, #12]
 8002336:	6812      	ldr	r2, [r2, #0]
 8002338:	6992      	ldr	r2, [r2, #24]
 800233a:	f022 0204 	bic.w	r2, r2, #4
 800233e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68fa      	ldr	r2, [r7, #12]
 8002346:	6812      	ldr	r2, [r2, #0]
 8002348:	6991      	ldr	r1, [r2, #24]
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	6912      	ldr	r2, [r2, #16]
 800234e:	430a      	orrs	r2, r1
 8002350:	619a      	str	r2, [r3, #24]
      break;
 8002352:	e062      	b.n	800241a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68b9      	ldr	r1, [r7, #8]
 800235a:	4618      	mov	r0, r3
 800235c:	f000 f97a 	bl	8002654 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	68fa      	ldr	r2, [r7, #12]
 8002366:	6812      	ldr	r2, [r2, #0]
 8002368:	6992      	ldr	r2, [r2, #24]
 800236a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800236e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68fa      	ldr	r2, [r7, #12]
 8002376:	6812      	ldr	r2, [r2, #0]
 8002378:	6992      	ldr	r2, [r2, #24]
 800237a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800237e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68fa      	ldr	r2, [r7, #12]
 8002386:	6812      	ldr	r2, [r2, #0]
 8002388:	6991      	ldr	r1, [r2, #24]
 800238a:	68ba      	ldr	r2, [r7, #8]
 800238c:	6912      	ldr	r2, [r2, #16]
 800238e:	0212      	lsls	r2, r2, #8
 8002390:	430a      	orrs	r2, r1
 8002392:	619a      	str	r2, [r3, #24]
      break;
 8002394:	e041      	b.n	800241a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	68b9      	ldr	r1, [r7, #8]
 800239c:	4618      	mov	r0, r3
 800239e:	f000 f9cf 	bl	8002740 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	6812      	ldr	r2, [r2, #0]
 80023aa:	69d2      	ldr	r2, [r2, #28]
 80023ac:	f042 0208 	orr.w	r2, r2, #8
 80023b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	6812      	ldr	r2, [r2, #0]
 80023ba:	69d2      	ldr	r2, [r2, #28]
 80023bc:	f022 0204 	bic.w	r2, r2, #4
 80023c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	68fa      	ldr	r2, [r7, #12]
 80023c8:	6812      	ldr	r2, [r2, #0]
 80023ca:	69d1      	ldr	r1, [r2, #28]
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	6912      	ldr	r2, [r2, #16]
 80023d0:	430a      	orrs	r2, r1
 80023d2:	61da      	str	r2, [r3, #28]
      break;
 80023d4:	e021      	b.n	800241a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68b9      	ldr	r1, [r7, #8]
 80023dc:	4618      	mov	r0, r3
 80023de:	f000 fa23 	bl	8002828 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	6812      	ldr	r2, [r2, #0]
 80023ea:	69d2      	ldr	r2, [r2, #28]
 80023ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68fa      	ldr	r2, [r7, #12]
 80023f8:	6812      	ldr	r2, [r2, #0]
 80023fa:	69d2      	ldr	r2, [r2, #28]
 80023fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002400:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68fa      	ldr	r2, [r7, #12]
 8002408:	6812      	ldr	r2, [r2, #0]
 800240a:	69d1      	ldr	r1, [r2, #28]
 800240c:	68ba      	ldr	r2, [r7, #8]
 800240e:	6912      	ldr	r2, [r2, #16]
 8002410:	0212      	lsls	r2, r2, #8
 8002412:	430a      	orrs	r2, r1
 8002414:	61da      	str	r2, [r3, #28]
      break;
 8002416:	e000      	b.n	800241a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002418:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2201      	movs	r2, #1
 800241e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800242a:	2300      	movs	r3, #0
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a40      	ldr	r2, [pc, #256]	; (8002548 <TIM_Base_SetConfig+0x114>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d013      	beq.n	8002474 <TIM_Base_SetConfig+0x40>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002452:	d00f      	beq.n	8002474 <TIM_Base_SetConfig+0x40>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	4a3d      	ldr	r2, [pc, #244]	; (800254c <TIM_Base_SetConfig+0x118>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d00b      	beq.n	8002474 <TIM_Base_SetConfig+0x40>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4a3c      	ldr	r2, [pc, #240]	; (8002550 <TIM_Base_SetConfig+0x11c>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d007      	beq.n	8002474 <TIM_Base_SetConfig+0x40>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4a3b      	ldr	r2, [pc, #236]	; (8002554 <TIM_Base_SetConfig+0x120>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d003      	beq.n	8002474 <TIM_Base_SetConfig+0x40>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a3a      	ldr	r2, [pc, #232]	; (8002558 <TIM_Base_SetConfig+0x124>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d108      	bne.n	8002486 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800247a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	68fa      	ldr	r2, [r7, #12]
 8002482:	4313      	orrs	r3, r2
 8002484:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a2f      	ldr	r2, [pc, #188]	; (8002548 <TIM_Base_SetConfig+0x114>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d02b      	beq.n	80024e6 <TIM_Base_SetConfig+0xb2>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002494:	d027      	beq.n	80024e6 <TIM_Base_SetConfig+0xb2>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a2c      	ldr	r2, [pc, #176]	; (800254c <TIM_Base_SetConfig+0x118>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d023      	beq.n	80024e6 <TIM_Base_SetConfig+0xb2>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a2b      	ldr	r2, [pc, #172]	; (8002550 <TIM_Base_SetConfig+0x11c>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d01f      	beq.n	80024e6 <TIM_Base_SetConfig+0xb2>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a2a      	ldr	r2, [pc, #168]	; (8002554 <TIM_Base_SetConfig+0x120>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d01b      	beq.n	80024e6 <TIM_Base_SetConfig+0xb2>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a29      	ldr	r2, [pc, #164]	; (8002558 <TIM_Base_SetConfig+0x124>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d017      	beq.n	80024e6 <TIM_Base_SetConfig+0xb2>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a28      	ldr	r2, [pc, #160]	; (800255c <TIM_Base_SetConfig+0x128>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d013      	beq.n	80024e6 <TIM_Base_SetConfig+0xb2>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a27      	ldr	r2, [pc, #156]	; (8002560 <TIM_Base_SetConfig+0x12c>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d00f      	beq.n	80024e6 <TIM_Base_SetConfig+0xb2>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a26      	ldr	r2, [pc, #152]	; (8002564 <TIM_Base_SetConfig+0x130>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d00b      	beq.n	80024e6 <TIM_Base_SetConfig+0xb2>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a25      	ldr	r2, [pc, #148]	; (8002568 <TIM_Base_SetConfig+0x134>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d007      	beq.n	80024e6 <TIM_Base_SetConfig+0xb2>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a24      	ldr	r2, [pc, #144]	; (800256c <TIM_Base_SetConfig+0x138>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d003      	beq.n	80024e6 <TIM_Base_SetConfig+0xb2>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a23      	ldr	r2, [pc, #140]	; (8002570 <TIM_Base_SetConfig+0x13c>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d108      	bne.n	80024f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	68fa      	ldr	r2, [r7, #12]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	4313      	orrs	r3, r2
 8002504:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	68fa      	ldr	r2, [r7, #12]
 800250a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4a0a      	ldr	r2, [pc, #40]	; (8002548 <TIM_Base_SetConfig+0x114>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d003      	beq.n	800252c <TIM_Base_SetConfig+0xf8>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	4a0c      	ldr	r2, [pc, #48]	; (8002558 <TIM_Base_SetConfig+0x124>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d103      	bne.n	8002534 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	691a      	ldr	r2, [r3, #16]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	615a      	str	r2, [r3, #20]
}
 800253a:	bf00      	nop
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	40010000 	.word	0x40010000
 800254c:	40000400 	.word	0x40000400
 8002550:	40000800 	.word	0x40000800
 8002554:	40000c00 	.word	0x40000c00
 8002558:	40010400 	.word	0x40010400
 800255c:	40014000 	.word	0x40014000
 8002560:	40014400 	.word	0x40014400
 8002564:	40014800 	.word	0x40014800
 8002568:	40001800 	.word	0x40001800
 800256c:	40001c00 	.word	0x40001c00
 8002570:	40002000 	.word	0x40002000

08002574 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002574:	b480      	push	{r7}
 8002576:	b087      	sub	sp, #28
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a1b      	ldr	r3, [r3, #32]
 8002582:	f023 0201 	bic.w	r2, r3, #1
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	699b      	ldr	r3, [r3, #24]
 800259a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f023 0303 	bic.w	r3, r3, #3
 80025aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68fa      	ldr	r2, [r7, #12]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	f023 0302 	bic.w	r3, r3, #2
 80025bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a20      	ldr	r2, [pc, #128]	; (800264c <TIM_OC1_SetConfig+0xd8>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d003      	beq.n	80025d8 <TIM_OC1_SetConfig+0x64>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a1f      	ldr	r2, [pc, #124]	; (8002650 <TIM_OC1_SetConfig+0xdc>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d10c      	bne.n	80025f2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	f023 0308 	bic.w	r3, r3, #8
 80025de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	697a      	ldr	r2, [r7, #20]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	f023 0304 	bic.w	r3, r3, #4
 80025f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a15      	ldr	r2, [pc, #84]	; (800264c <TIM_OC1_SetConfig+0xd8>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d003      	beq.n	8002602 <TIM_OC1_SetConfig+0x8e>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a14      	ldr	r2, [pc, #80]	; (8002650 <TIM_OC1_SetConfig+0xdc>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d111      	bne.n	8002626 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002608:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002610:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	695b      	ldr	r3, [r3, #20]
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	4313      	orrs	r3, r2
 800261a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	699b      	ldr	r3, [r3, #24]
 8002620:	693a      	ldr	r2, [r7, #16]
 8002622:	4313      	orrs	r3, r2
 8002624:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685a      	ldr	r2, [r3, #4]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	697a      	ldr	r2, [r7, #20]
 800263e:	621a      	str	r2, [r3, #32]
}
 8002640:	bf00      	nop
 8002642:	371c      	adds	r7, #28
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	40010000 	.word	0x40010000
 8002650:	40010400 	.word	0x40010400

08002654 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002654:	b480      	push	{r7}
 8002656:	b087      	sub	sp, #28
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	f023 0210 	bic.w	r2, r3, #16
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	699b      	ldr	r3, [r3, #24]
 800267a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002682:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800268a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	021b      	lsls	r3, r3, #8
 8002692:	68fa      	ldr	r2, [r7, #12]
 8002694:	4313      	orrs	r3, r2
 8002696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	f023 0320 	bic.w	r3, r3, #32
 800269e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	011b      	lsls	r3, r3, #4
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	4a22      	ldr	r2, [pc, #136]	; (8002738 <TIM_OC2_SetConfig+0xe4>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d003      	beq.n	80026bc <TIM_OC2_SetConfig+0x68>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a21      	ldr	r2, [pc, #132]	; (800273c <TIM_OC2_SetConfig+0xe8>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d10d      	bne.n	80026d8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80026c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	011b      	lsls	r3, r3, #4
 80026ca:	697a      	ldr	r2, [r7, #20]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4a17      	ldr	r2, [pc, #92]	; (8002738 <TIM_OC2_SetConfig+0xe4>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d003      	beq.n	80026e8 <TIM_OC2_SetConfig+0x94>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4a16      	ldr	r2, [pc, #88]	; (800273c <TIM_OC2_SetConfig+0xe8>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d113      	bne.n	8002710 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80026ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80026f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	695b      	ldr	r3, [r3, #20]
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	4313      	orrs	r3, r2
 8002702:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	4313      	orrs	r3, r2
 800270e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68fa      	ldr	r2, [r7, #12]
 800271a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685a      	ldr	r2, [r3, #4]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	697a      	ldr	r2, [r7, #20]
 8002728:	621a      	str	r2, [r3, #32]
}
 800272a:	bf00      	nop
 800272c:	371c      	adds	r7, #28
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	40010000 	.word	0x40010000
 800273c:	40010400 	.word	0x40010400

08002740 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002740:	b480      	push	{r7}
 8002742:	b087      	sub	sp, #28
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a1b      	ldr	r3, [r3, #32]
 800274e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	69db      	ldr	r3, [r3, #28]
 8002766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800276e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f023 0303 	bic.w	r3, r3, #3
 8002776:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	4313      	orrs	r3, r2
 8002780:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002788:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	021b      	lsls	r3, r3, #8
 8002790:	697a      	ldr	r2, [r7, #20]
 8002792:	4313      	orrs	r3, r2
 8002794:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a21      	ldr	r2, [pc, #132]	; (8002820 <TIM_OC3_SetConfig+0xe0>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d003      	beq.n	80027a6 <TIM_OC3_SetConfig+0x66>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a20      	ldr	r2, [pc, #128]	; (8002824 <TIM_OC3_SetConfig+0xe4>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d10d      	bne.n	80027c2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80027ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	021b      	lsls	r3, r3, #8
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80027c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a16      	ldr	r2, [pc, #88]	; (8002820 <TIM_OC3_SetConfig+0xe0>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d003      	beq.n	80027d2 <TIM_OC3_SetConfig+0x92>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a15      	ldr	r2, [pc, #84]	; (8002824 <TIM_OC3_SetConfig+0xe4>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d113      	bne.n	80027fa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80027e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	011b      	lsls	r3, r3, #4
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	699b      	ldr	r3, [r3, #24]
 80027f2:	011b      	lsls	r3, r3, #4
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68fa      	ldr	r2, [r7, #12]
 8002804:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685a      	ldr	r2, [r3, #4]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	697a      	ldr	r2, [r7, #20]
 8002812:	621a      	str	r2, [r3, #32]
}
 8002814:	bf00      	nop
 8002816:	371c      	adds	r7, #28
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr
 8002820:	40010000 	.word	0x40010000
 8002824:	40010400 	.word	0x40010400

08002828 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002828:	b480      	push	{r7}
 800282a:	b087      	sub	sp, #28
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a1b      	ldr	r3, [r3, #32]
 8002836:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800285e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	021b      	lsls	r3, r3, #8
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	4313      	orrs	r3, r2
 800286a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002872:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	031b      	lsls	r3, r3, #12
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	4313      	orrs	r3, r2
 800287e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	4a12      	ldr	r2, [pc, #72]	; (80028cc <TIM_OC4_SetConfig+0xa4>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d003      	beq.n	8002890 <TIM_OC4_SetConfig+0x68>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a11      	ldr	r2, [pc, #68]	; (80028d0 <TIM_OC4_SetConfig+0xa8>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d109      	bne.n	80028a4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002896:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	019b      	lsls	r3, r3, #6
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	68fa      	ldr	r2, [r7, #12]
 80028ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685a      	ldr	r2, [r3, #4]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	621a      	str	r2, [r3, #32]
}
 80028be:	bf00      	nop
 80028c0:	371c      	adds	r7, #28
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	40010000 	.word	0x40010000
 80028d0:	40010400 	.word	0x40010400

080028d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b087      	sub	sp, #28
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	f003 031f 	and.w	r3, r3, #31
 80028e6:	2201      	movs	r2, #1
 80028e8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6a1a      	ldr	r2, [r3, #32]
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	43db      	mvns	r3, r3
 80028f6:	401a      	ands	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6a1a      	ldr	r2, [r3, #32]
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	f003 031f 	and.w	r3, r3, #31
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	fa01 f303 	lsl.w	r3, r1, r3
 800290c:	431a      	orrs	r2, r3
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	621a      	str	r2, [r3, #32]
}
 8002912:	bf00      	nop
 8002914:	371c      	adds	r7, #28
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800291e:	b480      	push	{r7}
 8002920:	b085      	sub	sp, #20
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
 8002926:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800292e:	2b01      	cmp	r3, #1
 8002930:	d101      	bne.n	8002936 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002932:	2302      	movs	r3, #2
 8002934:	e032      	b.n	800299c <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2202      	movs	r2, #2
 8002942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800295c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	4313      	orrs	r3, r2
 8002966:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800296e:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	68ba      	ldr	r2, [r7, #8]
 8002976:	4313      	orrs	r3, r2
 8002978:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2201      	movs	r2, #1
 800298e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	3714      	adds	r7, #20
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <uGetCounterTim>:
 *      Author: kkarp
 */
#include "Motor_Control.h"

uint16_t uGetCounterTim(TIM_TypeDef* tim)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
	return tim->CNT;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b4:	b29b      	uxth	r3, r3
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
	...

080029c4 <vMotor_init>:
		return 0;
}

void vMotor_init(Motor_InitTypeDef* Motor_InitStruct1,
		Motor_InitTypeDef* Motor_InitStruct2)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
	Motor_InitStruct1->Motor_GPIO_int1 = Motor_GPIO_pin1;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a1c      	ldr	r2, [pc, #112]	; (8002a44 <vMotor_init+0x80>)
 80029d2:	609a      	str	r2, [r3, #8]
	Motor_InitStruct1->Motor_GPIO_int2 = Motor_GPIO_pin2;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4a1b      	ldr	r2, [pc, #108]	; (8002a44 <vMotor_init+0x80>)
 80029d8:	611a      	str	r2, [r3, #16]
	Motor_InitStruct1->Motor_Pin_int1 = Motor_Pin1;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80029e0:	819a      	strh	r2, [r3, #12]
	Motor_InitStruct1->Motor_Pin_int2 = Motor_Pin2;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029e8:	829a      	strh	r2, [r3, #20]
	Motor_InitStruct1->number_turns = 0;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	61da      	str	r2, [r3, #28]
	Motor_InitStruct1->speed = 0;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	759a      	strb	r2, [r3, #22]
	Motor_InitStruct1->Tim_Encoder = Motor1_Encoder;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a13      	ldr	r2, [pc, #76]	; (8002a48 <vMotor_init+0x84>)
 80029fa:	601a      	str	r2, [r3, #0]
	Motor_InitStruct1->Tim_PWM = Motor1_PWM;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	4a13      	ldr	r2, [pc, #76]	; (8002a4c <vMotor_init+0x88>)
 8002a00:	605a      	str	r2, [r3, #4]

	Motor_InitStruct2->Motor_GPIO_int1 = Motor_GPIO_pin3;
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	4a0f      	ldr	r2, [pc, #60]	; (8002a44 <vMotor_init+0x80>)
 8002a06:	609a      	str	r2, [r3, #8]
	Motor_InitStruct2->Motor_GPIO_int2 = Motor_GPIO_pin4;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	4a0e      	ldr	r2, [pc, #56]	; (8002a44 <vMotor_init+0x80>)
 8002a0c:	611a      	str	r2, [r3, #16]
	Motor_InitStruct2->Motor_Pin_int1 = Motor_Pin3;
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a14:	819a      	strh	r2, [r3, #12]
	Motor_InitStruct2->Motor_Pin_int2 = Motor_Pin4;
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a1c:	829a      	strh	r2, [r3, #20]
	Motor_InitStruct2->number_turns = 0;
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	2200      	movs	r2, #0
 8002a22:	61da      	str	r2, [r3, #28]
	Motor_InitStruct2->speed = 0;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	2200      	movs	r2, #0
 8002a28:	759a      	strb	r2, [r3, #22]
	Motor_InitStruct2->Tim_Encoder = Motor2_Encoder;
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	4a08      	ldr	r2, [pc, #32]	; (8002a50 <vMotor_init+0x8c>)
 8002a2e:	601a      	str	r2, [r3, #0]
	Motor_InitStruct2->Tim_PWM = Motor2_PWM;
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	4a08      	ldr	r2, [pc, #32]	; (8002a54 <vMotor_init+0x90>)
 8002a34:	605a      	str	r2, [r3, #4]
}
 8002a36:	bf00      	nop
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	40021800 	.word	0x40021800
 8002a48:	40000800 	.word	0x40000800
 8002a4c:	40001c00 	.word	0x40001c00
 8002a50:	40010400 	.word	0x40010400
 8002a54:	40002000 	.word	0x40002000

08002a58 <vMotor_Control>:

void vMotor_Control(Motor_InitTypeDef* motor, uint8_t eBridgeControl)

{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	460b      	mov	r3, r1
 8002a62:	70fb      	strb	r3, [r7, #3]
	switch (eBridgeControl)
 8002a64:	78fb      	ldrb	r3, [r7, #3]
 8002a66:	2b03      	cmp	r3, #3
 8002a68:	d862      	bhi.n	8002b30 <vMotor_Control+0xd8>
 8002a6a:	a201      	add	r2, pc, #4	; (adr r2, 8002a70 <vMotor_Control+0x18>)
 8002a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a70:	08002a81 	.word	0x08002a81
 8002a74:	08002aaf 	.word	0x08002aaf
 8002a78:	08002adb 	.word	0x08002adb
 8002a7c:	08002b07 	.word	0x08002b07
	{
	case BreakeHard:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6898      	ldr	r0, [r3, #8]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	899b      	ldrh	r3, [r3, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	f7fe fc42 	bl	8001314 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6918      	ldr	r0, [r3, #16]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	8a9b      	ldrh	r3, [r3, #20]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	f7fe fc3a 	bl	8001314 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
	motor->Tim_PWM->CCR1 = motor->Tim_PWM->ARR;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6852      	ldr	r2, [r2, #4]
 8002aa8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002aaa:	635a      	str	r2, [r3, #52]	; 0x34

		break;
 8002aac:	e041      	b.n	8002b32 <vMotor_Control+0xda>
	case Back:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6898      	ldr	r0, [r3, #8]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	899b      	ldrh	r3, [r3, #12]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	4619      	mov	r1, r3
 8002aba:	f7fe fc2b 	bl	8001314 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6918      	ldr	r0, [r3, #16]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	8a9b      	ldrh	r3, [r3, #20]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	4619      	mov	r1, r3
 8002aca:	f7fe fc23 	bl	8001314 <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		motor->Tim_PWM->CCR1 = motor->dutyPWM;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	6992      	ldr	r2, [r2, #24]
 8002ad6:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8002ad8:	e02b      	b.n	8002b32 <vMotor_Control+0xda>
	case Forward:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6898      	ldr	r0, [r3, #8]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	899b      	ldrh	r3, [r3, #12]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	f7fe fc15 	bl	8001314 <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6918      	ldr	r0, [r3, #16]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	8a9b      	ldrh	r3, [r3, #20]
 8002af2:	2200      	movs	r2, #0
 8002af4:	4619      	mov	r1, r3
 8002af6:	f7fe fc0d 	bl	8001314 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		motor->Tim_PWM->CCR1 = motor->dutyPWM;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	6992      	ldr	r2, [r2, #24]
 8002b02:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8002b04:	e015      	b.n	8002b32 <vMotor_Control+0xda>
	case BreakeSoft:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6898      	ldr	r0, [r3, #8]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	899b      	ldrh	r3, [r3, #12]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	4619      	mov	r1, r3
 8002b12:	f7fe fbff 	bl	8001314 <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6918      	ldr	r0, [r3, #16]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	8a9b      	ldrh	r3, [r3, #20]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	4619      	mov	r1, r3
 8002b22:	f7fe fbf7 	bl	8001314 <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		motor->Tim_PWM->CCR1 = 0;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8002b2e:	e000      	b.n	8002b32 <vMotor_Control+0xda>
	default:
		break;
 8002b30:	bf00      	nop
	}

}
 8002b32:	bf00      	nop
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop

08002b3c <vMotor_SetPWM>:
void vMotor_SetPWM(Motor_InitTypeDef* motor, uint8_t dutyPWM)
{
 8002b3c:	b590      	push	{r4, r7, lr}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	460b      	mov	r3, r1
 8002b46:	70fb      	strb	r3, [r7, #3]
	motor->dutyPWM = (motor->Tim_PWM->ARR * dutyPWM)/100.0;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b4e:	78fa      	ldrb	r2, [r7, #3]
 8002b50:	fb02 f303 	mul.w	r3, r2, r3
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7fd fc8b 	bl	8000470 <__aeabi_ui2d>
 8002b5a:	f04f 0200 	mov.w	r2, #0
 8002b5e:	4b0a      	ldr	r3, [pc, #40]	; (8002b88 <vMotor_SetPWM+0x4c>)
 8002b60:	f7fd fe26 	bl	80007b0 <__aeabi_ddiv>
 8002b64:	4603      	mov	r3, r0
 8002b66:	460c      	mov	r4, r1
 8002b68:	4618      	mov	r0, r3
 8002b6a:	4621      	mov	r1, r4
 8002b6c:	f7fd ff08 	bl	8000980 <__aeabi_d2uiz>
 8002b70:	4602      	mov	r2, r0
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	619a      	str	r2, [r3, #24]
	motor->Tim_PWM->CCR1 = motor->dutyPWM;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	6992      	ldr	r2, [r2, #24]
 8002b7e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd90      	pop	{r4, r7, pc}
 8002b88:	40590000 	.word	0x40590000

08002b8c <ssd1306_write_byte>:
 *                           0: Writes to the command register
 *                           1: Writes to the display data ram
 * @retval None
 **/
static void ssd1306_write_byte(uint8_t chData, uint8_t chCmd)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4603      	mov	r3, r0
 8002b94:	460a      	mov	r2, r1
 8002b96:	71fb      	strb	r3, [r7, #7]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	71bb      	strb	r3, [r7, #6]
#ifdef INTERFACE_4WIRE_SPI

	SSD1306_CS_CLR();
 8002b9c:	f000 f9b4 	bl	8002f08 <SSD1306_CS_CLR>

	if (chCmd)
 8002ba0:	79bb      	ldrb	r3, [r7, #6]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d002      	beq.n	8002bac <ssd1306_write_byte+0x20>
	{
		SSD1306_DC_SET();
 8002ba6:	f000 f9c7 	bl	8002f38 <SSD1306_DC_SET>
 8002baa:	e001      	b.n	8002bb0 <ssd1306_write_byte+0x24>
	} else
	{
		SSD1306_DC_CLR();
 8002bac:	f000 f9d0 	bl	8002f50 <SSD1306_DC_CLR>
	}
	SSD1306_WRITE_BYTE(chData);
 8002bb0:	79fb      	ldrb	r3, [r7, #7]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f000 f9d8 	bl	8002f68 <SSD1306_WRITE_BYTE>

	SSD1306_DC_SET();
 8002bb8:	f000 f9be 	bl	8002f38 <SSD1306_DC_SET>
	SSD1306_CS_SET();
 8002bbc:	f000 f998 	bl	8002ef0 <SSD1306_CS_SET>
	iic_wait_for_ack();

	iic_stop();

#endif
}
 8002bc0:	bf00      	nop
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <ssd1306_refresh_gram>:
 *
 * @retval  None
 **/

void ssd1306_refresh_gram(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
	uint8_t i, j;

	for (i = 0; i < 8; i++)
 8002bce:	2300      	movs	r3, #0
 8002bd0:	71fb      	strb	r3, [r7, #7]
 8002bd2:	e026      	b.n	8002c22 <ssd1306_refresh_gram+0x5a>
	{
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
 8002bd6:	3b50      	subs	r3, #80	; 0x50
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	2100      	movs	r1, #0
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff ffd5 	bl	8002b8c <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 8002be2:	2100      	movs	r1, #0
 8002be4:	2002      	movs	r0, #2
 8002be6:	f7ff ffd1 	bl	8002b8c <ssd1306_write_byte>
 8002bea:	2100      	movs	r1, #0
 8002bec:	2010      	movs	r0, #16
 8002bee:	f7ff ffcd 	bl	8002b8c <ssd1306_write_byte>
		;
		for (j = 0; j < 128; j++)
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	71bb      	strb	r3, [r7, #6]
 8002bf6:	e00d      	b.n	8002c14 <ssd1306_refresh_gram+0x4c>
		{
			ssd1306_write_byte(s_chDispalyBuffer[j][i], SSD1306_DAT);
 8002bf8:	79ba      	ldrb	r2, [r7, #6]
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	490c      	ldr	r1, [pc, #48]	; (8002c30 <ssd1306_refresh_gram+0x68>)
 8002bfe:	00d2      	lsls	r2, r2, #3
 8002c00:	440a      	add	r2, r1
 8002c02:	4413      	add	r3, r2
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	2101      	movs	r1, #1
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff ffbf 	bl	8002b8c <ssd1306_write_byte>
		for (j = 0; j < 128; j++)
 8002c0e:	79bb      	ldrb	r3, [r7, #6]
 8002c10:	3301      	adds	r3, #1
 8002c12:	71bb      	strb	r3, [r7, #6]
 8002c14:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	daed      	bge.n	8002bf8 <ssd1306_refresh_gram+0x30>
	for (i = 0; i < 8; i++)
 8002c1c:	79fb      	ldrb	r3, [r7, #7]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	71fb      	strb	r3, [r7, #7]
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	2b07      	cmp	r3, #7
 8002c26:	d9d5      	bls.n	8002bd4 <ssd1306_refresh_gram+0xc>
		}
	}
}
 8002c28:	bf00      	nop
 8002c2a:	3708      	adds	r7, #8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	2000008c 	.word	0x2000008c

08002c34 <ssd1306_clear_screen>:
 *
 * @retval  None
 **/

void ssd1306_clear_screen(uint8_t chFill)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	71fb      	strb	r3, [r7, #7]
	uint8_t i, j;

	for (i = 0; i < 8; i++)
 8002c3e:	2300      	movs	r3, #0
 8002c40:	73fb      	strb	r3, [r7, #15]
 8002c42:	e023      	b.n	8002c8c <ssd1306_clear_screen+0x58>
	{
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 8002c44:	7bfb      	ldrb	r3, [r7, #15]
 8002c46:	3b50      	subs	r3, #80	; 0x50
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	2100      	movs	r1, #0
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff ff9d 	bl	8002b8c <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 8002c52:	2100      	movs	r1, #0
 8002c54:	2002      	movs	r0, #2
 8002c56:	f7ff ff99 	bl	8002b8c <ssd1306_write_byte>
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	2010      	movs	r0, #16
 8002c5e:	f7ff ff95 	bl	8002b8c <ssd1306_write_byte>
		;
		for (j = 0; j < 128; j++)
 8002c62:	2300      	movs	r3, #0
 8002c64:	73bb      	strb	r3, [r7, #14]
 8002c66:	e00a      	b.n	8002c7e <ssd1306_clear_screen+0x4a>
		{
			s_chDispalyBuffer[j][i] = chFill;
 8002c68:	7bba      	ldrb	r2, [r7, #14]
 8002c6a:	7bfb      	ldrb	r3, [r7, #15]
 8002c6c:	490c      	ldr	r1, [pc, #48]	; (8002ca0 <ssd1306_clear_screen+0x6c>)
 8002c6e:	00d2      	lsls	r2, r2, #3
 8002c70:	440a      	add	r2, r1
 8002c72:	4413      	add	r3, r2
 8002c74:	79fa      	ldrb	r2, [r7, #7]
 8002c76:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < 128; j++)
 8002c78:	7bbb      	ldrb	r3, [r7, #14]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	73bb      	strb	r3, [r7, #14]
 8002c7e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	daf0      	bge.n	8002c68 <ssd1306_clear_screen+0x34>
	for (i = 0; i < 8; i++)
 8002c86:	7bfb      	ldrb	r3, [r7, #15]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	73fb      	strb	r3, [r7, #15]
 8002c8c:	7bfb      	ldrb	r3, [r7, #15]
 8002c8e:	2b07      	cmp	r3, #7
 8002c90:	d9d8      	bls.n	8002c44 <ssd1306_clear_screen+0x10>
		}
	}

	ssd1306_refresh_gram();
 8002c92:	f7ff ff99 	bl	8002bc8 <ssd1306_refresh_gram>
}
 8002c96:	bf00      	nop
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	2000008c 	.word	0x2000008c

08002ca4 <ssd1306_draw_point>:
 *
 * @retval None
 **/

void ssd1306_draw_point(uint8_t chXpos, uint8_t chYpos, uint8_t chPoint)
{
 8002ca4:	b490      	push	{r4, r7}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	4603      	mov	r3, r0
 8002cac:	71fb      	strb	r3, [r7, #7]
 8002cae:	460b      	mov	r3, r1
 8002cb0:	71bb      	strb	r3, [r7, #6]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	717b      	strb	r3, [r7, #5]
	uint8_t chPos, chBx, chTemp = 0;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	73fb      	strb	r3, [r7, #15]

	if (chXpos > 127 || chYpos > 63)
 8002cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	db41      	blt.n	8002d46 <ssd1306_draw_point+0xa2>
 8002cc2:	79bb      	ldrb	r3, [r7, #6]
 8002cc4:	2b3f      	cmp	r3, #63	; 0x3f
 8002cc6:	d83e      	bhi.n	8002d46 <ssd1306_draw_point+0xa2>
	{
		return;
	}
	chPos = 7 - chYpos / 8; // 
 8002cc8:	79bb      	ldrb	r3, [r7, #6]
 8002cca:	08db      	lsrs	r3, r3, #3
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	f1c3 0307 	rsb	r3, r3, #7
 8002cd2:	73bb      	strb	r3, [r7, #14]
	chBx = chYpos % 8;
 8002cd4:	79bb      	ldrb	r3, [r7, #6]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	737b      	strb	r3, [r7, #13]
	chTemp = 1 << (7 - chBx);
 8002cdc:	7b7b      	ldrb	r3, [r7, #13]
 8002cde:	f1c3 0307 	rsb	r3, r3, #7
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	73fb      	strb	r3, [r7, #15]

	if (chPoint)
 8002cea:	797b      	ldrb	r3, [r7, #5]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d012      	beq.n	8002d16 <ssd1306_draw_point+0x72>
	{
		s_chDispalyBuffer[chXpos][chPos] |= chTemp;
 8002cf0:	79fa      	ldrb	r2, [r7, #7]
 8002cf2:	7bbb      	ldrb	r3, [r7, #14]
 8002cf4:	79f8      	ldrb	r0, [r7, #7]
 8002cf6:	7bb9      	ldrb	r1, [r7, #14]
 8002cf8:	4c15      	ldr	r4, [pc, #84]	; (8002d50 <ssd1306_draw_point+0xac>)
 8002cfa:	00c0      	lsls	r0, r0, #3
 8002cfc:	4420      	add	r0, r4
 8002cfe:	4401      	add	r1, r0
 8002d00:	7808      	ldrb	r0, [r1, #0]
 8002d02:	7bf9      	ldrb	r1, [r7, #15]
 8002d04:	4301      	orrs	r1, r0
 8002d06:	b2c8      	uxtb	r0, r1
 8002d08:	4911      	ldr	r1, [pc, #68]	; (8002d50 <ssd1306_draw_point+0xac>)
 8002d0a:	00d2      	lsls	r2, r2, #3
 8002d0c:	440a      	add	r2, r1
 8002d0e:	4413      	add	r3, r2
 8002d10:	4602      	mov	r2, r0
 8002d12:	701a      	strb	r2, [r3, #0]
 8002d14:	e018      	b.n	8002d48 <ssd1306_draw_point+0xa4>

	} else
	{
		s_chDispalyBuffer[chXpos][chPos] &= ~chTemp;
 8002d16:	79fa      	ldrb	r2, [r7, #7]
 8002d18:	7bbb      	ldrb	r3, [r7, #14]
 8002d1a:	79f8      	ldrb	r0, [r7, #7]
 8002d1c:	7bb9      	ldrb	r1, [r7, #14]
 8002d1e:	4c0c      	ldr	r4, [pc, #48]	; (8002d50 <ssd1306_draw_point+0xac>)
 8002d20:	00c0      	lsls	r0, r0, #3
 8002d22:	4420      	add	r0, r4
 8002d24:	4401      	add	r1, r0
 8002d26:	7809      	ldrb	r1, [r1, #0]
 8002d28:	b248      	sxtb	r0, r1
 8002d2a:	f997 100f 	ldrsb.w	r1, [r7, #15]
 8002d2e:	43c9      	mvns	r1, r1
 8002d30:	b249      	sxtb	r1, r1
 8002d32:	4001      	ands	r1, r0
 8002d34:	b249      	sxtb	r1, r1
 8002d36:	b2c8      	uxtb	r0, r1
 8002d38:	4905      	ldr	r1, [pc, #20]	; (8002d50 <ssd1306_draw_point+0xac>)
 8002d3a:	00d2      	lsls	r2, r2, #3
 8002d3c:	440a      	add	r2, r1
 8002d3e:	4413      	add	r3, r2
 8002d40:	4602      	mov	r2, r0
 8002d42:	701a      	strb	r2, [r3, #0]
 8002d44:	e000      	b.n	8002d48 <ssd1306_draw_point+0xa4>
		return;
 8002d46:	bf00      	nop
	}
}
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bc90      	pop	{r4, r7}
 8002d4e:	4770      	bx	lr
 8002d50:	2000008c 	.word	0x2000008c

08002d54 <ssd1306_draw_bitmap>:
	}
}

void ssd1306_draw_bitmap(uint8_t chXpos, uint8_t chYpos, const uint8_t *pchBmp,
		uint8_t chWidth, uint8_t chHeight)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	603a      	str	r2, [r7, #0]
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	4603      	mov	r3, r0
 8002d60:	71fb      	strb	r3, [r7, #7]
 8002d62:	460b      	mov	r3, r1
 8002d64:	71bb      	strb	r3, [r7, #6]
 8002d66:	4613      	mov	r3, r2
 8002d68:	717b      	strb	r3, [r7, #5]
	uint16_t i, j, byteWidth = (chWidth + 7) / 8;
 8002d6a:	797b      	ldrb	r3, [r7, #5]
 8002d6c:	3307      	adds	r3, #7
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	da00      	bge.n	8002d74 <ssd1306_draw_bitmap+0x20>
 8002d72:	3307      	adds	r3, #7
 8002d74:	10db      	asrs	r3, r3, #3
 8002d76:	817b      	strh	r3, [r7, #10]

	for (j = 0; j < chHeight; j++)
 8002d78:	2300      	movs	r3, #0
 8002d7a:	81bb      	strh	r3, [r7, #12]
 8002d7c:	e031      	b.n	8002de2 <ssd1306_draw_bitmap+0x8e>
	{
		for (i = 0; i < chWidth; i++)
 8002d7e:	2300      	movs	r3, #0
 8002d80:	81fb      	strh	r3, [r7, #14]
 8002d82:	e026      	b.n	8002dd2 <ssd1306_draw_bitmap+0x7e>
		{
			if (*(pchBmp + j * byteWidth + i / 8) & (128 >> (i & 7)))
 8002d84:	89bb      	ldrh	r3, [r7, #12]
 8002d86:	897a      	ldrh	r2, [r7, #10]
 8002d88:	fb02 f303 	mul.w	r3, r2, r3
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	89fb      	ldrh	r3, [r7, #14]
 8002d90:	08db      	lsrs	r3, r3, #3
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	4413      	add	r3, r2
 8002d96:	683a      	ldr	r2, [r7, #0]
 8002d98:	4413      	add	r3, r2
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	89fb      	ldrh	r3, [r7, #14]
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	2280      	movs	r2, #128	; 0x80
 8002da6:	fa42 f303 	asr.w	r3, r2, r3
 8002daa:	400b      	ands	r3, r1
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d00d      	beq.n	8002dcc <ssd1306_draw_bitmap+0x78>
			{
				ssd1306_draw_point(chXpos + i, chYpos + j, 1);
 8002db0:	89fb      	ldrh	r3, [r7, #14]
 8002db2:	b2da      	uxtb	r2, r3
 8002db4:	79fb      	ldrb	r3, [r7, #7]
 8002db6:	4413      	add	r3, r2
 8002db8:	b2d8      	uxtb	r0, r3
 8002dba:	89bb      	ldrh	r3, [r7, #12]
 8002dbc:	b2da      	uxtb	r2, r3
 8002dbe:	79bb      	ldrb	r3, [r7, #6]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	f7ff ff6c 	bl	8002ca4 <ssd1306_draw_point>
		for (i = 0; i < chWidth; i++)
 8002dcc:	89fb      	ldrh	r3, [r7, #14]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	81fb      	strh	r3, [r7, #14]
 8002dd2:	797b      	ldrb	r3, [r7, #5]
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	89fa      	ldrh	r2, [r7, #14]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d3d3      	bcc.n	8002d84 <ssd1306_draw_bitmap+0x30>
	for (j = 0; j < chHeight; j++)
 8002ddc:	89bb      	ldrh	r3, [r7, #12]
 8002dde:	3301      	adds	r3, #1
 8002de0:	81bb      	strh	r3, [r7, #12]
 8002de2:	7e3b      	ldrb	r3, [r7, #24]
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	89ba      	ldrh	r2, [r7, #12]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d3c8      	bcc.n	8002d7e <ssd1306_draw_bitmap+0x2a>
			}
		}
	}
}
 8002dec:	bf00      	nop
 8002dee:	3710      	adds	r7, #16
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <ssd1306_init>:
 * @param  None
 *
 * @retval None
 **/
void ssd1306_init(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0

#ifdef INTERFACE_4WIRE_SPI	  
	SSD1306_CS_SET();   //CS set
 8002df8:	f000 f87a 	bl	8002ef0 <SSD1306_CS_SET>
	SSD1306_DC_CLR();   //D/C reset
 8002dfc:	f000 f8a8 	bl	8002f50 <SSD1306_DC_CLR>
	SSD1306_RES_SET();  //RES set
 8002e00:	f000 f88e 	bl	8002f20 <SSD1306_RES_SET>
	SSD1306_DC_CLR();//D/C reset
	SSD1306_RES_SET();//RES set

#endif

	ssd1306_write_byte(0xAE, SSD1306_CMD);  //--turn off oled panel
 8002e04:	2100      	movs	r1, #0
 8002e06:	20ae      	movs	r0, #174	; 0xae
 8002e08:	f7ff fec0 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //---set low column address
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	2000      	movs	r0, #0
 8002e10:	f7ff febc 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0x10, SSD1306_CMD);  //---set high column address
 8002e14:	2100      	movs	r1, #0
 8002e16:	2010      	movs	r0, #16
 8002e18:	f7ff feb8 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD); //--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	2040      	movs	r0, #64	; 0x40
 8002e20:	f7ff feb4 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0x81, SSD1306_CMD);  //--set contrast control register
 8002e24:	2100      	movs	r1, #0
 8002e26:	2081      	movs	r0, #129	; 0x81
 8002e28:	f7ff feb0 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xCF, SSD1306_CMD);  // Set SEG Output Current Brightness
 8002e2c:	2100      	movs	r1, #0
 8002e2e:	20cf      	movs	r0, #207	; 0xcf
 8002e30:	f7ff feac 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xA1, SSD1306_CMD);  //--Set SEG/Column Mapping
 8002e34:	2100      	movs	r1, #0
 8002e36:	20a1      	movs	r0, #161	; 0xa1
 8002e38:	f7ff fea8 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xC0, SSD1306_CMD);  //Set COM/Row Scan Direction
 8002e3c:	2100      	movs	r1, #0
 8002e3e:	20c0      	movs	r0, #192	; 0xc0
 8002e40:	f7ff fea4 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD);  //--set normal display
 8002e44:	2100      	movs	r1, #0
 8002e46:	20a6      	movs	r0, #166	; 0xa6
 8002e48:	f7ff fea0 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xA8, SSD1306_CMD);  //--set multiplex ratio(1 to 64)
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	20a8      	movs	r0, #168	; 0xa8
 8002e50:	f7ff fe9c 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0x3f, SSD1306_CMD);  //--1/64 duty
 8002e54:	2100      	movs	r1, #0
 8002e56:	203f      	movs	r0, #63	; 0x3f
 8002e58:	f7ff fe98 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xD3, SSD1306_CMD); //-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	20d3      	movs	r0, #211	; 0xd3
 8002e60:	f7ff fe94 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //-not offset
 8002e64:	2100      	movs	r1, #0
 8002e66:	2000      	movs	r0, #0
 8002e68:	f7ff fe90 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xd5, SSD1306_CMD); //--set display clock divide ratio/oscillator frequency
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	20d5      	movs	r0, #213	; 0xd5
 8002e70:	f7ff fe8c 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0x80, SSD1306_CMD); //--set divide ratio, Set Clock as 100 Frames/Sec
 8002e74:	2100      	movs	r1, #0
 8002e76:	2080      	movs	r0, #128	; 0x80
 8002e78:	f7ff fe88 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xD9, SSD1306_CMD);  //--set pre-charge period
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	20d9      	movs	r0, #217	; 0xd9
 8002e80:	f7ff fe84 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xF1, SSD1306_CMD); //Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 8002e84:	2100      	movs	r1, #0
 8002e86:	20f1      	movs	r0, #241	; 0xf1
 8002e88:	f7ff fe80 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xDA, SSD1306_CMD); //--set com pins hardware configuration
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	20da      	movs	r0, #218	; 0xda
 8002e90:	f7ff fe7c 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0x12, SSD1306_CMD);
 8002e94:	2100      	movs	r1, #0
 8002e96:	2012      	movs	r0, #18
 8002e98:	f7ff fe78 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xDB, SSD1306_CMD);  //--set vcomh
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	20db      	movs	r0, #219	; 0xdb
 8002ea0:	f7ff fe74 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD);  //Set VCOM Deselect Level
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	2040      	movs	r0, #64	; 0x40
 8002ea8:	f7ff fe70 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0x20, SSD1306_CMD); //-Set Page Addressing Mode (0x00/0x01/0x02)
 8002eac:	2100      	movs	r1, #0
 8002eae:	2020      	movs	r0, #32
 8002eb0:	f7ff fe6c 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0x02, SSD1306_CMD);  //
 8002eb4:	2100      	movs	r1, #0
 8002eb6:	2002      	movs	r0, #2
 8002eb8:	f7ff fe68 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0x8D, SSD1306_CMD);  //--set Charge Pump enable/disable
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	208d      	movs	r0, #141	; 0x8d
 8002ec0:	f7ff fe64 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0x14, SSD1306_CMD);  //--set(0x10) disable
 8002ec4:	2100      	movs	r1, #0
 8002ec6:	2014      	movs	r0, #20
 8002ec8:	f7ff fe60 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xA4, SSD1306_CMD); // Disable Entire Display On (0xa4/0xa5)
 8002ecc:	2100      	movs	r1, #0
 8002ece:	20a4      	movs	r0, #164	; 0xa4
 8002ed0:	f7ff fe5c 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD); // Disable Inverse Display On (0xa6/a7)
 8002ed4:	2100      	movs	r1, #0
 8002ed6:	20a6      	movs	r0, #166	; 0xa6
 8002ed8:	f7ff fe58 	bl	8002b8c <ssd1306_write_byte>
	ssd1306_write_byte(0xAF, SSD1306_CMD);  //--turn on oled panel
 8002edc:	2100      	movs	r1, #0
 8002ede:	20af      	movs	r0, #175	; 0xaf
 8002ee0:	f7ff fe54 	bl	8002b8c <ssd1306_write_byte>

	ssd1306_clear_screen(0x00);
 8002ee4:	2000      	movs	r0, #0
 8002ee6:	f7ff fea5 	bl	8002c34 <ssd1306_clear_screen>
}
 8002eea:	bf00      	nop
 8002eec:	bd80      	pop	{r7, pc}
	...

08002ef0 <SSD1306_CS_SET>:

///moje
void SSD1306_CS_SET()
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_SET);
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	2104      	movs	r1, #4
 8002ef8:	4802      	ldr	r0, [pc, #8]	; (8002f04 <SSD1306_CS_SET+0x14>)
 8002efa:	f7fe fa0b 	bl	8001314 <HAL_GPIO_WritePin>
}
 8002efe:	bf00      	nop
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40021800 	.word	0x40021800

08002f08 <SSD1306_CS_CLR>:
void SSD1306_CS_CLR()
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_RESET);
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	2104      	movs	r1, #4
 8002f10:	4802      	ldr	r0, [pc, #8]	; (8002f1c <SSD1306_CS_CLR+0x14>)
 8002f12:	f7fe f9ff 	bl	8001314 <HAL_GPIO_WritePin>
}
 8002f16:	bf00      	nop
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40021800 	.word	0x40021800

08002f20 <SSD1306_RES_SET>:

void SSD1306_RES_SET()
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_SET);
 8002f24:	2201      	movs	r2, #1
 8002f26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f2a:	4802      	ldr	r0, [pc, #8]	; (8002f34 <SSD1306_RES_SET+0x14>)
 8002f2c:	f7fe f9f2 	bl	8001314 <HAL_GPIO_WritePin>
}
 8002f30:	bf00      	nop
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40020800 	.word	0x40020800

08002f38 <SSD1306_DC_SET>:
{
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_RESET);
}

void SSD1306_DC_SET()
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_SET);
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	2108      	movs	r1, #8
 8002f40:	4802      	ldr	r0, [pc, #8]	; (8002f4c <SSD1306_DC_SET+0x14>)
 8002f42:	f7fe f9e7 	bl	8001314 <HAL_GPIO_WritePin>
}
 8002f46:	bf00      	nop
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	40021800 	.word	0x40021800

08002f50 <SSD1306_DC_CLR>:
void SSD1306_DC_CLR()
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_RESET);
 8002f54:	2200      	movs	r2, #0
 8002f56:	2108      	movs	r1, #8
 8002f58:	4802      	ldr	r0, [pc, #8]	; (8002f64 <SSD1306_DC_CLR+0x14>)
 8002f5a:	f7fe f9db 	bl	8001314 <HAL_GPIO_WritePin>
}
 8002f5e:	bf00      	nop
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	40021800 	.word	0x40021800

08002f68 <SSD1306_WRITE_BYTE>:
{
	HAL_GPIO_WritePin(SSD1306_DIN_GPIO, SSD1306_DIN_PIN, GPIO_PIN_RESET);
}

void SSD1306_WRITE_BYTE(uint8_t DATA)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	4603      	mov	r3, r0
 8002f70:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi3, &DATA, 1, 1000);
 8002f72:	1df9      	adds	r1, r7, #7
 8002f74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f78:	2201      	movs	r2, #1
 8002f7a:	4803      	ldr	r0, [pc, #12]	; (8002f88 <SSD1306_WRITE_BYTE+0x20>)
 8002f7c:	f7fe fe71 	bl	8001c62 <HAL_SPI_Transmit>

}
 8002f80:	bf00      	nop
 8002f82:	3708      	adds	r7, #8
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	200004a4 	.word	0x200004a4

08002f8c <ssd1306_hello_word>:
/*-------------------------------END OF FILE LIBRARY-------------------------------*/

/*-------------------------------USER INTERFACE-------------------------------*/

void ssd1306_hello_word()
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af02      	add	r7, sp, #8
	ssd1306_draw_bitmap(30, 30, (uint8_t* )c_chBmp4016, 40, 16);
 8002f92:	2310      	movs	r3, #16
 8002f94:	9300      	str	r3, [sp, #0]
 8002f96:	2328      	movs	r3, #40	; 0x28
 8002f98:	4a04      	ldr	r2, [pc, #16]	; (8002fac <ssd1306_hello_word+0x20>)
 8002f9a:	211e      	movs	r1, #30
 8002f9c:	201e      	movs	r0, #30
 8002f9e:	f7ff fed9 	bl	8002d54 <ssd1306_draw_bitmap>
	ssd1306_refresh_gram();
	HAL_Delay(1000);
	ssd1306_display_string(0, 0, (uint8_t *) "Praca Magisterska", 12, 1);
	//ssd1306_display_string(10, 16, (uint8_t *) "Kamil Karpiak", 14, 1);
	 * */
	ssd1306_refresh_gram();
 8002fa2:	f7ff fe11 	bl	8002bc8 <ssd1306_refresh_gram>

}
 8002fa6:	bf00      	nop
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	08004550 	.word	0x08004550

08002fb0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b08c      	sub	sp, #48	; 0x30
 8002fb4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb6:	f107 031c 	add.w	r3, r7, #28
 8002fba:	2200      	movs	r2, #0
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	605a      	str	r2, [r3, #4]
 8002fc0:	609a      	str	r2, [r3, #8]
 8002fc2:	60da      	str	r2, [r3, #12]
 8002fc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	61bb      	str	r3, [r7, #24]
 8002fca:	4a40      	ldr	r2, [pc, #256]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002fcc:	4b3f      	ldr	r3, [pc, #252]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd0:	f043 0320 	orr.w	r3, r3, #32
 8002fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fd6:	4b3d      	ldr	r3, [pc, #244]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fda:	f003 0320 	and.w	r3, r3, #32
 8002fde:	61bb      	str	r3, [r7, #24]
 8002fe0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]
 8002fe6:	4a39      	ldr	r2, [pc, #228]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002fe8:	4b38      	ldr	r3, [pc, #224]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fec:	f043 0308 	orr.w	r3, r3, #8
 8002ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ff2:	4b36      	ldr	r3, [pc, #216]	; (80030cc <MX_GPIO_Init+0x11c>)
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff6:	f003 0308 	and.w	r3, r3, #8
 8002ffa:	617b      	str	r3, [r7, #20]
 8002ffc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002ffe:	2300      	movs	r3, #0
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	4a32      	ldr	r2, [pc, #200]	; (80030cc <MX_GPIO_Init+0x11c>)
 8003004:	4b31      	ldr	r3, [pc, #196]	; (80030cc <MX_GPIO_Init+0x11c>)
 8003006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003008:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800300c:	6313      	str	r3, [r2, #48]	; 0x30
 800300e:	4b2f      	ldr	r3, [pc, #188]	; (80030cc <MX_GPIO_Init+0x11c>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003012:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003016:	613b      	str	r3, [r7, #16]
 8003018:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800301a:	2300      	movs	r3, #0
 800301c:	60fb      	str	r3, [r7, #12]
 800301e:	4a2b      	ldr	r2, [pc, #172]	; (80030cc <MX_GPIO_Init+0x11c>)
 8003020:	4b2a      	ldr	r3, [pc, #168]	; (80030cc <MX_GPIO_Init+0x11c>)
 8003022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003024:	f043 0304 	orr.w	r3, r3, #4
 8003028:	6313      	str	r3, [r2, #48]	; 0x30
 800302a:	4b28      	ldr	r3, [pc, #160]	; (80030cc <MX_GPIO_Init+0x11c>)
 800302c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302e:	f003 0304 	and.w	r3, r3, #4
 8003032:	60fb      	str	r3, [r7, #12]
 8003034:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003036:	2300      	movs	r3, #0
 8003038:	60bb      	str	r3, [r7, #8]
 800303a:	4a24      	ldr	r2, [pc, #144]	; (80030cc <MX_GPIO_Init+0x11c>)
 800303c:	4b23      	ldr	r3, [pc, #140]	; (80030cc <MX_GPIO_Init+0x11c>)
 800303e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003040:	f043 0301 	orr.w	r3, r3, #1
 8003044:	6313      	str	r3, [r2, #48]	; 0x30
 8003046:	4b21      	ldr	r3, [pc, #132]	; (80030cc <MX_GPIO_Init+0x11c>)
 8003048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	60bb      	str	r3, [r7, #8]
 8003050:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003052:	2300      	movs	r3, #0
 8003054:	607b      	str	r3, [r7, #4]
 8003056:	4a1d      	ldr	r2, [pc, #116]	; (80030cc <MX_GPIO_Init+0x11c>)
 8003058:	4b1c      	ldr	r3, [pc, #112]	; (80030cc <MX_GPIO_Init+0x11c>)
 800305a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305c:	f043 0302 	orr.w	r3, r3, #2
 8003060:	6313      	str	r3, [r2, #48]	; 0x30
 8003062:	4b1a      	ldr	r3, [pc, #104]	; (80030cc <MX_GPIO_Init+0x11c>)
 8003064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	607b      	str	r3, [r7, #4]
 800306c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OLED_CS_Pin|OLED_DC_Pin|GPIO_Motor_Control4_Pin|GPIO_Motor_control2_Pin 
 800306e:	2200      	movs	r2, #0
 8003070:	f64a 410c 	movw	r1, #44044	; 0xac0c
 8003074:	4816      	ldr	r0, [pc, #88]	; (80030d0 <MX_GPIO_Init+0x120>)
 8003076:	f7fe f94d 	bl	8001314 <HAL_GPIO_WritePin>
                          |GPIO_Motor_Control3_Pin|GPIO_Motor_control1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_RES_GPIO_Port, OLED_RES_Pin, GPIO_PIN_RESET);
 800307a:	2200      	movs	r2, #0
 800307c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003080:	4814      	ldr	r0, [pc, #80]	; (80030d4 <MX_GPIO_Init+0x124>)
 8003082:	f7fe f947 	bl	8001314 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin 
                           PGPin PGPin */
  GPIO_InitStruct.Pin = OLED_CS_Pin|OLED_DC_Pin|GPIO_Motor_Control4_Pin|GPIO_Motor_control2_Pin 
 8003086:	f64a 430c 	movw	r3, #44044	; 0xac0c
 800308a:	61fb      	str	r3, [r7, #28]
                          |GPIO_Motor_Control3_Pin|GPIO_Motor_control1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800308c:	2301      	movs	r3, #1
 800308e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003090:	2300      	movs	r3, #0
 8003092:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003094:	2300      	movs	r3, #0
 8003096:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003098:	f107 031c 	add.w	r3, r7, #28
 800309c:	4619      	mov	r1, r3
 800309e:	480c      	ldr	r0, [pc, #48]	; (80030d0 <MX_GPIO_Init+0x120>)
 80030a0:	f7fd ff8e 	bl	8000fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_RES_Pin;
 80030a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030aa:	2301      	movs	r3, #1
 80030ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ae:	2300      	movs	r3, #0
 80030b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b2:	2300      	movs	r3, #0
 80030b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OLED_RES_GPIO_Port, &GPIO_InitStruct);
 80030b6:	f107 031c 	add.w	r3, r7, #28
 80030ba:	4619      	mov	r1, r3
 80030bc:	4805      	ldr	r0, [pc, #20]	; (80030d4 <MX_GPIO_Init+0x124>)
 80030be:	f7fd ff7f 	bl	8000fc0 <HAL_GPIO_Init>

}
 80030c2:	bf00      	nop
 80030c4:	3730      	adds	r7, #48	; 0x30
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	40023800 	.word	0x40023800
 80030d0:	40021800 	.word	0x40021800
 80030d4:	40020800 	.word	0x40020800

080030d8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80030e0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80030e4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80030e8:	f003 0301 	and.w	r3, r3, #1
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d013      	beq.n	8003118 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80030f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80030f4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80030f8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00b      	beq.n	8003118 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003100:	e000      	b.n	8003104 <ITM_SendChar+0x2c>
    {
      __NOP();
 8003102:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003104:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d0f9      	beq.n	8003102 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800310e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	b2d2      	uxtb	r2, r2
 8003116:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003118:	687b      	ldr	r3, [r7, #4]
}
 800311a:	4618      	mov	r0, r3
 800311c:	370c      	adds	r7, #12
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
	...

08003128 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b090      	sub	sp, #64	; 0x40
 800312c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800312e:	f7fd fdcf 	bl	8000cd0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003132:	f000 f891 	bl	8003258 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003136:	f7ff ff3b 	bl	8002fb0 <MX_GPIO_Init>
	MX_SPI3_Init();
 800313a:	f000 f905 	bl	8003348 <MX_SPI3_Init>
	MX_TIM13_Init();
 800313e:	f000 fb79 	bl	8003834 <MX_TIM13_Init>
	MX_TIM14_Init();
 8003142:	f000 fbc5 	bl	80038d0 <MX_TIM14_Init>
	MX_TIM4_Init();
 8003146:	f000 fac9 	bl	80036dc <MX_TIM4_Init>
	MX_TIM8_Init();
 800314a:	f000 fb1b 	bl	8003784 <MX_TIM8_Init>
	/* USER CODE BEGIN 2 */
	ssd1306_init();
 800314e:	f7ff fe51 	bl	8002df4 <ssd1306_init>
	ssd1306_clear_screen(0xFF);
 8003152:	20ff      	movs	r0, #255	; 0xff
 8003154:	f7ff fd6e 	bl	8002c34 <ssd1306_clear_screen>
	HAL_Delay(1000);
 8003158:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800315c:	f7fd fe2a 	bl	8000db4 <HAL_Delay>
	ssd1306_clear_screen(0x00);
 8003160:	2000      	movs	r0, #0
 8003162:	f7ff fd67 	bl	8002c34 <ssd1306_clear_screen>
	ssd1306_hello_word();
 8003166:	f7ff ff11 	bl	8002f8c <ssd1306_hello_word>
	printf("Start\n");
 800316a:	482f      	ldr	r0, [pc, #188]	; (8003228 <main+0x100>)
 800316c:	f000 fdce 	bl	8003d0c <puts>
	ITM_SendChar('A');
 8003170:	2041      	movs	r0, #65	; 0x41
 8003172:	f7ff ffb1 	bl	80030d8 <ITM_SendChar>

	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8003176:	2100      	movs	r1, #0
 8003178:	482c      	ldr	r0, [pc, #176]	; (800322c <main+0x104>)
 800317a:	f7fe ff8d 	bl	8002098 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 800317e:	2100      	movs	r1, #0
 8003180:	482b      	ldr	r0, [pc, #172]	; (8003230 <main+0x108>)
 8003182:	f7fe ff89 	bl	8002098 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003186:	213c      	movs	r1, #60	; 0x3c
 8003188:	482a      	ldr	r0, [pc, #168]	; (8003234 <main+0x10c>)
 800318a:	f7ff f855 	bl	8002238 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 800318e:	213c      	movs	r1, #60	; 0x3c
 8003190:	4829      	ldr	r0, [pc, #164]	; (8003238 <main+0x110>)
 8003192:	f7ff f851 	bl	8002238 <HAL_TIM_Encoder_Start>

	vMotor_init(&MotorLeft, &MotorRight);
 8003196:	463a      	mov	r2, r7
 8003198:	f107 0320 	add.w	r3, r7, #32
 800319c:	4611      	mov	r1, r2
 800319e:	4618      	mov	r0, r3
 80031a0:	f7ff fc10 	bl	80029c4 <vMotor_init>

//	vMotor_Control(&MotorLeft, Back);
//	vMotor_Control(&MotorRight, Back);
	vMotor_SetPWM(&MotorLeft,50);
 80031a4:	f107 0320 	add.w	r3, r7, #32
 80031a8:	2132      	movs	r1, #50	; 0x32
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7ff fcc6 	bl	8002b3c <vMotor_SetPWM>
	vMotor_SetPWM(&MotorRight,100);
 80031b0:	463b      	mov	r3, r7
 80031b2:	2164      	movs	r1, #100	; 0x64
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7ff fcc1 	bl	8002b3c <vMotor_SetPWM>
	HAL_Delay(2000);
 80031ba:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80031be:	f7fd fdf9 	bl	8000db4 <HAL_Delay>
	vMotor_Control(&MotorLeft, Forward);
 80031c2:	f107 0320 	add.w	r3, r7, #32
 80031c6:	2102      	movs	r1, #2
 80031c8:	4618      	mov	r0, r3
 80031ca:	f7ff fc45 	bl	8002a58 <vMotor_Control>
	vMotor_Control(&MotorRight, Forward);
 80031ce:	463b      	mov	r3, r7
 80031d0:	2102      	movs	r1, #2
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7ff fc40 	bl	8002a58 <vMotor_Control>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		vMotor_SetPWM(&MotorLeft,80);
 80031d8:	f107 0320 	add.w	r3, r7, #32
 80031dc:	2150      	movs	r1, #80	; 0x50
 80031de:	4618      	mov	r0, r3
 80031e0:	f7ff fcac 	bl	8002b3c <vMotor_SetPWM>
		vMotor_SetPWM(&MotorRight,80);
 80031e4:	463b      	mov	r3, r7
 80031e6:	2150      	movs	r1, #80	; 0x50
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7ff fca7 	bl	8002b3c <vMotor_SetPWM>
		HAL_Delay(10);
 80031ee:	200a      	movs	r0, #10
 80031f0:	f7fd fde0 	bl	8000db4 <HAL_Delay>
		encoder_count1 = uGetCounterTim(Motor1_Encoder);
 80031f4:	4811      	ldr	r0, [pc, #68]	; (800323c <main+0x114>)
 80031f6:	f7ff fbd7 	bl	80029a8 <uGetCounterTim>
 80031fa:	4603      	mov	r3, r0
 80031fc:	461a      	mov	r2, r3
 80031fe:	4b10      	ldr	r3, [pc, #64]	; (8003240 <main+0x118>)
 8003200:	801a      	strh	r2, [r3, #0]
		encoder_count2 = uGetCounterTim(Motor2_Encoder);
 8003202:	4810      	ldr	r0, [pc, #64]	; (8003244 <main+0x11c>)
 8003204:	f7ff fbd0 	bl	80029a8 <uGetCounterTim>
 8003208:	4603      	mov	r3, r0
 800320a:	461a      	mov	r2, r3
 800320c:	4b0e      	ldr	r3, [pc, #56]	; (8003248 <main+0x120>)
 800320e:	801a      	strh	r2, [r3, #0]
		PWM13 = TIM13->CCR1 ;
 8003210:	4b0e      	ldr	r3, [pc, #56]	; (800324c <main+0x124>)
 8003212:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003214:	b29a      	uxth	r2, r3
 8003216:	4b0e      	ldr	r3, [pc, #56]	; (8003250 <main+0x128>)
 8003218:	801a      	strh	r2, [r3, #0]
		PWM14 = TIM13->CCR1 ;
 800321a:	4b0c      	ldr	r3, [pc, #48]	; (800324c <main+0x124>)
 800321c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800321e:	b29a      	uxth	r2, r3
 8003220:	4b0c      	ldr	r3, [pc, #48]	; (8003254 <main+0x12c>)
 8003222:	801a      	strh	r2, [r3, #0]
		vMotor_SetPWM(&MotorLeft,80);
 8003224:	e7d8      	b.n	80031d8 <main+0xb0>
 8003226:	bf00      	nop
 8003228:	08004548 	.word	0x08004548
 800322c:	2000057c 	.word	0x2000057c
 8003230:	200005bc 	.word	0x200005bc
 8003234:	2000053c 	.word	0x2000053c
 8003238:	200004fc 	.word	0x200004fc
 800323c:	40000800 	.word	0x40000800
 8003240:	2000049e 	.word	0x2000049e
 8003244:	40010400 	.word	0x40010400
 8003248:	2000049c 	.word	0x2000049c
 800324c:	40001c00 	.word	0x40001c00
 8003250:	200004a0 	.word	0x200004a0
 8003254:	200004a2 	.word	0x200004a2

08003258 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b094      	sub	sp, #80	; 0x50
 800325c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800325e:	f107 0320 	add.w	r3, r7, #32
 8003262:	2230      	movs	r2, #48	; 0x30
 8003264:	2100      	movs	r1, #0
 8003266:	4618      	mov	r0, r3
 8003268:	f000 fcec 	bl	8003c44 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 800326c:	f107 030c 	add.w	r3, r7, #12
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]
 8003274:	605a      	str	r2, [r3, #4]
 8003276:	609a      	str	r2, [r3, #8]
 8003278:	60da      	str	r2, [r3, #12]
 800327a:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 800327c:	2300      	movs	r3, #0
 800327e:	60bb      	str	r3, [r7, #8]
 8003280:	4a2b      	ldr	r2, [pc, #172]	; (8003330 <SystemClock_Config+0xd8>)
 8003282:	4b2b      	ldr	r3, [pc, #172]	; (8003330 <SystemClock_Config+0xd8>)
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800328a:	6413      	str	r3, [r2, #64]	; 0x40
 800328c:	4b28      	ldr	r3, [pc, #160]	; (8003330 <SystemClock_Config+0xd8>)
 800328e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003294:	60bb      	str	r3, [r7, #8]
 8003296:	68bb      	ldr	r3, [r7, #8]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003298:	2300      	movs	r3, #0
 800329a:	607b      	str	r3, [r7, #4]
 800329c:	4a25      	ldr	r2, [pc, #148]	; (8003334 <SystemClock_Config+0xdc>)
 800329e:	4b25      	ldr	r3, [pc, #148]	; (8003334 <SystemClock_Config+0xdc>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80032a6:	6013      	str	r3, [r2, #0]
 80032a8:	4b22      	ldr	r3, [pc, #136]	; (8003334 <SystemClock_Config+0xdc>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80032b0:	607b      	str	r3, [r7, #4]
 80032b2:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80032b4:	2302      	movs	r3, #2
 80032b6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80032b8:	2301      	movs	r3, #1
 80032ba:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80032bc:	2310      	movs	r3, #16
 80032be:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032c0:	2302      	movs	r3, #2
 80032c2:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80032c4:	2300      	movs	r3, #0
 80032c6:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80032c8:	2308      	movs	r3, #8
 80032ca:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 80032cc:	23b4      	movs	r3, #180	; 0xb4
 80032ce:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80032d0:	2302      	movs	r3, #2
 80032d2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80032d4:	2304      	movs	r3, #4
 80032d6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032d8:	f107 0320 	add.w	r3, r7, #32
 80032dc:	4618      	mov	r0, r3
 80032de:	f7fe f883 	bl	80013e8 <HAL_RCC_OscConfig>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <SystemClock_Config+0x94>
	{
		Error_Handler();
 80032e8:	f000 f826 	bl	8003338 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80032ec:	f7fe f82c 	bl	8001348 <HAL_PWREx_EnableOverDrive>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <SystemClock_Config+0xa2>
	{
		Error_Handler();
 80032f6:	f000 f81f 	bl	8003338 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80032fa:	230f      	movs	r3, #15
 80032fc:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032fe:	2302      	movs	r3, #2
 8003300:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003302:	2300      	movs	r3, #0
 8003304:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003306:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800330a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800330c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003310:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003312:	f107 030c 	add.w	r3, r7, #12
 8003316:	2105      	movs	r1, #5
 8003318:	4618      	mov	r0, r3
 800331a:	f7fe faa7 	bl	800186c <HAL_RCC_ClockConfig>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <SystemClock_Config+0xd0>
	{
		Error_Handler();
 8003324:	f000 f808 	bl	8003338 <Error_Handler>
	}
}
 8003328:	bf00      	nop
 800332a:	3750      	adds	r7, #80	; 0x50
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	40023800 	.word	0x40023800
 8003334:	40007000 	.word	0x40007000

08003338 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800333c:	bf00      	nop
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
	...

08003348 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 800334c:	4b17      	ldr	r3, [pc, #92]	; (80033ac <MX_SPI3_Init+0x64>)
 800334e:	4a18      	ldr	r2, [pc, #96]	; (80033b0 <MX_SPI3_Init+0x68>)
 8003350:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003352:	4b16      	ldr	r3, [pc, #88]	; (80033ac <MX_SPI3_Init+0x64>)
 8003354:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003358:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800335a:	4b14      	ldr	r3, [pc, #80]	; (80033ac <MX_SPI3_Init+0x64>)
 800335c:	2200      	movs	r2, #0
 800335e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003360:	4b12      	ldr	r3, [pc, #72]	; (80033ac <MX_SPI3_Init+0x64>)
 8003362:	2200      	movs	r2, #0
 8003364:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003366:	4b11      	ldr	r3, [pc, #68]	; (80033ac <MX_SPI3_Init+0x64>)
 8003368:	2200      	movs	r2, #0
 800336a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800336c:	4b0f      	ldr	r3, [pc, #60]	; (80033ac <MX_SPI3_Init+0x64>)
 800336e:	2200      	movs	r2, #0
 8003370:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003372:	4b0e      	ldr	r3, [pc, #56]	; (80033ac <MX_SPI3_Init+0x64>)
 8003374:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003378:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800337a:	4b0c      	ldr	r3, [pc, #48]	; (80033ac <MX_SPI3_Init+0x64>)
 800337c:	2200      	movs	r2, #0
 800337e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003380:	4b0a      	ldr	r3, [pc, #40]	; (80033ac <MX_SPI3_Init+0x64>)
 8003382:	2200      	movs	r2, #0
 8003384:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003386:	4b09      	ldr	r3, [pc, #36]	; (80033ac <MX_SPI3_Init+0x64>)
 8003388:	2200      	movs	r2, #0
 800338a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800338c:	4b07      	ldr	r3, [pc, #28]	; (80033ac <MX_SPI3_Init+0x64>)
 800338e:	2200      	movs	r2, #0
 8003390:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003392:	4b06      	ldr	r3, [pc, #24]	; (80033ac <MX_SPI3_Init+0x64>)
 8003394:	220a      	movs	r2, #10
 8003396:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003398:	4804      	ldr	r0, [pc, #16]	; (80033ac <MX_SPI3_Init+0x64>)
 800339a:	f7fe fbff 	bl	8001b9c <HAL_SPI_Init>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d001      	beq.n	80033a8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80033a4:	f7ff ffc8 	bl	8003338 <Error_Handler>
  }

}
 80033a8:	bf00      	nop
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	200004a4 	.word	0x200004a4
 80033b0:	40003c00 	.word	0x40003c00

080033b4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08a      	sub	sp, #40	; 0x28
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033bc:	f107 0314 	add.w	r3, r7, #20
 80033c0:	2200      	movs	r2, #0
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	605a      	str	r2, [r3, #4]
 80033c6:	609a      	str	r2, [r3, #8]
 80033c8:	60da      	str	r2, [r3, #12]
 80033ca:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a19      	ldr	r2, [pc, #100]	; (8003438 <HAL_SPI_MspInit+0x84>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d12c      	bne.n	8003430 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80033d6:	2300      	movs	r3, #0
 80033d8:	613b      	str	r3, [r7, #16]
 80033da:	4a18      	ldr	r2, [pc, #96]	; (800343c <HAL_SPI_MspInit+0x88>)
 80033dc:	4b17      	ldr	r3, [pc, #92]	; (800343c <HAL_SPI_MspInit+0x88>)
 80033de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033e4:	6413      	str	r3, [r2, #64]	; 0x40
 80033e6:	4b15      	ldr	r3, [pc, #84]	; (800343c <HAL_SPI_MspInit+0x88>)
 80033e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033ee:	613b      	str	r3, [r7, #16]
 80033f0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033f2:	2300      	movs	r3, #0
 80033f4:	60fb      	str	r3, [r7, #12]
 80033f6:	4a11      	ldr	r2, [pc, #68]	; (800343c <HAL_SPI_MspInit+0x88>)
 80033f8:	4b10      	ldr	r3, [pc, #64]	; (800343c <HAL_SPI_MspInit+0x88>)
 80033fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fc:	f043 0304 	orr.w	r3, r3, #4
 8003400:	6313      	str	r3, [r2, #48]	; 0x30
 8003402:	4b0e      	ldr	r3, [pc, #56]	; (800343c <HAL_SPI_MspInit+0x88>)
 8003404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003406:	f003 0304 	and.w	r3, r3, #4
 800340a:	60fb      	str	r3, [r7, #12]
 800340c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800340e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003412:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003414:	2302      	movs	r3, #2
 8003416:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003418:	2300      	movs	r3, #0
 800341a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800341c:	2303      	movs	r3, #3
 800341e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003420:	2306      	movs	r3, #6
 8003422:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003424:	f107 0314 	add.w	r3, r7, #20
 8003428:	4619      	mov	r1, r3
 800342a:	4805      	ldr	r0, [pc, #20]	; (8003440 <HAL_SPI_MspInit+0x8c>)
 800342c:	f7fd fdc8 	bl	8000fc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8003430:	bf00      	nop
 8003432:	3728      	adds	r7, #40	; 0x28
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	40003c00 	.word	0x40003c00
 800343c:	40023800 	.word	0x40023800
 8003440:	40020800 	.word	0x40020800

08003444 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800344a:	2300      	movs	r3, #0
 800344c:	607b      	str	r3, [r7, #4]
 800344e:	4a10      	ldr	r2, [pc, #64]	; (8003490 <HAL_MspInit+0x4c>)
 8003450:	4b0f      	ldr	r3, [pc, #60]	; (8003490 <HAL_MspInit+0x4c>)
 8003452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003454:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003458:	6453      	str	r3, [r2, #68]	; 0x44
 800345a:	4b0d      	ldr	r3, [pc, #52]	; (8003490 <HAL_MspInit+0x4c>)
 800345c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800345e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003462:	607b      	str	r3, [r7, #4]
 8003464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003466:	2300      	movs	r3, #0
 8003468:	603b      	str	r3, [r7, #0]
 800346a:	4a09      	ldr	r2, [pc, #36]	; (8003490 <HAL_MspInit+0x4c>)
 800346c:	4b08      	ldr	r3, [pc, #32]	; (8003490 <HAL_MspInit+0x4c>)
 800346e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003474:	6413      	str	r3, [r2, #64]	; 0x40
 8003476:	4b06      	ldr	r3, [pc, #24]	; (8003490 <HAL_MspInit+0x4c>)
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800347e:	603b      	str	r3, [r7, #0]
 8003480:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003482:	bf00      	nop
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	40023800 	.word	0x40023800

08003494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003498:	bf00      	nop
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr

080034a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034a2:	b480      	push	{r7}
 80034a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034a6:	e7fe      	b.n	80034a6 <HardFault_Handler+0x4>

080034a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034ac:	e7fe      	b.n	80034ac <MemManage_Handler+0x4>

080034ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034ae:	b480      	push	{r7}
 80034b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034b2:	e7fe      	b.n	80034b2 <BusFault_Handler+0x4>

080034b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034b8:	e7fe      	b.n	80034b8 <UsageFault_Handler+0x4>

080034ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034ba:	b480      	push	{r7}
 80034bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034be:	bf00      	nop
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr

080034c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034cc:	bf00      	nop
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034d6:	b480      	push	{r7}
 80034d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034da:	bf00      	nop
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034e8:	f7fd fc44 	bl	8000d74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034ec:	bf00      	nop
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <ITM_SendChar>:
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80034f8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80034fc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8003500:	f003 0301 	and.w	r3, r3, #1
 8003504:	2b00      	cmp	r3, #0
 8003506:	d013      	beq.n	8003530 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003508:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800350c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8003510:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00b      	beq.n	8003530 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 8003518:	e000      	b.n	800351c <ITM_SendChar+0x2c>
      __NOP();
 800351a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800351c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d0f9      	beq.n	800351a <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003526:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	b2d2      	uxtb	r2, r2
 800352e:	701a      	strb	r2, [r3, #0]
  return (ch);
 8003530:	687b      	ldr	r3, [r7, #4]
}
 8003532:	4618      	mov	r0, r3
 8003534:	370c      	adds	r7, #12
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr

0800353e <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800353e:	b590      	push	{r4, r7, lr}
 8003540:	b087      	sub	sp, #28
 8003542:	af00      	add	r7, sp, #0
 8003544:	60f8      	str	r0, [r7, #12]
 8003546:	60b9      	str	r1, [r7, #8]
 8003548:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800354a:	2300      	movs	r3, #0
 800354c:	617b      	str	r3, [r7, #20]
 800354e:	e00a      	b.n	8003566 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003550:	68bc      	ldr	r4, [r7, #8]
 8003552:	1c63      	adds	r3, r4, #1
 8003554:	60bb      	str	r3, [r7, #8]
 8003556:	f3af 8000 	nop.w
 800355a:	4603      	mov	r3, r0
 800355c:	b2db      	uxtb	r3, r3
 800355e:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	3301      	adds	r3, #1
 8003564:	617b      	str	r3, [r7, #20]
 8003566:	697a      	ldr	r2, [r7, #20]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	429a      	cmp	r2, r3
 800356c:	dbf0      	blt.n	8003550 <_read+0x12>
	}

return len;
 800356e:	687b      	ldr	r3, [r7, #4]
}
 8003570:	4618      	mov	r0, r3
 8003572:	371c      	adds	r7, #28
 8003574:	46bd      	mov	sp, r7
 8003576:	bd90      	pop	{r4, r7, pc}

08003578 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b086      	sub	sp, #24
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003584:	2300      	movs	r3, #0
 8003586:	617b      	str	r3, [r7, #20]
 8003588:	e009      	b.n	800359e <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	1c5a      	adds	r2, r3, #1
 800358e:	60ba      	str	r2, [r7, #8]
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	4618      	mov	r0, r3
 8003594:	f7ff ffac 	bl	80034f0 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	3301      	adds	r3, #1
 800359c:	617b      	str	r3, [r7, #20]
 800359e:	697a      	ldr	r2, [r7, #20]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	dbf1      	blt.n	800358a <_write+0x12>
	}
	return len;
 80035a6:	687b      	ldr	r3, [r7, #4]
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3718      	adds	r7, #24
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <_sbrk>:

caddr_t _sbrk(int incr)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80035b8:	4b11      	ldr	r3, [pc, #68]	; (8003600 <_sbrk+0x50>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d102      	bne.n	80035c6 <_sbrk+0x16>
		heap_end = &end;
 80035c0:	4b0f      	ldr	r3, [pc, #60]	; (8003600 <_sbrk+0x50>)
 80035c2:	4a10      	ldr	r2, [pc, #64]	; (8003604 <_sbrk+0x54>)
 80035c4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80035c6:	4b0e      	ldr	r3, [pc, #56]	; (8003600 <_sbrk+0x50>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80035cc:	4b0c      	ldr	r3, [pc, #48]	; (8003600 <_sbrk+0x50>)
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4413      	add	r3, r2
 80035d4:	466a      	mov	r2, sp
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d907      	bls.n	80035ea <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80035da:	f000 fb09 	bl	8003bf0 <__errno>
 80035de:	4602      	mov	r2, r0
 80035e0:	230c      	movs	r3, #12
 80035e2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80035e4:	f04f 33ff 	mov.w	r3, #4294967295
 80035e8:	e006      	b.n	80035f8 <_sbrk+0x48>
	}

	heap_end += incr;
 80035ea:	4b05      	ldr	r3, [pc, #20]	; (8003600 <_sbrk+0x50>)
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4413      	add	r3, r2
 80035f2:	4a03      	ldr	r2, [pc, #12]	; (8003600 <_sbrk+0x50>)
 80035f4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80035f6:	68fb      	ldr	r3, [r7, #12]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	2000048c 	.word	0x2000048c
 8003604:	20000600 	.word	0x20000600

08003608 <_close>:

int _close(int file)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
	return -1;
 8003610:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003614:	4618      	mov	r0, r3
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003630:	605a      	str	r2, [r3, #4]
	return 0;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <_isatty>:

int _isatty(int file)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
	return 1;
 8003648:	2301      	movs	r3, #1
}
 800364a:	4618      	mov	r0, r3
 800364c:	370c      	adds	r7, #12
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr

08003656 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003656:	b480      	push	{r7}
 8003658:	b085      	sub	sp, #20
 800365a:	af00      	add	r7, sp, #0
 800365c:	60f8      	str	r0, [r7, #12]
 800365e:	60b9      	str	r1, [r7, #8]
 8003660:	607a      	str	r2, [r7, #4]
	return 0;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	3714      	adds	r7, #20
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003674:	4a16      	ldr	r2, [pc, #88]	; (80036d0 <SystemInit+0x60>)
 8003676:	4b16      	ldr	r3, [pc, #88]	; (80036d0 <SystemInit+0x60>)
 8003678:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800367c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003680:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003684:	4a13      	ldr	r2, [pc, #76]	; (80036d4 <SystemInit+0x64>)
 8003686:	4b13      	ldr	r3, [pc, #76]	; (80036d4 <SystemInit+0x64>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f043 0301 	orr.w	r3, r3, #1
 800368e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003690:	4b10      	ldr	r3, [pc, #64]	; (80036d4 <SystemInit+0x64>)
 8003692:	2200      	movs	r2, #0
 8003694:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003696:	4a0f      	ldr	r2, [pc, #60]	; (80036d4 <SystemInit+0x64>)
 8003698:	4b0e      	ldr	r3, [pc, #56]	; (80036d4 <SystemInit+0x64>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80036a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036a4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80036a6:	4b0b      	ldr	r3, [pc, #44]	; (80036d4 <SystemInit+0x64>)
 80036a8:	4a0b      	ldr	r2, [pc, #44]	; (80036d8 <SystemInit+0x68>)
 80036aa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80036ac:	4a09      	ldr	r2, [pc, #36]	; (80036d4 <SystemInit+0x64>)
 80036ae:	4b09      	ldr	r3, [pc, #36]	; (80036d4 <SystemInit+0x64>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036b6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80036b8:	4b06      	ldr	r3, [pc, #24]	; (80036d4 <SystemInit+0x64>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80036be:	4b04      	ldr	r3, [pc, #16]	; (80036d0 <SystemInit+0x60>)
 80036c0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80036c4:	609a      	str	r2, [r3, #8]
#endif
}
 80036c6:	bf00      	nop
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr
 80036d0:	e000ed00 	.word	0xe000ed00
 80036d4:	40023800 	.word	0x40023800
 80036d8:	24003010 	.word	0x24003010

080036dc <MX_TIM4_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b08c      	sub	sp, #48	; 0x30
 80036e0:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80036e2:	f107 030c 	add.w	r3, r7, #12
 80036e6:	2224      	movs	r2, #36	; 0x24
 80036e8:	2100      	movs	r1, #0
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 faaa 	bl	8003c44 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036f0:	1d3b      	adds	r3, r7, #4
 80036f2:	2200      	movs	r2, #0
 80036f4:	601a      	str	r2, [r3, #0]
 80036f6:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 80036f8:	4b20      	ldr	r3, [pc, #128]	; (800377c <MX_TIM4_Init+0xa0>)
 80036fa:	4a21      	ldr	r2, [pc, #132]	; (8003780 <MX_TIM4_Init+0xa4>)
 80036fc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80036fe:	4b1f      	ldr	r3, [pc, #124]	; (800377c <MX_TIM4_Init+0xa0>)
 8003700:	2200      	movs	r2, #0
 8003702:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003704:	4b1d      	ldr	r3, [pc, #116]	; (800377c <MX_TIM4_Init+0xa0>)
 8003706:	2200      	movs	r2, #0
 8003708:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 800370a:	4b1c      	ldr	r3, [pc, #112]	; (800377c <MX_TIM4_Init+0xa0>)
 800370c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003710:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003712:	4b1a      	ldr	r3, [pc, #104]	; (800377c <MX_TIM4_Init+0xa0>)
 8003714:	2200      	movs	r2, #0
 8003716:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003718:	4b18      	ldr	r3, [pc, #96]	; (800377c <MX_TIM4_Init+0xa0>)
 800371a:	2200      	movs	r2, #0
 800371c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800371e:	2303      	movs	r3, #3
 8003720:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003722:	2300      	movs	r3, #0
 8003724:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003726:	2301      	movs	r3, #1
 8003728:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800372a:	2300      	movs	r3, #0
 800372c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800372e:	230f      	movs	r3, #15
 8003730:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003732:	2300      	movs	r3, #0
 8003734:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003736:	2301      	movs	r3, #1
 8003738:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800373a:	2300      	movs	r3, #0
 800373c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 800373e:	230f      	movs	r3, #15
 8003740:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003742:	f107 030c 	add.w	r3, r7, #12
 8003746:	4619      	mov	r1, r3
 8003748:	480c      	ldr	r0, [pc, #48]	; (800377c <MX_TIM4_Init+0xa0>)
 800374a:	f7fe fce3 	bl	8002114 <HAL_TIM_Encoder_Init>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d001      	beq.n	8003758 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003754:	f7ff fdf0 	bl	8003338 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003758:	2300      	movs	r3, #0
 800375a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800375c:	2300      	movs	r3, #0
 800375e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003760:	1d3b      	adds	r3, r7, #4
 8003762:	4619      	mov	r1, r3
 8003764:	4805      	ldr	r0, [pc, #20]	; (800377c <MX_TIM4_Init+0xa0>)
 8003766:	f7ff f8da 	bl	800291e <HAL_TIMEx_MasterConfigSynchronization>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8003770:	f7ff fde2 	bl	8003338 <Error_Handler>
  }

}
 8003774:	bf00      	nop
 8003776:	3730      	adds	r7, #48	; 0x30
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	2000053c 	.word	0x2000053c
 8003780:	40000800 	.word	0x40000800

08003784 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b08c      	sub	sp, #48	; 0x30
 8003788:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800378a:	f107 030c 	add.w	r3, r7, #12
 800378e:	2224      	movs	r2, #36	; 0x24
 8003790:	2100      	movs	r1, #0
 8003792:	4618      	mov	r0, r3
 8003794:	f000 fa56 	bl	8003c44 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003798:	1d3b      	adds	r3, r7, #4
 800379a:	2200      	movs	r2, #0
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	605a      	str	r2, [r3, #4]

  htim8.Instance = TIM8;
 80037a0:	4b22      	ldr	r3, [pc, #136]	; (800382c <MX_TIM8_Init+0xa8>)
 80037a2:	4a23      	ldr	r2, [pc, #140]	; (8003830 <MX_TIM8_Init+0xac>)
 80037a4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80037a6:	4b21      	ldr	r3, [pc, #132]	; (800382c <MX_TIM8_Init+0xa8>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037ac:	4b1f      	ldr	r3, [pc, #124]	; (800382c <MX_TIM8_Init+0xa8>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000;
 80037b2:	4b1e      	ldr	r3, [pc, #120]	; (800382c <MX_TIM8_Init+0xa8>)
 80037b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80037b8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037ba:	4b1c      	ldr	r3, [pc, #112]	; (800382c <MX_TIM8_Init+0xa8>)
 80037bc:	2200      	movs	r2, #0
 80037be:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80037c0:	4b1a      	ldr	r3, [pc, #104]	; (800382c <MX_TIM8_Init+0xa8>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037c6:	4b19      	ldr	r3, [pc, #100]	; (800382c <MX_TIM8_Init+0xa8>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80037cc:	2303      	movs	r3, #3
 80037ce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80037d0:	2300      	movs	r3, #0
 80037d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80037d4:	2301      	movs	r3, #1
 80037d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80037d8:	2300      	movs	r3, #0
 80037da:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80037dc:	230f      	movs	r3, #15
 80037de:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80037e0:	2300      	movs	r3, #0
 80037e2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80037e4:	2301      	movs	r3, #1
 80037e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80037e8:	2300      	movs	r3, #0
 80037ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 80037ec:	230f      	movs	r3, #15
 80037ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80037f0:	f107 030c 	add.w	r3, r7, #12
 80037f4:	4619      	mov	r1, r3
 80037f6:	480d      	ldr	r0, [pc, #52]	; (800382c <MX_TIM8_Init+0xa8>)
 80037f8:	f7fe fc8c 	bl	8002114 <HAL_TIM_Encoder_Init>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8003802:	f7ff fd99 	bl	8003338 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003806:	2300      	movs	r3, #0
 8003808:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800380a:	2300      	movs	r3, #0
 800380c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800380e:	1d3b      	adds	r3, r7, #4
 8003810:	4619      	mov	r1, r3
 8003812:	4806      	ldr	r0, [pc, #24]	; (800382c <MX_TIM8_Init+0xa8>)
 8003814:	f7ff f883 	bl	800291e <HAL_TIMEx_MasterConfigSynchronization>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800381e:	f7ff fd8b 	bl	8003338 <Error_Handler>
  }

}
 8003822:	bf00      	nop
 8003824:	3730      	adds	r7, #48	; 0x30
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	200004fc 	.word	0x200004fc
 8003830:	40010400 	.word	0x40010400

08003834 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b088      	sub	sp, #32
 8003838:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 800383a:	1d3b      	adds	r3, r7, #4
 800383c:	2200      	movs	r2, #0
 800383e:	601a      	str	r2, [r3, #0]
 8003840:	605a      	str	r2, [r3, #4]
 8003842:	609a      	str	r2, [r3, #8]
 8003844:	60da      	str	r2, [r3, #12]
 8003846:	611a      	str	r2, [r3, #16]
 8003848:	615a      	str	r2, [r3, #20]
 800384a:	619a      	str	r2, [r3, #24]

  htim13.Instance = TIM13;
 800384c:	4b1e      	ldr	r3, [pc, #120]	; (80038c8 <MX_TIM13_Init+0x94>)
 800384e:	4a1f      	ldr	r2, [pc, #124]	; (80038cc <MX_TIM13_Init+0x98>)
 8003850:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 45-1;
 8003852:	4b1d      	ldr	r3, [pc, #116]	; (80038c8 <MX_TIM13_Init+0x94>)
 8003854:	222c      	movs	r2, #44	; 0x2c
 8003856:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003858:	4b1b      	ldr	r3, [pc, #108]	; (80038c8 <MX_TIM13_Init+0x94>)
 800385a:	2200      	movs	r2, #0
 800385c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100;
 800385e:	4b1a      	ldr	r3, [pc, #104]	; (80038c8 <MX_TIM13_Init+0x94>)
 8003860:	2264      	movs	r2, #100	; 0x64
 8003862:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8003864:	4b18      	ldr	r3, [pc, #96]	; (80038c8 <MX_TIM13_Init+0x94>)
 8003866:	f44f 7200 	mov.w	r2, #512	; 0x200
 800386a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800386c:	4b16      	ldr	r3, [pc, #88]	; (80038c8 <MX_TIM13_Init+0x94>)
 800386e:	2280      	movs	r2, #128	; 0x80
 8003870:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8003872:	4815      	ldr	r0, [pc, #84]	; (80038c8 <MX_TIM13_Init+0x94>)
 8003874:	f7fe fbaf 	bl	8001fd6 <HAL_TIM_Base_Init>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 800387e:	f7ff fd5b 	bl	8003338 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8003882:	4811      	ldr	r0, [pc, #68]	; (80038c8 <MX_TIM13_Init+0x94>)
 8003884:	f7fe fbd2 	bl	800202c <HAL_TIM_PWM_Init>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 800388e:	f7ff fd53 	bl	8003338 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003892:	2360      	movs	r3, #96	; 0x60
 8003894:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 80;
 8003896:	2350      	movs	r3, #80	; 0x50
 8003898:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800389a:	2300      	movs	r3, #0
 800389c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800389e:	2300      	movs	r3, #0
 80038a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038a2:	1d3b      	adds	r3, r7, #4
 80038a4:	2200      	movs	r2, #0
 80038a6:	4619      	mov	r1, r3
 80038a8:	4807      	ldr	r0, [pc, #28]	; (80038c8 <MX_TIM13_Init+0x94>)
 80038aa:	f7fe fcfd 	bl	80022a8 <HAL_TIM_PWM_ConfigChannel>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d001      	beq.n	80038b8 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 80038b4:	f7ff fd40 	bl	8003338 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim13);
 80038b8:	4803      	ldr	r0, [pc, #12]	; (80038c8 <MX_TIM13_Init+0x94>)
 80038ba:	f000 f90d 	bl	8003ad8 <HAL_TIM_MspPostInit>

}
 80038be:	bf00      	nop
 80038c0:	3720      	adds	r7, #32
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	2000057c 	.word	0x2000057c
 80038cc:	40001c00 	.word	0x40001c00

080038d0 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b088      	sub	sp, #32
 80038d4:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038d6:	1d3b      	adds	r3, r7, #4
 80038d8:	2200      	movs	r2, #0
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	605a      	str	r2, [r3, #4]
 80038de:	609a      	str	r2, [r3, #8]
 80038e0:	60da      	str	r2, [r3, #12]
 80038e2:	611a      	str	r2, [r3, #16]
 80038e4:	615a      	str	r2, [r3, #20]
 80038e6:	619a      	str	r2, [r3, #24]

  htim14.Instance = TIM14;
 80038e8:	4b1e      	ldr	r3, [pc, #120]	; (8003964 <MX_TIM14_Init+0x94>)
 80038ea:	4a1f      	ldr	r2, [pc, #124]	; (8003968 <MX_TIM14_Init+0x98>)
 80038ec:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 45-1;
 80038ee:	4b1d      	ldr	r3, [pc, #116]	; (8003964 <MX_TIM14_Init+0x94>)
 80038f0:	222c      	movs	r2, #44	; 0x2c
 80038f2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038f4:	4b1b      	ldr	r3, [pc, #108]	; (8003964 <MX_TIM14_Init+0x94>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 100;
 80038fa:	4b1a      	ldr	r3, [pc, #104]	; (8003964 <MX_TIM14_Init+0x94>)
 80038fc:	2264      	movs	r2, #100	; 0x64
 80038fe:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8003900:	4b18      	ldr	r3, [pc, #96]	; (8003964 <MX_TIM14_Init+0x94>)
 8003902:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003906:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003908:	4b16      	ldr	r3, [pc, #88]	; (8003964 <MX_TIM14_Init+0x94>)
 800390a:	2280      	movs	r2, #128	; 0x80
 800390c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800390e:	4815      	ldr	r0, [pc, #84]	; (8003964 <MX_TIM14_Init+0x94>)
 8003910:	f7fe fb61 	bl	8001fd6 <HAL_TIM_Base_Init>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d001      	beq.n	800391e <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 800391a:	f7ff fd0d 	bl	8003338 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800391e:	4811      	ldr	r0, [pc, #68]	; (8003964 <MX_TIM14_Init+0x94>)
 8003920:	f7fe fb84 	bl	800202c <HAL_TIM_PWM_Init>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 800392a:	f7ff fd05 	bl	8003338 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800392e:	2360      	movs	r3, #96	; 0x60
 8003930:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 80;
 8003932:	2350      	movs	r3, #80	; 0x50
 8003934:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003936:	2300      	movs	r3, #0
 8003938:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800393a:	2300      	movs	r3, #0
 800393c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800393e:	1d3b      	adds	r3, r7, #4
 8003940:	2200      	movs	r2, #0
 8003942:	4619      	mov	r1, r3
 8003944:	4807      	ldr	r0, [pc, #28]	; (8003964 <MX_TIM14_Init+0x94>)
 8003946:	f7fe fcaf 	bl	80022a8 <HAL_TIM_PWM_ConfigChannel>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8003950:	f7ff fcf2 	bl	8003338 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim14);
 8003954:	4803      	ldr	r0, [pc, #12]	; (8003964 <MX_TIM14_Init+0x94>)
 8003956:	f000 f8bf 	bl	8003ad8 <HAL_TIM_MspPostInit>

}
 800395a:	bf00      	nop
 800395c:	3720      	adds	r7, #32
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	200005bc 	.word	0x200005bc
 8003968:	40002000 	.word	0x40002000

0800396c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b08c      	sub	sp, #48	; 0x30
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003974:	f107 031c 	add.w	r3, r7, #28
 8003978:	2200      	movs	r2, #0
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	605a      	str	r2, [r3, #4]
 800397e:	609a      	str	r2, [r3, #8]
 8003980:	60da      	str	r2, [r3, #12]
 8003982:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a32      	ldr	r2, [pc, #200]	; (8003a54 <HAL_TIM_Encoder_MspInit+0xe8>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d12d      	bne.n	80039ea <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800398e:	2300      	movs	r3, #0
 8003990:	61bb      	str	r3, [r7, #24]
 8003992:	4a31      	ldr	r2, [pc, #196]	; (8003a58 <HAL_TIM_Encoder_MspInit+0xec>)
 8003994:	4b30      	ldr	r3, [pc, #192]	; (8003a58 <HAL_TIM_Encoder_MspInit+0xec>)
 8003996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003998:	f043 0304 	orr.w	r3, r3, #4
 800399c:	6413      	str	r3, [r2, #64]	; 0x40
 800399e:	4b2e      	ldr	r3, [pc, #184]	; (8003a58 <HAL_TIM_Encoder_MspInit+0xec>)
 80039a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a2:	f003 0304 	and.w	r3, r3, #4
 80039a6:	61bb      	str	r3, [r7, #24]
 80039a8:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80039aa:	2300      	movs	r3, #0
 80039ac:	617b      	str	r3, [r7, #20]
 80039ae:	4a2a      	ldr	r2, [pc, #168]	; (8003a58 <HAL_TIM_Encoder_MspInit+0xec>)
 80039b0:	4b29      	ldr	r3, [pc, #164]	; (8003a58 <HAL_TIM_Encoder_MspInit+0xec>)
 80039b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b4:	f043 0308 	orr.w	r3, r3, #8
 80039b8:	6313      	str	r3, [r2, #48]	; 0x30
 80039ba:	4b27      	ldr	r3, [pc, #156]	; (8003a58 <HAL_TIM_Encoder_MspInit+0xec>)
 80039bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039be:	f003 0308 	and.w	r3, r3, #8
 80039c2:	617b      	str	r3, [r7, #20]
 80039c4:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration    
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80039c6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80039ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039cc:	2302      	movs	r3, #2
 80039ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d0:	2300      	movs	r3, #0
 80039d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039d4:	2300      	movs	r3, #0
 80039d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80039d8:	2302      	movs	r3, #2
 80039da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80039dc:	f107 031c 	add.w	r3, r7, #28
 80039e0:	4619      	mov	r1, r3
 80039e2:	481e      	ldr	r0, [pc, #120]	; (8003a5c <HAL_TIM_Encoder_MspInit+0xf0>)
 80039e4:	f7fd faec 	bl	8000fc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80039e8:	e030      	b.n	8003a4c <HAL_TIM_Encoder_MspInit+0xe0>
  else if(tim_encoderHandle->Instance==TIM8)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a1c      	ldr	r2, [pc, #112]	; (8003a60 <HAL_TIM_Encoder_MspInit+0xf4>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d12b      	bne.n	8003a4c <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80039f4:	2300      	movs	r3, #0
 80039f6:	613b      	str	r3, [r7, #16]
 80039f8:	4a17      	ldr	r2, [pc, #92]	; (8003a58 <HAL_TIM_Encoder_MspInit+0xec>)
 80039fa:	4b17      	ldr	r3, [pc, #92]	; (8003a58 <HAL_TIM_Encoder_MspInit+0xec>)
 80039fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039fe:	f043 0302 	orr.w	r3, r3, #2
 8003a02:	6453      	str	r3, [r2, #68]	; 0x44
 8003a04:	4b14      	ldr	r3, [pc, #80]	; (8003a58 <HAL_TIM_Encoder_MspInit+0xec>)
 8003a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	613b      	str	r3, [r7, #16]
 8003a0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a10:	2300      	movs	r3, #0
 8003a12:	60fb      	str	r3, [r7, #12]
 8003a14:	4a10      	ldr	r2, [pc, #64]	; (8003a58 <HAL_TIM_Encoder_MspInit+0xec>)
 8003a16:	4b10      	ldr	r3, [pc, #64]	; (8003a58 <HAL_TIM_Encoder_MspInit+0xec>)
 8003a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1a:	f043 0304 	orr.w	r3, r3, #4
 8003a1e:	6313      	str	r3, [r2, #48]	; 0x30
 8003a20:	4b0d      	ldr	r3, [pc, #52]	; (8003a58 <HAL_TIM_Encoder_MspInit+0xec>)
 8003a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a24:	f003 0304 	and.w	r3, r3, #4
 8003a28:	60fb      	str	r3, [r7, #12]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003a2c:	23c0      	movs	r3, #192	; 0xc0
 8003a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a30:	2302      	movs	r3, #2
 8003a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a34:	2300      	movs	r3, #0
 8003a36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a40:	f107 031c 	add.w	r3, r7, #28
 8003a44:	4619      	mov	r1, r3
 8003a46:	4807      	ldr	r0, [pc, #28]	; (8003a64 <HAL_TIM_Encoder_MspInit+0xf8>)
 8003a48:	f7fd faba 	bl	8000fc0 <HAL_GPIO_Init>
}
 8003a4c:	bf00      	nop
 8003a4e:	3730      	adds	r7, #48	; 0x30
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	40000800 	.word	0x40000800
 8003a58:	40023800 	.word	0x40023800
 8003a5c:	40020c00 	.word	0x40020c00
 8003a60:	40010400 	.word	0x40010400
 8003a64:	40020800 	.word	0x40020800

08003a68 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM13)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a15      	ldr	r2, [pc, #84]	; (8003acc <HAL_TIM_Base_MspInit+0x64>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d10e      	bne.n	8003a98 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	60fb      	str	r3, [r7, #12]
 8003a7e:	4a14      	ldr	r2, [pc, #80]	; (8003ad0 <HAL_TIM_Base_MspInit+0x68>)
 8003a80:	4b13      	ldr	r3, [pc, #76]	; (8003ad0 <HAL_TIM_Base_MspInit+0x68>)
 8003a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a88:	6413      	str	r3, [r2, #64]	; 0x40
 8003a8a:	4b11      	ldr	r3, [pc, #68]	; (8003ad0 <HAL_TIM_Base_MspInit+0x68>)
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a92:	60fb      	str	r3, [r7, #12]
 8003a94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8003a96:	e012      	b.n	8003abe <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM14)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a0d      	ldr	r2, [pc, #52]	; (8003ad4 <HAL_TIM_Base_MspInit+0x6c>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d10d      	bne.n	8003abe <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	60bb      	str	r3, [r7, #8]
 8003aa6:	4a0a      	ldr	r2, [pc, #40]	; (8003ad0 <HAL_TIM_Base_MspInit+0x68>)
 8003aa8:	4b09      	ldr	r3, [pc, #36]	; (8003ad0 <HAL_TIM_Base_MspInit+0x68>)
 8003aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ab2:	4b07      	ldr	r3, [pc, #28]	; (8003ad0 <HAL_TIM_Base_MspInit+0x68>)
 8003ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aba:	60bb      	str	r3, [r7, #8]
 8003abc:	68bb      	ldr	r3, [r7, #8]
}
 8003abe:	bf00      	nop
 8003ac0:	3714      	adds	r7, #20
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	40001c00 	.word	0x40001c00
 8003ad0:	40023800 	.word	0x40023800
 8003ad4:	40002000 	.word	0x40002000

08003ad8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b08a      	sub	sp, #40	; 0x28
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae0:	f107 0314 	add.w	r3, r7, #20
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]
 8003ae8:	605a      	str	r2, [r3, #4]
 8003aea:	609a      	str	r2, [r3, #8]
 8003aec:	60da      	str	r2, [r3, #12]
 8003aee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a25      	ldr	r2, [pc, #148]	; (8003b8c <HAL_TIM_MspPostInit+0xb4>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d11f      	bne.n	8003b3a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003afa:	2300      	movs	r3, #0
 8003afc:	613b      	str	r3, [r7, #16]
 8003afe:	4a24      	ldr	r2, [pc, #144]	; (8003b90 <HAL_TIM_MspPostInit+0xb8>)
 8003b00:	4b23      	ldr	r3, [pc, #140]	; (8003b90 <HAL_TIM_MspPostInit+0xb8>)
 8003b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b04:	f043 0320 	orr.w	r3, r3, #32
 8003b08:	6313      	str	r3, [r2, #48]	; 0x30
 8003b0a:	4b21      	ldr	r3, [pc, #132]	; (8003b90 <HAL_TIM_MspPostInit+0xb8>)
 8003b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0e:	f003 0320 	and.w	r3, r3, #32
 8003b12:	613b      	str	r3, [r7, #16]
 8003b14:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration    
    PF8     ------> TIM13_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003b16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b1c:	2302      	movs	r3, #2
 8003b1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b20:	2300      	movs	r3, #0
 8003b22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b24:	2300      	movs	r3, #0
 8003b26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8003b28:	2309      	movs	r3, #9
 8003b2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003b2c:	f107 0314 	add.w	r3, r7, #20
 8003b30:	4619      	mov	r1, r3
 8003b32:	4818      	ldr	r0, [pc, #96]	; (8003b94 <HAL_TIM_MspPostInit+0xbc>)
 8003b34:	f7fd fa44 	bl	8000fc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8003b38:	e023      	b.n	8003b82 <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM14)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a16      	ldr	r2, [pc, #88]	; (8003b98 <HAL_TIM_MspPostInit+0xc0>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d11e      	bne.n	8003b82 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003b44:	2300      	movs	r3, #0
 8003b46:	60fb      	str	r3, [r7, #12]
 8003b48:	4a11      	ldr	r2, [pc, #68]	; (8003b90 <HAL_TIM_MspPostInit+0xb8>)
 8003b4a:	4b11      	ldr	r3, [pc, #68]	; (8003b90 <HAL_TIM_MspPostInit+0xb8>)
 8003b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4e:	f043 0320 	orr.w	r3, r3, #32
 8003b52:	6313      	str	r3, [r2, #48]	; 0x30
 8003b54:	4b0e      	ldr	r3, [pc, #56]	; (8003b90 <HAL_TIM_MspPostInit+0xb8>)
 8003b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b58:	f003 0320 	and.w	r3, r3, #32
 8003b5c:	60fb      	str	r3, [r7, #12]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003b60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b66:	2302      	movs	r3, #2
 8003b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8003b72:	2309      	movs	r3, #9
 8003b74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003b76:	f107 0314 	add.w	r3, r7, #20
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	4805      	ldr	r0, [pc, #20]	; (8003b94 <HAL_TIM_MspPostInit+0xbc>)
 8003b7e:	f7fd fa1f 	bl	8000fc0 <HAL_GPIO_Init>
}
 8003b82:	bf00      	nop
 8003b84:	3728      	adds	r7, #40	; 0x28
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	40001c00 	.word	0x40001c00
 8003b90:	40023800 	.word	0x40023800
 8003b94:	40021400 	.word	0x40021400
 8003b98:	40002000 	.word	0x40002000

08003b9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003b9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bd4 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003ba0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003ba2:	e003      	b.n	8003bac <LoopCopyDataInit>

08003ba4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003ba4:	4b0c      	ldr	r3, [pc, #48]	; (8003bd8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003ba6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003ba8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003baa:	3104      	adds	r1, #4

08003bac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003bac:	480b      	ldr	r0, [pc, #44]	; (8003bdc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003bae:	4b0c      	ldr	r3, [pc, #48]	; (8003be0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003bb0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003bb2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003bb4:	d3f6      	bcc.n	8003ba4 <CopyDataInit>
  ldr  r2, =_sbss
 8003bb6:	4a0b      	ldr	r2, [pc, #44]	; (8003be4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003bb8:	e002      	b.n	8003bc0 <LoopFillZerobss>

08003bba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003bba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003bbc:	f842 3b04 	str.w	r3, [r2], #4

08003bc0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003bc0:	4b09      	ldr	r3, [pc, #36]	; (8003be8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003bc2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003bc4:	d3f9      	bcc.n	8003bba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003bc6:	f7ff fd53 	bl	8003670 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bca:	f000 f817 	bl	8003bfc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003bce:	f7ff faab 	bl	8003128 <main>
  bx  lr    
 8003bd2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003bd4:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003bd8:	08004634 	.word	0x08004634
  ldr  r0, =_sdata
 8003bdc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003be0:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8003be4:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8003be8:	20000600 	.word	0x20000600

08003bec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bec:	e7fe      	b.n	8003bec <ADC_IRQHandler>
	...

08003bf0 <__errno>:
 8003bf0:	4b01      	ldr	r3, [pc, #4]	; (8003bf8 <__errno+0x8>)
 8003bf2:	6818      	ldr	r0, [r3, #0]
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop
 8003bf8:	2000000c 	.word	0x2000000c

08003bfc <__libc_init_array>:
 8003bfc:	b570      	push	{r4, r5, r6, lr}
 8003bfe:	4e0d      	ldr	r6, [pc, #52]	; (8003c34 <__libc_init_array+0x38>)
 8003c00:	4c0d      	ldr	r4, [pc, #52]	; (8003c38 <__libc_init_array+0x3c>)
 8003c02:	1ba4      	subs	r4, r4, r6
 8003c04:	10a4      	asrs	r4, r4, #2
 8003c06:	2500      	movs	r5, #0
 8003c08:	42a5      	cmp	r5, r4
 8003c0a:	d109      	bne.n	8003c20 <__libc_init_array+0x24>
 8003c0c:	4e0b      	ldr	r6, [pc, #44]	; (8003c3c <__libc_init_array+0x40>)
 8003c0e:	4c0c      	ldr	r4, [pc, #48]	; (8003c40 <__libc_init_array+0x44>)
 8003c10:	f000 fc8e 	bl	8004530 <_init>
 8003c14:	1ba4      	subs	r4, r4, r6
 8003c16:	10a4      	asrs	r4, r4, #2
 8003c18:	2500      	movs	r5, #0
 8003c1a:	42a5      	cmp	r5, r4
 8003c1c:	d105      	bne.n	8003c2a <__libc_init_array+0x2e>
 8003c1e:	bd70      	pop	{r4, r5, r6, pc}
 8003c20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c24:	4798      	blx	r3
 8003c26:	3501      	adds	r5, #1
 8003c28:	e7ee      	b.n	8003c08 <__libc_init_array+0xc>
 8003c2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c2e:	4798      	blx	r3
 8003c30:	3501      	adds	r5, #1
 8003c32:	e7f2      	b.n	8003c1a <__libc_init_array+0x1e>
 8003c34:	0800462c 	.word	0x0800462c
 8003c38:	0800462c 	.word	0x0800462c
 8003c3c:	0800462c 	.word	0x0800462c
 8003c40:	08004630 	.word	0x08004630

08003c44 <memset>:
 8003c44:	4402      	add	r2, r0
 8003c46:	4603      	mov	r3, r0
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d100      	bne.n	8003c4e <memset+0xa>
 8003c4c:	4770      	bx	lr
 8003c4e:	f803 1b01 	strb.w	r1, [r3], #1
 8003c52:	e7f9      	b.n	8003c48 <memset+0x4>

08003c54 <_puts_r>:
 8003c54:	b570      	push	{r4, r5, r6, lr}
 8003c56:	460e      	mov	r6, r1
 8003c58:	4605      	mov	r5, r0
 8003c5a:	b118      	cbz	r0, 8003c64 <_puts_r+0x10>
 8003c5c:	6983      	ldr	r3, [r0, #24]
 8003c5e:	b90b      	cbnz	r3, 8003c64 <_puts_r+0x10>
 8003c60:	f000 fa0e 	bl	8004080 <__sinit>
 8003c64:	69ab      	ldr	r3, [r5, #24]
 8003c66:	68ac      	ldr	r4, [r5, #8]
 8003c68:	b913      	cbnz	r3, 8003c70 <_puts_r+0x1c>
 8003c6a:	4628      	mov	r0, r5
 8003c6c:	f000 fa08 	bl	8004080 <__sinit>
 8003c70:	4b23      	ldr	r3, [pc, #140]	; (8003d00 <_puts_r+0xac>)
 8003c72:	429c      	cmp	r4, r3
 8003c74:	d117      	bne.n	8003ca6 <_puts_r+0x52>
 8003c76:	686c      	ldr	r4, [r5, #4]
 8003c78:	89a3      	ldrh	r3, [r4, #12]
 8003c7a:	071b      	lsls	r3, r3, #28
 8003c7c:	d51d      	bpl.n	8003cba <_puts_r+0x66>
 8003c7e:	6923      	ldr	r3, [r4, #16]
 8003c80:	b1db      	cbz	r3, 8003cba <_puts_r+0x66>
 8003c82:	3e01      	subs	r6, #1
 8003c84:	68a3      	ldr	r3, [r4, #8]
 8003c86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	60a3      	str	r3, [r4, #8]
 8003c8e:	b9e9      	cbnz	r1, 8003ccc <_puts_r+0x78>
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	da2e      	bge.n	8003cf2 <_puts_r+0x9e>
 8003c94:	4622      	mov	r2, r4
 8003c96:	210a      	movs	r1, #10
 8003c98:	4628      	mov	r0, r5
 8003c9a:	f000 f83f 	bl	8003d1c <__swbuf_r>
 8003c9e:	3001      	adds	r0, #1
 8003ca0:	d011      	beq.n	8003cc6 <_puts_r+0x72>
 8003ca2:	200a      	movs	r0, #10
 8003ca4:	bd70      	pop	{r4, r5, r6, pc}
 8003ca6:	4b17      	ldr	r3, [pc, #92]	; (8003d04 <_puts_r+0xb0>)
 8003ca8:	429c      	cmp	r4, r3
 8003caa:	d101      	bne.n	8003cb0 <_puts_r+0x5c>
 8003cac:	68ac      	ldr	r4, [r5, #8]
 8003cae:	e7e3      	b.n	8003c78 <_puts_r+0x24>
 8003cb0:	4b15      	ldr	r3, [pc, #84]	; (8003d08 <_puts_r+0xb4>)
 8003cb2:	429c      	cmp	r4, r3
 8003cb4:	bf08      	it	eq
 8003cb6:	68ec      	ldreq	r4, [r5, #12]
 8003cb8:	e7de      	b.n	8003c78 <_puts_r+0x24>
 8003cba:	4621      	mov	r1, r4
 8003cbc:	4628      	mov	r0, r5
 8003cbe:	f000 f87f 	bl	8003dc0 <__swsetup_r>
 8003cc2:	2800      	cmp	r0, #0
 8003cc4:	d0dd      	beq.n	8003c82 <_puts_r+0x2e>
 8003cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8003cca:	bd70      	pop	{r4, r5, r6, pc}
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	da04      	bge.n	8003cda <_puts_r+0x86>
 8003cd0:	69a2      	ldr	r2, [r4, #24]
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	db06      	blt.n	8003ce4 <_puts_r+0x90>
 8003cd6:	290a      	cmp	r1, #10
 8003cd8:	d004      	beq.n	8003ce4 <_puts_r+0x90>
 8003cda:	6823      	ldr	r3, [r4, #0]
 8003cdc:	1c5a      	adds	r2, r3, #1
 8003cde:	6022      	str	r2, [r4, #0]
 8003ce0:	7019      	strb	r1, [r3, #0]
 8003ce2:	e7cf      	b.n	8003c84 <_puts_r+0x30>
 8003ce4:	4622      	mov	r2, r4
 8003ce6:	4628      	mov	r0, r5
 8003ce8:	f000 f818 	bl	8003d1c <__swbuf_r>
 8003cec:	3001      	adds	r0, #1
 8003cee:	d1c9      	bne.n	8003c84 <_puts_r+0x30>
 8003cf0:	e7e9      	b.n	8003cc6 <_puts_r+0x72>
 8003cf2:	6823      	ldr	r3, [r4, #0]
 8003cf4:	200a      	movs	r0, #10
 8003cf6:	1c5a      	adds	r2, r3, #1
 8003cf8:	6022      	str	r2, [r4, #0]
 8003cfa:	7018      	strb	r0, [r3, #0]
 8003cfc:	bd70      	pop	{r4, r5, r6, pc}
 8003cfe:	bf00      	nop
 8003d00:	080045e4 	.word	0x080045e4
 8003d04:	08004604 	.word	0x08004604
 8003d08:	080045c4 	.word	0x080045c4

08003d0c <puts>:
 8003d0c:	4b02      	ldr	r3, [pc, #8]	; (8003d18 <puts+0xc>)
 8003d0e:	4601      	mov	r1, r0
 8003d10:	6818      	ldr	r0, [r3, #0]
 8003d12:	f7ff bf9f 	b.w	8003c54 <_puts_r>
 8003d16:	bf00      	nop
 8003d18:	2000000c 	.word	0x2000000c

08003d1c <__swbuf_r>:
 8003d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d1e:	460e      	mov	r6, r1
 8003d20:	4614      	mov	r4, r2
 8003d22:	4605      	mov	r5, r0
 8003d24:	b118      	cbz	r0, 8003d2e <__swbuf_r+0x12>
 8003d26:	6983      	ldr	r3, [r0, #24]
 8003d28:	b90b      	cbnz	r3, 8003d2e <__swbuf_r+0x12>
 8003d2a:	f000 f9a9 	bl	8004080 <__sinit>
 8003d2e:	4b21      	ldr	r3, [pc, #132]	; (8003db4 <__swbuf_r+0x98>)
 8003d30:	429c      	cmp	r4, r3
 8003d32:	d12a      	bne.n	8003d8a <__swbuf_r+0x6e>
 8003d34:	686c      	ldr	r4, [r5, #4]
 8003d36:	69a3      	ldr	r3, [r4, #24]
 8003d38:	60a3      	str	r3, [r4, #8]
 8003d3a:	89a3      	ldrh	r3, [r4, #12]
 8003d3c:	071a      	lsls	r2, r3, #28
 8003d3e:	d52e      	bpl.n	8003d9e <__swbuf_r+0x82>
 8003d40:	6923      	ldr	r3, [r4, #16]
 8003d42:	b363      	cbz	r3, 8003d9e <__swbuf_r+0x82>
 8003d44:	6923      	ldr	r3, [r4, #16]
 8003d46:	6820      	ldr	r0, [r4, #0]
 8003d48:	1ac0      	subs	r0, r0, r3
 8003d4a:	6963      	ldr	r3, [r4, #20]
 8003d4c:	b2f6      	uxtb	r6, r6
 8003d4e:	4298      	cmp	r0, r3
 8003d50:	4637      	mov	r7, r6
 8003d52:	db04      	blt.n	8003d5e <__swbuf_r+0x42>
 8003d54:	4621      	mov	r1, r4
 8003d56:	4628      	mov	r0, r5
 8003d58:	f000 f928 	bl	8003fac <_fflush_r>
 8003d5c:	bb28      	cbnz	r0, 8003daa <__swbuf_r+0x8e>
 8003d5e:	68a3      	ldr	r3, [r4, #8]
 8003d60:	3b01      	subs	r3, #1
 8003d62:	60a3      	str	r3, [r4, #8]
 8003d64:	6823      	ldr	r3, [r4, #0]
 8003d66:	1c5a      	adds	r2, r3, #1
 8003d68:	6022      	str	r2, [r4, #0]
 8003d6a:	701e      	strb	r6, [r3, #0]
 8003d6c:	6963      	ldr	r3, [r4, #20]
 8003d6e:	3001      	adds	r0, #1
 8003d70:	4298      	cmp	r0, r3
 8003d72:	d004      	beq.n	8003d7e <__swbuf_r+0x62>
 8003d74:	89a3      	ldrh	r3, [r4, #12]
 8003d76:	07db      	lsls	r3, r3, #31
 8003d78:	d519      	bpl.n	8003dae <__swbuf_r+0x92>
 8003d7a:	2e0a      	cmp	r6, #10
 8003d7c:	d117      	bne.n	8003dae <__swbuf_r+0x92>
 8003d7e:	4621      	mov	r1, r4
 8003d80:	4628      	mov	r0, r5
 8003d82:	f000 f913 	bl	8003fac <_fflush_r>
 8003d86:	b190      	cbz	r0, 8003dae <__swbuf_r+0x92>
 8003d88:	e00f      	b.n	8003daa <__swbuf_r+0x8e>
 8003d8a:	4b0b      	ldr	r3, [pc, #44]	; (8003db8 <__swbuf_r+0x9c>)
 8003d8c:	429c      	cmp	r4, r3
 8003d8e:	d101      	bne.n	8003d94 <__swbuf_r+0x78>
 8003d90:	68ac      	ldr	r4, [r5, #8]
 8003d92:	e7d0      	b.n	8003d36 <__swbuf_r+0x1a>
 8003d94:	4b09      	ldr	r3, [pc, #36]	; (8003dbc <__swbuf_r+0xa0>)
 8003d96:	429c      	cmp	r4, r3
 8003d98:	bf08      	it	eq
 8003d9a:	68ec      	ldreq	r4, [r5, #12]
 8003d9c:	e7cb      	b.n	8003d36 <__swbuf_r+0x1a>
 8003d9e:	4621      	mov	r1, r4
 8003da0:	4628      	mov	r0, r5
 8003da2:	f000 f80d 	bl	8003dc0 <__swsetup_r>
 8003da6:	2800      	cmp	r0, #0
 8003da8:	d0cc      	beq.n	8003d44 <__swbuf_r+0x28>
 8003daa:	f04f 37ff 	mov.w	r7, #4294967295
 8003dae:	4638      	mov	r0, r7
 8003db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003db2:	bf00      	nop
 8003db4:	080045e4 	.word	0x080045e4
 8003db8:	08004604 	.word	0x08004604
 8003dbc:	080045c4 	.word	0x080045c4

08003dc0 <__swsetup_r>:
 8003dc0:	4b32      	ldr	r3, [pc, #200]	; (8003e8c <__swsetup_r+0xcc>)
 8003dc2:	b570      	push	{r4, r5, r6, lr}
 8003dc4:	681d      	ldr	r5, [r3, #0]
 8003dc6:	4606      	mov	r6, r0
 8003dc8:	460c      	mov	r4, r1
 8003dca:	b125      	cbz	r5, 8003dd6 <__swsetup_r+0x16>
 8003dcc:	69ab      	ldr	r3, [r5, #24]
 8003dce:	b913      	cbnz	r3, 8003dd6 <__swsetup_r+0x16>
 8003dd0:	4628      	mov	r0, r5
 8003dd2:	f000 f955 	bl	8004080 <__sinit>
 8003dd6:	4b2e      	ldr	r3, [pc, #184]	; (8003e90 <__swsetup_r+0xd0>)
 8003dd8:	429c      	cmp	r4, r3
 8003dda:	d10f      	bne.n	8003dfc <__swsetup_r+0x3c>
 8003ddc:	686c      	ldr	r4, [r5, #4]
 8003dde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003de2:	b29a      	uxth	r2, r3
 8003de4:	0715      	lsls	r5, r2, #28
 8003de6:	d42c      	bmi.n	8003e42 <__swsetup_r+0x82>
 8003de8:	06d0      	lsls	r0, r2, #27
 8003dea:	d411      	bmi.n	8003e10 <__swsetup_r+0x50>
 8003dec:	2209      	movs	r2, #9
 8003dee:	6032      	str	r2, [r6, #0]
 8003df0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003df4:	81a3      	strh	r3, [r4, #12]
 8003df6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dfa:	bd70      	pop	{r4, r5, r6, pc}
 8003dfc:	4b25      	ldr	r3, [pc, #148]	; (8003e94 <__swsetup_r+0xd4>)
 8003dfe:	429c      	cmp	r4, r3
 8003e00:	d101      	bne.n	8003e06 <__swsetup_r+0x46>
 8003e02:	68ac      	ldr	r4, [r5, #8]
 8003e04:	e7eb      	b.n	8003dde <__swsetup_r+0x1e>
 8003e06:	4b24      	ldr	r3, [pc, #144]	; (8003e98 <__swsetup_r+0xd8>)
 8003e08:	429c      	cmp	r4, r3
 8003e0a:	bf08      	it	eq
 8003e0c:	68ec      	ldreq	r4, [r5, #12]
 8003e0e:	e7e6      	b.n	8003dde <__swsetup_r+0x1e>
 8003e10:	0751      	lsls	r1, r2, #29
 8003e12:	d512      	bpl.n	8003e3a <__swsetup_r+0x7a>
 8003e14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e16:	b141      	cbz	r1, 8003e2a <__swsetup_r+0x6a>
 8003e18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e1c:	4299      	cmp	r1, r3
 8003e1e:	d002      	beq.n	8003e26 <__swsetup_r+0x66>
 8003e20:	4630      	mov	r0, r6
 8003e22:	f000 fa1b 	bl	800425c <_free_r>
 8003e26:	2300      	movs	r3, #0
 8003e28:	6363      	str	r3, [r4, #52]	; 0x34
 8003e2a:	89a3      	ldrh	r3, [r4, #12]
 8003e2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003e30:	81a3      	strh	r3, [r4, #12]
 8003e32:	2300      	movs	r3, #0
 8003e34:	6063      	str	r3, [r4, #4]
 8003e36:	6923      	ldr	r3, [r4, #16]
 8003e38:	6023      	str	r3, [r4, #0]
 8003e3a:	89a3      	ldrh	r3, [r4, #12]
 8003e3c:	f043 0308 	orr.w	r3, r3, #8
 8003e40:	81a3      	strh	r3, [r4, #12]
 8003e42:	6923      	ldr	r3, [r4, #16]
 8003e44:	b94b      	cbnz	r3, 8003e5a <__swsetup_r+0x9a>
 8003e46:	89a3      	ldrh	r3, [r4, #12]
 8003e48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003e4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e50:	d003      	beq.n	8003e5a <__swsetup_r+0x9a>
 8003e52:	4621      	mov	r1, r4
 8003e54:	4630      	mov	r0, r6
 8003e56:	f000 f9c1 	bl	80041dc <__smakebuf_r>
 8003e5a:	89a2      	ldrh	r2, [r4, #12]
 8003e5c:	f012 0301 	ands.w	r3, r2, #1
 8003e60:	d00c      	beq.n	8003e7c <__swsetup_r+0xbc>
 8003e62:	2300      	movs	r3, #0
 8003e64:	60a3      	str	r3, [r4, #8]
 8003e66:	6963      	ldr	r3, [r4, #20]
 8003e68:	425b      	negs	r3, r3
 8003e6a:	61a3      	str	r3, [r4, #24]
 8003e6c:	6923      	ldr	r3, [r4, #16]
 8003e6e:	b953      	cbnz	r3, 8003e86 <__swsetup_r+0xc6>
 8003e70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e74:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003e78:	d1ba      	bne.n	8003df0 <__swsetup_r+0x30>
 8003e7a:	bd70      	pop	{r4, r5, r6, pc}
 8003e7c:	0792      	lsls	r2, r2, #30
 8003e7e:	bf58      	it	pl
 8003e80:	6963      	ldrpl	r3, [r4, #20]
 8003e82:	60a3      	str	r3, [r4, #8]
 8003e84:	e7f2      	b.n	8003e6c <__swsetup_r+0xac>
 8003e86:	2000      	movs	r0, #0
 8003e88:	e7f7      	b.n	8003e7a <__swsetup_r+0xba>
 8003e8a:	bf00      	nop
 8003e8c:	2000000c 	.word	0x2000000c
 8003e90:	080045e4 	.word	0x080045e4
 8003e94:	08004604 	.word	0x08004604
 8003e98:	080045c4 	.word	0x080045c4

08003e9c <__sflush_r>:
 8003e9c:	898a      	ldrh	r2, [r1, #12]
 8003e9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ea2:	4605      	mov	r5, r0
 8003ea4:	0710      	lsls	r0, r2, #28
 8003ea6:	460c      	mov	r4, r1
 8003ea8:	d45a      	bmi.n	8003f60 <__sflush_r+0xc4>
 8003eaa:	684b      	ldr	r3, [r1, #4]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	dc05      	bgt.n	8003ebc <__sflush_r+0x20>
 8003eb0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	dc02      	bgt.n	8003ebc <__sflush_r+0x20>
 8003eb6:	2000      	movs	r0, #0
 8003eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ebc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003ebe:	2e00      	cmp	r6, #0
 8003ec0:	d0f9      	beq.n	8003eb6 <__sflush_r+0x1a>
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003ec8:	682f      	ldr	r7, [r5, #0]
 8003eca:	602b      	str	r3, [r5, #0]
 8003ecc:	d033      	beq.n	8003f36 <__sflush_r+0x9a>
 8003ece:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003ed0:	89a3      	ldrh	r3, [r4, #12]
 8003ed2:	075a      	lsls	r2, r3, #29
 8003ed4:	d505      	bpl.n	8003ee2 <__sflush_r+0x46>
 8003ed6:	6863      	ldr	r3, [r4, #4]
 8003ed8:	1ac0      	subs	r0, r0, r3
 8003eda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003edc:	b10b      	cbz	r3, 8003ee2 <__sflush_r+0x46>
 8003ede:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ee0:	1ac0      	subs	r0, r0, r3
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003ee8:	6a21      	ldr	r1, [r4, #32]
 8003eea:	4628      	mov	r0, r5
 8003eec:	47b0      	blx	r6
 8003eee:	1c43      	adds	r3, r0, #1
 8003ef0:	89a3      	ldrh	r3, [r4, #12]
 8003ef2:	d106      	bne.n	8003f02 <__sflush_r+0x66>
 8003ef4:	6829      	ldr	r1, [r5, #0]
 8003ef6:	291d      	cmp	r1, #29
 8003ef8:	d84b      	bhi.n	8003f92 <__sflush_r+0xf6>
 8003efa:	4a2b      	ldr	r2, [pc, #172]	; (8003fa8 <__sflush_r+0x10c>)
 8003efc:	40ca      	lsrs	r2, r1
 8003efe:	07d6      	lsls	r6, r2, #31
 8003f00:	d547      	bpl.n	8003f92 <__sflush_r+0xf6>
 8003f02:	2200      	movs	r2, #0
 8003f04:	6062      	str	r2, [r4, #4]
 8003f06:	04d9      	lsls	r1, r3, #19
 8003f08:	6922      	ldr	r2, [r4, #16]
 8003f0a:	6022      	str	r2, [r4, #0]
 8003f0c:	d504      	bpl.n	8003f18 <__sflush_r+0x7c>
 8003f0e:	1c42      	adds	r2, r0, #1
 8003f10:	d101      	bne.n	8003f16 <__sflush_r+0x7a>
 8003f12:	682b      	ldr	r3, [r5, #0]
 8003f14:	b903      	cbnz	r3, 8003f18 <__sflush_r+0x7c>
 8003f16:	6560      	str	r0, [r4, #84]	; 0x54
 8003f18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f1a:	602f      	str	r7, [r5, #0]
 8003f1c:	2900      	cmp	r1, #0
 8003f1e:	d0ca      	beq.n	8003eb6 <__sflush_r+0x1a>
 8003f20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003f24:	4299      	cmp	r1, r3
 8003f26:	d002      	beq.n	8003f2e <__sflush_r+0x92>
 8003f28:	4628      	mov	r0, r5
 8003f2a:	f000 f997 	bl	800425c <_free_r>
 8003f2e:	2000      	movs	r0, #0
 8003f30:	6360      	str	r0, [r4, #52]	; 0x34
 8003f32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f36:	6a21      	ldr	r1, [r4, #32]
 8003f38:	2301      	movs	r3, #1
 8003f3a:	4628      	mov	r0, r5
 8003f3c:	47b0      	blx	r6
 8003f3e:	1c41      	adds	r1, r0, #1
 8003f40:	d1c6      	bne.n	8003ed0 <__sflush_r+0x34>
 8003f42:	682b      	ldr	r3, [r5, #0]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d0c3      	beq.n	8003ed0 <__sflush_r+0x34>
 8003f48:	2b1d      	cmp	r3, #29
 8003f4a:	d001      	beq.n	8003f50 <__sflush_r+0xb4>
 8003f4c:	2b16      	cmp	r3, #22
 8003f4e:	d101      	bne.n	8003f54 <__sflush_r+0xb8>
 8003f50:	602f      	str	r7, [r5, #0]
 8003f52:	e7b0      	b.n	8003eb6 <__sflush_r+0x1a>
 8003f54:	89a3      	ldrh	r3, [r4, #12]
 8003f56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f5a:	81a3      	strh	r3, [r4, #12]
 8003f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f60:	690f      	ldr	r7, [r1, #16]
 8003f62:	2f00      	cmp	r7, #0
 8003f64:	d0a7      	beq.n	8003eb6 <__sflush_r+0x1a>
 8003f66:	0793      	lsls	r3, r2, #30
 8003f68:	680e      	ldr	r6, [r1, #0]
 8003f6a:	bf08      	it	eq
 8003f6c:	694b      	ldreq	r3, [r1, #20]
 8003f6e:	600f      	str	r7, [r1, #0]
 8003f70:	bf18      	it	ne
 8003f72:	2300      	movne	r3, #0
 8003f74:	eba6 0807 	sub.w	r8, r6, r7
 8003f78:	608b      	str	r3, [r1, #8]
 8003f7a:	f1b8 0f00 	cmp.w	r8, #0
 8003f7e:	dd9a      	ble.n	8003eb6 <__sflush_r+0x1a>
 8003f80:	4643      	mov	r3, r8
 8003f82:	463a      	mov	r2, r7
 8003f84:	6a21      	ldr	r1, [r4, #32]
 8003f86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003f88:	4628      	mov	r0, r5
 8003f8a:	47b0      	blx	r6
 8003f8c:	2800      	cmp	r0, #0
 8003f8e:	dc07      	bgt.n	8003fa0 <__sflush_r+0x104>
 8003f90:	89a3      	ldrh	r3, [r4, #12]
 8003f92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f96:	81a3      	strh	r3, [r4, #12]
 8003f98:	f04f 30ff 	mov.w	r0, #4294967295
 8003f9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fa0:	4407      	add	r7, r0
 8003fa2:	eba8 0800 	sub.w	r8, r8, r0
 8003fa6:	e7e8      	b.n	8003f7a <__sflush_r+0xde>
 8003fa8:	20400001 	.word	0x20400001

08003fac <_fflush_r>:
 8003fac:	b538      	push	{r3, r4, r5, lr}
 8003fae:	690b      	ldr	r3, [r1, #16]
 8003fb0:	4605      	mov	r5, r0
 8003fb2:	460c      	mov	r4, r1
 8003fb4:	b1db      	cbz	r3, 8003fee <_fflush_r+0x42>
 8003fb6:	b118      	cbz	r0, 8003fc0 <_fflush_r+0x14>
 8003fb8:	6983      	ldr	r3, [r0, #24]
 8003fba:	b90b      	cbnz	r3, 8003fc0 <_fflush_r+0x14>
 8003fbc:	f000 f860 	bl	8004080 <__sinit>
 8003fc0:	4b0c      	ldr	r3, [pc, #48]	; (8003ff4 <_fflush_r+0x48>)
 8003fc2:	429c      	cmp	r4, r3
 8003fc4:	d109      	bne.n	8003fda <_fflush_r+0x2e>
 8003fc6:	686c      	ldr	r4, [r5, #4]
 8003fc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fcc:	b17b      	cbz	r3, 8003fee <_fflush_r+0x42>
 8003fce:	4621      	mov	r1, r4
 8003fd0:	4628      	mov	r0, r5
 8003fd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003fd6:	f7ff bf61 	b.w	8003e9c <__sflush_r>
 8003fda:	4b07      	ldr	r3, [pc, #28]	; (8003ff8 <_fflush_r+0x4c>)
 8003fdc:	429c      	cmp	r4, r3
 8003fde:	d101      	bne.n	8003fe4 <_fflush_r+0x38>
 8003fe0:	68ac      	ldr	r4, [r5, #8]
 8003fe2:	e7f1      	b.n	8003fc8 <_fflush_r+0x1c>
 8003fe4:	4b05      	ldr	r3, [pc, #20]	; (8003ffc <_fflush_r+0x50>)
 8003fe6:	429c      	cmp	r4, r3
 8003fe8:	bf08      	it	eq
 8003fea:	68ec      	ldreq	r4, [r5, #12]
 8003fec:	e7ec      	b.n	8003fc8 <_fflush_r+0x1c>
 8003fee:	2000      	movs	r0, #0
 8003ff0:	bd38      	pop	{r3, r4, r5, pc}
 8003ff2:	bf00      	nop
 8003ff4:	080045e4 	.word	0x080045e4
 8003ff8:	08004604 	.word	0x08004604
 8003ffc:	080045c4 	.word	0x080045c4

08004000 <_cleanup_r>:
 8004000:	4901      	ldr	r1, [pc, #4]	; (8004008 <_cleanup_r+0x8>)
 8004002:	f000 b8a9 	b.w	8004158 <_fwalk_reent>
 8004006:	bf00      	nop
 8004008:	08003fad 	.word	0x08003fad

0800400c <std.isra.0>:
 800400c:	2300      	movs	r3, #0
 800400e:	b510      	push	{r4, lr}
 8004010:	4604      	mov	r4, r0
 8004012:	6003      	str	r3, [r0, #0]
 8004014:	6043      	str	r3, [r0, #4]
 8004016:	6083      	str	r3, [r0, #8]
 8004018:	8181      	strh	r1, [r0, #12]
 800401a:	6643      	str	r3, [r0, #100]	; 0x64
 800401c:	81c2      	strh	r2, [r0, #14]
 800401e:	6103      	str	r3, [r0, #16]
 8004020:	6143      	str	r3, [r0, #20]
 8004022:	6183      	str	r3, [r0, #24]
 8004024:	4619      	mov	r1, r3
 8004026:	2208      	movs	r2, #8
 8004028:	305c      	adds	r0, #92	; 0x5c
 800402a:	f7ff fe0b 	bl	8003c44 <memset>
 800402e:	4b05      	ldr	r3, [pc, #20]	; (8004044 <std.isra.0+0x38>)
 8004030:	6263      	str	r3, [r4, #36]	; 0x24
 8004032:	4b05      	ldr	r3, [pc, #20]	; (8004048 <std.isra.0+0x3c>)
 8004034:	62a3      	str	r3, [r4, #40]	; 0x28
 8004036:	4b05      	ldr	r3, [pc, #20]	; (800404c <std.isra.0+0x40>)
 8004038:	62e3      	str	r3, [r4, #44]	; 0x2c
 800403a:	4b05      	ldr	r3, [pc, #20]	; (8004050 <std.isra.0+0x44>)
 800403c:	6224      	str	r4, [r4, #32]
 800403e:	6323      	str	r3, [r4, #48]	; 0x30
 8004040:	bd10      	pop	{r4, pc}
 8004042:	bf00      	nop
 8004044:	080043d5 	.word	0x080043d5
 8004048:	080043f7 	.word	0x080043f7
 800404c:	0800442f 	.word	0x0800442f
 8004050:	08004453 	.word	0x08004453

08004054 <__sfmoreglue>:
 8004054:	b570      	push	{r4, r5, r6, lr}
 8004056:	1e4a      	subs	r2, r1, #1
 8004058:	2568      	movs	r5, #104	; 0x68
 800405a:	4355      	muls	r5, r2
 800405c:	460e      	mov	r6, r1
 800405e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004062:	f000 f949 	bl	80042f8 <_malloc_r>
 8004066:	4604      	mov	r4, r0
 8004068:	b140      	cbz	r0, 800407c <__sfmoreglue+0x28>
 800406a:	2100      	movs	r1, #0
 800406c:	e880 0042 	stmia.w	r0, {r1, r6}
 8004070:	300c      	adds	r0, #12
 8004072:	60a0      	str	r0, [r4, #8]
 8004074:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004078:	f7ff fde4 	bl	8003c44 <memset>
 800407c:	4620      	mov	r0, r4
 800407e:	bd70      	pop	{r4, r5, r6, pc}

08004080 <__sinit>:
 8004080:	6983      	ldr	r3, [r0, #24]
 8004082:	b510      	push	{r4, lr}
 8004084:	4604      	mov	r4, r0
 8004086:	bb33      	cbnz	r3, 80040d6 <__sinit+0x56>
 8004088:	6483      	str	r3, [r0, #72]	; 0x48
 800408a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800408c:	6503      	str	r3, [r0, #80]	; 0x50
 800408e:	4b12      	ldr	r3, [pc, #72]	; (80040d8 <__sinit+0x58>)
 8004090:	4a12      	ldr	r2, [pc, #72]	; (80040dc <__sinit+0x5c>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	6282      	str	r2, [r0, #40]	; 0x28
 8004096:	4298      	cmp	r0, r3
 8004098:	bf04      	itt	eq
 800409a:	2301      	moveq	r3, #1
 800409c:	6183      	streq	r3, [r0, #24]
 800409e:	f000 f81f 	bl	80040e0 <__sfp>
 80040a2:	6060      	str	r0, [r4, #4]
 80040a4:	4620      	mov	r0, r4
 80040a6:	f000 f81b 	bl	80040e0 <__sfp>
 80040aa:	60a0      	str	r0, [r4, #8]
 80040ac:	4620      	mov	r0, r4
 80040ae:	f000 f817 	bl	80040e0 <__sfp>
 80040b2:	2200      	movs	r2, #0
 80040b4:	60e0      	str	r0, [r4, #12]
 80040b6:	2104      	movs	r1, #4
 80040b8:	6860      	ldr	r0, [r4, #4]
 80040ba:	f7ff ffa7 	bl	800400c <std.isra.0>
 80040be:	2201      	movs	r2, #1
 80040c0:	2109      	movs	r1, #9
 80040c2:	68a0      	ldr	r0, [r4, #8]
 80040c4:	f7ff ffa2 	bl	800400c <std.isra.0>
 80040c8:	2202      	movs	r2, #2
 80040ca:	2112      	movs	r1, #18
 80040cc:	68e0      	ldr	r0, [r4, #12]
 80040ce:	f7ff ff9d 	bl	800400c <std.isra.0>
 80040d2:	2301      	movs	r3, #1
 80040d4:	61a3      	str	r3, [r4, #24]
 80040d6:	bd10      	pop	{r4, pc}
 80040d8:	080045c0 	.word	0x080045c0
 80040dc:	08004001 	.word	0x08004001

080040e0 <__sfp>:
 80040e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040e2:	4b1c      	ldr	r3, [pc, #112]	; (8004154 <__sfp+0x74>)
 80040e4:	681e      	ldr	r6, [r3, #0]
 80040e6:	69b3      	ldr	r3, [r6, #24]
 80040e8:	4607      	mov	r7, r0
 80040ea:	b913      	cbnz	r3, 80040f2 <__sfp+0x12>
 80040ec:	4630      	mov	r0, r6
 80040ee:	f7ff ffc7 	bl	8004080 <__sinit>
 80040f2:	3648      	adds	r6, #72	; 0x48
 80040f4:	68b4      	ldr	r4, [r6, #8]
 80040f6:	6873      	ldr	r3, [r6, #4]
 80040f8:	3b01      	subs	r3, #1
 80040fa:	d503      	bpl.n	8004104 <__sfp+0x24>
 80040fc:	6833      	ldr	r3, [r6, #0]
 80040fe:	b133      	cbz	r3, 800410e <__sfp+0x2e>
 8004100:	6836      	ldr	r6, [r6, #0]
 8004102:	e7f7      	b.n	80040f4 <__sfp+0x14>
 8004104:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004108:	b16d      	cbz	r5, 8004126 <__sfp+0x46>
 800410a:	3468      	adds	r4, #104	; 0x68
 800410c:	e7f4      	b.n	80040f8 <__sfp+0x18>
 800410e:	2104      	movs	r1, #4
 8004110:	4638      	mov	r0, r7
 8004112:	f7ff ff9f 	bl	8004054 <__sfmoreglue>
 8004116:	6030      	str	r0, [r6, #0]
 8004118:	2800      	cmp	r0, #0
 800411a:	d1f1      	bne.n	8004100 <__sfp+0x20>
 800411c:	230c      	movs	r3, #12
 800411e:	603b      	str	r3, [r7, #0]
 8004120:	4604      	mov	r4, r0
 8004122:	4620      	mov	r0, r4
 8004124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004126:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800412a:	81e3      	strh	r3, [r4, #14]
 800412c:	2301      	movs	r3, #1
 800412e:	81a3      	strh	r3, [r4, #12]
 8004130:	6665      	str	r5, [r4, #100]	; 0x64
 8004132:	6025      	str	r5, [r4, #0]
 8004134:	60a5      	str	r5, [r4, #8]
 8004136:	6065      	str	r5, [r4, #4]
 8004138:	6125      	str	r5, [r4, #16]
 800413a:	6165      	str	r5, [r4, #20]
 800413c:	61a5      	str	r5, [r4, #24]
 800413e:	2208      	movs	r2, #8
 8004140:	4629      	mov	r1, r5
 8004142:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004146:	f7ff fd7d 	bl	8003c44 <memset>
 800414a:	6365      	str	r5, [r4, #52]	; 0x34
 800414c:	63a5      	str	r5, [r4, #56]	; 0x38
 800414e:	64a5      	str	r5, [r4, #72]	; 0x48
 8004150:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004152:	e7e6      	b.n	8004122 <__sfp+0x42>
 8004154:	080045c0 	.word	0x080045c0

08004158 <_fwalk_reent>:
 8004158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800415c:	4680      	mov	r8, r0
 800415e:	4689      	mov	r9, r1
 8004160:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004164:	2600      	movs	r6, #0
 8004166:	b914      	cbnz	r4, 800416e <_fwalk_reent+0x16>
 8004168:	4630      	mov	r0, r6
 800416a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800416e:	68a5      	ldr	r5, [r4, #8]
 8004170:	6867      	ldr	r7, [r4, #4]
 8004172:	3f01      	subs	r7, #1
 8004174:	d501      	bpl.n	800417a <_fwalk_reent+0x22>
 8004176:	6824      	ldr	r4, [r4, #0]
 8004178:	e7f5      	b.n	8004166 <_fwalk_reent+0xe>
 800417a:	89ab      	ldrh	r3, [r5, #12]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d907      	bls.n	8004190 <_fwalk_reent+0x38>
 8004180:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004184:	3301      	adds	r3, #1
 8004186:	d003      	beq.n	8004190 <_fwalk_reent+0x38>
 8004188:	4629      	mov	r1, r5
 800418a:	4640      	mov	r0, r8
 800418c:	47c8      	blx	r9
 800418e:	4306      	orrs	r6, r0
 8004190:	3568      	adds	r5, #104	; 0x68
 8004192:	e7ee      	b.n	8004172 <_fwalk_reent+0x1a>

08004194 <__swhatbuf_r>:
 8004194:	b570      	push	{r4, r5, r6, lr}
 8004196:	460e      	mov	r6, r1
 8004198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800419c:	2900      	cmp	r1, #0
 800419e:	b090      	sub	sp, #64	; 0x40
 80041a0:	4614      	mov	r4, r2
 80041a2:	461d      	mov	r5, r3
 80041a4:	da07      	bge.n	80041b6 <__swhatbuf_r+0x22>
 80041a6:	2300      	movs	r3, #0
 80041a8:	602b      	str	r3, [r5, #0]
 80041aa:	89b3      	ldrh	r3, [r6, #12]
 80041ac:	061a      	lsls	r2, r3, #24
 80041ae:	d410      	bmi.n	80041d2 <__swhatbuf_r+0x3e>
 80041b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041b4:	e00e      	b.n	80041d4 <__swhatbuf_r+0x40>
 80041b6:	aa01      	add	r2, sp, #4
 80041b8:	f000 f972 	bl	80044a0 <_fstat_r>
 80041bc:	2800      	cmp	r0, #0
 80041be:	dbf2      	blt.n	80041a6 <__swhatbuf_r+0x12>
 80041c0:	9a02      	ldr	r2, [sp, #8]
 80041c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80041c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80041ca:	425a      	negs	r2, r3
 80041cc:	415a      	adcs	r2, r3
 80041ce:	602a      	str	r2, [r5, #0]
 80041d0:	e7ee      	b.n	80041b0 <__swhatbuf_r+0x1c>
 80041d2:	2340      	movs	r3, #64	; 0x40
 80041d4:	2000      	movs	r0, #0
 80041d6:	6023      	str	r3, [r4, #0]
 80041d8:	b010      	add	sp, #64	; 0x40
 80041da:	bd70      	pop	{r4, r5, r6, pc}

080041dc <__smakebuf_r>:
 80041dc:	898b      	ldrh	r3, [r1, #12]
 80041de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80041e0:	079d      	lsls	r5, r3, #30
 80041e2:	4606      	mov	r6, r0
 80041e4:	460c      	mov	r4, r1
 80041e6:	d507      	bpl.n	80041f8 <__smakebuf_r+0x1c>
 80041e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80041ec:	6023      	str	r3, [r4, #0]
 80041ee:	6123      	str	r3, [r4, #16]
 80041f0:	2301      	movs	r3, #1
 80041f2:	6163      	str	r3, [r4, #20]
 80041f4:	b002      	add	sp, #8
 80041f6:	bd70      	pop	{r4, r5, r6, pc}
 80041f8:	ab01      	add	r3, sp, #4
 80041fa:	466a      	mov	r2, sp
 80041fc:	f7ff ffca 	bl	8004194 <__swhatbuf_r>
 8004200:	9900      	ldr	r1, [sp, #0]
 8004202:	4605      	mov	r5, r0
 8004204:	4630      	mov	r0, r6
 8004206:	f000 f877 	bl	80042f8 <_malloc_r>
 800420a:	b948      	cbnz	r0, 8004220 <__smakebuf_r+0x44>
 800420c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004210:	059a      	lsls	r2, r3, #22
 8004212:	d4ef      	bmi.n	80041f4 <__smakebuf_r+0x18>
 8004214:	f023 0303 	bic.w	r3, r3, #3
 8004218:	f043 0302 	orr.w	r3, r3, #2
 800421c:	81a3      	strh	r3, [r4, #12]
 800421e:	e7e3      	b.n	80041e8 <__smakebuf_r+0xc>
 8004220:	4b0d      	ldr	r3, [pc, #52]	; (8004258 <__smakebuf_r+0x7c>)
 8004222:	62b3      	str	r3, [r6, #40]	; 0x28
 8004224:	89a3      	ldrh	r3, [r4, #12]
 8004226:	6020      	str	r0, [r4, #0]
 8004228:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800422c:	81a3      	strh	r3, [r4, #12]
 800422e:	9b00      	ldr	r3, [sp, #0]
 8004230:	6163      	str	r3, [r4, #20]
 8004232:	9b01      	ldr	r3, [sp, #4]
 8004234:	6120      	str	r0, [r4, #16]
 8004236:	b15b      	cbz	r3, 8004250 <__smakebuf_r+0x74>
 8004238:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800423c:	4630      	mov	r0, r6
 800423e:	f000 f941 	bl	80044c4 <_isatty_r>
 8004242:	b128      	cbz	r0, 8004250 <__smakebuf_r+0x74>
 8004244:	89a3      	ldrh	r3, [r4, #12]
 8004246:	f023 0303 	bic.w	r3, r3, #3
 800424a:	f043 0301 	orr.w	r3, r3, #1
 800424e:	81a3      	strh	r3, [r4, #12]
 8004250:	89a3      	ldrh	r3, [r4, #12]
 8004252:	431d      	orrs	r5, r3
 8004254:	81a5      	strh	r5, [r4, #12]
 8004256:	e7cd      	b.n	80041f4 <__smakebuf_r+0x18>
 8004258:	08004001 	.word	0x08004001

0800425c <_free_r>:
 800425c:	b538      	push	{r3, r4, r5, lr}
 800425e:	4605      	mov	r5, r0
 8004260:	2900      	cmp	r1, #0
 8004262:	d045      	beq.n	80042f0 <_free_r+0x94>
 8004264:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004268:	1f0c      	subs	r4, r1, #4
 800426a:	2b00      	cmp	r3, #0
 800426c:	bfb8      	it	lt
 800426e:	18e4      	addlt	r4, r4, r3
 8004270:	f000 f94a 	bl	8004508 <__malloc_lock>
 8004274:	4a1f      	ldr	r2, [pc, #124]	; (80042f4 <_free_r+0x98>)
 8004276:	6813      	ldr	r3, [r2, #0]
 8004278:	4610      	mov	r0, r2
 800427a:	b933      	cbnz	r3, 800428a <_free_r+0x2e>
 800427c:	6063      	str	r3, [r4, #4]
 800427e:	6014      	str	r4, [r2, #0]
 8004280:	4628      	mov	r0, r5
 8004282:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004286:	f000 b940 	b.w	800450a <__malloc_unlock>
 800428a:	42a3      	cmp	r3, r4
 800428c:	d90c      	bls.n	80042a8 <_free_r+0x4c>
 800428e:	6821      	ldr	r1, [r4, #0]
 8004290:	1862      	adds	r2, r4, r1
 8004292:	4293      	cmp	r3, r2
 8004294:	bf04      	itt	eq
 8004296:	681a      	ldreq	r2, [r3, #0]
 8004298:	685b      	ldreq	r3, [r3, #4]
 800429a:	6063      	str	r3, [r4, #4]
 800429c:	bf04      	itt	eq
 800429e:	1852      	addeq	r2, r2, r1
 80042a0:	6022      	streq	r2, [r4, #0]
 80042a2:	6004      	str	r4, [r0, #0]
 80042a4:	e7ec      	b.n	8004280 <_free_r+0x24>
 80042a6:	4613      	mov	r3, r2
 80042a8:	685a      	ldr	r2, [r3, #4]
 80042aa:	b10a      	cbz	r2, 80042b0 <_free_r+0x54>
 80042ac:	42a2      	cmp	r2, r4
 80042ae:	d9fa      	bls.n	80042a6 <_free_r+0x4a>
 80042b0:	6819      	ldr	r1, [r3, #0]
 80042b2:	1858      	adds	r0, r3, r1
 80042b4:	42a0      	cmp	r0, r4
 80042b6:	d10b      	bne.n	80042d0 <_free_r+0x74>
 80042b8:	6820      	ldr	r0, [r4, #0]
 80042ba:	4401      	add	r1, r0
 80042bc:	1858      	adds	r0, r3, r1
 80042be:	4282      	cmp	r2, r0
 80042c0:	6019      	str	r1, [r3, #0]
 80042c2:	d1dd      	bne.n	8004280 <_free_r+0x24>
 80042c4:	6810      	ldr	r0, [r2, #0]
 80042c6:	6852      	ldr	r2, [r2, #4]
 80042c8:	605a      	str	r2, [r3, #4]
 80042ca:	4401      	add	r1, r0
 80042cc:	6019      	str	r1, [r3, #0]
 80042ce:	e7d7      	b.n	8004280 <_free_r+0x24>
 80042d0:	d902      	bls.n	80042d8 <_free_r+0x7c>
 80042d2:	230c      	movs	r3, #12
 80042d4:	602b      	str	r3, [r5, #0]
 80042d6:	e7d3      	b.n	8004280 <_free_r+0x24>
 80042d8:	6820      	ldr	r0, [r4, #0]
 80042da:	1821      	adds	r1, r4, r0
 80042dc:	428a      	cmp	r2, r1
 80042de:	bf04      	itt	eq
 80042e0:	6811      	ldreq	r1, [r2, #0]
 80042e2:	6852      	ldreq	r2, [r2, #4]
 80042e4:	6062      	str	r2, [r4, #4]
 80042e6:	bf04      	itt	eq
 80042e8:	1809      	addeq	r1, r1, r0
 80042ea:	6021      	streq	r1, [r4, #0]
 80042ec:	605c      	str	r4, [r3, #4]
 80042ee:	e7c7      	b.n	8004280 <_free_r+0x24>
 80042f0:	bd38      	pop	{r3, r4, r5, pc}
 80042f2:	bf00      	nop
 80042f4:	20000490 	.word	0x20000490

080042f8 <_malloc_r>:
 80042f8:	b570      	push	{r4, r5, r6, lr}
 80042fa:	1ccd      	adds	r5, r1, #3
 80042fc:	f025 0503 	bic.w	r5, r5, #3
 8004300:	3508      	adds	r5, #8
 8004302:	2d0c      	cmp	r5, #12
 8004304:	bf38      	it	cc
 8004306:	250c      	movcc	r5, #12
 8004308:	2d00      	cmp	r5, #0
 800430a:	4606      	mov	r6, r0
 800430c:	db01      	blt.n	8004312 <_malloc_r+0x1a>
 800430e:	42a9      	cmp	r1, r5
 8004310:	d903      	bls.n	800431a <_malloc_r+0x22>
 8004312:	230c      	movs	r3, #12
 8004314:	6033      	str	r3, [r6, #0]
 8004316:	2000      	movs	r0, #0
 8004318:	bd70      	pop	{r4, r5, r6, pc}
 800431a:	f000 f8f5 	bl	8004508 <__malloc_lock>
 800431e:	4a23      	ldr	r2, [pc, #140]	; (80043ac <_malloc_r+0xb4>)
 8004320:	6814      	ldr	r4, [r2, #0]
 8004322:	4621      	mov	r1, r4
 8004324:	b991      	cbnz	r1, 800434c <_malloc_r+0x54>
 8004326:	4c22      	ldr	r4, [pc, #136]	; (80043b0 <_malloc_r+0xb8>)
 8004328:	6823      	ldr	r3, [r4, #0]
 800432a:	b91b      	cbnz	r3, 8004334 <_malloc_r+0x3c>
 800432c:	4630      	mov	r0, r6
 800432e:	f000 f841 	bl	80043b4 <_sbrk_r>
 8004332:	6020      	str	r0, [r4, #0]
 8004334:	4629      	mov	r1, r5
 8004336:	4630      	mov	r0, r6
 8004338:	f000 f83c 	bl	80043b4 <_sbrk_r>
 800433c:	1c43      	adds	r3, r0, #1
 800433e:	d126      	bne.n	800438e <_malloc_r+0x96>
 8004340:	230c      	movs	r3, #12
 8004342:	6033      	str	r3, [r6, #0]
 8004344:	4630      	mov	r0, r6
 8004346:	f000 f8e0 	bl	800450a <__malloc_unlock>
 800434a:	e7e4      	b.n	8004316 <_malloc_r+0x1e>
 800434c:	680b      	ldr	r3, [r1, #0]
 800434e:	1b5b      	subs	r3, r3, r5
 8004350:	d41a      	bmi.n	8004388 <_malloc_r+0x90>
 8004352:	2b0b      	cmp	r3, #11
 8004354:	d90f      	bls.n	8004376 <_malloc_r+0x7e>
 8004356:	600b      	str	r3, [r1, #0]
 8004358:	50cd      	str	r5, [r1, r3]
 800435a:	18cc      	adds	r4, r1, r3
 800435c:	4630      	mov	r0, r6
 800435e:	f000 f8d4 	bl	800450a <__malloc_unlock>
 8004362:	f104 000b 	add.w	r0, r4, #11
 8004366:	1d23      	adds	r3, r4, #4
 8004368:	f020 0007 	bic.w	r0, r0, #7
 800436c:	1ac3      	subs	r3, r0, r3
 800436e:	d01b      	beq.n	80043a8 <_malloc_r+0xb0>
 8004370:	425a      	negs	r2, r3
 8004372:	50e2      	str	r2, [r4, r3]
 8004374:	bd70      	pop	{r4, r5, r6, pc}
 8004376:	428c      	cmp	r4, r1
 8004378:	bf0d      	iteet	eq
 800437a:	6863      	ldreq	r3, [r4, #4]
 800437c:	684b      	ldrne	r3, [r1, #4]
 800437e:	6063      	strne	r3, [r4, #4]
 8004380:	6013      	streq	r3, [r2, #0]
 8004382:	bf18      	it	ne
 8004384:	460c      	movne	r4, r1
 8004386:	e7e9      	b.n	800435c <_malloc_r+0x64>
 8004388:	460c      	mov	r4, r1
 800438a:	6849      	ldr	r1, [r1, #4]
 800438c:	e7ca      	b.n	8004324 <_malloc_r+0x2c>
 800438e:	1cc4      	adds	r4, r0, #3
 8004390:	f024 0403 	bic.w	r4, r4, #3
 8004394:	42a0      	cmp	r0, r4
 8004396:	d005      	beq.n	80043a4 <_malloc_r+0xac>
 8004398:	1a21      	subs	r1, r4, r0
 800439a:	4630      	mov	r0, r6
 800439c:	f000 f80a 	bl	80043b4 <_sbrk_r>
 80043a0:	3001      	adds	r0, #1
 80043a2:	d0cd      	beq.n	8004340 <_malloc_r+0x48>
 80043a4:	6025      	str	r5, [r4, #0]
 80043a6:	e7d9      	b.n	800435c <_malloc_r+0x64>
 80043a8:	bd70      	pop	{r4, r5, r6, pc}
 80043aa:	bf00      	nop
 80043ac:	20000490 	.word	0x20000490
 80043b0:	20000494 	.word	0x20000494

080043b4 <_sbrk_r>:
 80043b4:	b538      	push	{r3, r4, r5, lr}
 80043b6:	4c06      	ldr	r4, [pc, #24]	; (80043d0 <_sbrk_r+0x1c>)
 80043b8:	2300      	movs	r3, #0
 80043ba:	4605      	mov	r5, r0
 80043bc:	4608      	mov	r0, r1
 80043be:	6023      	str	r3, [r4, #0]
 80043c0:	f7ff f8f6 	bl	80035b0 <_sbrk>
 80043c4:	1c43      	adds	r3, r0, #1
 80043c6:	d102      	bne.n	80043ce <_sbrk_r+0x1a>
 80043c8:	6823      	ldr	r3, [r4, #0]
 80043ca:	b103      	cbz	r3, 80043ce <_sbrk_r+0x1a>
 80043cc:	602b      	str	r3, [r5, #0]
 80043ce:	bd38      	pop	{r3, r4, r5, pc}
 80043d0:	200005fc 	.word	0x200005fc

080043d4 <__sread>:
 80043d4:	b510      	push	{r4, lr}
 80043d6:	460c      	mov	r4, r1
 80043d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043dc:	f000 f896 	bl	800450c <_read_r>
 80043e0:	2800      	cmp	r0, #0
 80043e2:	bfab      	itete	ge
 80043e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80043e6:	89a3      	ldrhlt	r3, [r4, #12]
 80043e8:	181b      	addge	r3, r3, r0
 80043ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80043ee:	bfac      	ite	ge
 80043f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80043f2:	81a3      	strhlt	r3, [r4, #12]
 80043f4:	bd10      	pop	{r4, pc}

080043f6 <__swrite>:
 80043f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043fa:	461f      	mov	r7, r3
 80043fc:	898b      	ldrh	r3, [r1, #12]
 80043fe:	05db      	lsls	r3, r3, #23
 8004400:	4605      	mov	r5, r0
 8004402:	460c      	mov	r4, r1
 8004404:	4616      	mov	r6, r2
 8004406:	d505      	bpl.n	8004414 <__swrite+0x1e>
 8004408:	2302      	movs	r3, #2
 800440a:	2200      	movs	r2, #0
 800440c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004410:	f000 f868 	bl	80044e4 <_lseek_r>
 8004414:	89a3      	ldrh	r3, [r4, #12]
 8004416:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800441a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800441e:	81a3      	strh	r3, [r4, #12]
 8004420:	4632      	mov	r2, r6
 8004422:	463b      	mov	r3, r7
 8004424:	4628      	mov	r0, r5
 8004426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800442a:	f000 b817 	b.w	800445c <_write_r>

0800442e <__sseek>:
 800442e:	b510      	push	{r4, lr}
 8004430:	460c      	mov	r4, r1
 8004432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004436:	f000 f855 	bl	80044e4 <_lseek_r>
 800443a:	1c43      	adds	r3, r0, #1
 800443c:	89a3      	ldrh	r3, [r4, #12]
 800443e:	bf15      	itete	ne
 8004440:	6560      	strne	r0, [r4, #84]	; 0x54
 8004442:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004446:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800444a:	81a3      	strheq	r3, [r4, #12]
 800444c:	bf18      	it	ne
 800444e:	81a3      	strhne	r3, [r4, #12]
 8004450:	bd10      	pop	{r4, pc}

08004452 <__sclose>:
 8004452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004456:	f000 b813 	b.w	8004480 <_close_r>
	...

0800445c <_write_r>:
 800445c:	b538      	push	{r3, r4, r5, lr}
 800445e:	4c07      	ldr	r4, [pc, #28]	; (800447c <_write_r+0x20>)
 8004460:	4605      	mov	r5, r0
 8004462:	4608      	mov	r0, r1
 8004464:	4611      	mov	r1, r2
 8004466:	2200      	movs	r2, #0
 8004468:	6022      	str	r2, [r4, #0]
 800446a:	461a      	mov	r2, r3
 800446c:	f7ff f884 	bl	8003578 <_write>
 8004470:	1c43      	adds	r3, r0, #1
 8004472:	d102      	bne.n	800447a <_write_r+0x1e>
 8004474:	6823      	ldr	r3, [r4, #0]
 8004476:	b103      	cbz	r3, 800447a <_write_r+0x1e>
 8004478:	602b      	str	r3, [r5, #0]
 800447a:	bd38      	pop	{r3, r4, r5, pc}
 800447c:	200005fc 	.word	0x200005fc

08004480 <_close_r>:
 8004480:	b538      	push	{r3, r4, r5, lr}
 8004482:	4c06      	ldr	r4, [pc, #24]	; (800449c <_close_r+0x1c>)
 8004484:	2300      	movs	r3, #0
 8004486:	4605      	mov	r5, r0
 8004488:	4608      	mov	r0, r1
 800448a:	6023      	str	r3, [r4, #0]
 800448c:	f7ff f8bc 	bl	8003608 <_close>
 8004490:	1c43      	adds	r3, r0, #1
 8004492:	d102      	bne.n	800449a <_close_r+0x1a>
 8004494:	6823      	ldr	r3, [r4, #0]
 8004496:	b103      	cbz	r3, 800449a <_close_r+0x1a>
 8004498:	602b      	str	r3, [r5, #0]
 800449a:	bd38      	pop	{r3, r4, r5, pc}
 800449c:	200005fc 	.word	0x200005fc

080044a0 <_fstat_r>:
 80044a0:	b538      	push	{r3, r4, r5, lr}
 80044a2:	4c07      	ldr	r4, [pc, #28]	; (80044c0 <_fstat_r+0x20>)
 80044a4:	2300      	movs	r3, #0
 80044a6:	4605      	mov	r5, r0
 80044a8:	4608      	mov	r0, r1
 80044aa:	4611      	mov	r1, r2
 80044ac:	6023      	str	r3, [r4, #0]
 80044ae:	f7ff f8b7 	bl	8003620 <_fstat>
 80044b2:	1c43      	adds	r3, r0, #1
 80044b4:	d102      	bne.n	80044bc <_fstat_r+0x1c>
 80044b6:	6823      	ldr	r3, [r4, #0]
 80044b8:	b103      	cbz	r3, 80044bc <_fstat_r+0x1c>
 80044ba:	602b      	str	r3, [r5, #0]
 80044bc:	bd38      	pop	{r3, r4, r5, pc}
 80044be:	bf00      	nop
 80044c0:	200005fc 	.word	0x200005fc

080044c4 <_isatty_r>:
 80044c4:	b538      	push	{r3, r4, r5, lr}
 80044c6:	4c06      	ldr	r4, [pc, #24]	; (80044e0 <_isatty_r+0x1c>)
 80044c8:	2300      	movs	r3, #0
 80044ca:	4605      	mov	r5, r0
 80044cc:	4608      	mov	r0, r1
 80044ce:	6023      	str	r3, [r4, #0]
 80044d0:	f7ff f8b6 	bl	8003640 <_isatty>
 80044d4:	1c43      	adds	r3, r0, #1
 80044d6:	d102      	bne.n	80044de <_isatty_r+0x1a>
 80044d8:	6823      	ldr	r3, [r4, #0]
 80044da:	b103      	cbz	r3, 80044de <_isatty_r+0x1a>
 80044dc:	602b      	str	r3, [r5, #0]
 80044de:	bd38      	pop	{r3, r4, r5, pc}
 80044e0:	200005fc 	.word	0x200005fc

080044e4 <_lseek_r>:
 80044e4:	b538      	push	{r3, r4, r5, lr}
 80044e6:	4c07      	ldr	r4, [pc, #28]	; (8004504 <_lseek_r+0x20>)
 80044e8:	4605      	mov	r5, r0
 80044ea:	4608      	mov	r0, r1
 80044ec:	4611      	mov	r1, r2
 80044ee:	2200      	movs	r2, #0
 80044f0:	6022      	str	r2, [r4, #0]
 80044f2:	461a      	mov	r2, r3
 80044f4:	f7ff f8af 	bl	8003656 <_lseek>
 80044f8:	1c43      	adds	r3, r0, #1
 80044fa:	d102      	bne.n	8004502 <_lseek_r+0x1e>
 80044fc:	6823      	ldr	r3, [r4, #0]
 80044fe:	b103      	cbz	r3, 8004502 <_lseek_r+0x1e>
 8004500:	602b      	str	r3, [r5, #0]
 8004502:	bd38      	pop	{r3, r4, r5, pc}
 8004504:	200005fc 	.word	0x200005fc

08004508 <__malloc_lock>:
 8004508:	4770      	bx	lr

0800450a <__malloc_unlock>:
 800450a:	4770      	bx	lr

0800450c <_read_r>:
 800450c:	b538      	push	{r3, r4, r5, lr}
 800450e:	4c07      	ldr	r4, [pc, #28]	; (800452c <_read_r+0x20>)
 8004510:	4605      	mov	r5, r0
 8004512:	4608      	mov	r0, r1
 8004514:	4611      	mov	r1, r2
 8004516:	2200      	movs	r2, #0
 8004518:	6022      	str	r2, [r4, #0]
 800451a:	461a      	mov	r2, r3
 800451c:	f7ff f80f 	bl	800353e <_read>
 8004520:	1c43      	adds	r3, r0, #1
 8004522:	d102      	bne.n	800452a <_read_r+0x1e>
 8004524:	6823      	ldr	r3, [r4, #0]
 8004526:	b103      	cbz	r3, 800452a <_read_r+0x1e>
 8004528:	602b      	str	r3, [r5, #0]
 800452a:	bd38      	pop	{r3, r4, r5, pc}
 800452c:	200005fc 	.word	0x200005fc

08004530 <_init>:
 8004530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004532:	bf00      	nop
 8004534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004536:	bc08      	pop	{r3}
 8004538:	469e      	mov	lr, r3
 800453a:	4770      	bx	lr

0800453c <_fini>:
 800453c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800453e:	bf00      	nop
 8004540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004542:	bc08      	pop	{r3}
 8004544:	469e      	mov	lr, r3
 8004546:	4770      	bx	lr
