{
	"design__io": 8,
	"design__die__area": 1602.62,
	"design__core__area": 520.499,
	"design__instance__count": 37,
	"design__instance__area": 317.805,
	"design__instance__count__stdcell": 37,
	"design__instance__area__stdcell": 317.805,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.610577,
	"design__instance__utilization__stdcell": 0.610577,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 7,
	"design__instance__count__class:inverter": 1,
	"design__instance__count__class:sequential_cell": 4,
	"design__instance__count__class:multi_input_combinational_cell": 22,
	"design__instance__displacement__total": 56.123,
	"design__instance__displacement__mean": 1.516,
	"design__instance__displacement__max": 9.075,
	"route__wirelength__estimated": 414.811,
	"design__violations": 0,
	"design__io": 8,
	"design__die__area": 1602.62,
	"design__core__area": 520.499,
	"design__instance__count": 37,
	"design__instance__area": 317.805,
	"design__instance__count__stdcell": 37,
	"design__instance__area__stdcell": 317.805,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.610577,
	"design__instance__utilization__stdcell": 0.610577,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 7,
	"design__instance__count__class:inverter": 1,
	"design__instance__count__class:sequential_cell": 4,
	"design__instance__count__class:multi_input_combinational_cell": 22,
	"flow__warnings__count": 1,
	"flow__errors__count": 0
}