#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13fe0ca70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13fe0c4f0 .scope module, "tb_k_accumulation" "tb_k_accumulation" 3 27;
 .timescale -9 -12;
P_0x13fe04480 .param/l "ARRAY_SIZE" 0 3 30, +C4<00000000000000000000000000000100>;
P_0x13fe044c0 .param/l "CLK" 0 3 29, +C4<00000000000000000000000000001010>;
P_0x13fe04500 .param/l "OP_HALT" 1 3 92, C4<11111111>;
P_0x13fe04540 .param/l "OP_SYNC" 1 3 91, C4<00000100>;
P_0x13fe04580 .param/l "OP_TENSOR" 1 3 89, C4<00000001>;
P_0x13fe045c0 .param/l "OP_VECTOR" 1 3 90, C4<00000010>;
P_0x13fe04600 .param/l "SRAM_WIDTH" 0 3 31, +C4<00000000000000000000000100000000>;
P_0x13fe04640 .param/l "SYNC_MXU" 1 3 98, C4<00000001>;
P_0x13fe04680 .param/l "SYNC_VPU" 1 3 99, C4<00000010>;
P_0x13fe046c0 .param/l "VOP_ADD" 1 3 94, C4<00000001>;
P_0x13fe04700 .param/l "VOP_LOAD" 1 3 95, C4<00110000>;
P_0x13fe04740 .param/l "VOP_STORE" 1 3 96, C4<00110001>;
v0x6000031b2250_0 .net "axi_araddr", 39 0, L_0x6000028e4bd0;  1 drivers
v0x6000031b22e0_0 .net "axi_arlen", 7 0, L_0x6000028e4c40;  1 drivers
v0x6000031b2370_0 .var "axi_arready", 0 0;
v0x6000031b2400_0 .net "axi_arvalid", 0 0, L_0x6000028e4d20;  1 drivers
v0x6000031b2490_0 .net "axi_awaddr", 39 0, L_0x6000028e4930;  1 drivers
v0x6000031b2520_0 .net "axi_awlen", 7 0, L_0x6000028e49a0;  1 drivers
v0x6000031b25b0_0 .var "axi_awready", 0 0;
v0x6000031b2640_0 .net "axi_awvalid", 0 0, L_0x6000028e4a10;  1 drivers
L_0x130052968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000031b26d0_0 .net "axi_bready", 0 0, L_0x130052968;  1 drivers
v0x6000031b2760_0 .var "axi_bresp", 1 0;
v0x6000031b27f0_0 .var "axi_bvalid", 0 0;
v0x6000031b2880_0 .var "axi_rdata", 255 0;
v0x6000031b2910_0 .var "axi_rlast", 0 0;
v0x6000031b29a0_0 .net "axi_rready", 0 0, L_0x6000028e4d90;  1 drivers
v0x6000031b2a30_0 .var "axi_rvalid", 0 0;
v0x6000031b2ac0_0 .net "axi_wdata", 255 0, L_0x6000028e4a80;  1 drivers
v0x6000031b2b50_0 .net "axi_wlast", 0 0, L_0x6000028e4af0;  1 drivers
v0x6000031b2be0_0 .var "axi_wready", 0 0;
v0x6000031b2c70_0 .net "axi_wvalid", 0 0, L_0x6000028e4b60;  1 drivers
v0x6000031b2d00_0 .var "clk", 0 0;
v0x6000031b2d90_0 .var/i "errors", 31 0;
v0x6000031b2e20_0 .var "global_sync_in", 0 0;
v0x6000031b2eb0_0 .var/i "i", 31 0;
v0x6000031b2f40_0 .var/i "j", 31 0;
v0x6000031b2fd0_0 .var "noc_rx_addr", 19 0;
v0x6000031b3060_0 .var "noc_rx_data", 255 0;
v0x6000031b30f0_0 .var "noc_rx_is_instr", 0 0;
v0x6000031b3180_0 .net "noc_rx_ready", 0 0, L_0x6000032ea4e0;  1 drivers
v0x6000031b3210_0 .var "noc_rx_valid", 0 0;
L_0x1300529f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031b32a0_0 .net "noc_tx_addr", 19 0, L_0x1300529f8;  1 drivers
L_0x1300529b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031b3330_0 .net "noc_tx_data", 255 0, L_0x1300529b0;  1 drivers
v0x6000031b33c0_0 .var "noc_tx_ready", 0 0;
L_0x130052a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031b3450_0 .net "noc_tx_valid", 0 0, L_0x130052a40;  1 drivers
v0x6000031b34e0_0 .var "ones_row", 255 0;
v0x6000031b3570_0 .var "result", 255 0;
v0x6000031b3600_0 .var "rst_n", 0 0;
v0x6000031b3690_0 .var "sync_grant", 0 0;
v0x6000031b3720_0 .net "sync_request", 0 0, L_0x6000028e0d90;  1 drivers
v0x6000031b37b0_0 .net "tpc_busy", 0 0, L_0x6000028e0bd0;  1 drivers
v0x6000031b3840_0 .net "tpc_done", 0 0, L_0x6000028e0c40;  1 drivers
v0x6000031b38d0_0 .net "tpc_error", 0 0, L_0x6000028e0d20;  1 drivers
v0x6000031b3960_0 .var "tpc_start", 0 0;
v0x6000031b39f0_0 .var "tpc_start_pc", 19 0;
E_0x6000016a4d40 .event negedge, v0x6000031db720_0;
S_0x13fe0bf70 .scope module, "dut" "tensor_processing_cluster" 3 70, 4 15 0, S_0x13fe0c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x148017200 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x148017240 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x148017280 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x1480172c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x148017300 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x148017340 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x148017380 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x1480173c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x148017400 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x148017440 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x148017480 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x1480174c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x148017500 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x148017540 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x148017580 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x1480175c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x148017600 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000028e0a10 .functor BUFZ 1, v0x6000031bf960_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e4230 .functor OR 1, L_0x6000032f7340, L_0x6000032f7520, C4<0>, C4<0>;
L_0x6000028e42a0 .functor AND 1, L_0x6000028e41c0, L_0x6000028e4230, C4<1>, C4<1>;
L_0x6000028e4310 .functor BUFZ 1, v0x6000031b0a20_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e4380 .functor BUFZ 1, v0x6000031b0510_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e4f50 .functor AND 1, v0x6000031b3210_0, L_0x6000032ea4e0, C4<1>, C4<1>;
L_0x6000028e4fc0 .functor AND 1, L_0x6000028e4f50, L_0x6000032ea580, C4<1>, C4<1>;
v0x6000031bd950_0 .net *"_ivl_24", 19 0, L_0x6000032f6c60;  1 drivers
L_0x130052530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031bd9e0_0 .net *"_ivl_27", 3 0, L_0x130052530;  1 drivers
v0x6000031bda70_0 .net *"_ivl_28", 19 0, L_0x6000032f6d00;  1 drivers
L_0x130052578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031bdb00_0 .net *"_ivl_31", 14 0, L_0x130052578;  1 drivers
L_0x1300525c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031bdb90_0 .net/2u *"_ivl_34", 2 0, L_0x1300525c0;  1 drivers
v0x6000031bdc20_0 .net *"_ivl_38", 19 0, L_0x6000032f6ee0;  1 drivers
L_0x130052608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031bdcb0_0 .net *"_ivl_41", 3 0, L_0x130052608;  1 drivers
v0x6000031bdd40_0 .net *"_ivl_42", 19 0, L_0x6000032f6f80;  1 drivers
L_0x130052650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031bddd0_0 .net *"_ivl_45", 3 0, L_0x130052650;  1 drivers
L_0x130052698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031bde60_0 .net/2u *"_ivl_48", 2 0, L_0x130052698;  1 drivers
v0x6000031bdef0_0 .net *"_ivl_52", 19 0, L_0x6000032f7160;  1 drivers
L_0x1300526e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031bdf80_0 .net *"_ivl_55", 3 0, L_0x1300526e0;  1 drivers
v0x6000031be010_0 .net *"_ivl_56", 19 0, L_0x6000032f7200;  1 drivers
L_0x130052728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031be0a0_0 .net *"_ivl_59", 3 0, L_0x130052728;  1 drivers
L_0x130052770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000031be130_0 .net *"_ivl_63", 127 0, L_0x130052770;  1 drivers
v0x6000031be1c0_0 .net *"_ivl_65", 127 0, L_0x6000032f73e0;  1 drivers
L_0x1300527b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031be250_0 .net/2u *"_ivl_68", 2 0, L_0x1300527b8;  1 drivers
v0x6000031be2e0_0 .net *"_ivl_70", 0 0, L_0x6000032f7340;  1 drivers
L_0x130052800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000031be370_0 .net/2u *"_ivl_72", 2 0, L_0x130052800;  1 drivers
v0x6000031be400_0 .net *"_ivl_74", 0 0, L_0x6000032f7520;  1 drivers
v0x6000031be490_0 .net *"_ivl_77", 0 0, L_0x6000028e4230;  1 drivers
v0x6000031be520_0 .net *"_ivl_87", 0 0, L_0x6000028e4f50;  1 drivers
v0x6000031be5b0_0 .net *"_ivl_89", 0 0, L_0x6000032ea580;  1 drivers
v0x6000031be640_0 .var "act_data_d", 31 0;
v0x6000031be6d0_0 .var "act_valid_d", 0 0;
v0x6000031be760_0 .var "act_valid_d2", 0 0;
v0x6000031be7f0_0 .net "axi_araddr", 39 0, L_0x6000028e4bd0;  alias, 1 drivers
v0x6000031be880_0 .net "axi_arlen", 7 0, L_0x6000028e4c40;  alias, 1 drivers
v0x6000031be910_0 .net "axi_arready", 0 0, v0x6000031b2370_0;  1 drivers
v0x6000031be9a0_0 .net "axi_arvalid", 0 0, L_0x6000028e4d20;  alias, 1 drivers
v0x6000031bea30_0 .net "axi_awaddr", 39 0, L_0x6000028e4930;  alias, 1 drivers
v0x6000031beac0_0 .net "axi_awlen", 7 0, L_0x6000028e49a0;  alias, 1 drivers
v0x6000031beb50_0 .net "axi_awready", 0 0, v0x6000031b25b0_0;  1 drivers
v0x6000031bebe0_0 .net "axi_awvalid", 0 0, L_0x6000028e4a10;  alias, 1 drivers
v0x6000031bec70_0 .net "axi_bready", 0 0, L_0x130052968;  alias, 1 drivers
v0x6000031bed00_0 .net "axi_bresp", 1 0, v0x6000031b2760_0;  1 drivers
v0x6000031bed90_0 .net "axi_bvalid", 0 0, v0x6000031b27f0_0;  1 drivers
v0x6000031bee20_0 .net "axi_rdata", 255 0, v0x6000031b2880_0;  1 drivers
v0x6000031beeb0_0 .net "axi_rlast", 0 0, v0x6000031b2910_0;  1 drivers
v0x6000031bef40_0 .net "axi_rready", 0 0, L_0x6000028e4d90;  alias, 1 drivers
v0x6000031befd0_0 .net "axi_rvalid", 0 0, v0x6000031b2a30_0;  1 drivers
v0x6000031bf060_0 .net "axi_wdata", 255 0, L_0x6000028e4a80;  alias, 1 drivers
v0x6000031bf0f0_0 .net "axi_wlast", 0 0, L_0x6000028e4af0;  alias, 1 drivers
v0x6000031bf180_0 .net "axi_wready", 0 0, v0x6000031b2be0_0;  1 drivers
v0x6000031bf210_0 .net "axi_wvalid", 0 0, L_0x6000028e4b60;  alias, 1 drivers
v0x6000031bf2a0_0 .net "clk", 0 0, v0x6000031b2d00_0;  1 drivers
v0x6000031bf330_0 .net "dma_lcp_done", 0 0, L_0x6000028e4700;  1 drivers
v0x6000031bf3c0_0 .net "dma_lcp_ready", 0 0, L_0x6000032e95e0;  1 drivers
v0x6000031bf450_0 .net "dma_sram_addr", 19 0, v0x6000031dc3f0_0;  1 drivers
v0x6000031bf4e0_0 .net "dma_sram_rdata", 255 0, L_0x6000028e4ee0;  1 drivers
v0x6000031bf570_0 .net "dma_sram_re", 0 0, L_0x6000028e48c0;  1 drivers
v0x6000031bf600_0 .net "dma_sram_ready", 0 0, L_0x6000032ea440;  1 drivers
v0x6000031bf690_0 .net "dma_sram_wdata", 255 0, L_0x6000028e47e0;  1 drivers
v0x6000031bf720_0 .net "dma_sram_we", 0 0, L_0x6000028e4850;  1 drivers
v0x6000031bf7b0_0 .net "global_sync_in", 0 0, v0x6000031b2e20_0;  1 drivers
v0x6000031bf840 .array "instr_mem", 4095 0, 127 0;
v0x6000031bf8d0_0 .var "instr_rdata_reg", 127 0;
v0x6000031bf960_0 .var "instr_valid_reg", 0 0;
v0x6000031bf9f0_0 .net "lcp_dma_cmd", 127 0, v0x6000031ddef0_0;  1 drivers
v0x6000031bfa80_0 .net "lcp_dma_valid", 0 0, L_0x6000028e0150;  1 drivers
v0x6000031bfb10_0 .net "lcp_imem_addr", 19 0, L_0x6000028e07e0;  1 drivers
v0x6000031bfba0_0 .net "lcp_imem_data", 127 0, v0x6000031bf8d0_0;  1 drivers
v0x6000031bfc30_0 .net "lcp_imem_re", 0 0, L_0x6000028e0850;  1 drivers
v0x6000031bfcc0_0 .net "lcp_imem_valid", 0 0, L_0x6000028e0a10;  1 drivers
v0x6000031bfd50_0 .net "lcp_mxu_cmd", 127 0, v0x6000031debe0_0;  1 drivers
v0x6000031bfde0_0 .net "lcp_mxu_valid", 0 0, L_0x6000028e0000;  1 drivers
v0x6000031bfe70_0 .net "lcp_vpu_cmd", 127 0, v0x6000031df7b0_0;  1 drivers
v0x6000031bff00_0 .net "lcp_vpu_valid", 0 0, L_0x6000028e0230;  1 drivers
v0x6000031b0000_0 .net "mxu_a_addr", 19 0, L_0x6000032f7020;  1 drivers
v0x6000031b0090_0 .net "mxu_a_rdata", 255 0, L_0x6000028e4e00;  1 drivers
v0x6000031b0120_0 .net "mxu_a_re", 0 0, L_0x6000032f70c0;  1 drivers
v0x6000031b01b0_0 .net "mxu_a_ready", 0 0, L_0x6000032ea300;  1 drivers
v0x6000031b0240_0 .net "mxu_cfg_k", 15 0, L_0x6000032fda40;  1 drivers
v0x6000031b02d0_0 .net "mxu_cfg_m", 15 0, L_0x6000032fd900;  1 drivers
v0x6000031b0360_0 .net "mxu_cfg_n", 15 0, L_0x6000032fd9a0;  1 drivers
v0x6000031b03f0_0 .var "mxu_col_cnt", 4 0;
v0x6000031b0480_0 .var "mxu_cycle_cnt", 15 0;
v0x6000031b0510_0 .var "mxu_done_reg", 0 0;
v0x6000031b05a0_0 .net "mxu_dst_addr", 15 0, L_0x6000032fd720;  1 drivers
v0x6000031b0630_0 .net "mxu_lcp_done", 0 0, L_0x6000028e4380;  1 drivers
v0x6000031b06c0_0 .net "mxu_lcp_ready", 0 0, L_0x6000028e4310;  1 drivers
v0x6000031b0750_0 .net "mxu_o_addr", 19 0, L_0x6000032f72a0;  1 drivers
v0x6000031b07e0_0 .net "mxu_o_ready", 0 0, L_0x6000032ea3a0;  1 drivers
v0x6000031b0870_0 .net "mxu_o_wdata", 255 0, L_0x6000032f7480;  1 drivers
v0x6000031b0900_0 .net "mxu_o_we", 0 0, L_0x6000028e42a0;  1 drivers
v0x6000031b0990_0 .var "mxu_out_cnt", 15 0;
v0x6000031b0a20_0 .var "mxu_ready_reg", 0 0;
v0x6000031b0ab0_0 .net "mxu_src0_addr", 15 0, L_0x6000032fd7c0;  1 drivers
v0x6000031b0b40_0 .net "mxu_src1_addr", 15 0, L_0x6000032fd860;  1 drivers
v0x6000031b0bd0_0 .var "mxu_start_array", 0 0;
v0x6000031b0c60_0 .var "mxu_start_array_d", 0 0;
v0x6000031b0cf0_0 .var "mxu_state", 2 0;
v0x6000031b0d80_0 .net "mxu_subop", 7 0, L_0x6000032fd680;  1 drivers
v0x6000031b0e10_0 .net "mxu_w_addr", 19 0, L_0x6000032f6da0;  1 drivers
v0x6000031b0ea0_0 .net "mxu_w_rdata", 255 0, v0x6000031baeb0_0;  1 drivers
v0x6000031b0f30_0 .net "mxu_w_re", 0 0, L_0x6000032f6e40;  1 drivers
v0x6000031b0fc0_0 .net "mxu_w_ready", 0 0, L_0x6000032ea1c0;  1 drivers
v0x6000031b1050_0 .net "noc_data_write", 0 0, L_0x6000028e4fc0;  1 drivers
v0x6000031b10e0_0 .net "noc_rx_addr", 19 0, v0x6000031b2fd0_0;  1 drivers
v0x6000031b1170_0 .net "noc_rx_data", 255 0, v0x6000031b3060_0;  1 drivers
v0x6000031b1200_0 .net "noc_rx_is_instr", 0 0, v0x6000031b30f0_0;  1 drivers
v0x6000031b1290_0 .net "noc_rx_ready", 0 0, L_0x6000032ea4e0;  alias, 1 drivers
v0x6000031b1320_0 .net "noc_rx_valid", 0 0, v0x6000031b3210_0;  1 drivers
v0x6000031b13b0_0 .net "noc_tx_addr", 19 0, L_0x1300529f8;  alias, 1 drivers
v0x6000031b1440_0 .net "noc_tx_data", 255 0, L_0x1300529b0;  alias, 1 drivers
v0x6000031b14d0_0 .net "noc_tx_ready", 0 0, v0x6000031b33c0_0;  1 drivers
v0x6000031b1560_0 .net "noc_tx_valid", 0 0, L_0x130052a40;  alias, 1 drivers
v0x6000031b15f0_0 .net "rst_n", 0 0, v0x6000031b3600_0;  1 drivers
v0x6000031b1680_0 .net "sync_grant", 0 0, v0x6000031b3690_0;  1 drivers
v0x6000031b1710_0 .net "sync_request", 0 0, L_0x6000028e0d90;  alias, 1 drivers
v0x6000031b17a0_0 .net "systolic_busy", 0 0, L_0x6000028e40e0;  1 drivers
v0x6000031b1830_0 .net "systolic_done", 0 0, L_0x6000032f6760;  1 drivers
v0x6000031b18c0_0 .net "systolic_result", 127 0, L_0x6000032f6300;  1 drivers
v0x6000031b1950_0 .net "systolic_result_valid", 0 0, L_0x6000028e41c0;  1 drivers
v0x6000031b19e0_0 .net "tpc_busy", 0 0, L_0x6000028e0bd0;  alias, 1 drivers
v0x6000031b1a70_0 .net "tpc_done", 0 0, L_0x6000028e0c40;  alias, 1 drivers
v0x6000031b1b00_0 .net "tpc_error", 0 0, L_0x6000028e0d20;  alias, 1 drivers
v0x6000031b1b90_0 .net "tpc_start", 0 0, v0x6000031b3960_0;  1 drivers
v0x6000031b1c20_0 .net "tpc_start_pc", 19 0, v0x6000031b39f0_0;  1 drivers
v0x6000031b1cb0_0 .net "vpu_lcp_done", 0 0, L_0x6000028e44d0;  1 drivers
v0x6000031b1d40_0 .net "vpu_lcp_ready", 0 0, L_0x6000032e90e0;  1 drivers
v0x6000031b1dd0_0 .net "vpu_sram_addr", 19 0, v0x6000031bccf0_0;  1 drivers
v0x6000031b1e60_0 .net "vpu_sram_rdata", 255 0, L_0x6000028e4e70;  1 drivers
v0x6000031b1ef0_0 .net "vpu_sram_re", 0 0, L_0x6000028e4690;  1 drivers
v0x6000031b1f80_0 .net "vpu_sram_ready", 0 0, L_0x6000032ea260;  1 drivers
v0x6000031b2010_0 .net "vpu_sram_wdata", 255 0, L_0x6000028e45b0;  1 drivers
v0x6000031b20a0_0 .net "vpu_sram_we", 0 0, L_0x6000028e4620;  1 drivers
v0x6000031b2130_0 .var "weight_load_col_d", 1 0;
v0x6000031b21c0_0 .var "weight_load_en_d", 0 0;
L_0x6000032fd680 .part v0x6000031debe0_0, 112, 8;
L_0x6000032fd720 .part v0x6000031debe0_0, 96, 16;
L_0x6000032fd7c0 .part v0x6000031debe0_0, 80, 16;
L_0x6000032fd860 .part v0x6000031debe0_0, 64, 16;
L_0x6000032fd900 .part v0x6000031debe0_0, 48, 16;
L_0x6000032fd9a0 .part v0x6000031debe0_0, 32, 16;
L_0x6000032fda40 .part v0x6000031debe0_0, 16, 16;
L_0x6000032f6bc0 .part v0x6000031baeb0_0, 0, 32;
L_0x6000032f6c60 .concat [ 16 4 0 0], L_0x6000032fd860, L_0x130052530;
L_0x6000032f6d00 .concat [ 5 15 0 0], v0x6000031b03f0_0, L_0x130052578;
L_0x6000032f6da0 .arith/sum 20, L_0x6000032f6c60, L_0x6000032f6d00;
L_0x6000032f6e40 .cmp/eq 3, v0x6000031b0cf0_0, L_0x1300525c0;
L_0x6000032f6ee0 .concat [ 16 4 0 0], L_0x6000032fd7c0, L_0x130052608;
L_0x6000032f6f80 .concat [ 16 4 0 0], v0x6000031b0480_0, L_0x130052650;
L_0x6000032f7020 .arith/sum 20, L_0x6000032f6ee0, L_0x6000032f6f80;
L_0x6000032f70c0 .cmp/eq 3, v0x6000031b0cf0_0, L_0x130052698;
L_0x6000032f7160 .concat [ 16 4 0 0], L_0x6000032fd720, L_0x1300526e0;
L_0x6000032f7200 .concat [ 16 4 0 0], v0x6000031b0990_0, L_0x130052728;
L_0x6000032f72a0 .arith/sum 20, L_0x6000032f7160, L_0x6000032f7200;
L_0x6000032f73e0 .part L_0x6000032f6300, 0, 128;
L_0x6000032f7480 .concat [ 128 128 0 0], L_0x6000032f73e0, L_0x130052770;
L_0x6000032f7340 .cmp/eq 3, v0x6000031b0cf0_0, L_0x1300527b8;
L_0x6000032f7520 .cmp/eq 3, v0x6000031b0cf0_0, L_0x130052800;
L_0x6000032ea4e0 .reduce/nor L_0x6000028e0bd0;
L_0x6000032ea580 .reduce/nor v0x6000031b30f0_0;
S_0x13fe0a9b0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x13fe0bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x148017e00 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x148017e40 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x148017e80 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x148017ec0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x148017f00 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x148017f40 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x148017f80 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x148017fc0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x148018000 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x148018040 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x148018080 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x1480180c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x148018100 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x148018140 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x148018180 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x1480181c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x148018200 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x148018240 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x148018280 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x1480182c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x148018300 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000028e4700 .functor BUFZ 1, v0x6000031dbba0_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e47e0 .functor BUFZ 256, v0x6000031dc750_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000028e4850 .functor BUFZ 1, v0x6000031dc870_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e48c0 .functor BUFZ 1, v0x6000031dc5a0_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e4930 .functor BUFZ 40, v0x6000031daa30_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000028e49a0 .functor BUFZ 8, v0x6000031dab50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000028e4a10 .functor BUFZ 1, v0x6000031dad00_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e4a80 .functor BUFZ 256, v0x6000031db2a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000028e4af0 .functor BUFZ 1, v0x6000031db3c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e4b60 .functor BUFZ 1, v0x6000031db570_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e4bd0 .functor BUFZ 40, v0x6000031da640_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000028e4c40 .functor BUFZ 8, v0x6000031da760_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000028e4d20 .functor BUFZ 1, v0x6000031da910_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e4d90 .functor BUFZ 1, v0x6000031db0f0_0, C4<0>, C4<0>, C4<0>;
L_0x130052920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031da520_0 .net/2u *"_ivl_14", 3 0, L_0x130052920;  1 drivers
v0x6000031da5b0_0 .net "axi_araddr", 39 0, L_0x6000028e4bd0;  alias, 1 drivers
v0x6000031da640_0 .var "axi_araddr_reg", 39 0;
v0x6000031da6d0_0 .net "axi_arlen", 7 0, L_0x6000028e4c40;  alias, 1 drivers
v0x6000031da760_0 .var "axi_arlen_reg", 7 0;
v0x6000031da7f0_0 .net "axi_arready", 0 0, v0x6000031b2370_0;  alias, 1 drivers
v0x6000031da880_0 .net "axi_arvalid", 0 0, L_0x6000028e4d20;  alias, 1 drivers
v0x6000031da910_0 .var "axi_arvalid_reg", 0 0;
v0x6000031da9a0_0 .net "axi_awaddr", 39 0, L_0x6000028e4930;  alias, 1 drivers
v0x6000031daa30_0 .var "axi_awaddr_reg", 39 0;
v0x6000031daac0_0 .net "axi_awlen", 7 0, L_0x6000028e49a0;  alias, 1 drivers
v0x6000031dab50_0 .var "axi_awlen_reg", 7 0;
v0x6000031dabe0_0 .net "axi_awready", 0 0, v0x6000031b25b0_0;  alias, 1 drivers
v0x6000031dac70_0 .net "axi_awvalid", 0 0, L_0x6000028e4a10;  alias, 1 drivers
v0x6000031dad00_0 .var "axi_awvalid_reg", 0 0;
v0x6000031dad90_0 .net "axi_bready", 0 0, L_0x130052968;  alias, 1 drivers
v0x6000031dae20_0 .net "axi_bresp", 1 0, v0x6000031b2760_0;  alias, 1 drivers
v0x6000031daeb0_0 .net "axi_bvalid", 0 0, v0x6000031b27f0_0;  alias, 1 drivers
v0x6000031daf40_0 .net "axi_rdata", 255 0, v0x6000031b2880_0;  alias, 1 drivers
v0x6000031dafd0_0 .net "axi_rlast", 0 0, v0x6000031b2910_0;  alias, 1 drivers
v0x6000031db060_0 .net "axi_rready", 0 0, L_0x6000028e4d90;  alias, 1 drivers
v0x6000031db0f0_0 .var "axi_rready_reg", 0 0;
v0x6000031db180_0 .net "axi_rvalid", 0 0, v0x6000031b2a30_0;  alias, 1 drivers
v0x6000031db210_0 .net "axi_wdata", 255 0, L_0x6000028e4a80;  alias, 1 drivers
v0x6000031db2a0_0 .var "axi_wdata_reg", 255 0;
v0x6000031db330_0 .net "axi_wlast", 0 0, L_0x6000028e4af0;  alias, 1 drivers
v0x6000031db3c0_0 .var "axi_wlast_reg", 0 0;
v0x6000031db450_0 .net "axi_wready", 0 0, v0x6000031b2be0_0;  alias, 1 drivers
v0x6000031db4e0_0 .net "axi_wvalid", 0 0, L_0x6000028e4b60;  alias, 1 drivers
v0x6000031db570_0 .var "axi_wvalid_reg", 0 0;
v0x6000031db600_0 .net "cfg_cols", 11 0, L_0x6000032e9400;  1 drivers
v0x6000031db690_0 .net "cfg_rows", 11 0, L_0x6000032e9360;  1 drivers
v0x6000031db720_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031db7b0_0 .net "cmd", 127 0, v0x6000031ddef0_0;  alias, 1 drivers
v0x6000031db840_0 .net "cmd_done", 0 0, L_0x6000028e4700;  alias, 1 drivers
v0x6000031db8d0_0 .net "cmd_ready", 0 0, L_0x6000032e95e0;  alias, 1 drivers
v0x6000031db960_0 .net "cmd_valid", 0 0, L_0x6000028e0150;  alias, 1 drivers
v0x6000031db9f0_0 .var "col_count", 11 0;
v0x6000031dba80_0 .var "cols_cfg", 11 0;
v0x6000031dbb10_0 .var "data_buf", 255 0;
v0x6000031dbba0_0 .var "done_reg", 0 0;
v0x6000031dbc30_0 .net "ext_addr", 39 0, L_0x6000032e9220;  1 drivers
v0x6000031dbcc0_0 .var "ext_base", 39 0;
v0x6000031dbd50_0 .var "ext_ptr", 39 0;
v0x6000031dbde0_0 .net "ext_stride", 11 0, L_0x6000032e94a0;  1 drivers
v0x6000031dbe70_0 .var "ext_stride_cfg", 11 0;
v0x6000031dbf00_0 .net "int_addr", 19 0, L_0x6000032e92c0;  1 drivers
v0x6000031e06c0_0 .var "int_base", 19 0;
v0x6000031e0630_0 .var "int_ptr", 19 0;
v0x6000031dc000_0 .net "int_stride", 11 0, L_0x6000032e9540;  1 drivers
v0x6000031dc090_0 .var "int_stride_cfg", 11 0;
v0x6000031dc120_0 .var "op_type", 7 0;
v0x6000031dc1b0_0 .var "row_count", 11 0;
v0x6000031dc240_0 .var "rows_cfg", 11 0;
v0x6000031dc2d0_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031dc360_0 .net "sram_addr", 19 0, v0x6000031dc3f0_0;  alias, 1 drivers
v0x6000031dc3f0_0 .var "sram_addr_reg", 19 0;
v0x6000031dc480_0 .net "sram_rdata", 255 0, L_0x6000028e4ee0;  alias, 1 drivers
v0x6000031dc510_0 .net "sram_re", 0 0, L_0x6000028e48c0;  alias, 1 drivers
v0x6000031dc5a0_0 .var "sram_re_reg", 0 0;
v0x6000031dc630_0 .net "sram_ready", 0 0, L_0x6000032ea440;  alias, 1 drivers
v0x6000031dc6c0_0 .net "sram_wdata", 255 0, L_0x6000028e47e0;  alias, 1 drivers
v0x6000031dc750_0 .var "sram_wdata_reg", 255 0;
v0x6000031dc7e0_0 .net "sram_we", 0 0, L_0x6000028e4850;  alias, 1 drivers
v0x6000031dc870_0 .var "sram_we_reg", 0 0;
v0x6000031dc900_0 .var "state", 3 0;
v0x6000031dc990_0 .net "subop", 7 0, L_0x6000032e9180;  1 drivers
E_0x6000016a5700/0 .event negedge, v0x6000031dc2d0_0;
E_0x6000016a5700/1 .event posedge, v0x6000031db720_0;
E_0x6000016a5700 .event/or E_0x6000016a5700/0, E_0x6000016a5700/1;
L_0x6000032e9180 .part v0x6000031ddef0_0, 112, 8;
L_0x6000032e9220 .part v0x6000031ddef0_0, 72, 40;
L_0x6000032e92c0 .part v0x6000031ddef0_0, 52, 20;
L_0x6000032e9360 .part v0x6000031ddef0_0, 40, 12;
L_0x6000032e9400 .part v0x6000031ddef0_0, 28, 12;
L_0x6000032e94a0 .part v0x6000031ddef0_0, 16, 12;
L_0x6000032e9540 .part v0x6000031ddef0_0, 4, 12;
L_0x6000032e95e0 .cmp/eq 4, v0x6000031dc900_0, L_0x130052920;
S_0x13fe0cfd0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x13fe0bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14801b400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x14801b440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x14801b480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x14801b4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x14801b500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x14801b540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x14801b580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x14801b5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x14801b600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x14801b640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x14801b680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x14801b6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x14801b700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x14801b740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x14801b780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x14801b7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x14801b800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x14801b840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x14801b880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x14801b8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x14801b900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x14801b940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x14801b980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x14801b9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x14801ba00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x14801ba40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x14801ba80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000028e0af0 .functor AND 1, L_0x6000032fcdc0, L_0x6000032fcf00, C4<1>, C4<1>;
L_0x6000028e0770 .functor AND 1, L_0x6000028e0af0, L_0x6000032fc0a0, C4<1>, C4<1>;
L_0x6000028e07e0 .functor BUFZ 20, v0x6000031de520_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000028e0850 .functor BUFZ 1, v0x6000031de6d0_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e0000 .functor BUFZ 1, v0x6000031dee20_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e0230 .functor BUFZ 1, v0x6000031df9f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e0150 .functor BUFZ 1, v0x6000031de130_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e0b60 .functor AND 1, L_0x6000032fd400, L_0x6000032fd4a0, C4<1>, C4<1>;
L_0x6000028e0bd0 .functor AND 1, L_0x6000028e0b60, L_0x6000032fd540, C4<1>, C4<1>;
L_0x6000028e0c40 .functor BUFZ 1, v0x6000031de250_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e0d20 .functor BUFZ 1, v0x6000031de370_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e0d90 .functor BUFZ 1, v0x6000031df600_0, C4<0>, C4<0>, C4<0>;
L_0x130050010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031dcab0_0 .net *"_ivl_11", 23 0, L_0x130050010;  1 drivers
L_0x130050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031dcb40_0 .net/2u *"_ivl_12", 31 0, L_0x130050058;  1 drivers
v0x6000031dcbd0_0 .net *"_ivl_14", 0 0, L_0x6000032fcdc0;  1 drivers
v0x6000031dcc60_0 .net *"_ivl_16", 31 0, L_0x6000032fce60;  1 drivers
L_0x1300500a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031dccf0_0 .net *"_ivl_19", 23 0, L_0x1300500a0;  1 drivers
L_0x1300500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031dcd80_0 .net/2u *"_ivl_20", 31 0, L_0x1300500e8;  1 drivers
v0x6000031dce10_0 .net *"_ivl_22", 0 0, L_0x6000032fcf00;  1 drivers
v0x6000031dcea0_0 .net *"_ivl_25", 0 0, L_0x6000028e0af0;  1 drivers
v0x6000031dcf30_0 .net *"_ivl_26", 31 0, L_0x6000032fcfa0;  1 drivers
L_0x130050130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031dcfc0_0 .net *"_ivl_29", 23 0, L_0x130050130;  1 drivers
L_0x130050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031dd050_0 .net/2u *"_ivl_30", 31 0, L_0x130050178;  1 drivers
v0x6000031dd0e0_0 .net *"_ivl_32", 0 0, L_0x6000032fc0a0;  1 drivers
v0x6000031dd170_0 .net *"_ivl_36", 31 0, L_0x6000032fc140;  1 drivers
L_0x1300501c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031dd200_0 .net *"_ivl_39", 23 0, L_0x1300501c0;  1 drivers
L_0x130050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031dd290_0 .net/2u *"_ivl_40", 31 0, L_0x130050208;  1 drivers
v0x6000031dd320_0 .net *"_ivl_44", 31 0, L_0x6000032fc8c0;  1 drivers
L_0x130050250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031dd3b0_0 .net *"_ivl_47", 23 0, L_0x130050250;  1 drivers
L_0x130050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031dd440_0 .net/2u *"_ivl_48", 31 0, L_0x130050298;  1 drivers
v0x6000031dd4d0_0 .net *"_ivl_52", 31 0, L_0x6000032fc780;  1 drivers
L_0x1300502e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031dd560_0 .net *"_ivl_55", 23 0, L_0x1300502e0;  1 drivers
L_0x130050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031dd5f0_0 .net/2u *"_ivl_56", 31 0, L_0x130050328;  1 drivers
L_0x130050370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031dd680_0 .net/2u *"_ivl_76", 3 0, L_0x130050370;  1 drivers
v0x6000031dd710_0 .net *"_ivl_78", 0 0, L_0x6000032fd400;  1 drivers
v0x6000031dd7a0_0 .net *"_ivl_8", 31 0, L_0x6000032fcd20;  1 drivers
L_0x1300503b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000031dd830_0 .net/2u *"_ivl_80", 3 0, L_0x1300503b8;  1 drivers
v0x6000031dd8c0_0 .net *"_ivl_82", 0 0, L_0x6000032fd4a0;  1 drivers
v0x6000031dd950_0 .net *"_ivl_85", 0 0, L_0x6000028e0b60;  1 drivers
L_0x130050400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000031dd9e0_0 .net/2u *"_ivl_86", 3 0, L_0x130050400;  1 drivers
v0x6000031dda70_0 .net *"_ivl_88", 0 0, L_0x6000032fd540;  1 drivers
v0x6000031ddb00_0 .net "all_done", 0 0, L_0x6000028e0770;  1 drivers
v0x6000031ddb90_0 .net "busy", 0 0, L_0x6000028e0bd0;  alias, 1 drivers
v0x6000031ddc20_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031ddcb0_0 .var "decoded_opcode", 7 0;
v0x6000031ddd40_0 .var "decoded_subop", 7 0;
v0x6000031dddd0_0 .net "dma_clear", 0 0, L_0x6000032fd360;  1 drivers
v0x6000031dde60_0 .net "dma_cmd", 127 0, v0x6000031ddef0_0;  alias, 1 drivers
v0x6000031ddef0_0 .var "dma_cmd_reg", 127 0;
v0x6000031ddf80_0 .net "dma_done", 0 0, L_0x6000028e4700;  alias, 1 drivers
v0x6000031de010_0 .net "dma_ready", 0 0, L_0x6000032e95e0;  alias, 1 drivers
v0x6000031de0a0_0 .net "dma_valid", 0 0, L_0x6000028e0150;  alias, 1 drivers
v0x6000031de130_0 .var "dma_valid_reg", 0 0;
v0x6000031de1c0_0 .net "done", 0 0, L_0x6000028e0c40;  alias, 1 drivers
v0x6000031de250_0 .var "done_reg", 0 0;
v0x6000031de2e0_0 .net "error", 0 0, L_0x6000028e0d20;  alias, 1 drivers
v0x6000031de370_0 .var "error_reg", 0 0;
v0x6000031de400_0 .net "global_sync_in", 0 0, v0x6000031b2e20_0;  alias, 1 drivers
v0x6000031de490_0 .net "imem_addr", 19 0, L_0x6000028e07e0;  alias, 1 drivers
v0x6000031de520_0 .var "imem_addr_reg", 19 0;
v0x6000031de5b0_0 .net "imem_data", 127 0, v0x6000031bf8d0_0;  alias, 1 drivers
v0x6000031de640_0 .net "imem_re", 0 0, L_0x6000028e0850;  alias, 1 drivers
v0x6000031de6d0_0 .var "imem_re_reg", 0 0;
v0x6000031de760_0 .net "imem_valid", 0 0, L_0x6000028e0a10;  alias, 1 drivers
v0x6000031de7f0_0 .var "instr_reg", 127 0;
v0x6000031de880_0 .net "loop_count", 15 0, L_0x6000032fcbe0;  1 drivers
v0x6000031de910 .array "loop_counter", 3 0, 15 0;
v0x6000031de9a0_0 .var "loop_sp", 1 0;
v0x6000031dea30 .array "loop_start_addr", 3 0, 19 0;
v0x6000031deac0_0 .net "mxu_clear", 0 0, L_0x6000032fcaa0;  1 drivers
v0x6000031deb50_0 .net "mxu_cmd", 127 0, v0x6000031debe0_0;  alias, 1 drivers
v0x6000031debe0_0 .var "mxu_cmd_reg", 127 0;
v0x6000031dec70_0 .net "mxu_done", 0 0, L_0x6000028e4380;  alias, 1 drivers
v0x6000031ded00_0 .net "mxu_ready", 0 0, L_0x6000028e4310;  alias, 1 drivers
v0x6000031ded90_0 .net "mxu_valid", 0 0, L_0x6000028e0000;  alias, 1 drivers
v0x6000031dee20_0 .var "mxu_valid_reg", 0 0;
v0x6000031deeb0_0 .net "opcode", 7 0, L_0x6000032fd180;  1 drivers
v0x6000031def40_0 .var "pc", 19 0;
v0x6000031defd0_0 .var "pending_dma", 7 0;
v0x6000031df060_0 .var "pending_mxu", 7 0;
v0x6000031df0f0_0 .var "pending_vpu", 7 0;
v0x6000031df180_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031df210_0 .net "start", 0 0, v0x6000031b3960_0;  alias, 1 drivers
v0x6000031df2a0_0 .net "start_pc", 19 0, v0x6000031b39f0_0;  alias, 1 drivers
v0x6000031df330_0 .var "state", 3 0;
v0x6000031df3c0_0 .net "subop", 7 0, L_0x6000032fd2c0;  1 drivers
v0x6000031df450_0 .net "sync_grant", 0 0, v0x6000031b3690_0;  alias, 1 drivers
v0x6000031df4e0_0 .net "sync_mask", 7 0, L_0x6000032fcc80;  1 drivers
v0x6000031df570_0 .net "sync_request", 0 0, L_0x6000028e0d90;  alias, 1 drivers
v0x6000031df600_0 .var "sync_request_reg", 0 0;
v0x6000031df690_0 .net "vpu_clear", 0 0, L_0x6000032fc820;  1 drivers
v0x6000031df720_0 .net "vpu_cmd", 127 0, v0x6000031df7b0_0;  alias, 1 drivers
v0x6000031df7b0_0 .var "vpu_cmd_reg", 127 0;
v0x6000031df840_0 .net "vpu_done", 0 0, L_0x6000028e44d0;  alias, 1 drivers
v0x6000031df8d0_0 .net "vpu_ready", 0 0, L_0x6000032e90e0;  alias, 1 drivers
v0x6000031df960_0 .net "vpu_valid", 0 0, L_0x6000028e0230;  alias, 1 drivers
v0x6000031df9f0_0 .var "vpu_valid_reg", 0 0;
L_0x6000032fd180 .part v0x6000031bf8d0_0, 120, 8;
L_0x6000032fd2c0 .part v0x6000031bf8d0_0, 112, 8;
L_0x6000032fcbe0 .part v0x6000031bf8d0_0, 32, 16;
L_0x6000032fcc80 .part v0x6000031bf8d0_0, 104, 8;
L_0x6000032fcd20 .concat [ 8 24 0 0], v0x6000031df060_0, L_0x130050010;
L_0x6000032fcdc0 .cmp/eq 32, L_0x6000032fcd20, L_0x130050058;
L_0x6000032fce60 .concat [ 8 24 0 0], v0x6000031df0f0_0, L_0x1300500a0;
L_0x6000032fcf00 .cmp/eq 32, L_0x6000032fce60, L_0x1300500e8;
L_0x6000032fcfa0 .concat [ 8 24 0 0], v0x6000031defd0_0, L_0x130050130;
L_0x6000032fc0a0 .cmp/eq 32, L_0x6000032fcfa0, L_0x130050178;
L_0x6000032fc140 .concat [ 8 24 0 0], v0x6000031df060_0, L_0x1300501c0;
L_0x6000032fcaa0 .cmp/eq 32, L_0x6000032fc140, L_0x130050208;
L_0x6000032fc8c0 .concat [ 8 24 0 0], v0x6000031df0f0_0, L_0x130050250;
L_0x6000032fc820 .cmp/eq 32, L_0x6000032fc8c0, L_0x130050298;
L_0x6000032fc780 .concat [ 8 24 0 0], v0x6000031defd0_0, L_0x1300502e0;
L_0x6000032fd360 .cmp/eq 32, L_0x6000032fc780, L_0x130050328;
L_0x6000032fd400 .cmp/ne 4, v0x6000031df330_0, L_0x130050370;
L_0x6000032fd4a0 .cmp/ne 4, v0x6000031df330_0, L_0x1300503b8;
L_0x6000032fd540 .cmp/ne 4, v0x6000031df330_0, L_0x130050400;
S_0x13fe0d370 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x13fe0cfd0;
 .timescale 0 0;
v0x6000031dca20_0 .var/i "i", 31 0;
S_0x13fe06cc0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x13fe0bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x13fe06e30 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x13fe06e70 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x13fe06eb0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x13fe06ef0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x13fe06f30 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x13fe06f70 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x13fe06fb0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x13fe06ff0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000028f7d40 .functor OR 1, L_0x6000032f63a0, L_0x6000032f6440, C4<0>, C4<0>;
L_0x6000028f7c60 .functor AND 1, L_0x6000032f64e0, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028f7cd0 .functor AND 1, L_0x6000028f7c60, L_0x6000032f6580, C4<1>, C4<1>;
L_0x6000028e4000 .functor OR 1, L_0x6000028f7d40, L_0x6000028f7cd0, C4<0>, C4<0>;
L_0x6000028e4070 .functor BUFZ 1, L_0x6000028e4000, C4<0>, C4<0>, C4<0>;
L_0x6000028e40e0 .functor AND 1, L_0x6000032f6620, L_0x6000032f66c0, C4<1>, C4<1>;
L_0x6000028e4150 .functor AND 1, L_0x6000032f68a0, L_0x6000032f6940, C4<1>, C4<1>;
L_0x6000028e41c0 .functor AND 1, L_0x6000028e4150, L_0x6000032f6b20, C4<1>, C4<1>;
v0x6000031c62e0_0 .net *"_ivl_101", 0 0, L_0x6000032f6b20;  1 drivers
L_0x130052188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031c6370_0 .net/2u *"_ivl_37", 2 0, L_0x130052188;  1 drivers
v0x6000031c6400_0 .net *"_ivl_39", 0 0, L_0x6000032f63a0;  1 drivers
L_0x1300521d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000031c6490_0 .net/2u *"_ivl_41", 2 0, L_0x1300521d0;  1 drivers
v0x6000031c6520_0 .net *"_ivl_43", 0 0, L_0x6000032f6440;  1 drivers
v0x6000031c65b0_0 .net *"_ivl_46", 0 0, L_0x6000028f7d40;  1 drivers
L_0x130052218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031c6640_0 .net/2u *"_ivl_47", 2 0, L_0x130052218;  1 drivers
v0x6000031c66d0_0 .net *"_ivl_49", 0 0, L_0x6000032f64e0;  1 drivers
v0x6000031c6760_0 .net *"_ivl_52", 0 0, L_0x6000028f7c60;  1 drivers
v0x6000031c67f0_0 .net *"_ivl_54", 0 0, L_0x6000032f6580;  1 drivers
v0x6000031c6880_0 .net *"_ivl_56", 0 0, L_0x6000028f7cd0;  1 drivers
L_0x130052260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031c6910_0 .net/2u *"_ivl_61", 2 0, L_0x130052260;  1 drivers
v0x6000031c69a0_0 .net *"_ivl_63", 0 0, L_0x6000032f6620;  1 drivers
L_0x1300522a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000031c6a30_0 .net/2u *"_ivl_65", 2 0, L_0x1300522a8;  1 drivers
v0x6000031c6ac0_0 .net *"_ivl_67", 0 0, L_0x6000032f66c0;  1 drivers
L_0x1300522f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000031c6b50_0 .net/2u *"_ivl_71", 2 0, L_0x1300522f0;  1 drivers
L_0x130052338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031c6be0_0 .net/2u *"_ivl_75", 2 0, L_0x130052338;  1 drivers
L_0x1300523c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000031c6c70_0 .net/2u *"_ivl_81", 2 0, L_0x1300523c8;  1 drivers
v0x6000031c6d00_0 .net *"_ivl_83", 0 0, L_0x6000032f68a0;  1 drivers
v0x6000031c6d90_0 .net *"_ivl_85", 0 0, L_0x6000032f6940;  1 drivers
v0x6000031c6e20_0 .net *"_ivl_88", 0 0, L_0x6000028e4150;  1 drivers
v0x6000031c6eb0_0 .net *"_ivl_89", 31 0, L_0x6000032f69e0;  1 drivers
L_0x130052410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c6f40_0 .net *"_ivl_92", 15 0, L_0x130052410;  1 drivers
L_0x130052a88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000031c6fd0_0 .net *"_ivl_93", 31 0, L_0x130052a88;  1 drivers
L_0x130052458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000031c7060_0 .net/2u *"_ivl_97", 31 0, L_0x130052458;  1 drivers
v0x6000031c70f0_0 .net *"_ivl_99", 31 0, L_0x6000032f6a80;  1 drivers
v0x6000031c7180_0 .net "act_data", 31 0, v0x6000031be640_0;  1 drivers
v0x6000031c7210 .array "act_h", 19 0;
v0x6000031c7210_0 .net v0x6000031c7210 0, 7 0, L_0x6000028e0f50; 1 drivers
v0x6000031c7210_1 .net v0x6000031c7210 1, 7 0, v0x6000031d0bd0_0; 1 drivers
v0x6000031c7210_2 .net v0x6000031c7210 2, 7 0, v0x6000031d2130_0; 1 drivers
v0x6000031c7210_3 .net v0x6000031c7210 3, 7 0, v0x6000031d3690_0; 1 drivers
v0x6000031c7210_4 .net v0x6000031c7210 4, 7 0, v0x6000031d4c60_0; 1 drivers
v0x6000031c7210_5 .net v0x6000031c7210 5, 7 0, L_0x6000028e0fc0; 1 drivers
v0x6000031c7210_6 .net v0x6000031c7210 6, 7 0, v0x6000031d61c0_0; 1 drivers
v0x6000031c7210_7 .net v0x6000031c7210 7, 7 0, v0x6000031d7720_0; 1 drivers
v0x6000031c7210_8 .net v0x6000031c7210 8, 7 0, v0x6000031c8cf0_0; 1 drivers
v0x6000031c7210_9 .net v0x6000031c7210 9, 7 0, v0x6000031ca250_0; 1 drivers
v0x6000031c7210_10 .net v0x6000031c7210 10, 7 0, L_0x6000028e1030; 1 drivers
v0x6000031c7210_11 .net v0x6000031c7210 11, 7 0, v0x6000031cb7b0_0; 1 drivers
v0x6000031c7210_12 .net v0x6000031c7210 12, 7 0, v0x6000031ccd80_0; 1 drivers
v0x6000031c7210_13 .net v0x6000031c7210 13, 7 0, v0x6000031ce2e0_0; 1 drivers
v0x6000031c7210_14 .net v0x6000031c7210 14, 7 0, v0x6000031cf840_0; 1 drivers
v0x6000031c7210_15 .net v0x6000031c7210 15, 7 0, L_0x6000028e10a0; 1 drivers
v0x6000031c7210_16 .net v0x6000031c7210 16, 7 0, v0x6000031c0e10_0; 1 drivers
v0x6000031c7210_17 .net v0x6000031c7210 17, 7 0, v0x6000031c2370_0; 1 drivers
v0x6000031c7210_18 .net v0x6000031c7210 18, 7 0, v0x6000031c38d0_0; 1 drivers
v0x6000031c7210_19 .net v0x6000031c7210 19, 7 0, v0x6000031c4ea0_0; 1 drivers
v0x6000031c72a0_0 .net "act_ready", 0 0, L_0x6000032f6800;  1 drivers
v0x6000031c7330_0 .net "act_valid", 0 0, v0x6000031be760_0;  1 drivers
v0x6000031c73c0_0 .net "busy", 0 0, L_0x6000028e40e0;  alias, 1 drivers
v0x6000031c7450_0 .net "cfg_k_tiles", 15 0, L_0x6000032fda40;  alias, 1 drivers
L_0x1300524a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000031c74e0_0 .net "clear_acc", 0 0, L_0x1300524a0;  1 drivers
v0x6000031c7570_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031c7600_0 .var "cycle_count", 15 0;
v0x6000031c7690_0 .var "cycle_count_next", 15 0;
v0x6000031dfa80_5 .array/port v0x6000031dfa80, 5;
v0x6000031c7720 .array "deskew_output", 3 0;
v0x6000031c7720_0 .net v0x6000031c7720 0, 31 0, v0x6000031dfa80_5; 1 drivers
v0x6000031dfba0_3 .array/port v0x6000031dfba0, 3;
v0x6000031c7720_1 .net v0x6000031c7720 1, 31 0, v0x6000031dfba0_3; 1 drivers
v0x6000031dfcc0_1 .array/port v0x6000031dfcc0, 1;
v0x6000031c7720_2 .net v0x6000031c7720 2, 31 0, v0x6000031dfcc0_1; 1 drivers
v0x6000031c7720_3 .net v0x6000031c7720 3, 31 0, L_0x6000028e8770; 1 drivers
v0x6000031c77b0_0 .net "done", 0 0, L_0x6000032f6760;  alias, 1 drivers
L_0x130052380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000031c7840_0 .net "drain_delay", 15 0, L_0x130052380;  1 drivers
v0x6000031c78d0_0 .net "pe_enable", 0 0, L_0x6000028e4000;  1 drivers
v0x6000031c7960 .array "psum_bottom", 3 0;
v0x6000031c7960_0 .net v0x6000031c7960 0, 31 0, L_0x6000028ea610; 1 drivers
v0x6000031c7960_1 .net v0x6000031c7960 1, 31 0, L_0x6000028e9d50; 1 drivers
v0x6000031c7960_2 .net v0x6000031c7960 2, 31 0, L_0x6000028e9490; 1 drivers
v0x6000031c7960_3 .net v0x6000031c7960 3, 31 0, L_0x6000028e8bd0; 1 drivers
L_0x130050568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c79f0 .array "psum_v", 19 0;
v0x6000031c79f0_0 .net v0x6000031c79f0 0, 31 0, L_0x130050568; 1 drivers
L_0x1300505b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c79f0_1 .net v0x6000031c79f0 1, 31 0, L_0x1300505b0; 1 drivers
L_0x1300505f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c79f0_2 .net v0x6000031c79f0 2, 31 0, L_0x1300505f8; 1 drivers
L_0x130050640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c79f0_3 .net v0x6000031c79f0 3, 31 0, L_0x130050640; 1 drivers
v0x6000031c79f0_4 .net v0x6000031c79f0 4, 31 0, v0x6000031d10e0_0; 1 drivers
v0x6000031c79f0_5 .net v0x6000031c79f0 5, 31 0, v0x6000031d2640_0; 1 drivers
v0x6000031c79f0_6 .net v0x6000031c79f0 6, 31 0, v0x6000031d3ba0_0; 1 drivers
v0x6000031c79f0_7 .net v0x6000031c79f0 7, 31 0, v0x6000031d5170_0; 1 drivers
v0x6000031c79f0_8 .net v0x6000031c79f0 8, 31 0, v0x6000031d66d0_0; 1 drivers
v0x6000031c79f0_9 .net v0x6000031c79f0 9, 31 0, v0x6000031d7c30_0; 1 drivers
v0x6000031c79f0_10 .net v0x6000031c79f0 10, 31 0, v0x6000031c9200_0; 1 drivers
v0x6000031c79f0_11 .net v0x6000031c79f0 11, 31 0, v0x6000031ca760_0; 1 drivers
v0x6000031c79f0_12 .net v0x6000031c79f0 12, 31 0, v0x6000031cbcc0_0; 1 drivers
v0x6000031c79f0_13 .net v0x6000031c79f0 13, 31 0, v0x6000031cd290_0; 1 drivers
v0x6000031c79f0_14 .net v0x6000031c79f0 14, 31 0, v0x6000031ce7f0_0; 1 drivers
v0x6000031c79f0_15 .net v0x6000031c79f0 15, 31 0, v0x6000031cfd50_0; 1 drivers
v0x6000031c79f0_16 .net v0x6000031c79f0 16, 31 0, v0x6000031c1320_0; 1 drivers
v0x6000031c79f0_17 .net v0x6000031c79f0 17, 31 0, v0x6000031c2880_0; 1 drivers
v0x6000031c79f0_18 .net v0x6000031c79f0 18, 31 0, v0x6000031c3de0_0; 1 drivers
v0x6000031c79f0_19 .net v0x6000031c79f0 19, 31 0, v0x6000031c53b0_0; 1 drivers
v0x6000031c7a80_0 .net "result_data", 127 0, L_0x6000032f6300;  alias, 1 drivers
L_0x1300524e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000031c7b10_0 .net "result_ready", 0 0, L_0x1300524e8;  1 drivers
v0x6000031c7ba0_0 .net "result_valid", 0 0, L_0x6000028e41c0;  alias, 1 drivers
v0x6000031c7c30_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031c7cc0_0 .net "skew_enable", 0 0, L_0x6000028e4070;  1 drivers
v0x6000031c7d50 .array "skew_input", 3 0;
v0x6000031c7d50_0 .net v0x6000031c7d50 0, 7 0, L_0x6000032fdb80; 1 drivers
v0x6000031c7d50_1 .net v0x6000031c7d50 1, 7 0, L_0x6000032fdcc0; 1 drivers
v0x6000031c7d50_2 .net v0x6000031c7d50 2, 7 0, L_0x6000032fde00; 1 drivers
v0x6000031c7d50_3 .net v0x6000031c7d50 3, 7 0, L_0x6000032fdf40; 1 drivers
v0x6000031c7de0 .array "skew_output", 3 0;
v0x6000031c7de0_0 .net v0x6000031c7de0 0, 7 0, v0x6000031dfde0_0; 1 drivers
v0x6000031c7de0_1 .net v0x6000031c7de0 1, 7 0, v0x6000031d0120_0; 1 drivers
v0x6000031c7de0_2 .net v0x6000031c7de0 2, 7 0, v0x6000031d03f0_0; 1 drivers
v0x6000031c7de0_3 .net v0x6000031c7de0 3, 7 0, v0x6000031d06c0_0; 1 drivers
v0x6000031c7e70_0 .net "start", 0 0, v0x6000031b0c60_0;  1 drivers
v0x6000031c7f00_0 .var "state", 2 0;
v0x6000031b8000_0 .var "state_next", 2 0;
v0x6000031b8090_0 .net "weight_load_col", 1 0, v0x6000031b2130_0;  1 drivers
v0x6000031b8120_0 .net "weight_load_data", 31 0, L_0x6000032f6bc0;  1 drivers
v0x6000031b81b0_0 .net "weight_load_en", 0 0, v0x6000031b21c0_0;  1 drivers
E_0x6000016a6000/0 .event anyedge, v0x6000031c7f00_0, v0x6000031c7600_0, v0x6000031c7e70_0, v0x6000031b81b0_0;
E_0x6000016a6000/1 .event anyedge, v0x6000031c7450_0, v0x6000031c7840_0;
E_0x6000016a6000 .event/or E_0x6000016a6000/0, E_0x6000016a6000/1;
L_0x6000032fdae0 .part v0x6000031be640_0, 0, 8;
L_0x130050448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000032fdb80 .functor MUXZ 8, L_0x130050448, L_0x6000032fdae0, v0x6000031be760_0, C4<>;
L_0x6000032fdc20 .part v0x6000031be640_0, 8, 8;
L_0x130050490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000032fdcc0 .functor MUXZ 8, L_0x130050490, L_0x6000032fdc20, v0x6000031be760_0, C4<>;
L_0x6000032fdd60 .part v0x6000031be640_0, 16, 8;
L_0x1300504d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000032fde00 .functor MUXZ 8, L_0x1300504d8, L_0x6000032fdd60, v0x6000031be760_0, C4<>;
L_0x6000032fdea0 .part v0x6000031be640_0, 24, 8;
L_0x130050520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000032fdf40 .functor MUXZ 8, L_0x130050520, L_0x6000032fdea0, v0x6000031be760_0, C4<>;
L_0x6000032fe120 .part L_0x6000032f6bc0, 0, 8;
L_0x6000032fe940 .part L_0x6000032f6bc0, 0, 8;
L_0x6000032ff160 .part L_0x6000032f6bc0, 0, 8;
L_0x6000032ff980 .part L_0x6000032f6bc0, 0, 8;
L_0x6000032f01e0 .part L_0x6000032f6bc0, 8, 8;
L_0x6000032f0a00 .part L_0x6000032f6bc0, 8, 8;
L_0x6000032f1220 .part L_0x6000032f6bc0, 8, 8;
L_0x6000032f1a40 .part L_0x6000032f6bc0, 8, 8;
L_0x6000032f2260 .part L_0x6000032f6bc0, 16, 8;
L_0x6000032f2a80 .part L_0x6000032f6bc0, 16, 8;
L_0x6000032f32a0 .part L_0x6000032f6bc0, 16, 8;
L_0x6000032f3b60 .part L_0x6000032f6bc0, 16, 8;
L_0x6000032f43c0 .part L_0x6000032f6bc0, 24, 8;
L_0x6000032f4be0 .part L_0x6000032f6bc0, 24, 8;
L_0x6000032f5400 .part L_0x6000032f6bc0, 24, 8;
L_0x6000032f5c20 .part L_0x6000032f6bc0, 24, 8;
L_0x6000032f6300 .concat8 [ 32 32 32 32], L_0x6000028e8310, L_0x6000028f7e90, L_0x6000028f7e20, L_0x6000028f7db0;
L_0x6000032f63a0 .cmp/eq 3, v0x6000031c7f00_0, L_0x130052188;
L_0x6000032f6440 .cmp/eq 3, v0x6000031c7f00_0, L_0x1300521d0;
L_0x6000032f64e0 .cmp/eq 3, v0x6000031c7f00_0, L_0x130052218;
L_0x6000032f6580 .reduce/nor v0x6000031b21c0_0;
L_0x6000032f6620 .cmp/ne 3, v0x6000031c7f00_0, L_0x130052260;
L_0x6000032f66c0 .cmp/ne 3, v0x6000031c7f00_0, L_0x1300522a8;
L_0x6000032f6760 .cmp/eq 3, v0x6000031c7f00_0, L_0x1300522f0;
L_0x6000032f6800 .cmp/eq 3, v0x6000031c7f00_0, L_0x130052338;
L_0x6000032f68a0 .cmp/eq 3, v0x6000031c7f00_0, L_0x1300523c8;
L_0x6000032f6940 .cmp/ge 16, v0x6000031c7600_0, L_0x130052380;
L_0x6000032f69e0 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x130052410;
L_0x6000032f6a80 .arith/sum 32, L_0x130052a88, L_0x130052458;
L_0x6000032f6b20 .cmp/gt 32, L_0x6000032f6a80, L_0x6000032f69e0;
S_0x13fe071b0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x600002de6e80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600002de6ec0 .param/l "col" 1 7 248, +C4<00>;
L_0x6000028ea610 .functor BUFZ 32, v0x6000031c1320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13fe07320 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13fe071b0;
 .timescale 0 0;
v0x6000031dfa80 .array "delay_stages", 5 0, 31 0;
v0x6000031dfb10_0 .var/i "i", 31 0;
S_0x13fe07490 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x600002de6e00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600002de6e40 .param/l "col" 1 7 248, +C4<01>;
L_0x6000028e9d50 .functor BUFZ 32, v0x6000031c2880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13fe07600 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13fe07490;
 .timescale 0 0;
v0x6000031dfba0 .array "delay_stages", 3 0, 31 0;
v0x6000031dfc30_0 .var/i "i", 31 0;
S_0x13fe07770 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x600002de6f00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600002de6f40 .param/l "col" 1 7 248, +C4<010>;
L_0x6000028e9490 .functor BUFZ 32, v0x6000031c3de0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13fe078e0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13fe07770;
 .timescale 0 0;
v0x6000031dfcc0 .array "delay_stages", 1 0, 31 0;
v0x6000031dfd50_0 .var/i "i", 31 0;
S_0x13fe07a50 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x600002de6f80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600002de6fc0 .param/l "col" 1 7 248, +C4<011>;
L_0x6000028e8bd0 .functor BUFZ 32, v0x6000031c53b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13fe07bc0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x13fe07a50;
 .timescale 0 0;
L_0x6000028e8770 .functor BUFZ 32, L_0x6000028e8bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13fe07d30 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a6280 .param/l "row" 1 7 142, +C4<00>;
v0x6000031dfe70_0 .net *"_ivl_1", 7 0, L_0x6000032fdae0;  1 drivers
v0x6000031dff00_0 .net/2u *"_ivl_2", 7 0, L_0x130050448;  1 drivers
S_0x13fe07ea0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x13fe07d30;
 .timescale 0 0;
v0x6000031dfde0_0 .var "out_reg", 7 0;
S_0x13fe08010 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a6300 .param/l "row" 1 7 142, +C4<01>;
v0x6000031d01b0_0 .net *"_ivl_1", 7 0, L_0x6000032fdc20;  1 drivers
v0x6000031d0240_0 .net/2u *"_ivl_2", 7 0, L_0x130050490;  1 drivers
S_0x13fe08180 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13fe08010;
 .timescale 0 0;
v0x6000031d0000 .array "delay_stages", 0 0, 7 0;
v0x6000031d0090_0 .var/i "i", 31 0;
v0x6000031d0120_0 .var "out_reg", 7 0;
S_0x13fe082f0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a6380 .param/l "row" 1 7 142, +C4<010>;
v0x6000031d0480_0 .net *"_ivl_1", 7 0, L_0x6000032fdd60;  1 drivers
v0x6000031d0510_0 .net/2u *"_ivl_2", 7 0, L_0x1300504d8;  1 drivers
S_0x13fe08460 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13fe082f0;
 .timescale 0 0;
v0x6000031d02d0 .array "delay_stages", 1 0, 7 0;
v0x6000031d0360_0 .var/i "i", 31 0;
v0x6000031d03f0_0 .var "out_reg", 7 0;
S_0x13fe085d0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a6400 .param/l "row" 1 7 142, +C4<011>;
v0x6000031d0750_0 .net *"_ivl_1", 7 0, L_0x6000032fdea0;  1 drivers
v0x6000031d07e0_0 .net/2u *"_ivl_2", 7 0, L_0x130050520;  1 drivers
S_0x13fe08740 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13fe085d0;
 .timescale 0 0;
v0x6000031d05a0 .array "delay_stages", 2 0, 7 0;
v0x6000031d0630_0 .var/i "i", 31 0;
v0x6000031d06c0_0 .var "out_reg", 7 0;
S_0x13fe088b0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a6240 .param/l "row" 1 7 213, +C4<00>;
S_0x13fe08a20 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13fe088b0;
 .timescale 0 0;
P_0x6000016a64c0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000028e1110 .functor AND 1, v0x6000031b21c0_0, L_0x6000032fe080, C4<1>, C4<1>;
L_0x6000028e1180 .functor AND 1, L_0x6000032fe260, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e11f0 .functor OR 1, L_0x6000032fe1c0, L_0x6000028e1180, C4<0>, C4<0>;
L_0x6000028e1260 .functor AND 1, L_0x1300524a0, L_0x6000028e11f0, C4<1>, C4<1>;
L_0x6000028e12d0 .functor AND 1, L_0x6000028e1260, L_0x6000032fe3a0, C4<1>, C4<1>;
v0x6000031d13b0_0 .net *"_ivl_0", 2 0, L_0x6000032fdfe0;  1 drivers
L_0x130050718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031d1440_0 .net/2u *"_ivl_11", 2 0, L_0x130050718;  1 drivers
v0x6000031d14d0_0 .net *"_ivl_13", 0 0, L_0x6000032fe1c0;  1 drivers
L_0x130050760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031d1560_0 .net/2u *"_ivl_15", 2 0, L_0x130050760;  1 drivers
v0x6000031d15f0_0 .net *"_ivl_17", 0 0, L_0x6000032fe260;  1 drivers
v0x6000031d1680_0 .net *"_ivl_20", 0 0, L_0x6000028e1180;  1 drivers
v0x6000031d1710_0 .net *"_ivl_22", 0 0, L_0x6000028e11f0;  1 drivers
v0x6000031d17a0_0 .net *"_ivl_24", 0 0, L_0x6000028e1260;  1 drivers
v0x6000031d1830_0 .net *"_ivl_25", 31 0, L_0x6000032fe300;  1 drivers
L_0x1300507a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031d18c0_0 .net *"_ivl_28", 15 0, L_0x1300507a8;  1 drivers
L_0x1300507f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031d1950_0 .net/2u *"_ivl_29", 31 0, L_0x1300507f0;  1 drivers
L_0x130050688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031d19e0_0 .net *"_ivl_3", 0 0, L_0x130050688;  1 drivers
v0x6000031d1a70_0 .net *"_ivl_31", 0 0, L_0x6000032fe3a0;  1 drivers
L_0x1300506d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031d1b00_0 .net/2u *"_ivl_4", 2 0, L_0x1300506d0;  1 drivers
v0x6000031d1b90_0 .net *"_ivl_6", 0 0, L_0x6000032fe080;  1 drivers
v0x6000031d1c20_0 .net "do_clear", 0 0, L_0x6000028e12d0;  1 drivers
v0x6000031d1cb0_0 .net "load_weight", 0 0, L_0x6000028e1110;  1 drivers
v0x6000031d1d40_0 .net "weight_in", 7 0, L_0x6000032fe120;  1 drivers
L_0x6000032fdfe0 .concat [ 2 1 0 0], v0x6000031b2130_0, L_0x130050688;
L_0x6000032fe080 .cmp/eq 3, L_0x6000032fdfe0, L_0x1300506d0;
L_0x6000032fe1c0 .cmp/eq 3, v0x6000031c7f00_0, L_0x130050718;
L_0x6000032fe260 .cmp/eq 3, v0x6000031c7f00_0, L_0x130050760;
L_0x6000032fe300 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x1300507a8;
L_0x6000032fe3a0 .cmp/eq 32, L_0x6000032fe300, L_0x1300507f0;
S_0x13fe08b90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe08a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de71c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031d0870_0 .net *"_ivl_11", 0 0, L_0x6000032fe620;  1 drivers
v0x6000031d0900_0 .net *"_ivl_12", 15 0, L_0x6000032fe6c0;  1 drivers
v0x6000031d0990_0 .net/s *"_ivl_4", 15 0, L_0x6000032fe440;  1 drivers
v0x6000031d0a20_0 .net/s *"_ivl_6", 15 0, L_0x6000032fe4e0;  1 drivers
v0x6000031d0ab0_0 .net/s "a_signed", 7 0, v0x6000031d0c60_0;  1 drivers
v0x6000031d0b40_0 .net "act_in", 7 0, L_0x6000028e0f50;  alias, 1 drivers
v0x6000031d0bd0_0 .var "act_out", 7 0;
v0x6000031d0c60_0 .var "act_reg", 7 0;
v0x6000031d0cf0_0 .net "clear_acc", 0 0, L_0x6000028e12d0;  alias, 1 drivers
v0x6000031d0d80_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031d0e10_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031d0ea0_0 .net "load_weight", 0 0, L_0x6000028e1110;  alias, 1 drivers
v0x6000031d0f30_0 .net/s "product", 15 0, L_0x6000032fe580;  1 drivers
v0x6000031d0fc0_0 .net/s "product_ext", 31 0, L_0x6000032fe760;  1 drivers
v0x6000031d1050_0 .net "psum_in", 31 0, L_0x130050568;  alias, 1 drivers
v0x6000031d10e0_0 .var "psum_out", 31 0;
v0x6000031d1170_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031d1200_0 .net/s "w_signed", 7 0, v0x6000031d1320_0;  1 drivers
v0x6000031d1290_0 .net "weight_in", 7 0, L_0x6000032fe120;  alias, 1 drivers
v0x6000031d1320_0 .var "weight_reg", 7 0;
L_0x6000032fe440 .extend/s 16, v0x6000031d0c60_0;
L_0x6000032fe4e0 .extend/s 16, v0x6000031d1320_0;
L_0x6000032fe580 .arith/mult 16, L_0x6000032fe440, L_0x6000032fe4e0;
L_0x6000032fe620 .part L_0x6000032fe580, 15, 1;
LS_0x6000032fe6c0_0_0 .concat [ 1 1 1 1], L_0x6000032fe620, L_0x6000032fe620, L_0x6000032fe620, L_0x6000032fe620;
LS_0x6000032fe6c0_0_4 .concat [ 1 1 1 1], L_0x6000032fe620, L_0x6000032fe620, L_0x6000032fe620, L_0x6000032fe620;
LS_0x6000032fe6c0_0_8 .concat [ 1 1 1 1], L_0x6000032fe620, L_0x6000032fe620, L_0x6000032fe620, L_0x6000032fe620;
LS_0x6000032fe6c0_0_12 .concat [ 1 1 1 1], L_0x6000032fe620, L_0x6000032fe620, L_0x6000032fe620, L_0x6000032fe620;
L_0x6000032fe6c0 .concat [ 4 4 4 4], LS_0x6000032fe6c0_0_0, LS_0x6000032fe6c0_0_4, LS_0x6000032fe6c0_0_8, LS_0x6000032fe6c0_0_12;
L_0x6000032fe760 .concat [ 16 16 0 0], L_0x6000032fe580, L_0x6000032fe6c0;
S_0x13fe08d00 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13fe088b0;
 .timescale 0 0;
P_0x6000016a6640 .param/l "col" 1 7 214, +C4<01>;
L_0x6000028e1420 .functor AND 1, v0x6000031b21c0_0, L_0x6000032fe8a0, C4<1>, C4<1>;
L_0x6000028e1490 .functor AND 1, L_0x6000032fea80, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e1500 .functor OR 1, L_0x6000032fe9e0, L_0x6000028e1490, C4<0>, C4<0>;
L_0x6000028e1570 .functor AND 1, L_0x1300524a0, L_0x6000028e1500, C4<1>, C4<1>;
L_0x6000028e15e0 .functor AND 1, L_0x6000028e1570, L_0x6000032febc0, C4<1>, C4<1>;
v0x6000031d2910_0 .net *"_ivl_0", 2 0, L_0x6000032fe800;  1 drivers
L_0x1300508c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031d29a0_0 .net/2u *"_ivl_11", 2 0, L_0x1300508c8;  1 drivers
v0x6000031d2a30_0 .net *"_ivl_13", 0 0, L_0x6000032fe9e0;  1 drivers
L_0x130050910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031d2ac0_0 .net/2u *"_ivl_15", 2 0, L_0x130050910;  1 drivers
v0x6000031d2b50_0 .net *"_ivl_17", 0 0, L_0x6000032fea80;  1 drivers
v0x6000031d2be0_0 .net *"_ivl_20", 0 0, L_0x6000028e1490;  1 drivers
v0x6000031d2c70_0 .net *"_ivl_22", 0 0, L_0x6000028e1500;  1 drivers
v0x6000031d2d00_0 .net *"_ivl_24", 0 0, L_0x6000028e1570;  1 drivers
v0x6000031d2d90_0 .net *"_ivl_25", 31 0, L_0x6000032feb20;  1 drivers
L_0x130050958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031d2e20_0 .net *"_ivl_28", 15 0, L_0x130050958;  1 drivers
L_0x1300509a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031d2eb0_0 .net/2u *"_ivl_29", 31 0, L_0x1300509a0;  1 drivers
L_0x130050838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031d2f40_0 .net *"_ivl_3", 0 0, L_0x130050838;  1 drivers
v0x6000031d2fd0_0 .net *"_ivl_31", 0 0, L_0x6000032febc0;  1 drivers
L_0x130050880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031d3060_0 .net/2u *"_ivl_4", 2 0, L_0x130050880;  1 drivers
v0x6000031d30f0_0 .net *"_ivl_6", 0 0, L_0x6000032fe8a0;  1 drivers
v0x6000031d3180_0 .net "do_clear", 0 0, L_0x6000028e15e0;  1 drivers
v0x6000031d3210_0 .net "load_weight", 0 0, L_0x6000028e1420;  1 drivers
v0x6000031d32a0_0 .net "weight_in", 7 0, L_0x6000032fe940;  1 drivers
L_0x6000032fe800 .concat [ 2 1 0 0], v0x6000031b2130_0, L_0x130050838;
L_0x6000032fe8a0 .cmp/eq 3, L_0x6000032fe800, L_0x130050880;
L_0x6000032fe9e0 .cmp/eq 3, v0x6000031c7f00_0, L_0x1300508c8;
L_0x6000032fea80 .cmp/eq 3, v0x6000031c7f00_0, L_0x130050910;
L_0x6000032feb20 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x130050958;
L_0x6000032febc0 .cmp/eq 32, L_0x6000032feb20, L_0x1300509a0;
S_0x13fe08e70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe08d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de7240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031d1dd0_0 .net *"_ivl_11", 0 0, L_0x6000032fee40;  1 drivers
v0x6000031d1e60_0 .net *"_ivl_12", 15 0, L_0x6000032feee0;  1 drivers
v0x6000031d1ef0_0 .net/s *"_ivl_4", 15 0, L_0x6000032fec60;  1 drivers
v0x6000031d1f80_0 .net/s *"_ivl_6", 15 0, L_0x6000032fed00;  1 drivers
v0x6000031d2010_0 .net/s "a_signed", 7 0, v0x6000031d21c0_0;  1 drivers
v0x6000031d20a0_0 .net "act_in", 7 0, v0x6000031d0bd0_0;  alias, 1 drivers
v0x6000031d2130_0 .var "act_out", 7 0;
v0x6000031d21c0_0 .var "act_reg", 7 0;
v0x6000031d2250_0 .net "clear_acc", 0 0, L_0x6000028e15e0;  alias, 1 drivers
v0x6000031d22e0_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031d2370_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031d2400_0 .net "load_weight", 0 0, L_0x6000028e1420;  alias, 1 drivers
v0x6000031d2490_0 .net/s "product", 15 0, L_0x6000032feda0;  1 drivers
v0x6000031d2520_0 .net/s "product_ext", 31 0, L_0x6000032fef80;  1 drivers
v0x6000031d25b0_0 .net "psum_in", 31 0, L_0x1300505b0;  alias, 1 drivers
v0x6000031d2640_0 .var "psum_out", 31 0;
v0x6000031d26d0_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031d2760_0 .net/s "w_signed", 7 0, v0x6000031d2880_0;  1 drivers
v0x6000031d27f0_0 .net "weight_in", 7 0, L_0x6000032fe940;  alias, 1 drivers
v0x6000031d2880_0 .var "weight_reg", 7 0;
L_0x6000032fec60 .extend/s 16, v0x6000031d21c0_0;
L_0x6000032fed00 .extend/s 16, v0x6000031d2880_0;
L_0x6000032feda0 .arith/mult 16, L_0x6000032fec60, L_0x6000032fed00;
L_0x6000032fee40 .part L_0x6000032feda0, 15, 1;
LS_0x6000032feee0_0_0 .concat [ 1 1 1 1], L_0x6000032fee40, L_0x6000032fee40, L_0x6000032fee40, L_0x6000032fee40;
LS_0x6000032feee0_0_4 .concat [ 1 1 1 1], L_0x6000032fee40, L_0x6000032fee40, L_0x6000032fee40, L_0x6000032fee40;
LS_0x6000032feee0_0_8 .concat [ 1 1 1 1], L_0x6000032fee40, L_0x6000032fee40, L_0x6000032fee40, L_0x6000032fee40;
LS_0x6000032feee0_0_12 .concat [ 1 1 1 1], L_0x6000032fee40, L_0x6000032fee40, L_0x6000032fee40, L_0x6000032fee40;
L_0x6000032feee0 .concat [ 4 4 4 4], LS_0x6000032feee0_0_0, LS_0x6000032feee0_0_4, LS_0x6000032feee0_0_8, LS_0x6000032feee0_0_12;
L_0x6000032fef80 .concat [ 16 16 0 0], L_0x6000032feda0, L_0x6000032feee0;
S_0x13fe04c00 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13fe088b0;
 .timescale 0 0;
P_0x6000016a6740 .param/l "col" 1 7 214, +C4<010>;
L_0x6000028e1730 .functor AND 1, v0x6000031b21c0_0, L_0x6000032ff0c0, C4<1>, C4<1>;
L_0x6000028e17a0 .functor AND 1, L_0x6000032ff2a0, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e1810 .functor OR 1, L_0x6000032ff200, L_0x6000028e17a0, C4<0>, C4<0>;
L_0x6000028e1880 .functor AND 1, L_0x1300524a0, L_0x6000028e1810, C4<1>, C4<1>;
L_0x6000028e18f0 .functor AND 1, L_0x6000028e1880, L_0x6000032ff3e0, C4<1>, C4<1>;
v0x6000031d3e70_0 .net *"_ivl_0", 3 0, L_0x6000032ff020;  1 drivers
L_0x130050a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031d3f00_0 .net/2u *"_ivl_11", 2 0, L_0x130050a78;  1 drivers
v0x6000031d4000_0 .net *"_ivl_13", 0 0, L_0x6000032ff200;  1 drivers
L_0x130050ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031d4090_0 .net/2u *"_ivl_15", 2 0, L_0x130050ac0;  1 drivers
v0x6000031d4120_0 .net *"_ivl_17", 0 0, L_0x6000032ff2a0;  1 drivers
v0x6000031d41b0_0 .net *"_ivl_20", 0 0, L_0x6000028e17a0;  1 drivers
v0x6000031d4240_0 .net *"_ivl_22", 0 0, L_0x6000028e1810;  1 drivers
v0x6000031d42d0_0 .net *"_ivl_24", 0 0, L_0x6000028e1880;  1 drivers
v0x6000031d4360_0 .net *"_ivl_25", 31 0, L_0x6000032ff340;  1 drivers
L_0x130050b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031d43f0_0 .net *"_ivl_28", 15 0, L_0x130050b08;  1 drivers
L_0x130050b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031d4480_0 .net/2u *"_ivl_29", 31 0, L_0x130050b50;  1 drivers
L_0x1300509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031d4510_0 .net *"_ivl_3", 1 0, L_0x1300509e8;  1 drivers
v0x6000031d45a0_0 .net *"_ivl_31", 0 0, L_0x6000032ff3e0;  1 drivers
L_0x130050a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000031d4630_0 .net/2u *"_ivl_4", 3 0, L_0x130050a30;  1 drivers
v0x6000031d46c0_0 .net *"_ivl_6", 0 0, L_0x6000032ff0c0;  1 drivers
v0x6000031d4750_0 .net "do_clear", 0 0, L_0x6000028e18f0;  1 drivers
v0x6000031d47e0_0 .net "load_weight", 0 0, L_0x6000028e1730;  1 drivers
v0x6000031d4870_0 .net "weight_in", 7 0, L_0x6000032ff160;  1 drivers
L_0x6000032ff020 .concat [ 2 2 0 0], v0x6000031b2130_0, L_0x1300509e8;
L_0x6000032ff0c0 .cmp/eq 4, L_0x6000032ff020, L_0x130050a30;
L_0x6000032ff200 .cmp/eq 3, v0x6000031c7f00_0, L_0x130050a78;
L_0x6000032ff2a0 .cmp/eq 3, v0x6000031c7f00_0, L_0x130050ac0;
L_0x6000032ff340 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x130050b08;
L_0x6000032ff3e0 .cmp/eq 32, L_0x6000032ff340, L_0x130050b50;
S_0x13fe04d70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe04c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de72c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031d3330_0 .net *"_ivl_11", 0 0, L_0x6000032ff660;  1 drivers
v0x6000031d33c0_0 .net *"_ivl_12", 15 0, L_0x6000032ff700;  1 drivers
v0x6000031d3450_0 .net/s *"_ivl_4", 15 0, L_0x6000032ff480;  1 drivers
v0x6000031d34e0_0 .net/s *"_ivl_6", 15 0, L_0x6000032ff520;  1 drivers
v0x6000031d3570_0 .net/s "a_signed", 7 0, v0x6000031d3720_0;  1 drivers
v0x6000031d3600_0 .net "act_in", 7 0, v0x6000031d2130_0;  alias, 1 drivers
v0x6000031d3690_0 .var "act_out", 7 0;
v0x6000031d3720_0 .var "act_reg", 7 0;
v0x6000031d37b0_0 .net "clear_acc", 0 0, L_0x6000028e18f0;  alias, 1 drivers
v0x6000031d3840_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031d38d0_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031d3960_0 .net "load_weight", 0 0, L_0x6000028e1730;  alias, 1 drivers
v0x6000031d39f0_0 .net/s "product", 15 0, L_0x6000032ff5c0;  1 drivers
v0x6000031d3a80_0 .net/s "product_ext", 31 0, L_0x6000032ff7a0;  1 drivers
v0x6000031d3b10_0 .net "psum_in", 31 0, L_0x1300505f8;  alias, 1 drivers
v0x6000031d3ba0_0 .var "psum_out", 31 0;
v0x6000031d3c30_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031d3cc0_0 .net/s "w_signed", 7 0, v0x6000031d3de0_0;  1 drivers
v0x6000031d3d50_0 .net "weight_in", 7 0, L_0x6000032ff160;  alias, 1 drivers
v0x6000031d3de0_0 .var "weight_reg", 7 0;
L_0x6000032ff480 .extend/s 16, v0x6000031d3720_0;
L_0x6000032ff520 .extend/s 16, v0x6000031d3de0_0;
L_0x6000032ff5c0 .arith/mult 16, L_0x6000032ff480, L_0x6000032ff520;
L_0x6000032ff660 .part L_0x6000032ff5c0, 15, 1;
LS_0x6000032ff700_0_0 .concat [ 1 1 1 1], L_0x6000032ff660, L_0x6000032ff660, L_0x6000032ff660, L_0x6000032ff660;
LS_0x6000032ff700_0_4 .concat [ 1 1 1 1], L_0x6000032ff660, L_0x6000032ff660, L_0x6000032ff660, L_0x6000032ff660;
LS_0x6000032ff700_0_8 .concat [ 1 1 1 1], L_0x6000032ff660, L_0x6000032ff660, L_0x6000032ff660, L_0x6000032ff660;
LS_0x6000032ff700_0_12 .concat [ 1 1 1 1], L_0x6000032ff660, L_0x6000032ff660, L_0x6000032ff660, L_0x6000032ff660;
L_0x6000032ff700 .concat [ 4 4 4 4], LS_0x6000032ff700_0_0, LS_0x6000032ff700_0_4, LS_0x6000032ff700_0_8, LS_0x6000032ff700_0_12;
L_0x6000032ff7a0 .concat [ 16 16 0 0], L_0x6000032ff5c0, L_0x6000032ff700;
S_0x13fe05370 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13fe088b0;
 .timescale 0 0;
P_0x6000016a6600 .param/l "col" 1 7 214, +C4<011>;
L_0x6000028e1a40 .functor AND 1, v0x6000031b21c0_0, L_0x6000032ff8e0, C4<1>, C4<1>;
L_0x6000028e1ab0 .functor AND 1, L_0x6000032ffac0, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e1b20 .functor OR 1, L_0x6000032ffa20, L_0x6000028e1ab0, C4<0>, C4<0>;
L_0x6000028e1b90 .functor AND 1, L_0x1300524a0, L_0x6000028e1b20, C4<1>, C4<1>;
L_0x6000028e1c00 .functor AND 1, L_0x6000028e1b90, L_0x6000032ffc00, C4<1>, C4<1>;
v0x6000031d5440_0 .net *"_ivl_0", 3 0, L_0x6000032ff840;  1 drivers
L_0x130050c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031d54d0_0 .net/2u *"_ivl_11", 2 0, L_0x130050c28;  1 drivers
v0x6000031d5560_0 .net *"_ivl_13", 0 0, L_0x6000032ffa20;  1 drivers
L_0x130050c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031d55f0_0 .net/2u *"_ivl_15", 2 0, L_0x130050c70;  1 drivers
v0x6000031d5680_0 .net *"_ivl_17", 0 0, L_0x6000032ffac0;  1 drivers
v0x6000031d5710_0 .net *"_ivl_20", 0 0, L_0x6000028e1ab0;  1 drivers
v0x6000031d57a0_0 .net *"_ivl_22", 0 0, L_0x6000028e1b20;  1 drivers
v0x6000031d5830_0 .net *"_ivl_24", 0 0, L_0x6000028e1b90;  1 drivers
v0x6000031d58c0_0 .net *"_ivl_25", 31 0, L_0x6000032ffb60;  1 drivers
L_0x130050cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031d5950_0 .net *"_ivl_28", 15 0, L_0x130050cb8;  1 drivers
L_0x130050d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031d59e0_0 .net/2u *"_ivl_29", 31 0, L_0x130050d00;  1 drivers
L_0x130050b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031d5a70_0 .net *"_ivl_3", 1 0, L_0x130050b98;  1 drivers
v0x6000031d5b00_0 .net *"_ivl_31", 0 0, L_0x6000032ffc00;  1 drivers
L_0x130050be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000031d5b90_0 .net/2u *"_ivl_4", 3 0, L_0x130050be0;  1 drivers
v0x6000031d5c20_0 .net *"_ivl_6", 0 0, L_0x6000032ff8e0;  1 drivers
v0x6000031d5cb0_0 .net "do_clear", 0 0, L_0x6000028e1c00;  1 drivers
v0x6000031d5d40_0 .net "load_weight", 0 0, L_0x6000028e1a40;  1 drivers
v0x6000031d5dd0_0 .net "weight_in", 7 0, L_0x6000032ff980;  1 drivers
L_0x6000032ff840 .concat [ 2 2 0 0], v0x6000031b2130_0, L_0x130050b98;
L_0x6000032ff8e0 .cmp/eq 4, L_0x6000032ff840, L_0x130050be0;
L_0x6000032ffa20 .cmp/eq 3, v0x6000031c7f00_0, L_0x130050c28;
L_0x6000032ffac0 .cmp/eq 3, v0x6000031c7f00_0, L_0x130050c70;
L_0x6000032ffb60 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x130050cb8;
L_0x6000032ffc00 .cmp/eq 32, L_0x6000032ffb60, L_0x130050d00;
S_0x13fe054e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe05370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de7440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031d4900_0 .net *"_ivl_11", 0 0, L_0x6000032ffe80;  1 drivers
v0x6000031d4990_0 .net *"_ivl_12", 15 0, L_0x6000032fff20;  1 drivers
v0x6000031d4a20_0 .net/s *"_ivl_4", 15 0, L_0x6000032ffca0;  1 drivers
v0x6000031d4ab0_0 .net/s *"_ivl_6", 15 0, L_0x6000032ffd40;  1 drivers
v0x6000031d4b40_0 .net/s "a_signed", 7 0, v0x6000031d4cf0_0;  1 drivers
v0x6000031d4bd0_0 .net "act_in", 7 0, v0x6000031d3690_0;  alias, 1 drivers
v0x6000031d4c60_0 .var "act_out", 7 0;
v0x6000031d4cf0_0 .var "act_reg", 7 0;
v0x6000031d4d80_0 .net "clear_acc", 0 0, L_0x6000028e1c00;  alias, 1 drivers
v0x6000031d4e10_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031d4ea0_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031d4f30_0 .net "load_weight", 0 0, L_0x6000028e1a40;  alias, 1 drivers
v0x6000031d4fc0_0 .net/s "product", 15 0, L_0x6000032ffde0;  1 drivers
v0x6000031d5050_0 .net/s "product_ext", 31 0, L_0x6000032f0000;  1 drivers
v0x6000031d50e0_0 .net "psum_in", 31 0, L_0x130050640;  alias, 1 drivers
v0x6000031d5170_0 .var "psum_out", 31 0;
v0x6000031d5200_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031d5290_0 .net/s "w_signed", 7 0, v0x6000031d53b0_0;  1 drivers
v0x6000031d5320_0 .net "weight_in", 7 0, L_0x6000032ff980;  alias, 1 drivers
v0x6000031d53b0_0 .var "weight_reg", 7 0;
L_0x6000032ffca0 .extend/s 16, v0x6000031d4cf0_0;
L_0x6000032ffd40 .extend/s 16, v0x6000031d53b0_0;
L_0x6000032ffde0 .arith/mult 16, L_0x6000032ffca0, L_0x6000032ffd40;
L_0x6000032ffe80 .part L_0x6000032ffde0, 15, 1;
LS_0x6000032fff20_0_0 .concat [ 1 1 1 1], L_0x6000032ffe80, L_0x6000032ffe80, L_0x6000032ffe80, L_0x6000032ffe80;
LS_0x6000032fff20_0_4 .concat [ 1 1 1 1], L_0x6000032ffe80, L_0x6000032ffe80, L_0x6000032ffe80, L_0x6000032ffe80;
LS_0x6000032fff20_0_8 .concat [ 1 1 1 1], L_0x6000032ffe80, L_0x6000032ffe80, L_0x6000032ffe80, L_0x6000032ffe80;
LS_0x6000032fff20_0_12 .concat [ 1 1 1 1], L_0x6000032ffe80, L_0x6000032ffe80, L_0x6000032ffe80, L_0x6000032ffe80;
L_0x6000032fff20 .concat [ 4 4 4 4], LS_0x6000032fff20_0_0, LS_0x6000032fff20_0_4, LS_0x6000032fff20_0_8, LS_0x6000032fff20_0_12;
L_0x6000032f0000 .concat [ 16 16 0 0], L_0x6000032ffde0, L_0x6000032fff20;
S_0x13fe05650 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a6900 .param/l "row" 1 7 213, +C4<01>;
S_0x13fe057c0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13fe05650;
 .timescale 0 0;
P_0x6000016a6980 .param/l "col" 1 7 214, +C4<00>;
L_0x6000028e1d50 .functor AND 1, v0x6000031b21c0_0, L_0x6000032f0140, C4<1>, C4<1>;
L_0x6000028e1e30 .functor AND 1, L_0x6000032f0320, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e1ea0 .functor OR 1, L_0x6000032f0280, L_0x6000028e1e30, C4<0>, C4<0>;
L_0x6000028e1f10 .functor AND 1, L_0x1300524a0, L_0x6000028e1ea0, C4<1>, C4<1>;
L_0x6000028e1f80 .functor AND 1, L_0x6000028e1f10, L_0x6000032f0460, C4<1>, C4<1>;
v0x6000031d69a0_0 .net *"_ivl_0", 2 0, L_0x6000032f00a0;  1 drivers
L_0x130050dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031d6a30_0 .net/2u *"_ivl_11", 2 0, L_0x130050dd8;  1 drivers
v0x6000031d6ac0_0 .net *"_ivl_13", 0 0, L_0x6000032f0280;  1 drivers
L_0x130050e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031d6b50_0 .net/2u *"_ivl_15", 2 0, L_0x130050e20;  1 drivers
v0x6000031d6be0_0 .net *"_ivl_17", 0 0, L_0x6000032f0320;  1 drivers
v0x6000031d6c70_0 .net *"_ivl_20", 0 0, L_0x6000028e1e30;  1 drivers
v0x6000031d6d00_0 .net *"_ivl_22", 0 0, L_0x6000028e1ea0;  1 drivers
v0x6000031d6d90_0 .net *"_ivl_24", 0 0, L_0x6000028e1f10;  1 drivers
v0x6000031d6e20_0 .net *"_ivl_25", 31 0, L_0x6000032f03c0;  1 drivers
L_0x130050e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031d6eb0_0 .net *"_ivl_28", 15 0, L_0x130050e68;  1 drivers
L_0x130050eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031d6f40_0 .net/2u *"_ivl_29", 31 0, L_0x130050eb0;  1 drivers
L_0x130050d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031d6fd0_0 .net *"_ivl_3", 0 0, L_0x130050d48;  1 drivers
v0x6000031d7060_0 .net *"_ivl_31", 0 0, L_0x6000032f0460;  1 drivers
L_0x130050d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031d70f0_0 .net/2u *"_ivl_4", 2 0, L_0x130050d90;  1 drivers
v0x6000031d7180_0 .net *"_ivl_6", 0 0, L_0x6000032f0140;  1 drivers
v0x6000031d7210_0 .net "do_clear", 0 0, L_0x6000028e1f80;  1 drivers
v0x6000031d72a0_0 .net "load_weight", 0 0, L_0x6000028e1d50;  1 drivers
v0x6000031d7330_0 .net "weight_in", 7 0, L_0x6000032f01e0;  1 drivers
L_0x6000032f00a0 .concat [ 2 1 0 0], v0x6000031b2130_0, L_0x130050d48;
L_0x6000032f0140 .cmp/eq 3, L_0x6000032f00a0, L_0x130050d90;
L_0x6000032f0280 .cmp/eq 3, v0x6000031c7f00_0, L_0x130050dd8;
L_0x6000032f0320 .cmp/eq 3, v0x6000031c7f00_0, L_0x130050e20;
L_0x6000032f03c0 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x130050e68;
L_0x6000032f0460 .cmp/eq 32, L_0x6000032f03c0, L_0x130050eb0;
S_0x13fe05930 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe057c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de74c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031d5e60_0 .net *"_ivl_11", 0 0, L_0x6000032f06e0;  1 drivers
v0x6000031d5ef0_0 .net *"_ivl_12", 15 0, L_0x6000032f0780;  1 drivers
v0x6000031d5f80_0 .net/s *"_ivl_4", 15 0, L_0x6000032f0500;  1 drivers
v0x6000031d6010_0 .net/s *"_ivl_6", 15 0, L_0x6000032f05a0;  1 drivers
v0x6000031d60a0_0 .net/s "a_signed", 7 0, v0x6000031d6250_0;  1 drivers
v0x6000031d6130_0 .net "act_in", 7 0, L_0x6000028e0fc0;  alias, 1 drivers
v0x6000031d61c0_0 .var "act_out", 7 0;
v0x6000031d6250_0 .var "act_reg", 7 0;
v0x6000031d62e0_0 .net "clear_acc", 0 0, L_0x6000028e1f80;  alias, 1 drivers
v0x6000031d6370_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031d6400_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031d6490_0 .net "load_weight", 0 0, L_0x6000028e1d50;  alias, 1 drivers
v0x6000031d6520_0 .net/s "product", 15 0, L_0x6000032f0640;  1 drivers
v0x6000031d65b0_0 .net/s "product_ext", 31 0, L_0x6000032f0820;  1 drivers
v0x6000031d6640_0 .net "psum_in", 31 0, v0x6000031d10e0_0;  alias, 1 drivers
v0x6000031d66d0_0 .var "psum_out", 31 0;
v0x6000031d6760_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031d67f0_0 .net/s "w_signed", 7 0, v0x6000031d6910_0;  1 drivers
v0x6000031d6880_0 .net "weight_in", 7 0, L_0x6000032f01e0;  alias, 1 drivers
v0x6000031d6910_0 .var "weight_reg", 7 0;
L_0x6000032f0500 .extend/s 16, v0x6000031d6250_0;
L_0x6000032f05a0 .extend/s 16, v0x6000031d6910_0;
L_0x6000032f0640 .arith/mult 16, L_0x6000032f0500, L_0x6000032f05a0;
L_0x6000032f06e0 .part L_0x6000032f0640, 15, 1;
LS_0x6000032f0780_0_0 .concat [ 1 1 1 1], L_0x6000032f06e0, L_0x6000032f06e0, L_0x6000032f06e0, L_0x6000032f06e0;
LS_0x6000032f0780_0_4 .concat [ 1 1 1 1], L_0x6000032f06e0, L_0x6000032f06e0, L_0x6000032f06e0, L_0x6000032f06e0;
LS_0x6000032f0780_0_8 .concat [ 1 1 1 1], L_0x6000032f06e0, L_0x6000032f06e0, L_0x6000032f06e0, L_0x6000032f06e0;
LS_0x6000032f0780_0_12 .concat [ 1 1 1 1], L_0x6000032f06e0, L_0x6000032f06e0, L_0x6000032f06e0, L_0x6000032f06e0;
L_0x6000032f0780 .concat [ 4 4 4 4], LS_0x6000032f0780_0_0, LS_0x6000032f0780_0_4, LS_0x6000032f0780_0_8, LS_0x6000032f0780_0_12;
L_0x6000032f0820 .concat [ 16 16 0 0], L_0x6000032f0640, L_0x6000032f0780;
S_0x13fe05aa0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13fe05650;
 .timescale 0 0;
P_0x6000016a65c0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000028e20d0 .functor AND 1, v0x6000031b21c0_0, L_0x6000032f0960, C4<1>, C4<1>;
L_0x6000028e2140 .functor AND 1, L_0x6000032f0b40, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e21b0 .functor OR 1, L_0x6000032f0aa0, L_0x6000028e2140, C4<0>, C4<0>;
L_0x6000028e2220 .functor AND 1, L_0x1300524a0, L_0x6000028e21b0, C4<1>, C4<1>;
L_0x6000028e2290 .functor AND 1, L_0x6000028e2220, L_0x6000032f0c80, C4<1>, C4<1>;
v0x6000031d7f00_0 .net *"_ivl_0", 2 0, L_0x6000032f08c0;  1 drivers
L_0x130050f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031c8000_0 .net/2u *"_ivl_11", 2 0, L_0x130050f88;  1 drivers
v0x6000031c8090_0 .net *"_ivl_13", 0 0, L_0x6000032f0aa0;  1 drivers
L_0x130050fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031c8120_0 .net/2u *"_ivl_15", 2 0, L_0x130050fd0;  1 drivers
v0x6000031c81b0_0 .net *"_ivl_17", 0 0, L_0x6000032f0b40;  1 drivers
v0x6000031c8240_0 .net *"_ivl_20", 0 0, L_0x6000028e2140;  1 drivers
v0x6000031c82d0_0 .net *"_ivl_22", 0 0, L_0x6000028e21b0;  1 drivers
v0x6000031c8360_0 .net *"_ivl_24", 0 0, L_0x6000028e2220;  1 drivers
v0x6000031c83f0_0 .net *"_ivl_25", 31 0, L_0x6000032f0be0;  1 drivers
L_0x130051018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c8480_0 .net *"_ivl_28", 15 0, L_0x130051018;  1 drivers
L_0x130051060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c8510_0 .net/2u *"_ivl_29", 31 0, L_0x130051060;  1 drivers
L_0x130050ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031c85a0_0 .net *"_ivl_3", 0 0, L_0x130050ef8;  1 drivers
v0x6000031c8630_0 .net *"_ivl_31", 0 0, L_0x6000032f0c80;  1 drivers
L_0x130050f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031c86c0_0 .net/2u *"_ivl_4", 2 0, L_0x130050f40;  1 drivers
v0x6000031c8750_0 .net *"_ivl_6", 0 0, L_0x6000032f0960;  1 drivers
v0x6000031c87e0_0 .net "do_clear", 0 0, L_0x6000028e2290;  1 drivers
v0x6000031c8870_0 .net "load_weight", 0 0, L_0x6000028e20d0;  1 drivers
v0x6000031c8900_0 .net "weight_in", 7 0, L_0x6000032f0a00;  1 drivers
L_0x6000032f08c0 .concat [ 2 1 0 0], v0x6000031b2130_0, L_0x130050ef8;
L_0x6000032f0960 .cmp/eq 3, L_0x6000032f08c0, L_0x130050f40;
L_0x6000032f0aa0 .cmp/eq 3, v0x6000031c7f00_0, L_0x130050f88;
L_0x6000032f0b40 .cmp/eq 3, v0x6000031c7f00_0, L_0x130050fd0;
L_0x6000032f0be0 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x130051018;
L_0x6000032f0c80 .cmp/eq 32, L_0x6000032f0be0, L_0x130051060;
S_0x13fe05c10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe05aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de7540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031d73c0_0 .net *"_ivl_11", 0 0, L_0x6000032f0f00;  1 drivers
v0x6000031d7450_0 .net *"_ivl_12", 15 0, L_0x6000032f0fa0;  1 drivers
v0x6000031d74e0_0 .net/s *"_ivl_4", 15 0, L_0x6000032f0d20;  1 drivers
v0x6000031d7570_0 .net/s *"_ivl_6", 15 0, L_0x6000032f0dc0;  1 drivers
v0x6000031d7600_0 .net/s "a_signed", 7 0, v0x6000031d77b0_0;  1 drivers
v0x6000031d7690_0 .net "act_in", 7 0, v0x6000031d61c0_0;  alias, 1 drivers
v0x6000031d7720_0 .var "act_out", 7 0;
v0x6000031d77b0_0 .var "act_reg", 7 0;
v0x6000031d7840_0 .net "clear_acc", 0 0, L_0x6000028e2290;  alias, 1 drivers
v0x6000031d78d0_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031d7960_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031d79f0_0 .net "load_weight", 0 0, L_0x6000028e20d0;  alias, 1 drivers
v0x6000031d7a80_0 .net/s "product", 15 0, L_0x6000032f0e60;  1 drivers
v0x6000031d7b10_0 .net/s "product_ext", 31 0, L_0x6000032f1040;  1 drivers
v0x6000031d7ba0_0 .net "psum_in", 31 0, v0x6000031d2640_0;  alias, 1 drivers
v0x6000031d7c30_0 .var "psum_out", 31 0;
v0x6000031d7cc0_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031d7d50_0 .net/s "w_signed", 7 0, v0x6000031d7e70_0;  1 drivers
v0x6000031d7de0_0 .net "weight_in", 7 0, L_0x6000032f0a00;  alias, 1 drivers
v0x6000031d7e70_0 .var "weight_reg", 7 0;
L_0x6000032f0d20 .extend/s 16, v0x6000031d77b0_0;
L_0x6000032f0dc0 .extend/s 16, v0x6000031d7e70_0;
L_0x6000032f0e60 .arith/mult 16, L_0x6000032f0d20, L_0x6000032f0dc0;
L_0x6000032f0f00 .part L_0x6000032f0e60, 15, 1;
LS_0x6000032f0fa0_0_0 .concat [ 1 1 1 1], L_0x6000032f0f00, L_0x6000032f0f00, L_0x6000032f0f00, L_0x6000032f0f00;
LS_0x6000032f0fa0_0_4 .concat [ 1 1 1 1], L_0x6000032f0f00, L_0x6000032f0f00, L_0x6000032f0f00, L_0x6000032f0f00;
LS_0x6000032f0fa0_0_8 .concat [ 1 1 1 1], L_0x6000032f0f00, L_0x6000032f0f00, L_0x6000032f0f00, L_0x6000032f0f00;
LS_0x6000032f0fa0_0_12 .concat [ 1 1 1 1], L_0x6000032f0f00, L_0x6000032f0f00, L_0x6000032f0f00, L_0x6000032f0f00;
L_0x6000032f0fa0 .concat [ 4 4 4 4], LS_0x6000032f0fa0_0_0, LS_0x6000032f0fa0_0_4, LS_0x6000032f0fa0_0_8, LS_0x6000032f0fa0_0_12;
L_0x6000032f1040 .concat [ 16 16 0 0], L_0x6000032f0e60, L_0x6000032f0fa0;
S_0x13fe05d80 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13fe05650;
 .timescale 0 0;
P_0x6000016a6b40 .param/l "col" 1 7 214, +C4<010>;
L_0x6000028e23e0 .functor AND 1, v0x6000031b21c0_0, L_0x6000032f1180, C4<1>, C4<1>;
L_0x6000028e1dc0 .functor AND 1, L_0x6000032f1360, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e2450 .functor OR 1, L_0x6000032f12c0, L_0x6000028e1dc0, C4<0>, C4<0>;
L_0x6000028e24c0 .functor AND 1, L_0x1300524a0, L_0x6000028e2450, C4<1>, C4<1>;
L_0x6000028e2530 .functor AND 1, L_0x6000028e24c0, L_0x6000032f14a0, C4<1>, C4<1>;
v0x6000031c94d0_0 .net *"_ivl_0", 3 0, L_0x6000032f10e0;  1 drivers
L_0x130051138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031c9560_0 .net/2u *"_ivl_11", 2 0, L_0x130051138;  1 drivers
v0x6000031c95f0_0 .net *"_ivl_13", 0 0, L_0x6000032f12c0;  1 drivers
L_0x130051180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031c9680_0 .net/2u *"_ivl_15", 2 0, L_0x130051180;  1 drivers
v0x6000031c9710_0 .net *"_ivl_17", 0 0, L_0x6000032f1360;  1 drivers
v0x6000031c97a0_0 .net *"_ivl_20", 0 0, L_0x6000028e1dc0;  1 drivers
v0x6000031c9830_0 .net *"_ivl_22", 0 0, L_0x6000028e2450;  1 drivers
v0x6000031c98c0_0 .net *"_ivl_24", 0 0, L_0x6000028e24c0;  1 drivers
v0x6000031c9950_0 .net *"_ivl_25", 31 0, L_0x6000032f1400;  1 drivers
L_0x1300511c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c99e0_0 .net *"_ivl_28", 15 0, L_0x1300511c8;  1 drivers
L_0x130051210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c9a70_0 .net/2u *"_ivl_29", 31 0, L_0x130051210;  1 drivers
L_0x1300510a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031c9b00_0 .net *"_ivl_3", 1 0, L_0x1300510a8;  1 drivers
v0x6000031c9b90_0 .net *"_ivl_31", 0 0, L_0x6000032f14a0;  1 drivers
L_0x1300510f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000031c9c20_0 .net/2u *"_ivl_4", 3 0, L_0x1300510f0;  1 drivers
v0x6000031c9cb0_0 .net *"_ivl_6", 0 0, L_0x6000032f1180;  1 drivers
v0x6000031c9d40_0 .net "do_clear", 0 0, L_0x6000028e2530;  1 drivers
v0x6000031c9dd0_0 .net "load_weight", 0 0, L_0x6000028e23e0;  1 drivers
v0x6000031c9e60_0 .net "weight_in", 7 0, L_0x6000032f1220;  1 drivers
L_0x6000032f10e0 .concat [ 2 2 0 0], v0x6000031b2130_0, L_0x1300510a8;
L_0x6000032f1180 .cmp/eq 4, L_0x6000032f10e0, L_0x1300510f0;
L_0x6000032f12c0 .cmp/eq 3, v0x6000031c7f00_0, L_0x130051138;
L_0x6000032f1360 .cmp/eq 3, v0x6000031c7f00_0, L_0x130051180;
L_0x6000032f1400 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x1300511c8;
L_0x6000032f14a0 .cmp/eq 32, L_0x6000032f1400, L_0x130051210;
S_0x13fe05ef0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe05d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de7640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031c8990_0 .net *"_ivl_11", 0 0, L_0x6000032f1720;  1 drivers
v0x6000031c8a20_0 .net *"_ivl_12", 15 0, L_0x6000032f17c0;  1 drivers
v0x6000031c8ab0_0 .net/s *"_ivl_4", 15 0, L_0x6000032f1540;  1 drivers
v0x6000031c8b40_0 .net/s *"_ivl_6", 15 0, L_0x6000032f15e0;  1 drivers
v0x6000031c8bd0_0 .net/s "a_signed", 7 0, v0x6000031c8d80_0;  1 drivers
v0x6000031c8c60_0 .net "act_in", 7 0, v0x6000031d7720_0;  alias, 1 drivers
v0x6000031c8cf0_0 .var "act_out", 7 0;
v0x6000031c8d80_0 .var "act_reg", 7 0;
v0x6000031c8e10_0 .net "clear_acc", 0 0, L_0x6000028e2530;  alias, 1 drivers
v0x6000031c8ea0_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031c8f30_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031c8fc0_0 .net "load_weight", 0 0, L_0x6000028e23e0;  alias, 1 drivers
v0x6000031c9050_0 .net/s "product", 15 0, L_0x6000032f1680;  1 drivers
v0x6000031c90e0_0 .net/s "product_ext", 31 0, L_0x6000032f1860;  1 drivers
v0x6000031c9170_0 .net "psum_in", 31 0, v0x6000031d3ba0_0;  alias, 1 drivers
v0x6000031c9200_0 .var "psum_out", 31 0;
v0x6000031c9290_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031c9320_0 .net/s "w_signed", 7 0, v0x6000031c9440_0;  1 drivers
v0x6000031c93b0_0 .net "weight_in", 7 0, L_0x6000032f1220;  alias, 1 drivers
v0x6000031c9440_0 .var "weight_reg", 7 0;
L_0x6000032f1540 .extend/s 16, v0x6000031c8d80_0;
L_0x6000032f15e0 .extend/s 16, v0x6000031c9440_0;
L_0x6000032f1680 .arith/mult 16, L_0x6000032f1540, L_0x6000032f15e0;
L_0x6000032f1720 .part L_0x6000032f1680, 15, 1;
LS_0x6000032f17c0_0_0 .concat [ 1 1 1 1], L_0x6000032f1720, L_0x6000032f1720, L_0x6000032f1720, L_0x6000032f1720;
LS_0x6000032f17c0_0_4 .concat [ 1 1 1 1], L_0x6000032f1720, L_0x6000032f1720, L_0x6000032f1720, L_0x6000032f1720;
LS_0x6000032f17c0_0_8 .concat [ 1 1 1 1], L_0x6000032f1720, L_0x6000032f1720, L_0x6000032f1720, L_0x6000032f1720;
LS_0x6000032f17c0_0_12 .concat [ 1 1 1 1], L_0x6000032f1720, L_0x6000032f1720, L_0x6000032f1720, L_0x6000032f1720;
L_0x6000032f17c0 .concat [ 4 4 4 4], LS_0x6000032f17c0_0_0, LS_0x6000032f17c0_0_4, LS_0x6000032f17c0_0_8, LS_0x6000032f17c0_0_12;
L_0x6000032f1860 .concat [ 16 16 0 0], L_0x6000032f1680, L_0x6000032f17c0;
S_0x13fe06060 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13fe05650;
 .timescale 0 0;
P_0x6000016a6c40 .param/l "col" 1 7 214, +C4<011>;
L_0x6000028e2680 .functor AND 1, v0x6000031b21c0_0, L_0x6000032f19a0, C4<1>, C4<1>;
L_0x6000028e26f0 .functor AND 1, L_0x6000032f1b80, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e2760 .functor OR 1, L_0x6000032f1ae0, L_0x6000028e26f0, C4<0>, C4<0>;
L_0x6000028e27d0 .functor AND 1, L_0x1300524a0, L_0x6000028e2760, C4<1>, C4<1>;
L_0x6000028e2840 .functor AND 1, L_0x6000028e27d0, L_0x6000032f1cc0, C4<1>, C4<1>;
v0x6000031caa30_0 .net *"_ivl_0", 3 0, L_0x6000032f1900;  1 drivers
L_0x1300512e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031caac0_0 .net/2u *"_ivl_11", 2 0, L_0x1300512e8;  1 drivers
v0x6000031cab50_0 .net *"_ivl_13", 0 0, L_0x6000032f1ae0;  1 drivers
L_0x130051330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031cabe0_0 .net/2u *"_ivl_15", 2 0, L_0x130051330;  1 drivers
v0x6000031cac70_0 .net *"_ivl_17", 0 0, L_0x6000032f1b80;  1 drivers
v0x6000031cad00_0 .net *"_ivl_20", 0 0, L_0x6000028e26f0;  1 drivers
v0x6000031cad90_0 .net *"_ivl_22", 0 0, L_0x6000028e2760;  1 drivers
v0x6000031cae20_0 .net *"_ivl_24", 0 0, L_0x6000028e27d0;  1 drivers
v0x6000031caeb0_0 .net *"_ivl_25", 31 0, L_0x6000032f1c20;  1 drivers
L_0x130051378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031caf40_0 .net *"_ivl_28", 15 0, L_0x130051378;  1 drivers
L_0x1300513c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031cafd0_0 .net/2u *"_ivl_29", 31 0, L_0x1300513c0;  1 drivers
L_0x130051258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031cb060_0 .net *"_ivl_3", 1 0, L_0x130051258;  1 drivers
v0x6000031cb0f0_0 .net *"_ivl_31", 0 0, L_0x6000032f1cc0;  1 drivers
L_0x1300512a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000031cb180_0 .net/2u *"_ivl_4", 3 0, L_0x1300512a0;  1 drivers
v0x6000031cb210_0 .net *"_ivl_6", 0 0, L_0x6000032f19a0;  1 drivers
v0x6000031cb2a0_0 .net "do_clear", 0 0, L_0x6000028e2840;  1 drivers
v0x6000031cb330_0 .net "load_weight", 0 0, L_0x6000028e2680;  1 drivers
v0x6000031cb3c0_0 .net "weight_in", 7 0, L_0x6000032f1a40;  1 drivers
L_0x6000032f1900 .concat [ 2 2 0 0], v0x6000031b2130_0, L_0x130051258;
L_0x6000032f19a0 .cmp/eq 4, L_0x6000032f1900, L_0x1300512a0;
L_0x6000032f1ae0 .cmp/eq 3, v0x6000031c7f00_0, L_0x1300512e8;
L_0x6000032f1b80 .cmp/eq 3, v0x6000031c7f00_0, L_0x130051330;
L_0x6000032f1c20 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x130051378;
L_0x6000032f1cc0 .cmp/eq 32, L_0x6000032f1c20, L_0x1300513c0;
S_0x13fe061d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe06060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de7340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031c9ef0_0 .net *"_ivl_11", 0 0, L_0x6000032f1f40;  1 drivers
v0x6000031c9f80_0 .net *"_ivl_12", 15 0, L_0x6000032f1fe0;  1 drivers
v0x6000031ca010_0 .net/s *"_ivl_4", 15 0, L_0x6000032f1d60;  1 drivers
v0x6000031ca0a0_0 .net/s *"_ivl_6", 15 0, L_0x6000032f1e00;  1 drivers
v0x6000031ca130_0 .net/s "a_signed", 7 0, v0x6000031ca2e0_0;  1 drivers
v0x6000031ca1c0_0 .net "act_in", 7 0, v0x6000031c8cf0_0;  alias, 1 drivers
v0x6000031ca250_0 .var "act_out", 7 0;
v0x6000031ca2e0_0 .var "act_reg", 7 0;
v0x6000031ca370_0 .net "clear_acc", 0 0, L_0x6000028e2840;  alias, 1 drivers
v0x6000031ca400_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031ca490_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031ca520_0 .net "load_weight", 0 0, L_0x6000028e2680;  alias, 1 drivers
v0x6000031ca5b0_0 .net/s "product", 15 0, L_0x6000032f1ea0;  1 drivers
v0x6000031ca640_0 .net/s "product_ext", 31 0, L_0x6000032f2080;  1 drivers
v0x6000031ca6d0_0 .net "psum_in", 31 0, v0x6000031d5170_0;  alias, 1 drivers
v0x6000031ca760_0 .var "psum_out", 31 0;
v0x6000031ca7f0_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031ca880_0 .net/s "w_signed", 7 0, v0x6000031ca9a0_0;  1 drivers
v0x6000031ca910_0 .net "weight_in", 7 0, L_0x6000032f1a40;  alias, 1 drivers
v0x6000031ca9a0_0 .var "weight_reg", 7 0;
L_0x6000032f1d60 .extend/s 16, v0x6000031ca2e0_0;
L_0x6000032f1e00 .extend/s 16, v0x6000031ca9a0_0;
L_0x6000032f1ea0 .arith/mult 16, L_0x6000032f1d60, L_0x6000032f1e00;
L_0x6000032f1f40 .part L_0x6000032f1ea0, 15, 1;
LS_0x6000032f1fe0_0_0 .concat [ 1 1 1 1], L_0x6000032f1f40, L_0x6000032f1f40, L_0x6000032f1f40, L_0x6000032f1f40;
LS_0x6000032f1fe0_0_4 .concat [ 1 1 1 1], L_0x6000032f1f40, L_0x6000032f1f40, L_0x6000032f1f40, L_0x6000032f1f40;
LS_0x6000032f1fe0_0_8 .concat [ 1 1 1 1], L_0x6000032f1f40, L_0x6000032f1f40, L_0x6000032f1f40, L_0x6000032f1f40;
LS_0x6000032f1fe0_0_12 .concat [ 1 1 1 1], L_0x6000032f1f40, L_0x6000032f1f40, L_0x6000032f1f40, L_0x6000032f1f40;
L_0x6000032f1fe0 .concat [ 4 4 4 4], LS_0x6000032f1fe0_0_0, LS_0x6000032f1fe0_0_4, LS_0x6000032f1fe0_0_8, LS_0x6000032f1fe0_0_12;
L_0x6000032f2080 .concat [ 16 16 0 0], L_0x6000032f1ea0, L_0x6000032f1fe0;
S_0x13fe0f8d0 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a6d40 .param/l "row" 1 7 213, +C4<010>;
S_0x13fe0fa40 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13fe0f8d0;
 .timescale 0 0;
P_0x6000016a6dc0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000028e2990 .functor AND 1, v0x6000031b21c0_0, L_0x6000032f21c0, C4<1>, C4<1>;
L_0x6000028e2a00 .functor AND 1, L_0x6000032f23a0, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e2a70 .functor OR 1, L_0x6000032f2300, L_0x6000028e2a00, C4<0>, C4<0>;
L_0x6000028e2ae0 .functor AND 1, L_0x1300524a0, L_0x6000028e2a70, C4<1>, C4<1>;
L_0x6000028e2b50 .functor AND 1, L_0x6000028e2ae0, L_0x6000032f24e0, C4<1>, C4<1>;
v0x6000031cc000_0 .net *"_ivl_0", 2 0, L_0x6000032f2120;  1 drivers
L_0x130051498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031cc090_0 .net/2u *"_ivl_11", 2 0, L_0x130051498;  1 drivers
v0x6000031cc120_0 .net *"_ivl_13", 0 0, L_0x6000032f2300;  1 drivers
L_0x1300514e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031cc1b0_0 .net/2u *"_ivl_15", 2 0, L_0x1300514e0;  1 drivers
v0x6000031cc240_0 .net *"_ivl_17", 0 0, L_0x6000032f23a0;  1 drivers
v0x6000031cc2d0_0 .net *"_ivl_20", 0 0, L_0x6000028e2a00;  1 drivers
v0x6000031cc360_0 .net *"_ivl_22", 0 0, L_0x6000028e2a70;  1 drivers
v0x6000031cc3f0_0 .net *"_ivl_24", 0 0, L_0x6000028e2ae0;  1 drivers
v0x6000031cc480_0 .net *"_ivl_25", 31 0, L_0x6000032f2440;  1 drivers
L_0x130051528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031cc510_0 .net *"_ivl_28", 15 0, L_0x130051528;  1 drivers
L_0x130051570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031cc5a0_0 .net/2u *"_ivl_29", 31 0, L_0x130051570;  1 drivers
L_0x130051408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031cc630_0 .net *"_ivl_3", 0 0, L_0x130051408;  1 drivers
v0x6000031cc6c0_0 .net *"_ivl_31", 0 0, L_0x6000032f24e0;  1 drivers
L_0x130051450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031cc750_0 .net/2u *"_ivl_4", 2 0, L_0x130051450;  1 drivers
v0x6000031cc7e0_0 .net *"_ivl_6", 0 0, L_0x6000032f21c0;  1 drivers
v0x6000031cc870_0 .net "do_clear", 0 0, L_0x6000028e2b50;  1 drivers
v0x6000031cc900_0 .net "load_weight", 0 0, L_0x6000028e2990;  1 drivers
v0x6000031cc990_0 .net "weight_in", 7 0, L_0x6000032f2260;  1 drivers
L_0x6000032f2120 .concat [ 2 1 0 0], v0x6000031b2130_0, L_0x130051408;
L_0x6000032f21c0 .cmp/eq 3, L_0x6000032f2120, L_0x130051450;
L_0x6000032f2300 .cmp/eq 3, v0x6000031c7f00_0, L_0x130051498;
L_0x6000032f23a0 .cmp/eq 3, v0x6000031c7f00_0, L_0x1300514e0;
L_0x6000032f2440 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x130051528;
L_0x6000032f24e0 .cmp/eq 32, L_0x6000032f2440, L_0x130051570;
S_0x13fe0fbb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe0fa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de76c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031cb450_0 .net *"_ivl_11", 0 0, L_0x6000032f2760;  1 drivers
v0x6000031cb4e0_0 .net *"_ivl_12", 15 0, L_0x6000032f2800;  1 drivers
v0x6000031cb570_0 .net/s *"_ivl_4", 15 0, L_0x6000032f2580;  1 drivers
v0x6000031cb600_0 .net/s *"_ivl_6", 15 0, L_0x6000032f2620;  1 drivers
v0x6000031cb690_0 .net/s "a_signed", 7 0, v0x6000031cb840_0;  1 drivers
v0x6000031cb720_0 .net "act_in", 7 0, L_0x6000028e1030;  alias, 1 drivers
v0x6000031cb7b0_0 .var "act_out", 7 0;
v0x6000031cb840_0 .var "act_reg", 7 0;
v0x6000031cb8d0_0 .net "clear_acc", 0 0, L_0x6000028e2b50;  alias, 1 drivers
v0x6000031cb960_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031cb9f0_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031cba80_0 .net "load_weight", 0 0, L_0x6000028e2990;  alias, 1 drivers
v0x6000031cbb10_0 .net/s "product", 15 0, L_0x6000032f26c0;  1 drivers
v0x6000031cbba0_0 .net/s "product_ext", 31 0, L_0x6000032f28a0;  1 drivers
v0x6000031cbc30_0 .net "psum_in", 31 0, v0x6000031d66d0_0;  alias, 1 drivers
v0x6000031cbcc0_0 .var "psum_out", 31 0;
v0x6000031cbd50_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031cbde0_0 .net/s "w_signed", 7 0, v0x6000031cbf00_0;  1 drivers
v0x6000031cbe70_0 .net "weight_in", 7 0, L_0x6000032f2260;  alias, 1 drivers
v0x6000031cbf00_0 .var "weight_reg", 7 0;
L_0x6000032f2580 .extend/s 16, v0x6000031cb840_0;
L_0x6000032f2620 .extend/s 16, v0x6000031cbf00_0;
L_0x6000032f26c0 .arith/mult 16, L_0x6000032f2580, L_0x6000032f2620;
L_0x6000032f2760 .part L_0x6000032f26c0, 15, 1;
LS_0x6000032f2800_0_0 .concat [ 1 1 1 1], L_0x6000032f2760, L_0x6000032f2760, L_0x6000032f2760, L_0x6000032f2760;
LS_0x6000032f2800_0_4 .concat [ 1 1 1 1], L_0x6000032f2760, L_0x6000032f2760, L_0x6000032f2760, L_0x6000032f2760;
LS_0x6000032f2800_0_8 .concat [ 1 1 1 1], L_0x6000032f2760, L_0x6000032f2760, L_0x6000032f2760, L_0x6000032f2760;
LS_0x6000032f2800_0_12 .concat [ 1 1 1 1], L_0x6000032f2760, L_0x6000032f2760, L_0x6000032f2760, L_0x6000032f2760;
L_0x6000032f2800 .concat [ 4 4 4 4], LS_0x6000032f2800_0_0, LS_0x6000032f2800_0_4, LS_0x6000032f2800_0_8, LS_0x6000032f2800_0_12;
L_0x6000032f28a0 .concat [ 16 16 0 0], L_0x6000032f26c0, L_0x6000032f2800;
S_0x13fe0fd20 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13fe0f8d0;
 .timescale 0 0;
P_0x6000016a6ec0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000028e2ca0 .functor AND 1, v0x6000031b21c0_0, L_0x6000032f29e0, C4<1>, C4<1>;
L_0x6000028e2d10 .functor AND 1, L_0x6000032f2bc0, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e2d80 .functor OR 1, L_0x6000032f2b20, L_0x6000028e2d10, C4<0>, C4<0>;
L_0x6000028e2df0 .functor AND 1, L_0x1300524a0, L_0x6000028e2d80, C4<1>, C4<1>;
L_0x6000028e2e60 .functor AND 1, L_0x6000028e2df0, L_0x6000032f2d00, C4<1>, C4<1>;
v0x6000031cd560_0 .net *"_ivl_0", 2 0, L_0x6000032f2940;  1 drivers
L_0x130051648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031cd5f0_0 .net/2u *"_ivl_11", 2 0, L_0x130051648;  1 drivers
v0x6000031cd680_0 .net *"_ivl_13", 0 0, L_0x6000032f2b20;  1 drivers
L_0x130051690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031cd710_0 .net/2u *"_ivl_15", 2 0, L_0x130051690;  1 drivers
v0x6000031cd7a0_0 .net *"_ivl_17", 0 0, L_0x6000032f2bc0;  1 drivers
v0x6000031cd830_0 .net *"_ivl_20", 0 0, L_0x6000028e2d10;  1 drivers
v0x6000031cd8c0_0 .net *"_ivl_22", 0 0, L_0x6000028e2d80;  1 drivers
v0x6000031cd950_0 .net *"_ivl_24", 0 0, L_0x6000028e2df0;  1 drivers
v0x6000031cd9e0_0 .net *"_ivl_25", 31 0, L_0x6000032f2c60;  1 drivers
L_0x1300516d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031cda70_0 .net *"_ivl_28", 15 0, L_0x1300516d8;  1 drivers
L_0x130051720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031cdb00_0 .net/2u *"_ivl_29", 31 0, L_0x130051720;  1 drivers
L_0x1300515b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031cdb90_0 .net *"_ivl_3", 0 0, L_0x1300515b8;  1 drivers
v0x6000031cdc20_0 .net *"_ivl_31", 0 0, L_0x6000032f2d00;  1 drivers
L_0x130051600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031cdcb0_0 .net/2u *"_ivl_4", 2 0, L_0x130051600;  1 drivers
v0x6000031cdd40_0 .net *"_ivl_6", 0 0, L_0x6000032f29e0;  1 drivers
v0x6000031cddd0_0 .net "do_clear", 0 0, L_0x6000028e2e60;  1 drivers
v0x6000031cde60_0 .net "load_weight", 0 0, L_0x6000028e2ca0;  1 drivers
v0x6000031cdef0_0 .net "weight_in", 7 0, L_0x6000032f2a80;  1 drivers
L_0x6000032f2940 .concat [ 2 1 0 0], v0x6000031b2130_0, L_0x1300515b8;
L_0x6000032f29e0 .cmp/eq 3, L_0x6000032f2940, L_0x130051600;
L_0x6000032f2b20 .cmp/eq 3, v0x6000031c7f00_0, L_0x130051648;
L_0x6000032f2bc0 .cmp/eq 3, v0x6000031c7f00_0, L_0x130051690;
L_0x6000032f2c60 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x1300516d8;
L_0x6000032f2d00 .cmp/eq 32, L_0x6000032f2c60, L_0x130051720;
S_0x13fe0fe90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe0fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de73c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031cca20_0 .net *"_ivl_11", 0 0, L_0x6000032f2f80;  1 drivers
v0x6000031ccab0_0 .net *"_ivl_12", 15 0, L_0x6000032f3020;  1 drivers
v0x6000031ccb40_0 .net/s *"_ivl_4", 15 0, L_0x6000032f2da0;  1 drivers
v0x6000031ccbd0_0 .net/s *"_ivl_6", 15 0, L_0x6000032f2e40;  1 drivers
v0x6000031ccc60_0 .net/s "a_signed", 7 0, v0x6000031cce10_0;  1 drivers
v0x6000031cccf0_0 .net "act_in", 7 0, v0x6000031cb7b0_0;  alias, 1 drivers
v0x6000031ccd80_0 .var "act_out", 7 0;
v0x6000031cce10_0 .var "act_reg", 7 0;
v0x6000031ccea0_0 .net "clear_acc", 0 0, L_0x6000028e2e60;  alias, 1 drivers
v0x6000031ccf30_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031ccfc0_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031cd050_0 .net "load_weight", 0 0, L_0x6000028e2ca0;  alias, 1 drivers
v0x6000031cd0e0_0 .net/s "product", 15 0, L_0x6000032f2ee0;  1 drivers
v0x6000031cd170_0 .net/s "product_ext", 31 0, L_0x6000032f30c0;  1 drivers
v0x6000031cd200_0 .net "psum_in", 31 0, v0x6000031d7c30_0;  alias, 1 drivers
v0x6000031cd290_0 .var "psum_out", 31 0;
v0x6000031cd320_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031cd3b0_0 .net/s "w_signed", 7 0, v0x6000031cd4d0_0;  1 drivers
v0x6000031cd440_0 .net "weight_in", 7 0, L_0x6000032f2a80;  alias, 1 drivers
v0x6000031cd4d0_0 .var "weight_reg", 7 0;
L_0x6000032f2da0 .extend/s 16, v0x6000031cce10_0;
L_0x6000032f2e40 .extend/s 16, v0x6000031cd4d0_0;
L_0x6000032f2ee0 .arith/mult 16, L_0x6000032f2da0, L_0x6000032f2e40;
L_0x6000032f2f80 .part L_0x6000032f2ee0, 15, 1;
LS_0x6000032f3020_0_0 .concat [ 1 1 1 1], L_0x6000032f2f80, L_0x6000032f2f80, L_0x6000032f2f80, L_0x6000032f2f80;
LS_0x6000032f3020_0_4 .concat [ 1 1 1 1], L_0x6000032f2f80, L_0x6000032f2f80, L_0x6000032f2f80, L_0x6000032f2f80;
LS_0x6000032f3020_0_8 .concat [ 1 1 1 1], L_0x6000032f2f80, L_0x6000032f2f80, L_0x6000032f2f80, L_0x6000032f2f80;
LS_0x6000032f3020_0_12 .concat [ 1 1 1 1], L_0x6000032f2f80, L_0x6000032f2f80, L_0x6000032f2f80, L_0x6000032f2f80;
L_0x6000032f3020 .concat [ 4 4 4 4], LS_0x6000032f3020_0_0, LS_0x6000032f3020_0_4, LS_0x6000032f3020_0_8, LS_0x6000032f3020_0_12;
L_0x6000032f30c0 .concat [ 16 16 0 0], L_0x6000032f2ee0, L_0x6000032f3020;
S_0x13fe10000 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13fe0f8d0;
 .timescale 0 0;
P_0x6000016a6fc0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000028e2fb0 .functor AND 1, v0x6000031b21c0_0, L_0x6000032f3200, C4<1>, C4<1>;
L_0x6000028e3020 .functor AND 1, L_0x6000032f3480, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e3090 .functor OR 1, L_0x6000032f33e0, L_0x6000028e3020, C4<0>, C4<0>;
L_0x6000028e3100 .functor AND 1, L_0x1300524a0, L_0x6000028e3090, C4<1>, C4<1>;
L_0x6000028e3170 .functor AND 1, L_0x6000028e3100, L_0x6000032f35c0, C4<1>, C4<1>;
v0x6000031ceac0_0 .net *"_ivl_0", 3 0, L_0x6000032f3160;  1 drivers
L_0x1300517f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031ceb50_0 .net/2u *"_ivl_11", 2 0, L_0x1300517f8;  1 drivers
v0x6000031cebe0_0 .net *"_ivl_13", 0 0, L_0x6000032f33e0;  1 drivers
L_0x130051840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031cec70_0 .net/2u *"_ivl_15", 2 0, L_0x130051840;  1 drivers
v0x6000031ced00_0 .net *"_ivl_17", 0 0, L_0x6000032f3480;  1 drivers
v0x6000031ced90_0 .net *"_ivl_20", 0 0, L_0x6000028e3020;  1 drivers
v0x6000031cee20_0 .net *"_ivl_22", 0 0, L_0x6000028e3090;  1 drivers
v0x6000031ceeb0_0 .net *"_ivl_24", 0 0, L_0x6000028e3100;  1 drivers
v0x6000031cef40_0 .net *"_ivl_25", 31 0, L_0x6000032f3520;  1 drivers
L_0x130051888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031cefd0_0 .net *"_ivl_28", 15 0, L_0x130051888;  1 drivers
L_0x1300518d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031cf060_0 .net/2u *"_ivl_29", 31 0, L_0x1300518d0;  1 drivers
L_0x130051768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031cf0f0_0 .net *"_ivl_3", 1 0, L_0x130051768;  1 drivers
v0x6000031cf180_0 .net *"_ivl_31", 0 0, L_0x6000032f35c0;  1 drivers
L_0x1300517b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000031cf210_0 .net/2u *"_ivl_4", 3 0, L_0x1300517b0;  1 drivers
v0x6000031cf2a0_0 .net *"_ivl_6", 0 0, L_0x6000032f3200;  1 drivers
v0x6000031cf330_0 .net "do_clear", 0 0, L_0x6000028e3170;  1 drivers
v0x6000031cf3c0_0 .net "load_weight", 0 0, L_0x6000028e2fb0;  1 drivers
v0x6000031cf450_0 .net "weight_in", 7 0, L_0x6000032f32a0;  1 drivers
L_0x6000032f3160 .concat [ 2 2 0 0], v0x6000031b2130_0, L_0x130051768;
L_0x6000032f3200 .cmp/eq 4, L_0x6000032f3160, L_0x1300517b0;
L_0x6000032f33e0 .cmp/eq 3, v0x6000031c7f00_0, L_0x1300517f8;
L_0x6000032f3480 .cmp/eq 3, v0x6000031c7f00_0, L_0x130051840;
L_0x6000032f3520 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x130051888;
L_0x6000032f35c0 .cmp/eq 32, L_0x6000032f3520, L_0x1300518d0;
S_0x13fe10170 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe10000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de75c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031cdf80_0 .net *"_ivl_11", 0 0, L_0x6000032f3840;  1 drivers
v0x6000031ce010_0 .net *"_ivl_12", 15 0, L_0x6000032f38e0;  1 drivers
v0x6000031ce0a0_0 .net/s *"_ivl_4", 15 0, L_0x6000032f3660;  1 drivers
v0x6000031ce130_0 .net/s *"_ivl_6", 15 0, L_0x6000032f3700;  1 drivers
v0x6000031ce1c0_0 .net/s "a_signed", 7 0, v0x6000031ce370_0;  1 drivers
v0x6000031ce250_0 .net "act_in", 7 0, v0x6000031ccd80_0;  alias, 1 drivers
v0x6000031ce2e0_0 .var "act_out", 7 0;
v0x6000031ce370_0 .var "act_reg", 7 0;
v0x6000031ce400_0 .net "clear_acc", 0 0, L_0x6000028e3170;  alias, 1 drivers
v0x6000031ce490_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031ce520_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031ce5b0_0 .net "load_weight", 0 0, L_0x6000028e2fb0;  alias, 1 drivers
v0x6000031ce640_0 .net/s "product", 15 0, L_0x6000032f37a0;  1 drivers
v0x6000031ce6d0_0 .net/s "product_ext", 31 0, L_0x6000032f3980;  1 drivers
v0x6000031ce760_0 .net "psum_in", 31 0, v0x6000031c9200_0;  alias, 1 drivers
v0x6000031ce7f0_0 .var "psum_out", 31 0;
v0x6000031ce880_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031ce910_0 .net/s "w_signed", 7 0, v0x6000031cea30_0;  1 drivers
v0x6000031ce9a0_0 .net "weight_in", 7 0, L_0x6000032f32a0;  alias, 1 drivers
v0x6000031cea30_0 .var "weight_reg", 7 0;
L_0x6000032f3660 .extend/s 16, v0x6000031ce370_0;
L_0x6000032f3700 .extend/s 16, v0x6000031cea30_0;
L_0x6000032f37a0 .arith/mult 16, L_0x6000032f3660, L_0x6000032f3700;
L_0x6000032f3840 .part L_0x6000032f37a0, 15, 1;
LS_0x6000032f38e0_0_0 .concat [ 1 1 1 1], L_0x6000032f3840, L_0x6000032f3840, L_0x6000032f3840, L_0x6000032f3840;
LS_0x6000032f38e0_0_4 .concat [ 1 1 1 1], L_0x6000032f3840, L_0x6000032f3840, L_0x6000032f3840, L_0x6000032f3840;
LS_0x6000032f38e0_0_8 .concat [ 1 1 1 1], L_0x6000032f3840, L_0x6000032f3840, L_0x6000032f3840, L_0x6000032f3840;
LS_0x6000032f38e0_0_12 .concat [ 1 1 1 1], L_0x6000032f3840, L_0x6000032f3840, L_0x6000032f3840, L_0x6000032f3840;
L_0x6000032f38e0 .concat [ 4 4 4 4], LS_0x6000032f38e0_0_0, LS_0x6000032f38e0_0_4, LS_0x6000032f38e0_0_8, LS_0x6000032f38e0_0_12;
L_0x6000032f3980 .concat [ 16 16 0 0], L_0x6000032f37a0, L_0x6000032f38e0;
S_0x13fe102e0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13fe0f8d0;
 .timescale 0 0;
P_0x6000016a70c0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000028e32c0 .functor AND 1, v0x6000031b21c0_0, L_0x6000032f3ac0, C4<1>, C4<1>;
L_0x6000028e3330 .functor AND 1, L_0x6000032f3ca0, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e33a0 .functor OR 1, L_0x6000032f3c00, L_0x6000028e3330, C4<0>, C4<0>;
L_0x6000028e3410 .functor AND 1, L_0x1300524a0, L_0x6000028e33a0, C4<1>, C4<1>;
L_0x6000028e3480 .functor AND 1, L_0x6000028e3410, L_0x6000032f3de0, C4<1>, C4<1>;
v0x6000031c0090_0 .net *"_ivl_0", 3 0, L_0x6000032f3a20;  1 drivers
L_0x1300519a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031c0120_0 .net/2u *"_ivl_11", 2 0, L_0x1300519a8;  1 drivers
v0x6000031c01b0_0 .net *"_ivl_13", 0 0, L_0x6000032f3c00;  1 drivers
L_0x1300519f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031c0240_0 .net/2u *"_ivl_15", 2 0, L_0x1300519f0;  1 drivers
v0x6000031c02d0_0 .net *"_ivl_17", 0 0, L_0x6000032f3ca0;  1 drivers
v0x6000031c0360_0 .net *"_ivl_20", 0 0, L_0x6000028e3330;  1 drivers
v0x6000031c03f0_0 .net *"_ivl_22", 0 0, L_0x6000028e33a0;  1 drivers
v0x6000031c0480_0 .net *"_ivl_24", 0 0, L_0x6000028e3410;  1 drivers
v0x6000031c0510_0 .net *"_ivl_25", 31 0, L_0x6000032f3d40;  1 drivers
L_0x130051a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c05a0_0 .net *"_ivl_28", 15 0, L_0x130051a38;  1 drivers
L_0x130051a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c0630_0 .net/2u *"_ivl_29", 31 0, L_0x130051a80;  1 drivers
L_0x130051918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031c06c0_0 .net *"_ivl_3", 1 0, L_0x130051918;  1 drivers
v0x6000031c0750_0 .net *"_ivl_31", 0 0, L_0x6000032f3de0;  1 drivers
L_0x130051960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000031c07e0_0 .net/2u *"_ivl_4", 3 0, L_0x130051960;  1 drivers
v0x6000031c0870_0 .net *"_ivl_6", 0 0, L_0x6000032f3ac0;  1 drivers
v0x6000031c0900_0 .net "do_clear", 0 0, L_0x6000028e3480;  1 drivers
v0x6000031c0990_0 .net "load_weight", 0 0, L_0x6000028e32c0;  1 drivers
v0x6000031c0a20_0 .net "weight_in", 7 0, L_0x6000032f3b60;  1 drivers
L_0x6000032f3a20 .concat [ 2 2 0 0], v0x6000031b2130_0, L_0x130051918;
L_0x6000032f3ac0 .cmp/eq 4, L_0x6000032f3a20, L_0x130051960;
L_0x6000032f3c00 .cmp/eq 3, v0x6000031c7f00_0, L_0x1300519a8;
L_0x6000032f3ca0 .cmp/eq 3, v0x6000031c7f00_0, L_0x1300519f0;
L_0x6000032f3d40 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x130051a38;
L_0x6000032f3de0 .cmp/eq 32, L_0x6000032f3d40, L_0x130051a80;
S_0x13fe10450 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe102e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de7740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031cf4e0_0 .net *"_ivl_11", 0 0, L_0x6000032f40a0;  1 drivers
v0x6000031cf570_0 .net *"_ivl_12", 15 0, L_0x6000032f4140;  1 drivers
v0x6000031cf600_0 .net/s *"_ivl_4", 15 0, L_0x6000032f3e80;  1 drivers
v0x6000031cf690_0 .net/s *"_ivl_6", 15 0, L_0x6000032f3f20;  1 drivers
v0x6000031cf720_0 .net/s "a_signed", 7 0, v0x6000031cf8d0_0;  1 drivers
v0x6000031cf7b0_0 .net "act_in", 7 0, v0x6000031ce2e0_0;  alias, 1 drivers
v0x6000031cf840_0 .var "act_out", 7 0;
v0x6000031cf8d0_0 .var "act_reg", 7 0;
v0x6000031cf960_0 .net "clear_acc", 0 0, L_0x6000028e3480;  alias, 1 drivers
v0x6000031cf9f0_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031cfa80_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031cfb10_0 .net "load_weight", 0 0, L_0x6000028e32c0;  alias, 1 drivers
v0x6000031cfba0_0 .net/s "product", 15 0, L_0x6000032f4000;  1 drivers
v0x6000031cfc30_0 .net/s "product_ext", 31 0, L_0x6000032f41e0;  1 drivers
v0x6000031cfcc0_0 .net "psum_in", 31 0, v0x6000031ca760_0;  alias, 1 drivers
v0x6000031cfd50_0 .var "psum_out", 31 0;
v0x6000031cfde0_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031cfe70_0 .net/s "w_signed", 7 0, v0x6000031c0000_0;  1 drivers
v0x6000031cff00_0 .net "weight_in", 7 0, L_0x6000032f3b60;  alias, 1 drivers
v0x6000031c0000_0 .var "weight_reg", 7 0;
L_0x6000032f3e80 .extend/s 16, v0x6000031cf8d0_0;
L_0x6000032f3f20 .extend/s 16, v0x6000031c0000_0;
L_0x6000032f4000 .arith/mult 16, L_0x6000032f3e80, L_0x6000032f3f20;
L_0x6000032f40a0 .part L_0x6000032f4000, 15, 1;
LS_0x6000032f4140_0_0 .concat [ 1 1 1 1], L_0x6000032f40a0, L_0x6000032f40a0, L_0x6000032f40a0, L_0x6000032f40a0;
LS_0x6000032f4140_0_4 .concat [ 1 1 1 1], L_0x6000032f40a0, L_0x6000032f40a0, L_0x6000032f40a0, L_0x6000032f40a0;
LS_0x6000032f4140_0_8 .concat [ 1 1 1 1], L_0x6000032f40a0, L_0x6000032f40a0, L_0x6000032f40a0, L_0x6000032f40a0;
LS_0x6000032f4140_0_12 .concat [ 1 1 1 1], L_0x6000032f40a0, L_0x6000032f40a0, L_0x6000032f40a0, L_0x6000032f40a0;
L_0x6000032f4140 .concat [ 4 4 4 4], LS_0x6000032f4140_0_0, LS_0x6000032f4140_0_4, LS_0x6000032f4140_0_8, LS_0x6000032f4140_0_12;
L_0x6000032f41e0 .concat [ 16 16 0 0], L_0x6000032f4000, L_0x6000032f4140;
S_0x13fe105c0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a71c0 .param/l "row" 1 7 213, +C4<011>;
S_0x13fe10730 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13fe105c0;
 .timescale 0 0;
P_0x6000016a7240 .param/l "col" 1 7 214, +C4<00>;
L_0x6000028e35d0 .functor AND 1, v0x6000031b21c0_0, L_0x6000032f4320, C4<1>, C4<1>;
L_0x6000028e3640 .functor AND 1, L_0x6000032f4500, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e36b0 .functor OR 1, L_0x6000032f4460, L_0x6000028e3640, C4<0>, C4<0>;
L_0x6000028e3720 .functor AND 1, L_0x1300524a0, L_0x6000028e36b0, C4<1>, C4<1>;
L_0x6000028e3790 .functor AND 1, L_0x6000028e3720, L_0x6000032f4640, C4<1>, C4<1>;
v0x6000031c15f0_0 .net *"_ivl_0", 2 0, L_0x6000032f4280;  1 drivers
L_0x130051b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031c1680_0 .net/2u *"_ivl_11", 2 0, L_0x130051b58;  1 drivers
v0x6000031c1710_0 .net *"_ivl_13", 0 0, L_0x6000032f4460;  1 drivers
L_0x130051ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031c17a0_0 .net/2u *"_ivl_15", 2 0, L_0x130051ba0;  1 drivers
v0x6000031c1830_0 .net *"_ivl_17", 0 0, L_0x6000032f4500;  1 drivers
v0x6000031c18c0_0 .net *"_ivl_20", 0 0, L_0x6000028e3640;  1 drivers
v0x6000031c1950_0 .net *"_ivl_22", 0 0, L_0x6000028e36b0;  1 drivers
v0x6000031c19e0_0 .net *"_ivl_24", 0 0, L_0x6000028e3720;  1 drivers
v0x6000031c1a70_0 .net *"_ivl_25", 31 0, L_0x6000032f45a0;  1 drivers
L_0x130051be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c1b00_0 .net *"_ivl_28", 15 0, L_0x130051be8;  1 drivers
L_0x130051c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c1b90_0 .net/2u *"_ivl_29", 31 0, L_0x130051c30;  1 drivers
L_0x130051ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031c1c20_0 .net *"_ivl_3", 0 0, L_0x130051ac8;  1 drivers
v0x6000031c1cb0_0 .net *"_ivl_31", 0 0, L_0x6000032f4640;  1 drivers
L_0x130051b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031c1d40_0 .net/2u *"_ivl_4", 2 0, L_0x130051b10;  1 drivers
v0x6000031c1dd0_0 .net *"_ivl_6", 0 0, L_0x6000032f4320;  1 drivers
v0x6000031c1e60_0 .net "do_clear", 0 0, L_0x6000028e3790;  1 drivers
v0x6000031c1ef0_0 .net "load_weight", 0 0, L_0x6000028e35d0;  1 drivers
v0x6000031c1f80_0 .net "weight_in", 7 0, L_0x6000032f43c0;  1 drivers
L_0x6000032f4280 .concat [ 2 1 0 0], v0x6000031b2130_0, L_0x130051ac8;
L_0x6000032f4320 .cmp/eq 3, L_0x6000032f4280, L_0x130051b10;
L_0x6000032f4460 .cmp/eq 3, v0x6000031c7f00_0, L_0x130051b58;
L_0x6000032f4500 .cmp/eq 3, v0x6000031c7f00_0, L_0x130051ba0;
L_0x6000032f45a0 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x130051be8;
L_0x6000032f4640 .cmp/eq 32, L_0x6000032f45a0, L_0x130051c30;
S_0x13fe108a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe10730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de77c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031c0ab0_0 .net *"_ivl_11", 0 0, L_0x6000032f48c0;  1 drivers
v0x6000031c0b40_0 .net *"_ivl_12", 15 0, L_0x6000032f4960;  1 drivers
v0x6000031c0bd0_0 .net/s *"_ivl_4", 15 0, L_0x6000032f46e0;  1 drivers
v0x6000031c0c60_0 .net/s *"_ivl_6", 15 0, L_0x6000032f4780;  1 drivers
v0x6000031c0cf0_0 .net/s "a_signed", 7 0, v0x6000031c0ea0_0;  1 drivers
v0x6000031c0d80_0 .net "act_in", 7 0, L_0x6000028e10a0;  alias, 1 drivers
v0x6000031c0e10_0 .var "act_out", 7 0;
v0x6000031c0ea0_0 .var "act_reg", 7 0;
v0x6000031c0f30_0 .net "clear_acc", 0 0, L_0x6000028e3790;  alias, 1 drivers
v0x6000031c0fc0_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031c1050_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031c10e0_0 .net "load_weight", 0 0, L_0x6000028e35d0;  alias, 1 drivers
v0x6000031c1170_0 .net/s "product", 15 0, L_0x6000032f4820;  1 drivers
v0x6000031c1200_0 .net/s "product_ext", 31 0, L_0x6000032f4a00;  1 drivers
v0x6000031c1290_0 .net "psum_in", 31 0, v0x6000031cbcc0_0;  alias, 1 drivers
v0x6000031c1320_0 .var "psum_out", 31 0;
v0x6000031c13b0_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031c1440_0 .net/s "w_signed", 7 0, v0x6000031c1560_0;  1 drivers
v0x6000031c14d0_0 .net "weight_in", 7 0, L_0x6000032f43c0;  alias, 1 drivers
v0x6000031c1560_0 .var "weight_reg", 7 0;
L_0x6000032f46e0 .extend/s 16, v0x6000031c0ea0_0;
L_0x6000032f4780 .extend/s 16, v0x6000031c1560_0;
L_0x6000032f4820 .arith/mult 16, L_0x6000032f46e0, L_0x6000032f4780;
L_0x6000032f48c0 .part L_0x6000032f4820, 15, 1;
LS_0x6000032f4960_0_0 .concat [ 1 1 1 1], L_0x6000032f48c0, L_0x6000032f48c0, L_0x6000032f48c0, L_0x6000032f48c0;
LS_0x6000032f4960_0_4 .concat [ 1 1 1 1], L_0x6000032f48c0, L_0x6000032f48c0, L_0x6000032f48c0, L_0x6000032f48c0;
LS_0x6000032f4960_0_8 .concat [ 1 1 1 1], L_0x6000032f48c0, L_0x6000032f48c0, L_0x6000032f48c0, L_0x6000032f48c0;
LS_0x6000032f4960_0_12 .concat [ 1 1 1 1], L_0x6000032f48c0, L_0x6000032f48c0, L_0x6000032f48c0, L_0x6000032f48c0;
L_0x6000032f4960 .concat [ 4 4 4 4], LS_0x6000032f4960_0_0, LS_0x6000032f4960_0_4, LS_0x6000032f4960_0_8, LS_0x6000032f4960_0_12;
L_0x6000032f4a00 .concat [ 16 16 0 0], L_0x6000032f4820, L_0x6000032f4960;
S_0x13fe10a10 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13fe105c0;
 .timescale 0 0;
P_0x6000016a7340 .param/l "col" 1 7 214, +C4<01>;
L_0x6000028e38e0 .functor AND 1, v0x6000031b21c0_0, L_0x6000032f4b40, C4<1>, C4<1>;
L_0x6000028e3950 .functor AND 1, L_0x6000032f4d20, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e39c0 .functor OR 1, L_0x6000032f4c80, L_0x6000028e3950, C4<0>, C4<0>;
L_0x6000028e3a30 .functor AND 1, L_0x1300524a0, L_0x6000028e39c0, C4<1>, C4<1>;
L_0x6000028e3aa0 .functor AND 1, L_0x6000028e3a30, L_0x6000032f4e60, C4<1>, C4<1>;
v0x6000031c2b50_0 .net *"_ivl_0", 2 0, L_0x6000032f4aa0;  1 drivers
L_0x130051d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031c2be0_0 .net/2u *"_ivl_11", 2 0, L_0x130051d08;  1 drivers
v0x6000031c2c70_0 .net *"_ivl_13", 0 0, L_0x6000032f4c80;  1 drivers
L_0x130051d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031c2d00_0 .net/2u *"_ivl_15", 2 0, L_0x130051d50;  1 drivers
v0x6000031c2d90_0 .net *"_ivl_17", 0 0, L_0x6000032f4d20;  1 drivers
v0x6000031c2e20_0 .net *"_ivl_20", 0 0, L_0x6000028e3950;  1 drivers
v0x6000031c2eb0_0 .net *"_ivl_22", 0 0, L_0x6000028e39c0;  1 drivers
v0x6000031c2f40_0 .net *"_ivl_24", 0 0, L_0x6000028e3a30;  1 drivers
v0x6000031c2fd0_0 .net *"_ivl_25", 31 0, L_0x6000032f4dc0;  1 drivers
L_0x130051d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c3060_0 .net *"_ivl_28", 15 0, L_0x130051d98;  1 drivers
L_0x130051de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c30f0_0 .net/2u *"_ivl_29", 31 0, L_0x130051de0;  1 drivers
L_0x130051c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031c3180_0 .net *"_ivl_3", 0 0, L_0x130051c78;  1 drivers
v0x6000031c3210_0 .net *"_ivl_31", 0 0, L_0x6000032f4e60;  1 drivers
L_0x130051cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031c32a0_0 .net/2u *"_ivl_4", 2 0, L_0x130051cc0;  1 drivers
v0x6000031c3330_0 .net *"_ivl_6", 0 0, L_0x6000032f4b40;  1 drivers
v0x6000031c33c0_0 .net "do_clear", 0 0, L_0x6000028e3aa0;  1 drivers
v0x6000031c3450_0 .net "load_weight", 0 0, L_0x6000028e38e0;  1 drivers
v0x6000031c34e0_0 .net "weight_in", 7 0, L_0x6000032f4be0;  1 drivers
L_0x6000032f4aa0 .concat [ 2 1 0 0], v0x6000031b2130_0, L_0x130051c78;
L_0x6000032f4b40 .cmp/eq 3, L_0x6000032f4aa0, L_0x130051cc0;
L_0x6000032f4c80 .cmp/eq 3, v0x6000031c7f00_0, L_0x130051d08;
L_0x6000032f4d20 .cmp/eq 3, v0x6000031c7f00_0, L_0x130051d50;
L_0x6000032f4dc0 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x130051d98;
L_0x6000032f4e60 .cmp/eq 32, L_0x6000032f4dc0, L_0x130051de0;
S_0x13fe10b80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe10a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de7840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031c2010_0 .net *"_ivl_11", 0 0, L_0x6000032f50e0;  1 drivers
v0x6000031c20a0_0 .net *"_ivl_12", 15 0, L_0x6000032f5180;  1 drivers
v0x6000031c2130_0 .net/s *"_ivl_4", 15 0, L_0x6000032f4f00;  1 drivers
v0x6000031c21c0_0 .net/s *"_ivl_6", 15 0, L_0x6000032f4fa0;  1 drivers
v0x6000031c2250_0 .net/s "a_signed", 7 0, v0x6000031c2400_0;  1 drivers
v0x6000031c22e0_0 .net "act_in", 7 0, v0x6000031c0e10_0;  alias, 1 drivers
v0x6000031c2370_0 .var "act_out", 7 0;
v0x6000031c2400_0 .var "act_reg", 7 0;
v0x6000031c2490_0 .net "clear_acc", 0 0, L_0x6000028e3aa0;  alias, 1 drivers
v0x6000031c2520_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031c25b0_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031c2640_0 .net "load_weight", 0 0, L_0x6000028e38e0;  alias, 1 drivers
v0x6000031c26d0_0 .net/s "product", 15 0, L_0x6000032f5040;  1 drivers
v0x6000031c2760_0 .net/s "product_ext", 31 0, L_0x6000032f5220;  1 drivers
v0x6000031c27f0_0 .net "psum_in", 31 0, v0x6000031cd290_0;  alias, 1 drivers
v0x6000031c2880_0 .var "psum_out", 31 0;
v0x6000031c2910_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031c29a0_0 .net/s "w_signed", 7 0, v0x6000031c2ac0_0;  1 drivers
v0x6000031c2a30_0 .net "weight_in", 7 0, L_0x6000032f4be0;  alias, 1 drivers
v0x6000031c2ac0_0 .var "weight_reg", 7 0;
L_0x6000032f4f00 .extend/s 16, v0x6000031c2400_0;
L_0x6000032f4fa0 .extend/s 16, v0x6000031c2ac0_0;
L_0x6000032f5040 .arith/mult 16, L_0x6000032f4f00, L_0x6000032f4fa0;
L_0x6000032f50e0 .part L_0x6000032f5040, 15, 1;
LS_0x6000032f5180_0_0 .concat [ 1 1 1 1], L_0x6000032f50e0, L_0x6000032f50e0, L_0x6000032f50e0, L_0x6000032f50e0;
LS_0x6000032f5180_0_4 .concat [ 1 1 1 1], L_0x6000032f50e0, L_0x6000032f50e0, L_0x6000032f50e0, L_0x6000032f50e0;
LS_0x6000032f5180_0_8 .concat [ 1 1 1 1], L_0x6000032f50e0, L_0x6000032f50e0, L_0x6000032f50e0, L_0x6000032f50e0;
LS_0x6000032f5180_0_12 .concat [ 1 1 1 1], L_0x6000032f50e0, L_0x6000032f50e0, L_0x6000032f50e0, L_0x6000032f50e0;
L_0x6000032f5180 .concat [ 4 4 4 4], LS_0x6000032f5180_0_0, LS_0x6000032f5180_0_4, LS_0x6000032f5180_0_8, LS_0x6000032f5180_0_12;
L_0x6000032f5220 .concat [ 16 16 0 0], L_0x6000032f5040, L_0x6000032f5180;
S_0x13fe10cf0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13fe105c0;
 .timescale 0 0;
P_0x6000016a7440 .param/l "col" 1 7 214, +C4<010>;
L_0x6000028e3bf0 .functor AND 1, v0x6000031b21c0_0, L_0x6000032f5360, C4<1>, C4<1>;
L_0x6000028e3c60 .functor AND 1, L_0x6000032f5540, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028e3cd0 .functor OR 1, L_0x6000032f54a0, L_0x6000028e3c60, C4<0>, C4<0>;
L_0x6000028e3d40 .functor AND 1, L_0x1300524a0, L_0x6000028e3cd0, C4<1>, C4<1>;
L_0x6000028e3db0 .functor AND 1, L_0x6000028e3d40, L_0x6000032f5680, C4<1>, C4<1>;
v0x6000031c4120_0 .net *"_ivl_0", 3 0, L_0x6000032f52c0;  1 drivers
L_0x130051eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031c41b0_0 .net/2u *"_ivl_11", 2 0, L_0x130051eb8;  1 drivers
v0x6000031c4240_0 .net *"_ivl_13", 0 0, L_0x6000032f54a0;  1 drivers
L_0x130051f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031c42d0_0 .net/2u *"_ivl_15", 2 0, L_0x130051f00;  1 drivers
v0x6000031c4360_0 .net *"_ivl_17", 0 0, L_0x6000032f5540;  1 drivers
v0x6000031c43f0_0 .net *"_ivl_20", 0 0, L_0x6000028e3c60;  1 drivers
v0x6000031c4480_0 .net *"_ivl_22", 0 0, L_0x6000028e3cd0;  1 drivers
v0x6000031c4510_0 .net *"_ivl_24", 0 0, L_0x6000028e3d40;  1 drivers
v0x6000031c45a0_0 .net *"_ivl_25", 31 0, L_0x6000032f55e0;  1 drivers
L_0x130051f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c4630_0 .net *"_ivl_28", 15 0, L_0x130051f48;  1 drivers
L_0x130051f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c46c0_0 .net/2u *"_ivl_29", 31 0, L_0x130051f90;  1 drivers
L_0x130051e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031c4750_0 .net *"_ivl_3", 1 0, L_0x130051e28;  1 drivers
v0x6000031c47e0_0 .net *"_ivl_31", 0 0, L_0x6000032f5680;  1 drivers
L_0x130051e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000031c4870_0 .net/2u *"_ivl_4", 3 0, L_0x130051e70;  1 drivers
v0x6000031c4900_0 .net *"_ivl_6", 0 0, L_0x6000032f5360;  1 drivers
v0x6000031c4990_0 .net "do_clear", 0 0, L_0x6000028e3db0;  1 drivers
v0x6000031c4a20_0 .net "load_weight", 0 0, L_0x6000028e3bf0;  1 drivers
v0x6000031c4ab0_0 .net "weight_in", 7 0, L_0x6000032f5400;  1 drivers
L_0x6000032f52c0 .concat [ 2 2 0 0], v0x6000031b2130_0, L_0x130051e28;
L_0x6000032f5360 .cmp/eq 4, L_0x6000032f52c0, L_0x130051e70;
L_0x6000032f54a0 .cmp/eq 3, v0x6000031c7f00_0, L_0x130051eb8;
L_0x6000032f5540 .cmp/eq 3, v0x6000031c7f00_0, L_0x130051f00;
L_0x6000032f55e0 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x130051f48;
L_0x6000032f5680 .cmp/eq 32, L_0x6000032f55e0, L_0x130051f90;
S_0x13fe10e60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe10cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de78c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031c3570_0 .net *"_ivl_11", 0 0, L_0x6000032f5900;  1 drivers
v0x6000031c3600_0 .net *"_ivl_12", 15 0, L_0x6000032f59a0;  1 drivers
v0x6000031c3690_0 .net/s *"_ivl_4", 15 0, L_0x6000032f5720;  1 drivers
v0x6000031c3720_0 .net/s *"_ivl_6", 15 0, L_0x6000032f57c0;  1 drivers
v0x6000031c37b0_0 .net/s "a_signed", 7 0, v0x6000031c3960_0;  1 drivers
v0x6000031c3840_0 .net "act_in", 7 0, v0x6000031c2370_0;  alias, 1 drivers
v0x6000031c38d0_0 .var "act_out", 7 0;
v0x6000031c3960_0 .var "act_reg", 7 0;
v0x6000031c39f0_0 .net "clear_acc", 0 0, L_0x6000028e3db0;  alias, 1 drivers
v0x6000031c3a80_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031c3b10_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031c3ba0_0 .net "load_weight", 0 0, L_0x6000028e3bf0;  alias, 1 drivers
v0x6000031c3c30_0 .net/s "product", 15 0, L_0x6000032f5860;  1 drivers
v0x6000031c3cc0_0 .net/s "product_ext", 31 0, L_0x6000032f5a40;  1 drivers
v0x6000031c3d50_0 .net "psum_in", 31 0, v0x6000031ce7f0_0;  alias, 1 drivers
v0x6000031c3de0_0 .var "psum_out", 31 0;
v0x6000031c3e70_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031c3f00_0 .net/s "w_signed", 7 0, v0x6000031c4090_0;  1 drivers
v0x6000031c4000_0 .net "weight_in", 7 0, L_0x6000032f5400;  alias, 1 drivers
v0x6000031c4090_0 .var "weight_reg", 7 0;
L_0x6000032f5720 .extend/s 16, v0x6000031c3960_0;
L_0x6000032f57c0 .extend/s 16, v0x6000031c4090_0;
L_0x6000032f5860 .arith/mult 16, L_0x6000032f5720, L_0x6000032f57c0;
L_0x6000032f5900 .part L_0x6000032f5860, 15, 1;
LS_0x6000032f59a0_0_0 .concat [ 1 1 1 1], L_0x6000032f5900, L_0x6000032f5900, L_0x6000032f5900, L_0x6000032f5900;
LS_0x6000032f59a0_0_4 .concat [ 1 1 1 1], L_0x6000032f5900, L_0x6000032f5900, L_0x6000032f5900, L_0x6000032f5900;
LS_0x6000032f59a0_0_8 .concat [ 1 1 1 1], L_0x6000032f5900, L_0x6000032f5900, L_0x6000032f5900, L_0x6000032f5900;
LS_0x6000032f59a0_0_12 .concat [ 1 1 1 1], L_0x6000032f5900, L_0x6000032f5900, L_0x6000032f5900, L_0x6000032f5900;
L_0x6000032f59a0 .concat [ 4 4 4 4], LS_0x6000032f59a0_0_0, LS_0x6000032f59a0_0_4, LS_0x6000032f59a0_0_8, LS_0x6000032f59a0_0_12;
L_0x6000032f5a40 .concat [ 16 16 0 0], L_0x6000032f5860, L_0x6000032f59a0;
S_0x13fe113d0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13fe105c0;
 .timescale 0 0;
P_0x6000016a7540 .param/l "col" 1 7 214, +C4<011>;
L_0x6000028e3f00 .functor AND 1, v0x6000031b21c0_0, L_0x6000032f5b80, C4<1>, C4<1>;
L_0x6000028e3f70 .functor AND 1, L_0x6000032f5d60, v0x6000031b0c60_0, C4<1>, C4<1>;
L_0x6000028ebbf0 .functor OR 1, L_0x6000032f5cc0, L_0x6000028e3f70, C4<0>, C4<0>;
L_0x6000028eb790 .functor AND 1, L_0x1300524a0, L_0x6000028ebbf0, C4<1>, C4<1>;
L_0x6000028eb330 .functor AND 1, L_0x6000028eb790, L_0x6000032f5ea0, C4<1>, C4<1>;
v0x6000031c5680_0 .net *"_ivl_0", 3 0, L_0x6000032f5ae0;  1 drivers
L_0x130052068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031c5710_0 .net/2u *"_ivl_11", 2 0, L_0x130052068;  1 drivers
v0x6000031c57a0_0 .net *"_ivl_13", 0 0, L_0x6000032f5cc0;  1 drivers
L_0x1300520b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031c5830_0 .net/2u *"_ivl_15", 2 0, L_0x1300520b0;  1 drivers
v0x6000031c58c0_0 .net *"_ivl_17", 0 0, L_0x6000032f5d60;  1 drivers
v0x6000031c5950_0 .net *"_ivl_20", 0 0, L_0x6000028e3f70;  1 drivers
v0x6000031c59e0_0 .net *"_ivl_22", 0 0, L_0x6000028ebbf0;  1 drivers
v0x6000031c5a70_0 .net *"_ivl_24", 0 0, L_0x6000028eb790;  1 drivers
v0x6000031c5b00_0 .net *"_ivl_25", 31 0, L_0x6000032f5e00;  1 drivers
L_0x1300520f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c5b90_0 .net *"_ivl_28", 15 0, L_0x1300520f8;  1 drivers
L_0x130052140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031c5c20_0 .net/2u *"_ivl_29", 31 0, L_0x130052140;  1 drivers
L_0x130051fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031c5cb0_0 .net *"_ivl_3", 1 0, L_0x130051fd8;  1 drivers
v0x6000031c5d40_0 .net *"_ivl_31", 0 0, L_0x6000032f5ea0;  1 drivers
L_0x130052020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000031c5dd0_0 .net/2u *"_ivl_4", 3 0, L_0x130052020;  1 drivers
v0x6000031c5e60_0 .net *"_ivl_6", 0 0, L_0x6000032f5b80;  1 drivers
v0x6000031c5ef0_0 .net "do_clear", 0 0, L_0x6000028eb330;  1 drivers
v0x6000031c5f80_0 .net "load_weight", 0 0, L_0x6000028e3f00;  1 drivers
v0x6000031c6010_0 .net "weight_in", 7 0, L_0x6000032f5c20;  1 drivers
L_0x6000032f5ae0 .concat [ 2 2 0 0], v0x6000031b2130_0, L_0x130051fd8;
L_0x6000032f5b80 .cmp/eq 4, L_0x6000032f5ae0, L_0x130052020;
L_0x6000032f5cc0 .cmp/eq 3, v0x6000031c7f00_0, L_0x130052068;
L_0x6000032f5d60 .cmp/eq 3, v0x6000031c7f00_0, L_0x1300520b0;
L_0x6000032f5e00 .concat [ 16 16 0 0], v0x6000031c7600_0, L_0x1300520f8;
L_0x6000032f5ea0 .cmp/eq 32, L_0x6000032f5e00, L_0x130052140;
S_0x13fe11540 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13fe113d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002de7900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002de7940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031c4b40_0 .net *"_ivl_11", 0 0, L_0x6000032f6120;  1 drivers
v0x6000031c4bd0_0 .net *"_ivl_12", 15 0, L_0x6000032f61c0;  1 drivers
v0x6000031c4c60_0 .net/s *"_ivl_4", 15 0, L_0x6000032f5f40;  1 drivers
v0x6000031c4cf0_0 .net/s *"_ivl_6", 15 0, L_0x6000032f5fe0;  1 drivers
v0x6000031c4d80_0 .net/s "a_signed", 7 0, v0x6000031c4f30_0;  1 drivers
v0x6000031c4e10_0 .net "act_in", 7 0, v0x6000031c38d0_0;  alias, 1 drivers
v0x6000031c4ea0_0 .var "act_out", 7 0;
v0x6000031c4f30_0 .var "act_reg", 7 0;
v0x6000031c4fc0_0 .net "clear_acc", 0 0, L_0x6000028eb330;  alias, 1 drivers
v0x6000031c5050_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031c50e0_0 .net "enable", 0 0, L_0x6000028e4000;  alias, 1 drivers
v0x6000031c5170_0 .net "load_weight", 0 0, L_0x6000028e3f00;  alias, 1 drivers
v0x6000031c5200_0 .net/s "product", 15 0, L_0x6000032f6080;  1 drivers
v0x6000031c5290_0 .net/s "product_ext", 31 0, L_0x6000032f6260;  1 drivers
v0x6000031c5320_0 .net "psum_in", 31 0, v0x6000031cfd50_0;  alias, 1 drivers
v0x6000031c53b0_0 .var "psum_out", 31 0;
v0x6000031c5440_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031c54d0_0 .net/s "w_signed", 7 0, v0x6000031c55f0_0;  1 drivers
v0x6000031c5560_0 .net "weight_in", 7 0, L_0x6000032f5c20;  alias, 1 drivers
v0x6000031c55f0_0 .var "weight_reg", 7 0;
L_0x6000032f5f40 .extend/s 16, v0x6000031c4f30_0;
L_0x6000032f5fe0 .extend/s 16, v0x6000031c55f0_0;
L_0x6000032f6080 .arith/mult 16, L_0x6000032f5f40, L_0x6000032f5fe0;
L_0x6000032f6120 .part L_0x6000032f6080, 15, 1;
LS_0x6000032f61c0_0_0 .concat [ 1 1 1 1], L_0x6000032f6120, L_0x6000032f6120, L_0x6000032f6120, L_0x6000032f6120;
LS_0x6000032f61c0_0_4 .concat [ 1 1 1 1], L_0x6000032f6120, L_0x6000032f6120, L_0x6000032f6120, L_0x6000032f6120;
LS_0x6000032f61c0_0_8 .concat [ 1 1 1 1], L_0x6000032f6120, L_0x6000032f6120, L_0x6000032f6120, L_0x6000032f6120;
LS_0x6000032f61c0_0_12 .concat [ 1 1 1 1], L_0x6000032f6120, L_0x6000032f6120, L_0x6000032f6120, L_0x6000032f6120;
L_0x6000032f61c0 .concat [ 4 4 4 4], LS_0x6000032f61c0_0_0, LS_0x6000032f61c0_0_4, LS_0x6000032f61c0_0_8, LS_0x6000032f61c0_0_12;
L_0x6000032f6260 .concat [ 16 16 0 0], L_0x6000032f6080, L_0x6000032f61c0;
S_0x13fe116b0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a7640 .param/l "row" 1 7 198, +C4<00>;
L_0x6000028e0f50 .functor BUFZ 8, v0x6000031dfde0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13fe11820 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a76c0 .param/l "row" 1 7 198, +C4<01>;
L_0x6000028e0fc0 .functor BUFZ 8, v0x6000031d0120_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13fe11990 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a7740 .param/l "row" 1 7 198, +C4<010>;
L_0x6000028e1030 .functor BUFZ 8, v0x6000031d03f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13fe11b00 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a77c0 .param/l "row" 1 7 198, +C4<011>;
L_0x6000028e10a0 .functor BUFZ 8, v0x6000031d06c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13fe11c70 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a7840 .param/l "col" 1 7 279, +C4<00>;
L_0x6000028e8310 .functor BUFZ 32, v0x6000031dfa80_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031c60a0_0 .net *"_ivl_2", 31 0, L_0x6000028e8310;  1 drivers
S_0x13fe11de0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a78c0 .param/l "col" 1 7 279, +C4<01>;
L_0x6000028f7e90 .functor BUFZ 32, v0x6000031dfba0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031c6130_0 .net *"_ivl_2", 31 0, L_0x6000028f7e90;  1 drivers
S_0x13fe11f50 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a7940 .param/l "col" 1 7 279, +C4<010>;
L_0x6000028f7e20 .functor BUFZ 32, v0x6000031dfcc0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031c61c0_0 .net *"_ivl_2", 31 0, L_0x6000028f7e20;  1 drivers
S_0x13fe120c0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a79c0 .param/l "col" 1 7 279, +C4<011>;
L_0x6000028f7db0 .functor BUFZ 32, L_0x6000028e8770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031c6250_0 .net *"_ivl_2", 31 0, L_0x6000028f7db0;  1 drivers
S_0x13fe12230 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a7a40 .param/l "col" 1 7 206, +C4<00>;
S_0x13fe123a0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a7ac0 .param/l "col" 1 7 206, +C4<01>;
S_0x13fe12510 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a7b40 .param/l "col" 1 7 206, +C4<010>;
S_0x13fe12680 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x13fe06cc0;
 .timescale 0 0;
P_0x6000016a7bc0 .param/l "col" 1 7 206, +C4<011>;
S_0x13fe12bf0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x13fe0bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x13fe12d60 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x13fe12da0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x13fe12de0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x13fe12e20 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x13fe12e60 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x13fe12ea0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000028e4e00 .functor BUFZ 256, v0x6000031ba9a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000028e4e70 .functor BUFZ 256, v0x6000031bb4e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000028e4ee0 .functor BUFZ 256, v0x6000031ba2e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000031b98c0_0 .var/i "b", 31 0;
v0x6000031b9950 .array "bank_addr", 3 0, 7 0;
v0x6000031b99e0_0 .net "bank_dma", 1 0, L_0x6000032e9e00;  1 drivers
v0x6000031b9a70_0 .var "bank_dma_d", 1 0;
v0x6000031b9b00_0 .net "bank_mxu_a", 1 0, L_0x6000032e9c20;  1 drivers
v0x6000031b9b90_0 .var "bank_mxu_a_d", 1 0;
v0x6000031b9c20_0 .net "bank_mxu_o", 1 0, L_0x6000032e9cc0;  1 drivers
v0x6000031b9cb0_0 .net "bank_mxu_w", 1 0, L_0x6000032e9b80;  1 drivers
v0x6000031b9d40_0 .var "bank_mxu_w_d", 1 0;
v0x6000031b9dd0 .array "bank_rdata", 3 0;
v0x6000031b9dd0_0 .net v0x6000031b9dd0 0, 255 0, v0x6000031b8510_0; 1 drivers
v0x6000031b9dd0_1 .net v0x6000031b9dd0 1, 255 0, v0x6000031b8a20_0; 1 drivers
v0x6000031b9dd0_2 .net v0x6000031b9dd0 2, 255 0, v0x6000031b8f30_0; 1 drivers
v0x6000031b9dd0_3 .net v0x6000031b9dd0 3, 255 0, v0x6000031b9440_0; 1 drivers
v0x6000031b9e60_0 .var "bank_re", 3 0;
v0x6000031b9ef0_0 .net "bank_vpu", 1 0, L_0x6000032e9d60;  1 drivers
v0x6000031b9f80_0 .var "bank_vpu_d", 1 0;
v0x6000031ba010 .array "bank_wdata", 3 0, 255 0;
v0x6000031ba0a0_0 .var "bank_we", 3 0;
v0x6000031ba130_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031ba1c0_0 .net "dma_addr", 19 0, v0x6000031dc3f0_0;  alias, 1 drivers
v0x6000031ba250_0 .net "dma_rdata", 255 0, L_0x6000028e4ee0;  alias, 1 drivers
v0x6000031ba2e0_0 .var "dma_rdata_reg", 255 0;
v0x6000031ba370_0 .net "dma_re", 0 0, L_0x6000028e48c0;  alias, 1 drivers
v0x6000031ba400_0 .net "dma_ready", 0 0, L_0x6000032ea440;  alias, 1 drivers
v0x6000031ba490_0 .net "dma_wdata", 255 0, L_0x6000028e47e0;  alias, 1 drivers
v0x6000031ba520_0 .net "dma_we", 0 0, L_0x6000028e4850;  alias, 1 drivers
v0x6000031ba5b0_0 .var "grant_dma", 3 0;
v0x6000031ba640_0 .var "grant_mxu_a", 3 0;
v0x6000031ba6d0_0 .var "grant_mxu_o", 3 0;
v0x6000031ba760_0 .var "grant_mxu_w", 3 0;
v0x6000031ba7f0_0 .var "grant_vpu", 3 0;
v0x6000031ba880_0 .net "mxu_a_addr", 19 0, L_0x6000032f7020;  alias, 1 drivers
v0x6000031ba910_0 .net "mxu_a_rdata", 255 0, L_0x6000028e4e00;  alias, 1 drivers
v0x6000031ba9a0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000031baa30_0 .net "mxu_a_re", 0 0, L_0x6000032f70c0;  alias, 1 drivers
v0x6000031baac0_0 .net "mxu_a_ready", 0 0, L_0x6000032ea300;  alias, 1 drivers
v0x6000031bab50_0 .net "mxu_o_addr", 19 0, L_0x6000032f72a0;  alias, 1 drivers
v0x6000031babe0_0 .net "mxu_o_ready", 0 0, L_0x6000032ea3a0;  alias, 1 drivers
v0x6000031bac70_0 .net "mxu_o_wdata", 255 0, L_0x6000032f7480;  alias, 1 drivers
v0x6000031bad00_0 .net "mxu_o_we", 0 0, L_0x6000028e42a0;  alias, 1 drivers
v0x6000031bad90_0 .net "mxu_w_addr", 19 0, L_0x6000032f6da0;  alias, 1 drivers
v0x6000031bae20_0 .net "mxu_w_rdata", 255 0, v0x6000031baeb0_0;  alias, 1 drivers
v0x6000031baeb0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000031baf40_0 .net "mxu_w_re", 0 0, L_0x6000032f6e40;  alias, 1 drivers
v0x6000031bafd0_0 .net "mxu_w_ready", 0 0, L_0x6000032ea1c0;  alias, 1 drivers
v0x6000031bb060_0 .var "req_dma", 3 0;
v0x6000031bb0f0_0 .var "req_mxu_a", 3 0;
v0x6000031bb180_0 .var "req_mxu_o", 3 0;
v0x6000031bb210_0 .var "req_mxu_w", 3 0;
v0x6000031bb2a0_0 .var "req_vpu", 3 0;
v0x6000031bb330_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031bb3c0_0 .net "vpu_addr", 19 0, v0x6000031bccf0_0;  alias, 1 drivers
v0x6000031bb450_0 .net "vpu_rdata", 255 0, L_0x6000028e4e70;  alias, 1 drivers
v0x6000031bb4e0_0 .var "vpu_rdata_reg", 255 0;
v0x6000031bb570_0 .net "vpu_re", 0 0, L_0x6000028e4690;  alias, 1 drivers
v0x6000031bb600_0 .net "vpu_ready", 0 0, L_0x6000032ea260;  alias, 1 drivers
v0x6000031bb690_0 .net "vpu_wdata", 255 0, L_0x6000028e45b0;  alias, 1 drivers
v0x6000031bb720_0 .net "vpu_we", 0 0, L_0x6000028e4620;  alias, 1 drivers
v0x6000031bb7b0_0 .net "word_dma", 7 0, L_0x6000032ea120;  1 drivers
v0x6000031bb840_0 .net "word_mxu_a", 7 0, L_0x6000032e9f40;  1 drivers
v0x6000031bb8d0_0 .net "word_mxu_o", 7 0, L_0x6000032e9fe0;  1 drivers
v0x6000031bb960_0 .net "word_mxu_w", 7 0, L_0x6000032e9ea0;  1 drivers
v0x6000031bb9f0_0 .net "word_vpu", 7 0, L_0x6000032ea080;  1 drivers
E_0x600001698380/0 .event anyedge, v0x6000031b9d40_0, v0x6000031b8510_0, v0x6000031b8a20_0, v0x6000031b8f30_0;
E_0x600001698380/1 .event anyedge, v0x6000031b9440_0, v0x6000031b9b90_0, v0x6000031b9f80_0, v0x6000031b9a70_0;
E_0x600001698380 .event/or E_0x600001698380/0, E_0x600001698380/1;
E_0x600001698400/0 .event anyedge, v0x6000031bb210_0, v0x6000031bb0f0_0, v0x6000031bb180_0, v0x6000031bb2a0_0;
E_0x600001698400/1 .event anyedge, v0x6000031bb060_0, v0x6000031ba760_0, v0x6000031bb960_0, v0x6000031ba640_0;
E_0x600001698400/2 .event anyedge, v0x6000031bb840_0, v0x6000031ba6d0_0, v0x6000031bb8d0_0, v0x6000031bac70_0;
E_0x600001698400/3 .event anyedge, v0x6000031ba7f0_0, v0x6000031bb9f0_0, v0x6000031bb690_0, v0x6000031bb720_0;
E_0x600001698400/4 .event anyedge, v0x6000031bb570_0, v0x6000031ba5b0_0, v0x6000031bb7b0_0, v0x6000031dc6c0_0;
E_0x600001698400/5 .event anyedge, v0x6000031dc7e0_0, v0x6000031dc510_0;
E_0x600001698400 .event/or E_0x600001698400/0, E_0x600001698400/1, E_0x600001698400/2, E_0x600001698400/3, E_0x600001698400/4, E_0x600001698400/5;
E_0x600001698440/0 .event anyedge, v0x6000031baf40_0, v0x6000031b9cb0_0, v0x6000031baa30_0, v0x6000031b9b00_0;
E_0x600001698440/1 .event anyedge, v0x6000031bad00_0, v0x6000031b9c20_0, v0x6000031bb720_0, v0x6000031bb570_0;
E_0x600001698440/2 .event anyedge, v0x6000031b9ef0_0, v0x6000031dc7e0_0, v0x6000031dc510_0, v0x6000031b99e0_0;
E_0x600001698440 .event/or E_0x600001698440/0, E_0x600001698440/1, E_0x600001698440/2;
L_0x6000032e9680 .part v0x6000031ba0a0_0, 0, 1;
L_0x6000032e9720 .part v0x6000031b9e60_0, 0, 1;
L_0x6000032e97c0 .part v0x6000031ba0a0_0, 1, 1;
L_0x6000032e9860 .part v0x6000031b9e60_0, 1, 1;
L_0x6000032e9900 .part v0x6000031ba0a0_0, 2, 1;
L_0x6000032e99a0 .part v0x6000031b9e60_0, 2, 1;
L_0x6000032e9a40 .part v0x6000031ba0a0_0, 3, 1;
L_0x6000032e9ae0 .part v0x6000031b9e60_0, 3, 1;
L_0x6000032e9b80 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, L_0x6000032f6da0 (v0x6000031b9680_0) S_0x13fe13cd0;
L_0x6000032e9c20 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, L_0x6000032f7020 (v0x6000031b9680_0) S_0x13fe13cd0;
L_0x6000032e9cc0 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, L_0x6000032f72a0 (v0x6000031b9680_0) S_0x13fe13cd0;
L_0x6000032e9d60 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, v0x6000031bccf0_0 (v0x6000031b9680_0) S_0x13fe13cd0;
L_0x6000032e9e00 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, v0x6000031dc3f0_0 (v0x6000031b9680_0) S_0x13fe13cd0;
L_0x6000032e9ea0 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, L_0x6000032f6da0 (v0x6000031b97a0_0) S_0x13fe13e40;
L_0x6000032e9f40 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, L_0x6000032f7020 (v0x6000031b97a0_0) S_0x13fe13e40;
L_0x6000032e9fe0 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, L_0x6000032f72a0 (v0x6000031b97a0_0) S_0x13fe13e40;
L_0x6000032ea080 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, v0x6000031bccf0_0 (v0x6000031b97a0_0) S_0x13fe13e40;
L_0x6000032ea120 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, v0x6000031dc3f0_0 (v0x6000031b97a0_0) S_0x13fe13e40;
L_0x6000032ea1c0 .part/v v0x6000031ba760_0, L_0x6000032e9b80, 1;
L_0x6000032ea300 .part/v v0x6000031ba640_0, L_0x6000032e9c20, 1;
L_0x6000032ea3a0 .part/v v0x6000031ba6d0_0, L_0x6000032e9cc0, 1;
L_0x6000032ea260 .part/v v0x6000031ba7f0_0, L_0x6000032e9d60, 1;
L_0x6000032ea440 .part/v v0x6000031ba5b0_0, L_0x6000032e9e00, 1;
S_0x13fe13150 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x13fe12bf0;
 .timescale 0 0;
P_0x600001698480 .param/l "i" 1 9 184, +C4<00>;
S_0x13fe132c0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13fe13150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002de7080 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002de70c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000031b9950_0 .array/port v0x6000031b9950, 0;
v0x6000031b82d0_0 .net "addr", 7 0, v0x6000031b9950_0;  1 drivers
v0x6000031b8360_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031b83f0_0 .var/i "i", 31 0;
v0x6000031b8480 .array "mem", 255 0, 255 0;
v0x6000031b8510_0 .var "rdata", 255 0;
v0x6000031b85a0_0 .net "re", 0 0, L_0x6000032e9720;  1 drivers
v0x6000031ba010_0 .array/port v0x6000031ba010, 0;
v0x6000031b8630_0 .net "wdata", 255 0, v0x6000031ba010_0;  1 drivers
v0x6000031b86c0_0 .net "we", 0 0, L_0x6000032e9680;  1 drivers
E_0x600001698580 .event posedge, v0x6000031db720_0;
S_0x13fe13430 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x13fe12bf0;
 .timescale 0 0;
P_0x600001698600 .param/l "i" 1 9 184, +C4<01>;
S_0x13fe135a0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13fe13430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002de7980 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002de79c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000031b9950_1 .array/port v0x6000031b9950, 1;
v0x6000031b87e0_0 .net "addr", 7 0, v0x6000031b9950_1;  1 drivers
v0x6000031b8870_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031b8900_0 .var/i "i", 31 0;
v0x6000031b8990 .array "mem", 255 0, 255 0;
v0x6000031b8a20_0 .var "rdata", 255 0;
v0x6000031b8ab0_0 .net "re", 0 0, L_0x6000032e9860;  1 drivers
v0x6000031ba010_1 .array/port v0x6000031ba010, 1;
v0x6000031b8b40_0 .net "wdata", 255 0, v0x6000031ba010_1;  1 drivers
v0x6000031b8bd0_0 .net "we", 0 0, L_0x6000032e97c0;  1 drivers
S_0x13fe13710 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x13fe12bf0;
 .timescale 0 0;
P_0x600001698740 .param/l "i" 1 9 184, +C4<010>;
S_0x13fe13880 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13fe13710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002de7a00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002de7a40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000031b9950_2 .array/port v0x6000031b9950, 2;
v0x6000031b8cf0_0 .net "addr", 7 0, v0x6000031b9950_2;  1 drivers
v0x6000031b8d80_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031b8e10_0 .var/i "i", 31 0;
v0x6000031b8ea0 .array "mem", 255 0, 255 0;
v0x6000031b8f30_0 .var "rdata", 255 0;
v0x6000031b8fc0_0 .net "re", 0 0, L_0x6000032e99a0;  1 drivers
v0x6000031ba010_2 .array/port v0x6000031ba010, 2;
v0x6000031b9050_0 .net "wdata", 255 0, v0x6000031ba010_2;  1 drivers
v0x6000031b90e0_0 .net "we", 0 0, L_0x6000032e9900;  1 drivers
S_0x13fe139f0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x13fe12bf0;
 .timescale 0 0;
P_0x600001698880 .param/l "i" 1 9 184, +C4<011>;
S_0x13fe13b60 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13fe139f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002de7a80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002de7ac0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000031b9950_3 .array/port v0x6000031b9950, 3;
v0x6000031b9200_0 .net "addr", 7 0, v0x6000031b9950_3;  1 drivers
v0x6000031b9290_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031b9320_0 .var/i "i", 31 0;
v0x6000031b93b0 .array "mem", 255 0, 255 0;
v0x6000031b9440_0 .var "rdata", 255 0;
v0x6000031b94d0_0 .net "re", 0 0, L_0x6000032e9ae0;  1 drivers
v0x6000031ba010_3 .array/port v0x6000031ba010, 3;
v0x6000031b9560_0 .net "wdata", 255 0, v0x6000031ba010_3;  1 drivers
v0x6000031b95f0_0 .net "we", 0 0, L_0x6000032e9a40;  1 drivers
S_0x13fe13cd0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x13fe12bf0;
 .timescale 0 0;
v0x6000031b9680_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x13fe13cd0
TD_tb_k_accumulation.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000031b9680_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000031b9680_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x13fe13e40 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x13fe12bf0;
 .timescale 0 0;
v0x6000031b97a0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x13fe13e40
TD_tb_k_accumulation.dut.sram_inst.get_word ;
    %load/vec4 v0x6000031b97a0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x13fe141b0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x13fe0bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14801bc00 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x14801bc40 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x14801bc80 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x14801bcc0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x14801bd00 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x14801bd40 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x14801bd80 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x14801bdc0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x14801be00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x14801be40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x14801be80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x14801bec0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x14801bf00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x14801bf40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x14801bf80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x14801bfc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x14801c000 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x14801c040 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x14801c080 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x14801c0c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x14801c100 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x14801c140 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x14801c180 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x14801c1c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x14801c200 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x14801c240 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x14801c280 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x14801c2c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x14801c300 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000028e43f0 .functor BUFZ 256, L_0x6000032e8e60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000028e4460 .functor BUFZ 256, L_0x6000032e8fa0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000028e44d0 .functor BUFZ 1, v0x6000031bc480_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e45b0 .functor BUFZ 256, v0x6000031bd050_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000028e4620 .functor BUFZ 1, v0x6000031bd170_0, C4<0>, C4<0>, C4<0>;
L_0x6000028e4690 .functor BUFZ 1, v0x6000031bcea0_0, C4<0>, C4<0>, C4<0>;
v0x6000031bba80_0 .net *"_ivl_48", 255 0, L_0x6000032e8e60;  1 drivers
v0x6000031bbb10_0 .net *"_ivl_50", 6 0, L_0x6000032e8f00;  1 drivers
L_0x130052848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031bbba0_0 .net *"_ivl_53", 1 0, L_0x130052848;  1 drivers
v0x6000031bbc30_0 .net *"_ivl_56", 255 0, L_0x6000032e8fa0;  1 drivers
v0x6000031bbcc0_0 .net *"_ivl_58", 6 0, L_0x6000032e9040;  1 drivers
L_0x130052890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031bbd50_0 .net *"_ivl_61", 1 0, L_0x130052890;  1 drivers
L_0x1300528d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031bbde0_0 .net/2u *"_ivl_64", 2 0, L_0x1300528d8;  1 drivers
v0x6000031bbe70_0 .var "addr_reg", 19 0;
v0x6000031bbf00_0 .var "alu_result", 255 0;
v0x6000031bc000_0 .net "clk", 0 0, v0x6000031b2d00_0;  alias, 1 drivers
v0x6000031bc090_0 .net "cmd", 127 0, v0x6000031df7b0_0;  alias, 1 drivers
v0x6000031bc120_0 .net "cmd_done", 0 0, L_0x6000028e44d0;  alias, 1 drivers
v0x6000031bc1b0_0 .net "cmd_ready", 0 0, L_0x6000032e90e0;  alias, 1 drivers
v0x6000031bc240_0 .var "cmd_reg", 127 0;
v0x6000031bc2d0_0 .net "cmd_valid", 0 0, L_0x6000028e0230;  alias, 1 drivers
v0x6000031bc360_0 .net "count", 15 0, L_0x6000032e8dc0;  1 drivers
v0x6000031bc3f0_0 .var "count_reg", 15 0;
v0x6000031bc480_0 .var "done_reg", 0 0;
v0x6000031bc510_0 .var "elem_count", 15 0;
v0x6000031bc5a0_0 .net "imm", 15 0, L_0x6000032e8c80;  1 drivers
v0x6000031bc630_0 .var "imm_reg", 15 0;
v0x6000031bc6c0_0 .var/i "lane", 31 0;
v0x6000031bc750 .array "lane_a", 15 0;
v0x6000031bc750_0 .net v0x6000031bc750 0, 15 0, L_0x6000032f75c0; 1 drivers
v0x6000031bc750_1 .net v0x6000031bc750 1, 15 0, L_0x6000032f7700; 1 drivers
v0x6000031bc750_2 .net v0x6000031bc750 2, 15 0, L_0x6000032f7840; 1 drivers
v0x6000031bc750_3 .net v0x6000031bc750 3, 15 0, L_0x6000032f7980; 1 drivers
v0x6000031bc750_4 .net v0x6000031bc750 4, 15 0, L_0x6000032f7ac0; 1 drivers
v0x6000031bc750_5 .net v0x6000031bc750 5, 15 0, L_0x6000032f7c00; 1 drivers
v0x6000031bc750_6 .net v0x6000031bc750 6, 15 0, L_0x6000032f7d40; 1 drivers
v0x6000031bc750_7 .net v0x6000031bc750 7, 15 0, L_0x6000032f7e80; 1 drivers
v0x6000031bc750_8 .net v0x6000031bc750 8, 15 0, L_0x6000032f3340; 1 drivers
v0x6000031bc750_9 .net v0x6000031bc750 9, 15 0, L_0x6000032e80a0; 1 drivers
v0x6000031bc750_10 .net v0x6000031bc750 10, 15 0, L_0x6000032e8280; 1 drivers
v0x6000031bc750_11 .net v0x6000031bc750 11, 15 0, L_0x6000032e8320; 1 drivers
v0x6000031bc750_12 .net v0x6000031bc750 12, 15 0, L_0x6000032e8460; 1 drivers
v0x6000031bc750_13 .net v0x6000031bc750 13, 15 0, L_0x6000032e85a0; 1 drivers
v0x6000031bc750_14 .net v0x6000031bc750 14, 15 0, L_0x6000032e86e0; 1 drivers
v0x6000031bc750_15 .net v0x6000031bc750 15, 15 0, L_0x6000032e8820; 1 drivers
v0x6000031bc7e0 .array "lane_b", 15 0;
v0x6000031bc7e0_0 .net v0x6000031bc7e0 0, 15 0, L_0x6000032f7660; 1 drivers
v0x6000031bc7e0_1 .net v0x6000031bc7e0 1, 15 0, L_0x6000032f77a0; 1 drivers
v0x6000031bc7e0_2 .net v0x6000031bc7e0 2, 15 0, L_0x6000032f78e0; 1 drivers
v0x6000031bc7e0_3 .net v0x6000031bc7e0 3, 15 0, L_0x6000032f7a20; 1 drivers
v0x6000031bc7e0_4 .net v0x6000031bc7e0 4, 15 0, L_0x6000032f7b60; 1 drivers
v0x6000031bc7e0_5 .net v0x6000031bc7e0 5, 15 0, L_0x6000032f7ca0; 1 drivers
v0x6000031bc7e0_6 .net v0x6000031bc7e0 6, 15 0, L_0x6000032f7de0; 1 drivers
v0x6000031bc7e0_7 .net v0x6000031bc7e0 7, 15 0, L_0x6000032f7f20; 1 drivers
v0x6000031bc7e0_8 .net v0x6000031bc7e0 8, 15 0, L_0x6000032e8000; 1 drivers
v0x6000031bc7e0_9 .net v0x6000031bc7e0 9, 15 0, L_0x6000032e81e0; 1 drivers
v0x6000031bc7e0_10 .net v0x6000031bc7e0 10, 15 0, L_0x6000032e8140; 1 drivers
v0x6000031bc7e0_11 .net v0x6000031bc7e0 11, 15 0, L_0x6000032e83c0; 1 drivers
v0x6000031bc7e0_12 .net v0x6000031bc7e0 12, 15 0, L_0x6000032e8500; 1 drivers
v0x6000031bc7e0_13 .net v0x6000031bc7e0 13, 15 0, L_0x6000032e8640; 1 drivers
v0x6000031bc7e0_14 .net v0x6000031bc7e0 14, 15 0, L_0x6000032e8780; 1 drivers
v0x6000031bc7e0_15 .net v0x6000031bc7e0 15, 15 0, L_0x6000032e88c0; 1 drivers
v0x6000031bc870 .array "lane_result", 15 0, 15 0;
v0x6000031bc900_0 .net "mem_addr", 19 0, L_0x6000032e8d20;  1 drivers
v0x6000031bc990_0 .var "mem_addr_reg", 19 0;
v0x6000031bca20_0 .net "opcode", 7 0, L_0x6000032e8960;  1 drivers
v0x6000031bcab0_0 .var "reduce_result", 15 0;
v0x6000031bcb40 .array "reduce_tree", 79 0, 15 0;
v0x6000031bcbd0_0 .net "rst_n", 0 0, v0x6000031b3600_0;  alias, 1 drivers
v0x6000031bcc60_0 .net "sram_addr", 19 0, v0x6000031bccf0_0;  alias, 1 drivers
v0x6000031bccf0_0 .var "sram_addr_reg", 19 0;
v0x6000031bcd80_0 .net "sram_rdata", 255 0, L_0x6000028e4e70;  alias, 1 drivers
v0x6000031bce10_0 .net "sram_re", 0 0, L_0x6000028e4690;  alias, 1 drivers
v0x6000031bcea0_0 .var "sram_re_reg", 0 0;
v0x6000031bcf30_0 .net "sram_ready", 0 0, L_0x6000032ea260;  alias, 1 drivers
v0x6000031bcfc0_0 .net "sram_wdata", 255 0, L_0x6000028e45b0;  alias, 1 drivers
v0x6000031bd050_0 .var "sram_wdata_reg", 255 0;
v0x6000031bd0e0_0 .net "sram_we", 0 0, L_0x6000028e4620;  alias, 1 drivers
v0x6000031bd170_0 .var "sram_we_reg", 0 0;
v0x6000031bd200_0 .var/i "stage", 31 0;
v0x6000031bd290_0 .var "state", 2 0;
v0x6000031bd320_0 .net "subop", 7 0, L_0x6000032e8a00;  1 drivers
v0x6000031bd3b0_0 .var "subop_reg", 7 0;
v0x6000031bd440_0 .net "vd", 4 0, L_0x6000032e8aa0;  1 drivers
v0x6000031bd4d0_0 .var "vd_reg", 4 0;
v0x6000031bd560 .array "vrf", 31 0, 255 0;
v0x6000031bd5f0_0 .net "vs1", 4 0, L_0x6000032e8b40;  1 drivers
v0x6000031bd680_0 .net "vs1_data", 255 0, L_0x6000028e43f0;  1 drivers
v0x6000031bd710_0 .var "vs1_reg", 4 0;
v0x6000031bd7a0_0 .net "vs2", 4 0, L_0x6000032e8be0;  1 drivers
v0x6000031bd830_0 .net "vs2_data", 255 0, L_0x6000028e4460;  1 drivers
v0x6000031bd8c0_0 .var "vs2_reg", 4 0;
E_0x600001699180/0 .event anyedge, v0x6000031bc750_0, v0x6000031bc750_1, v0x6000031bc750_2, v0x6000031bc750_3;
E_0x600001699180/1 .event anyedge, v0x6000031bc750_4, v0x6000031bc750_5, v0x6000031bc750_6, v0x6000031bc750_7;
E_0x600001699180/2 .event anyedge, v0x6000031bc750_8, v0x6000031bc750_9, v0x6000031bc750_10, v0x6000031bc750_11;
E_0x600001699180/3 .event anyedge, v0x6000031bc750_12, v0x6000031bc750_13, v0x6000031bc750_14, v0x6000031bc750_15;
v0x6000031bcb40_0 .array/port v0x6000031bcb40, 0;
v0x6000031bcb40_1 .array/port v0x6000031bcb40, 1;
v0x6000031bcb40_2 .array/port v0x6000031bcb40, 2;
E_0x600001699180/4 .event anyedge, v0x6000031bd3b0_0, v0x6000031bcb40_0, v0x6000031bcb40_1, v0x6000031bcb40_2;
v0x6000031bcb40_3 .array/port v0x6000031bcb40, 3;
v0x6000031bcb40_4 .array/port v0x6000031bcb40, 4;
v0x6000031bcb40_5 .array/port v0x6000031bcb40, 5;
v0x6000031bcb40_6 .array/port v0x6000031bcb40, 6;
E_0x600001699180/5 .event anyedge, v0x6000031bcb40_3, v0x6000031bcb40_4, v0x6000031bcb40_5, v0x6000031bcb40_6;
v0x6000031bcb40_7 .array/port v0x6000031bcb40, 7;
v0x6000031bcb40_8 .array/port v0x6000031bcb40, 8;
v0x6000031bcb40_9 .array/port v0x6000031bcb40, 9;
v0x6000031bcb40_10 .array/port v0x6000031bcb40, 10;
E_0x600001699180/6 .event anyedge, v0x6000031bcb40_7, v0x6000031bcb40_8, v0x6000031bcb40_9, v0x6000031bcb40_10;
v0x6000031bcb40_11 .array/port v0x6000031bcb40, 11;
v0x6000031bcb40_12 .array/port v0x6000031bcb40, 12;
v0x6000031bcb40_13 .array/port v0x6000031bcb40, 13;
v0x6000031bcb40_14 .array/port v0x6000031bcb40, 14;
E_0x600001699180/7 .event anyedge, v0x6000031bcb40_11, v0x6000031bcb40_12, v0x6000031bcb40_13, v0x6000031bcb40_14;
v0x6000031bcb40_15 .array/port v0x6000031bcb40, 15;
v0x6000031bcb40_16 .array/port v0x6000031bcb40, 16;
v0x6000031bcb40_17 .array/port v0x6000031bcb40, 17;
v0x6000031bcb40_18 .array/port v0x6000031bcb40, 18;
E_0x600001699180/8 .event anyedge, v0x6000031bcb40_15, v0x6000031bcb40_16, v0x6000031bcb40_17, v0x6000031bcb40_18;
v0x6000031bcb40_19 .array/port v0x6000031bcb40, 19;
v0x6000031bcb40_20 .array/port v0x6000031bcb40, 20;
v0x6000031bcb40_21 .array/port v0x6000031bcb40, 21;
v0x6000031bcb40_22 .array/port v0x6000031bcb40, 22;
E_0x600001699180/9 .event anyedge, v0x6000031bcb40_19, v0x6000031bcb40_20, v0x6000031bcb40_21, v0x6000031bcb40_22;
v0x6000031bcb40_23 .array/port v0x6000031bcb40, 23;
v0x6000031bcb40_24 .array/port v0x6000031bcb40, 24;
v0x6000031bcb40_25 .array/port v0x6000031bcb40, 25;
v0x6000031bcb40_26 .array/port v0x6000031bcb40, 26;
E_0x600001699180/10 .event anyedge, v0x6000031bcb40_23, v0x6000031bcb40_24, v0x6000031bcb40_25, v0x6000031bcb40_26;
v0x6000031bcb40_27 .array/port v0x6000031bcb40, 27;
v0x6000031bcb40_28 .array/port v0x6000031bcb40, 28;
v0x6000031bcb40_29 .array/port v0x6000031bcb40, 29;
v0x6000031bcb40_30 .array/port v0x6000031bcb40, 30;
E_0x600001699180/11 .event anyedge, v0x6000031bcb40_27, v0x6000031bcb40_28, v0x6000031bcb40_29, v0x6000031bcb40_30;
v0x6000031bcb40_31 .array/port v0x6000031bcb40, 31;
v0x6000031bcb40_32 .array/port v0x6000031bcb40, 32;
v0x6000031bcb40_33 .array/port v0x6000031bcb40, 33;
v0x6000031bcb40_34 .array/port v0x6000031bcb40, 34;
E_0x600001699180/12 .event anyedge, v0x6000031bcb40_31, v0x6000031bcb40_32, v0x6000031bcb40_33, v0x6000031bcb40_34;
v0x6000031bcb40_35 .array/port v0x6000031bcb40, 35;
v0x6000031bcb40_36 .array/port v0x6000031bcb40, 36;
v0x6000031bcb40_37 .array/port v0x6000031bcb40, 37;
v0x6000031bcb40_38 .array/port v0x6000031bcb40, 38;
E_0x600001699180/13 .event anyedge, v0x6000031bcb40_35, v0x6000031bcb40_36, v0x6000031bcb40_37, v0x6000031bcb40_38;
v0x6000031bcb40_39 .array/port v0x6000031bcb40, 39;
v0x6000031bcb40_40 .array/port v0x6000031bcb40, 40;
v0x6000031bcb40_41 .array/port v0x6000031bcb40, 41;
v0x6000031bcb40_42 .array/port v0x6000031bcb40, 42;
E_0x600001699180/14 .event anyedge, v0x6000031bcb40_39, v0x6000031bcb40_40, v0x6000031bcb40_41, v0x6000031bcb40_42;
v0x6000031bcb40_43 .array/port v0x6000031bcb40, 43;
v0x6000031bcb40_44 .array/port v0x6000031bcb40, 44;
v0x6000031bcb40_45 .array/port v0x6000031bcb40, 45;
v0x6000031bcb40_46 .array/port v0x6000031bcb40, 46;
E_0x600001699180/15 .event anyedge, v0x6000031bcb40_43, v0x6000031bcb40_44, v0x6000031bcb40_45, v0x6000031bcb40_46;
v0x6000031bcb40_47 .array/port v0x6000031bcb40, 47;
v0x6000031bcb40_48 .array/port v0x6000031bcb40, 48;
v0x6000031bcb40_49 .array/port v0x6000031bcb40, 49;
v0x6000031bcb40_50 .array/port v0x6000031bcb40, 50;
E_0x600001699180/16 .event anyedge, v0x6000031bcb40_47, v0x6000031bcb40_48, v0x6000031bcb40_49, v0x6000031bcb40_50;
v0x6000031bcb40_51 .array/port v0x6000031bcb40, 51;
v0x6000031bcb40_52 .array/port v0x6000031bcb40, 52;
v0x6000031bcb40_53 .array/port v0x6000031bcb40, 53;
v0x6000031bcb40_54 .array/port v0x6000031bcb40, 54;
E_0x600001699180/17 .event anyedge, v0x6000031bcb40_51, v0x6000031bcb40_52, v0x6000031bcb40_53, v0x6000031bcb40_54;
v0x6000031bcb40_55 .array/port v0x6000031bcb40, 55;
v0x6000031bcb40_56 .array/port v0x6000031bcb40, 56;
v0x6000031bcb40_57 .array/port v0x6000031bcb40, 57;
v0x6000031bcb40_58 .array/port v0x6000031bcb40, 58;
E_0x600001699180/18 .event anyedge, v0x6000031bcb40_55, v0x6000031bcb40_56, v0x6000031bcb40_57, v0x6000031bcb40_58;
v0x6000031bcb40_59 .array/port v0x6000031bcb40, 59;
v0x6000031bcb40_60 .array/port v0x6000031bcb40, 60;
v0x6000031bcb40_61 .array/port v0x6000031bcb40, 61;
v0x6000031bcb40_62 .array/port v0x6000031bcb40, 62;
E_0x600001699180/19 .event anyedge, v0x6000031bcb40_59, v0x6000031bcb40_60, v0x6000031bcb40_61, v0x6000031bcb40_62;
v0x6000031bcb40_63 .array/port v0x6000031bcb40, 63;
v0x6000031bcb40_64 .array/port v0x6000031bcb40, 64;
v0x6000031bcb40_65 .array/port v0x6000031bcb40, 65;
v0x6000031bcb40_66 .array/port v0x6000031bcb40, 66;
E_0x600001699180/20 .event anyedge, v0x6000031bcb40_63, v0x6000031bcb40_64, v0x6000031bcb40_65, v0x6000031bcb40_66;
v0x6000031bcb40_67 .array/port v0x6000031bcb40, 67;
v0x6000031bcb40_68 .array/port v0x6000031bcb40, 68;
v0x6000031bcb40_69 .array/port v0x6000031bcb40, 69;
v0x6000031bcb40_70 .array/port v0x6000031bcb40, 70;
E_0x600001699180/21 .event anyedge, v0x6000031bcb40_67, v0x6000031bcb40_68, v0x6000031bcb40_69, v0x6000031bcb40_70;
v0x6000031bcb40_71 .array/port v0x6000031bcb40, 71;
v0x6000031bcb40_72 .array/port v0x6000031bcb40, 72;
v0x6000031bcb40_73 .array/port v0x6000031bcb40, 73;
v0x6000031bcb40_74 .array/port v0x6000031bcb40, 74;
E_0x600001699180/22 .event anyedge, v0x6000031bcb40_71, v0x6000031bcb40_72, v0x6000031bcb40_73, v0x6000031bcb40_74;
v0x6000031bcb40_75 .array/port v0x6000031bcb40, 75;
v0x6000031bcb40_76 .array/port v0x6000031bcb40, 76;
v0x6000031bcb40_77 .array/port v0x6000031bcb40, 77;
v0x6000031bcb40_78 .array/port v0x6000031bcb40, 78;
E_0x600001699180/23 .event anyedge, v0x6000031bcb40_75, v0x6000031bcb40_76, v0x6000031bcb40_77, v0x6000031bcb40_78;
v0x6000031bcb40_79 .array/port v0x6000031bcb40, 79;
E_0x600001699180/24 .event anyedge, v0x6000031bcb40_79;
E_0x600001699180 .event/or E_0x600001699180/0, E_0x600001699180/1, E_0x600001699180/2, E_0x600001699180/3, E_0x600001699180/4, E_0x600001699180/5, E_0x600001699180/6, E_0x600001699180/7, E_0x600001699180/8, E_0x600001699180/9, E_0x600001699180/10, E_0x600001699180/11, E_0x600001699180/12, E_0x600001699180/13, E_0x600001699180/14, E_0x600001699180/15, E_0x600001699180/16, E_0x600001699180/17, E_0x600001699180/18, E_0x600001699180/19, E_0x600001699180/20, E_0x600001699180/21, E_0x600001699180/22, E_0x600001699180/23, E_0x600001699180/24;
L_0x6000032f75c0 .part L_0x6000028e43f0, 0, 16;
L_0x6000032f7660 .part L_0x6000028e4460, 0, 16;
L_0x6000032f7700 .part L_0x6000028e43f0, 16, 16;
L_0x6000032f77a0 .part L_0x6000028e4460, 16, 16;
L_0x6000032f7840 .part L_0x6000028e43f0, 32, 16;
L_0x6000032f78e0 .part L_0x6000028e4460, 32, 16;
L_0x6000032f7980 .part L_0x6000028e43f0, 48, 16;
L_0x6000032f7a20 .part L_0x6000028e4460, 48, 16;
L_0x6000032f7ac0 .part L_0x6000028e43f0, 64, 16;
L_0x6000032f7b60 .part L_0x6000028e4460, 64, 16;
L_0x6000032f7c00 .part L_0x6000028e43f0, 80, 16;
L_0x6000032f7ca0 .part L_0x6000028e4460, 80, 16;
L_0x6000032f7d40 .part L_0x6000028e43f0, 96, 16;
L_0x6000032f7de0 .part L_0x6000028e4460, 96, 16;
L_0x6000032f7e80 .part L_0x6000028e43f0, 112, 16;
L_0x6000032f7f20 .part L_0x6000028e4460, 112, 16;
L_0x6000032f3340 .part L_0x6000028e43f0, 128, 16;
L_0x6000032e8000 .part L_0x6000028e4460, 128, 16;
L_0x6000032e80a0 .part L_0x6000028e43f0, 144, 16;
L_0x6000032e81e0 .part L_0x6000028e4460, 144, 16;
L_0x6000032e8280 .part L_0x6000028e43f0, 160, 16;
L_0x6000032e8140 .part L_0x6000028e4460, 160, 16;
L_0x6000032e8320 .part L_0x6000028e43f0, 176, 16;
L_0x6000032e83c0 .part L_0x6000028e4460, 176, 16;
L_0x6000032e8460 .part L_0x6000028e43f0, 192, 16;
L_0x6000032e8500 .part L_0x6000028e4460, 192, 16;
L_0x6000032e85a0 .part L_0x6000028e43f0, 208, 16;
L_0x6000032e8640 .part L_0x6000028e4460, 208, 16;
L_0x6000032e86e0 .part L_0x6000028e43f0, 224, 16;
L_0x6000032e8780 .part L_0x6000028e4460, 224, 16;
L_0x6000032e8820 .part L_0x6000028e43f0, 240, 16;
L_0x6000032e88c0 .part L_0x6000028e4460, 240, 16;
L_0x6000032e8960 .part v0x6000031df7b0_0, 120, 8;
L_0x6000032e8a00 .part v0x6000031df7b0_0, 112, 8;
L_0x6000032e8aa0 .part v0x6000031df7b0_0, 107, 5;
L_0x6000032e8b40 .part v0x6000031df7b0_0, 102, 5;
L_0x6000032e8be0 .part v0x6000031df7b0_0, 97, 5;
L_0x6000032e8c80 .part v0x6000031df7b0_0, 32, 16;
L_0x6000032e8d20 .part v0x6000031df7b0_0, 76, 20;
L_0x6000032e8dc0 .part v0x6000031df7b0_0, 48, 16;
L_0x6000032e8e60 .array/port v0x6000031bd560, L_0x6000032e8f00;
L_0x6000032e8f00 .concat [ 5 2 0 0], v0x6000031bd710_0, L_0x130052848;
L_0x6000032e8fa0 .array/port v0x6000031bd560, L_0x6000032e9040;
L_0x6000032e9040 .concat [ 5 2 0 0], v0x6000031bd8c0_0, L_0x130052890;
L_0x6000032e90e0 .cmp/eq 3, v0x6000031bd290_0, L_0x1300528d8;
S_0x13fe14630 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x6000016991c0 .param/l "i" 1 10 137, +C4<00>;
v0x6000031bc870_0 .array/port v0x6000031bc870, 0;
v0x6000031bc870_1 .array/port v0x6000031bc870, 1;
v0x6000031bc870_2 .array/port v0x6000031bc870, 2;
v0x6000031bc870_3 .array/port v0x6000031bc870, 3;
E_0x600001699240/0 .event anyedge, v0x6000031bc870_0, v0x6000031bc870_1, v0x6000031bc870_2, v0x6000031bc870_3;
v0x6000031bc870_4 .array/port v0x6000031bc870, 4;
v0x6000031bc870_5 .array/port v0x6000031bc870, 5;
v0x6000031bc870_6 .array/port v0x6000031bc870, 6;
v0x6000031bc870_7 .array/port v0x6000031bc870, 7;
E_0x600001699240/1 .event anyedge, v0x6000031bc870_4, v0x6000031bc870_5, v0x6000031bc870_6, v0x6000031bc870_7;
v0x6000031bc870_8 .array/port v0x6000031bc870, 8;
v0x6000031bc870_9 .array/port v0x6000031bc870, 9;
v0x6000031bc870_10 .array/port v0x6000031bc870, 10;
v0x6000031bc870_11 .array/port v0x6000031bc870, 11;
E_0x600001699240/2 .event anyedge, v0x6000031bc870_8, v0x6000031bc870_9, v0x6000031bc870_10, v0x6000031bc870_11;
v0x6000031bc870_12 .array/port v0x6000031bc870, 12;
v0x6000031bc870_13 .array/port v0x6000031bc870, 13;
v0x6000031bc870_14 .array/port v0x6000031bc870, 14;
v0x6000031bc870_15 .array/port v0x6000031bc870, 15;
E_0x600001699240/3 .event anyedge, v0x6000031bc870_12, v0x6000031bc870_13, v0x6000031bc870_14, v0x6000031bc870_15;
E_0x600001699240 .event/or E_0x600001699240/0, E_0x600001699240/1, E_0x600001699240/2, E_0x600001699240/3;
E_0x600001699280/0 .event anyedge, v0x6000031bd3b0_0, v0x6000031bc750_0, v0x6000031bc750_1, v0x6000031bc750_2;
E_0x600001699280/1 .event anyedge, v0x6000031bc750_3, v0x6000031bc750_4, v0x6000031bc750_5, v0x6000031bc750_6;
E_0x600001699280/2 .event anyedge, v0x6000031bc750_7, v0x6000031bc750_8, v0x6000031bc750_9, v0x6000031bc750_10;
E_0x600001699280/3 .event anyedge, v0x6000031bc750_11, v0x6000031bc750_12, v0x6000031bc750_13, v0x6000031bc750_14;
E_0x600001699280/4 .event anyedge, v0x6000031bc750_15, v0x6000031bc7e0_0, v0x6000031bc7e0_1, v0x6000031bc7e0_2;
E_0x600001699280/5 .event anyedge, v0x6000031bc7e0_3, v0x6000031bc7e0_4, v0x6000031bc7e0_5, v0x6000031bc7e0_6;
E_0x600001699280/6 .event anyedge, v0x6000031bc7e0_7, v0x6000031bc7e0_8, v0x6000031bc7e0_9, v0x6000031bc7e0_10;
E_0x600001699280/7 .event anyedge, v0x6000031bc7e0_11, v0x6000031bc7e0_12, v0x6000031bc7e0_13, v0x6000031bc7e0_14;
E_0x600001699280/8 .event anyedge, v0x6000031bc7e0_15, v0x6000031bc630_0;
E_0x600001699280 .event/or E_0x600001699280/0, E_0x600001699280/1, E_0x600001699280/2, E_0x600001699280/3, E_0x600001699280/4, E_0x600001699280/5, E_0x600001699280/6, E_0x600001699280/7, E_0x600001699280/8;
S_0x13fe147a0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x6000016992c0 .param/l "i" 1 10 137, +C4<01>;
S_0x13fe14910 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x600001699340 .param/l "i" 1 10 137, +C4<010>;
S_0x13fe14a80 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x6000016993c0 .param/l "i" 1 10 137, +C4<011>;
S_0x13fe14bf0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x600001699480 .param/l "i" 1 10 137, +C4<0100>;
S_0x13fe14d60 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x600001699500 .param/l "i" 1 10 137, +C4<0101>;
S_0x13fe14ed0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x600001699580 .param/l "i" 1 10 137, +C4<0110>;
S_0x13fe15040 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x600001699600 .param/l "i" 1 10 137, +C4<0111>;
S_0x13fe151b0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x600001699440 .param/l "i" 1 10 137, +C4<01000>;
S_0x13fe15320 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x6000016996c0 .param/l "i" 1 10 137, +C4<01001>;
S_0x13fe15490 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x600001699740 .param/l "i" 1 10 137, +C4<01010>;
S_0x13fe15600 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x6000016997c0 .param/l "i" 1 10 137, +C4<01011>;
S_0x13fe15770 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x600001699840 .param/l "i" 1 10 137, +C4<01100>;
S_0x13fe158e0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x6000016998c0 .param/l "i" 1 10 137, +C4<01101>;
S_0x13fe15a50 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x600001699940 .param/l "i" 1 10 137, +C4<01110>;
S_0x13fe15bc0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x13fe141b0;
 .timescale 0 0;
P_0x6000016999c0 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x13fe0cfd0;
T_2 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031df180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031df060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031df0f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031defd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000031dec70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000031df060_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000031df060_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000031df060_0, 0;
T_2.2 ;
    %load/vec4 v0x6000031df840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000031df0f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000031df0f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000031df0f0_0, 0;
T_2.5 ;
    %load/vec4 v0x6000031ddf80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000031defd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000031defd0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000031defd0_0, 0;
T_2.8 ;
    %load/vec4 v0x6000031dee20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000031ded00_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000031df060_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000031df060_0, 0;
T_2.11 ;
    %load/vec4 v0x6000031df9f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x6000031df8d0_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000031df0f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000031df0f0_0, 0;
T_2.14 ;
    %load/vec4 v0x6000031de130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000031de010_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000031defd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000031defd0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13fe0cfd0;
T_3 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031df180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031de7f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031de9a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031de520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031de6d0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031debe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031dee20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031df7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031df9f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031ddef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031de130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031de250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031de370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031df600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ddcb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ddd40_0, 0;
    %fork t_1, S_0x13fe0d370;
    %jmp t_0;
    .scope S_0x13fe0d370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031dca20_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000031dca20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000031dca20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031dea30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000031dca20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031de910, 0, 4;
    %load/vec4 v0x6000031dca20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031dca20_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x13fe0cfd0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000031dee20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000031ded00_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031dee20_0, 0;
T_3.4 ;
    %load/vec4 v0x6000031df9f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x6000031df8d0_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031df9f0_0, 0;
T_3.7 ;
    %load/vec4 v0x6000031de130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000031de010_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031de130_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031de250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031de6d0_0, 0;
    %load/vec4 v0x6000031df330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000031df210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x6000031df2a0_0;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031de9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031de370_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000031def40_0;
    %assign/vec4 v0x6000031de520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031de6d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000031de760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000031de5b0_0;
    %assign/vec4 v0x6000031de7f0_0, 0;
    %load/vec4 v0x6000031de5b0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000031ddcb0_0, 0;
    %load/vec4 v0x6000031de5b0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000031ddd40_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000031ddcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031de370_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000031de9a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000031de9a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031dea30, 0, 4;
    %load/vec4 v0x6000031de7f0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000031de9a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031de910, 0, 4;
    %load/vec4 v0x6000031de9a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000031de9a0_0, 0;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031de370_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000031de9a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000031de9a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000031de910, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000031de9a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000031de910, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000031de9a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031de910, 0, 4;
    %load/vec4 v0x6000031de9a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000031dea30, 4;
    %assign/vec4 v0x6000031def40_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000031de9a0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000031de9a0_0, 0;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031de370_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031df600_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000031ddb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031de250_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000031ddb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000031ddcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000031de7f0_0;
    %assign/vec4 v0x6000031debe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031dee20_0, 0;
    %load/vec4 v0x6000031ded00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000031de7f0_0;
    %assign/vec4 v0x6000031df7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031df9f0_0, 0;
    %load/vec4 v0x6000031df8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000031de7f0_0;
    %assign/vec4 v0x6000031ddef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031de130_0, 0;
    %load/vec4 v0x6000031de010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000031ddd40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000031deac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x6000031df690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000031dddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000031ddb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x6000031df450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031df600_0, 0;
    %load/vec4 v0x6000031def40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000031df210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x6000031df2a0_0;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031de9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031de250_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000031df210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031de370_0, 0;
    %load/vec4 v0x6000031df2a0_0;
    %assign/vec4 v0x6000031def40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031de9a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031df330_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13fe07ea0;
T_4 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031c7c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031dfde0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000031c7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c7d50, 4;
    %assign/vec4 v0x6000031dfde0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13fe08180;
T_5 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031c7c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031d0090_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000031d0090_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000031d0090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031d0000, 0, 4;
    %load/vec4 v0x6000031d0090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031d0090_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d0120_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000031c7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c7d50, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031d0000, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031d0090_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x6000031d0090_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x6000031d0090_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031d0000, 4;
    %ix/getv/s 3, v0x6000031d0090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031d0000, 0, 4;
    %load/vec4 v0x6000031d0090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031d0090_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031d0000, 4;
    %assign/vec4 v0x6000031d0120_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13fe08460;
T_6 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031c7c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031d0360_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000031d0360_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000031d0360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031d02d0, 0, 4;
    %load/vec4 v0x6000031d0360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031d0360_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d03f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000031c7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c7d50, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031d02d0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031d0360_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x6000031d0360_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x6000031d0360_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031d02d0, 4;
    %ix/getv/s 3, v0x6000031d0360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031d02d0, 0, 4;
    %load/vec4 v0x6000031d0360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031d0360_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031d02d0, 4;
    %assign/vec4 v0x6000031d03f0_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13fe08740;
T_7 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031c7c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031d0630_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000031d0630_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000031d0630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031d05a0, 0, 4;
    %load/vec4 v0x6000031d0630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031d0630_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d06c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000031c7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c7d50, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031d05a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031d0630_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000031d0630_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000031d0630_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031d05a0, 4;
    %ix/getv/s 3, v0x6000031d0630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031d05a0, 0, 4;
    %load/vec4 v0x6000031d0630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031d0630_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031d05a0, 4;
    %assign/vec4 v0x6000031d06c0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13fe08b90;
T_8 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031d1170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d1320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d0c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d0bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031d10e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000031d0ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000031d1290_0;
    %assign/vec4 v0x6000031d1320_0, 0;
T_8.2 ;
    %load/vec4 v0x6000031d0e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000031d0b40_0;
    %assign/vec4 v0x6000031d0c60_0, 0;
    %load/vec4 v0x6000031d0c60_0;
    %assign/vec4 v0x6000031d0bd0_0, 0;
    %load/vec4 v0x6000031d0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000031d0fc0_0;
    %assign/vec4 v0x6000031d10e0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6000031d1050_0;
    %load/vec4 v0x6000031d0fc0_0;
    %add;
    %assign/vec4 v0x6000031d10e0_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13fe08e70;
T_9 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031d26d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d2880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d21c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d2130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031d2640_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000031d2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000031d27f0_0;
    %assign/vec4 v0x6000031d2880_0, 0;
T_9.2 ;
    %load/vec4 v0x6000031d2370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000031d20a0_0;
    %assign/vec4 v0x6000031d21c0_0, 0;
    %load/vec4 v0x6000031d21c0_0;
    %assign/vec4 v0x6000031d2130_0, 0;
    %load/vec4 v0x6000031d2250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000031d2520_0;
    %assign/vec4 v0x6000031d2640_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000031d25b0_0;
    %load/vec4 v0x6000031d2520_0;
    %add;
    %assign/vec4 v0x6000031d2640_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13fe04d70;
T_10 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031d3c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d3de0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d3720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d3690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031d3ba0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000031d3960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000031d3d50_0;
    %assign/vec4 v0x6000031d3de0_0, 0;
T_10.2 ;
    %load/vec4 v0x6000031d38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000031d3600_0;
    %assign/vec4 v0x6000031d3720_0, 0;
    %load/vec4 v0x6000031d3720_0;
    %assign/vec4 v0x6000031d3690_0, 0;
    %load/vec4 v0x6000031d37b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000031d3a80_0;
    %assign/vec4 v0x6000031d3ba0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000031d3b10_0;
    %load/vec4 v0x6000031d3a80_0;
    %add;
    %assign/vec4 v0x6000031d3ba0_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13fe054e0;
T_11 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031d5200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d53b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d4cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d4c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031d5170_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000031d4f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000031d5320_0;
    %assign/vec4 v0x6000031d53b0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000031d4ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000031d4bd0_0;
    %assign/vec4 v0x6000031d4cf0_0, 0;
    %load/vec4 v0x6000031d4cf0_0;
    %assign/vec4 v0x6000031d4c60_0, 0;
    %load/vec4 v0x6000031d4d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000031d5050_0;
    %assign/vec4 v0x6000031d5170_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000031d50e0_0;
    %load/vec4 v0x6000031d5050_0;
    %add;
    %assign/vec4 v0x6000031d5170_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13fe05930;
T_12 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031d6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d6910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d6250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d61c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031d66d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000031d6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000031d6880_0;
    %assign/vec4 v0x6000031d6910_0, 0;
T_12.2 ;
    %load/vec4 v0x6000031d6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000031d6130_0;
    %assign/vec4 v0x6000031d6250_0, 0;
    %load/vec4 v0x6000031d6250_0;
    %assign/vec4 v0x6000031d61c0_0, 0;
    %load/vec4 v0x6000031d62e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000031d65b0_0;
    %assign/vec4 v0x6000031d66d0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000031d6640_0;
    %load/vec4 v0x6000031d65b0_0;
    %add;
    %assign/vec4 v0x6000031d66d0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13fe05c10;
T_13 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031d7cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d7e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d77b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031d7720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031d7c30_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000031d79f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000031d7de0_0;
    %assign/vec4 v0x6000031d7e70_0, 0;
T_13.2 ;
    %load/vec4 v0x6000031d7960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000031d7690_0;
    %assign/vec4 v0x6000031d77b0_0, 0;
    %load/vec4 v0x6000031d77b0_0;
    %assign/vec4 v0x6000031d7720_0, 0;
    %load/vec4 v0x6000031d7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000031d7b10_0;
    %assign/vec4 v0x6000031d7c30_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000031d7ba0_0;
    %load/vec4 v0x6000031d7b10_0;
    %add;
    %assign/vec4 v0x6000031d7c30_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13fe05ef0;
T_14 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031c9290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c9440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c8d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c8cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031c9200_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000031c8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000031c93b0_0;
    %assign/vec4 v0x6000031c9440_0, 0;
T_14.2 ;
    %load/vec4 v0x6000031c8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000031c8c60_0;
    %assign/vec4 v0x6000031c8d80_0, 0;
    %load/vec4 v0x6000031c8d80_0;
    %assign/vec4 v0x6000031c8cf0_0, 0;
    %load/vec4 v0x6000031c8e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000031c90e0_0;
    %assign/vec4 v0x6000031c9200_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000031c9170_0;
    %load/vec4 v0x6000031c90e0_0;
    %add;
    %assign/vec4 v0x6000031c9200_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13fe061d0;
T_15 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031ca7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ca9a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ca2e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ca250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031ca760_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000031ca520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000031ca910_0;
    %assign/vec4 v0x6000031ca9a0_0, 0;
T_15.2 ;
    %load/vec4 v0x6000031ca490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000031ca1c0_0;
    %assign/vec4 v0x6000031ca2e0_0, 0;
    %load/vec4 v0x6000031ca2e0_0;
    %assign/vec4 v0x6000031ca250_0, 0;
    %load/vec4 v0x6000031ca370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000031ca640_0;
    %assign/vec4 v0x6000031ca760_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000031ca6d0_0;
    %load/vec4 v0x6000031ca640_0;
    %add;
    %assign/vec4 v0x6000031ca760_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13fe0fbb0;
T_16 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031cbd50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031cbf00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031cb840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031cb7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031cbcc0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000031cba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000031cbe70_0;
    %assign/vec4 v0x6000031cbf00_0, 0;
T_16.2 ;
    %load/vec4 v0x6000031cb9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000031cb720_0;
    %assign/vec4 v0x6000031cb840_0, 0;
    %load/vec4 v0x6000031cb840_0;
    %assign/vec4 v0x6000031cb7b0_0, 0;
    %load/vec4 v0x6000031cb8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000031cbba0_0;
    %assign/vec4 v0x6000031cbcc0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000031cbc30_0;
    %load/vec4 v0x6000031cbba0_0;
    %add;
    %assign/vec4 v0x6000031cbcc0_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13fe0fe90;
T_17 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031cd320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031cd4d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031cce10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ccd80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031cd290_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000031cd050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000031cd440_0;
    %assign/vec4 v0x6000031cd4d0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000031ccfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000031cccf0_0;
    %assign/vec4 v0x6000031cce10_0, 0;
    %load/vec4 v0x6000031cce10_0;
    %assign/vec4 v0x6000031ccd80_0, 0;
    %load/vec4 v0x6000031ccea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000031cd170_0;
    %assign/vec4 v0x6000031cd290_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000031cd200_0;
    %load/vec4 v0x6000031cd170_0;
    %add;
    %assign/vec4 v0x6000031cd290_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13fe10170;
T_18 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031ce880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031cea30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ce370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ce2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031ce7f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000031ce5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000031ce9a0_0;
    %assign/vec4 v0x6000031cea30_0, 0;
T_18.2 ;
    %load/vec4 v0x6000031ce520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000031ce250_0;
    %assign/vec4 v0x6000031ce370_0, 0;
    %load/vec4 v0x6000031ce370_0;
    %assign/vec4 v0x6000031ce2e0_0, 0;
    %load/vec4 v0x6000031ce400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000031ce6d0_0;
    %assign/vec4 v0x6000031ce7f0_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000031ce760_0;
    %load/vec4 v0x6000031ce6d0_0;
    %add;
    %assign/vec4 v0x6000031ce7f0_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x13fe10450;
T_19 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031cfde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c0000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031cf8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031cf840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031cfd50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000031cfb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000031cff00_0;
    %assign/vec4 v0x6000031c0000_0, 0;
T_19.2 ;
    %load/vec4 v0x6000031cfa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000031cf7b0_0;
    %assign/vec4 v0x6000031cf8d0_0, 0;
    %load/vec4 v0x6000031cf8d0_0;
    %assign/vec4 v0x6000031cf840_0, 0;
    %load/vec4 v0x6000031cf960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000031cfc30_0;
    %assign/vec4 v0x6000031cfd50_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000031cfcc0_0;
    %load/vec4 v0x6000031cfc30_0;
    %add;
    %assign/vec4 v0x6000031cfd50_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13fe108a0;
T_20 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031c13b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c1560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c0ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c0e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031c1320_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000031c10e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000031c14d0_0;
    %assign/vec4 v0x6000031c1560_0, 0;
T_20.2 ;
    %load/vec4 v0x6000031c1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000031c0d80_0;
    %assign/vec4 v0x6000031c0ea0_0, 0;
    %load/vec4 v0x6000031c0ea0_0;
    %assign/vec4 v0x6000031c0e10_0, 0;
    %load/vec4 v0x6000031c0f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000031c1200_0;
    %assign/vec4 v0x6000031c1320_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000031c1290_0;
    %load/vec4 v0x6000031c1200_0;
    %add;
    %assign/vec4 v0x6000031c1320_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13fe10b80;
T_21 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031c2910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c2ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c2400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c2370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031c2880_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000031c2640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000031c2a30_0;
    %assign/vec4 v0x6000031c2ac0_0, 0;
T_21.2 ;
    %load/vec4 v0x6000031c25b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000031c22e0_0;
    %assign/vec4 v0x6000031c2400_0, 0;
    %load/vec4 v0x6000031c2400_0;
    %assign/vec4 v0x6000031c2370_0, 0;
    %load/vec4 v0x6000031c2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000031c2760_0;
    %assign/vec4 v0x6000031c2880_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000031c27f0_0;
    %load/vec4 v0x6000031c2760_0;
    %add;
    %assign/vec4 v0x6000031c2880_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13fe10e60;
T_22 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031c3e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c4090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c3960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c38d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031c3de0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000031c3ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000031c4000_0;
    %assign/vec4 v0x6000031c4090_0, 0;
T_22.2 ;
    %load/vec4 v0x6000031c3b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000031c3840_0;
    %assign/vec4 v0x6000031c3960_0, 0;
    %load/vec4 v0x6000031c3960_0;
    %assign/vec4 v0x6000031c38d0_0, 0;
    %load/vec4 v0x6000031c39f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000031c3cc0_0;
    %assign/vec4 v0x6000031c3de0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000031c3d50_0;
    %load/vec4 v0x6000031c3cc0_0;
    %add;
    %assign/vec4 v0x6000031c3de0_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13fe11540;
T_23 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031c5440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c55f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c4f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c4ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031c53b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000031c5170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000031c5560_0;
    %assign/vec4 v0x6000031c55f0_0, 0;
T_23.2 ;
    %load/vec4 v0x6000031c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000031c4e10_0;
    %assign/vec4 v0x6000031c4f30_0, 0;
    %load/vec4 v0x6000031c4f30_0;
    %assign/vec4 v0x6000031c4ea0_0, 0;
    %load/vec4 v0x6000031c4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000031c5290_0;
    %assign/vec4 v0x6000031c53b0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000031c5320_0;
    %load/vec4 v0x6000031c5290_0;
    %add;
    %assign/vec4 v0x6000031c53b0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x13fe07320;
T_24 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031c7c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031dfb10_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000031dfb10_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000031dfb10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031dfa80, 0, 4;
    %load/vec4 v0x6000031dfb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031dfb10_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000031c78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c7960, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031dfa80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031dfb10_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000031dfb10_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000031dfb10_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031dfa80, 4;
    %ix/getv/s 3, v0x6000031dfb10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031dfa80, 0, 4;
    %load/vec4 v0x6000031dfb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031dfb10_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x13fe07600;
T_25 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031c7c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031dfc30_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000031dfc30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000031dfc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031dfba0, 0, 4;
    %load/vec4 v0x6000031dfc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031dfc30_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000031c78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c7960, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031dfba0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031dfc30_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000031dfc30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000031dfc30_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031dfba0, 4;
    %ix/getv/s 3, v0x6000031dfc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031dfba0, 0, 4;
    %load/vec4 v0x6000031dfc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031dfc30_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x13fe078e0;
T_26 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031c7c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031dfd50_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000031dfd50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000031dfd50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031dfcc0, 0, 4;
    %load/vec4 v0x6000031dfd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031dfd50_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000031c78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c7960, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031dfcc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031dfd50_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000031dfd50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000031dfd50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031dfcc0, 4;
    %ix/getv/s 3, v0x6000031dfd50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031dfcc0, 0, 4;
    %load/vec4 v0x6000031dfd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031dfd50_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13fe06cc0;
T_27 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031c7c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000031c7f00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031c7600_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000031b8000_0;
    %assign/vec4 v0x6000031c7f00_0, 0;
    %load/vec4 v0x6000031c7690_0;
    %assign/vec4 v0x6000031c7600_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x13fe06cc0;
T_28 ;
    %wait E_0x6000016a6000;
    %load/vec4 v0x6000031c7f00_0;
    %store/vec4 v0x6000031b8000_0, 0, 3;
    %load/vec4 v0x6000031c7600_0;
    %store/vec4 v0x6000031c7690_0, 0, 16;
    %load/vec4 v0x6000031c7f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000031c7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000031b81b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000031b8000_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000031c7690_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000031b81b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000031b8000_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000031c7690_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000031c7600_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000031c7690_0, 0, 16;
    %load/vec4 v0x6000031c7450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000031c7600_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000031b8000_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000031c7690_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000031c7600_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000031c7690_0, 0, 16;
    %load/vec4 v0x6000031c7840_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000031c7600_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000031b8000_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000031c7690_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000031b8000_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x13fe14630;
T_29 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x13fe14630;
T_30 ;
    %wait E_0x600001699240;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x13fe147a0;
T_31 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x13fe147a0;
T_32 ;
    %wait E_0x600001699240;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x13fe14910;
T_33 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x13fe14910;
T_34 ;
    %wait E_0x600001699240;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x13fe14a80;
T_35 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x13fe14a80;
T_36 ;
    %wait E_0x600001699240;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13fe14bf0;
T_37 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13fe14bf0;
T_38 ;
    %wait E_0x600001699240;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13fe14d60;
T_39 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x13fe14d60;
T_40 ;
    %wait E_0x600001699240;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13fe14ed0;
T_41 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x13fe14ed0;
T_42 ;
    %wait E_0x600001699240;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13fe15040;
T_43 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x13fe15040;
T_44 ;
    %wait E_0x600001699240;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x13fe151b0;
T_45 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x13fe151b0;
T_46 ;
    %wait E_0x600001699240;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x13fe15320;
T_47 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x13fe15320;
T_48 ;
    %wait E_0x600001699240;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x13fe15490;
T_49 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x13fe15490;
T_50 ;
    %wait E_0x600001699240;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13fe15600;
T_51 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x13fe15600;
T_52 ;
    %wait E_0x600001699240;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13fe15770;
T_53 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x13fe15770;
T_54 ;
    %wait E_0x600001699240;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x13fe158e0;
T_55 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x13fe158e0;
T_56 ;
    %wait E_0x600001699240;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x13fe15a50;
T_57 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x13fe15a50;
T_58 ;
    %wait E_0x600001699240;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x13fe15bc0;
T_59 ;
    %wait E_0x600001699280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc7e0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000031bc630_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031bc870, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x13fe15bc0;
T_60 ;
    %wait E_0x600001699240;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bc870, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031bbf00_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x13fe141b0;
T_61 ;
    %wait E_0x600001699180;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031bc6c0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000031bc6c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000031bc6c0_0;
    %load/vec4a v0x6000031bc750, 4;
    %ix/getv/s 4, v0x6000031bc6c0_0;
    %store/vec4a v0x6000031bcb40, 4, 0;
    %load/vec4 v0x6000031bc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031bc6c0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031bd200_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000031bd200_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031bc6c0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000031bc6c0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000031bd200_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000031bd200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031bcb40, 4;
    %load/vec4 v0x6000031bd200_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000031bcb40, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000031bd200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031bcb40, 4;
    %load/vec4 v0x6000031bd200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031bcb40, 4;
    %add;
    %load/vec4 v0x6000031bd200_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000031bcb40, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000031bd200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031bcb40, 4;
    %load/vec4 v0x6000031bd200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031bcb40, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000031bd200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031bcb40, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000031bd200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031bcb40, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000031bd200_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000031bcb40, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000031bd200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031bcb40, 4;
    %load/vec4 v0x6000031bd200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031bcb40, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000031bd200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031bcb40, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000031bd200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031bcb40, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000031bd200_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031bc6c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000031bcb40, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000031bc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031bc6c0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000031bd200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031bd200_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031bcb40, 4;
    %store/vec4 v0x6000031bcab0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x13fe141b0;
T_62 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031bcbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031bc240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031bc510_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031bbe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031bd170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031bcea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031bc480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031bd3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031bd4d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031bd710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031bd8c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031bc630_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031bc990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031bc3f0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031bd170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031bcea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031bc480_0, 0;
    %load/vec4 v0x6000031bd290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x6000031bc2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x6000031bc090_0;
    %assign/vec4 v0x6000031bc240_0, 0;
    %load/vec4 v0x6000031bd320_0;
    %assign/vec4 v0x6000031bd3b0_0, 0;
    %load/vec4 v0x6000031bd440_0;
    %assign/vec4 v0x6000031bd4d0_0, 0;
    %load/vec4 v0x6000031bd5f0_0;
    %assign/vec4 v0x6000031bd710_0, 0;
    %load/vec4 v0x6000031bd7a0_0;
    %assign/vec4 v0x6000031bd8c0_0, 0;
    %load/vec4 v0x6000031bc5a0_0;
    %assign/vec4 v0x6000031bc630_0, 0;
    %load/vec4 v0x6000031bc900_0;
    %assign/vec4 v0x6000031bc990_0, 0;
    %load/vec4 v0x6000031bc360_0;
    %assign/vec4 v0x6000031bc3f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x6000031bc3f0_0;
    %assign/vec4 v0x6000031bc510_0, 0;
    %load/vec4 v0x6000031bc990_0;
    %assign/vec4 v0x6000031bbe70_0, 0;
    %load/vec4 v0x6000031bd3b0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031bcea0_0, 0;
    %load/vec4 v0x6000031bc990_0;
    %assign/vec4 v0x6000031bccf0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031bd170_0, 0;
    %load/vec4 v0x6000031bc990_0;
    %assign/vec4 v0x6000031bccf0_0, 0;
    %load/vec4 v0x6000031bd680_0;
    %assign/vec4 v0x6000031bd050_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x6000031bbf00_0;
    %load/vec4 v0x6000031bd4d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bd560, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x6000031bcf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x6000031bd3b0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000031bcd80_0;
    %load/vec4 v0x6000031bd4d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bd560, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000031bcab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000031bd4d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bd560, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031bc480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000031bd290_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x13fe0a9b0;
T_63 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031dc2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031dc120_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031dc1b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031db9f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031dc240_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031dba80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031dbe70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031dc090_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000031dbcc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000031dbd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031e06c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031e0630_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000031dbb10_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031dc3f0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000031dc750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031dc870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031dc5a0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000031daa30_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000031da640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031dab50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031da760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031dad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031da910_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000031db2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031db3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031db570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031db0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031dbba0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031dc870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031dc5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031dbba0_0, 0;
    %load/vec4 v0x6000031dc900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000031db960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000031dc990_0;
    %assign/vec4 v0x6000031dc120_0, 0;
    %load/vec4 v0x6000031dbc30_0;
    %assign/vec4 v0x6000031dbcc0_0, 0;
    %load/vec4 v0x6000031dbf00_0;
    %assign/vec4 v0x6000031e06c0_0, 0;
    %load/vec4 v0x6000031db690_0;
    %assign/vec4 v0x6000031dc240_0, 0;
    %load/vec4 v0x6000031db600_0;
    %assign/vec4 v0x6000031dba80_0, 0;
    %load/vec4 v0x6000031dbde0_0;
    %assign/vec4 v0x6000031dbe70_0, 0;
    %load/vec4 v0x6000031dc000_0;
    %assign/vec4 v0x6000031dc090_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x6000031dbcc0_0;
    %assign/vec4 v0x6000031dbd50_0, 0;
    %load/vec4 v0x6000031e06c0_0;
    %assign/vec4 v0x6000031e0630_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031dc1b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031db9f0_0, 0;
    %load/vec4 v0x6000031dc120_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000031dbd50_0;
    %assign/vec4 v0x6000031da640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031da760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031da910_0, 0;
    %load/vec4 v0x6000031da7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x6000031da910_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031da910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031db0f0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x6000031db180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x6000031db0f0_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x6000031daf40_0;
    %assign/vec4 v0x6000031dbb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031db0f0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x6000031e0630_0;
    %assign/vec4 v0x6000031dc3f0_0, 0;
    %load/vec4 v0x6000031dbb10_0;
    %assign/vec4 v0x6000031dc750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031dc870_0, 0;
    %load/vec4 v0x6000031dc630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x6000031e0630_0;
    %assign/vec4 v0x6000031dc3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031dc5a0_0, 0;
    %load/vec4 v0x6000031dc630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x6000031dc480_0;
    %assign/vec4 v0x6000031dbb10_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000031dbd50_0;
    %assign/vec4 v0x6000031daa30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031dab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031dad00_0, 0;
    %load/vec4 v0x6000031dabe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x6000031dad00_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031dad00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x6000031dbb10_0;
    %assign/vec4 v0x6000031db2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031db3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031db570_0, 0;
    %load/vec4 v0x6000031db450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000031db570_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031db570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031db3c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000031daeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x6000031db9f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000031db9f0_0, 0;
    %load/vec4 v0x6000031dbd50_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000031dbd50_0, 0;
    %load/vec4 v0x6000031e0630_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000031e0630_0, 0;
    %load/vec4 v0x6000031dba80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000031db9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x6000031dc120_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x6000031dc1b0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000031dc1b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031db9f0_0, 0;
    %load/vec4 v0x6000031dc240_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000031dc1b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x6000031dbcc0_0;
    %load/vec4 v0x6000031dc1b0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000031dbe70_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000031dbd50_0, 0;
    %load/vec4 v0x6000031e06c0_0;
    %load/vec4 v0x6000031dc1b0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000031dc090_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000031e0630_0, 0;
    %load/vec4 v0x6000031dc120_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031dbba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000031dc900_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x13fe132c0;
T_64 ;
    %wait E_0x600001698580;
    %load/vec4 v0x6000031b86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000031b8630_0;
    %load/vec4 v0x6000031b82d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b8480, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000031b85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000031b82d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000031b8480, 4;
    %assign/vec4 v0x6000031b8510_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x13fe132c0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b83f0_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000031b83f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b83f0_0;
    %store/vec4a v0x6000031b8480, 4, 0;
    %load/vec4 v0x6000031b83f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b83f0_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x13fe135a0;
T_66 ;
    %wait E_0x600001698580;
    %load/vec4 v0x6000031b8bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000031b8b40_0;
    %load/vec4 v0x6000031b87e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b8990, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000031b8ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000031b87e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000031b8990, 4;
    %assign/vec4 v0x6000031b8a20_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x13fe135a0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b8900_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000031b8900_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b8900_0;
    %store/vec4a v0x6000031b8990, 4, 0;
    %load/vec4 v0x6000031b8900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b8900_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x13fe13880;
T_68 ;
    %wait E_0x600001698580;
    %load/vec4 v0x6000031b90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000031b9050_0;
    %load/vec4 v0x6000031b8cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b8ea0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000031b8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000031b8cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000031b8ea0, 4;
    %assign/vec4 v0x6000031b8f30_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x13fe13880;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b8e10_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000031b8e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b8e10_0;
    %store/vec4a v0x6000031b8ea0, 4, 0;
    %load/vec4 v0x6000031b8e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b8e10_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x13fe13b60;
T_70 ;
    %wait E_0x600001698580;
    %load/vec4 v0x6000031b95f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000031b9560_0;
    %load/vec4 v0x6000031b9200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b93b0, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000031b94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000031b9200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000031b93b0, 4;
    %assign/vec4 v0x6000031b9440_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x13fe13b60;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b9320_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000031b9320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b9320_0;
    %store/vec4a v0x6000031b93b0, 4, 0;
    %load/vec4 v0x6000031b9320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b9320_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x13fe12bf0;
T_72 ;
    %wait E_0x600001698440;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b98c0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000031b98c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x6000031baf40_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000031b9cb0_0;
    %pad/u 32;
    %load/vec4 v0x6000031b98c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031bb210_0, 4, 1;
    %load/vec4 v0x6000031baa30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000031b9b00_0;
    %pad/u 32;
    %load/vec4 v0x6000031b98c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031bb0f0_0, 4, 1;
    %load/vec4 v0x6000031bad00_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000031b9c20_0;
    %pad/u 32;
    %load/vec4 v0x6000031b98c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031bb180_0, 4, 1;
    %load/vec4 v0x6000031bb720_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000031bb570_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000031b9ef0_0;
    %pad/u 32;
    %load/vec4 v0x6000031b98c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031bb2a0_0, 4, 1;
    %load/vec4 v0x6000031ba520_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x6000031ba370_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000031b99e0_0;
    %pad/u 32;
    %load/vec4 v0x6000031b98c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031bb060_0, 4, 1;
    %load/vec4 v0x6000031b98c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b98c0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x13fe12bf0;
T_73 ;
    %wait E_0x600001698400;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b98c0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000031b98c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x6000031bb210_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031ba760_0, 4, 1;
    %load/vec4 v0x6000031bb0f0_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x6000031bb210_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031ba640_0, 4, 1;
    %load/vec4 v0x6000031bb180_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x6000031bb210_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x6000031bb0f0_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031ba6d0_0, 4, 1;
    %load/vec4 v0x6000031bb2a0_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x6000031bb210_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x6000031bb0f0_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000031bb180_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031ba7f0_0, 4, 1;
    %load/vec4 v0x6000031bb060_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x6000031bb210_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x6000031bb0f0_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000031bb180_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000031bb2a0_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031ba5b0_0, 4, 1;
    %load/vec4 v0x6000031ba760_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000031bb960_0;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4a v0x6000031b9950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4a v0x6000031ba010, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031ba0a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031b9e60_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000031ba640_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000031bb840_0;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4a v0x6000031b9950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4a v0x6000031ba010, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031ba0a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031b9e60_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000031ba6d0_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000031bb8d0_0;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4a v0x6000031b9950, 4, 0;
    %load/vec4 v0x6000031bac70_0;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4a v0x6000031ba010, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031ba0a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031b9e60_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x6000031ba7f0_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000031bb9f0_0;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4a v0x6000031b9950, 4, 0;
    %load/vec4 v0x6000031bb690_0;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4a v0x6000031ba010, 4, 0;
    %load/vec4 v0x6000031bb720_0;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031ba0a0_0, 4, 1;
    %load/vec4 v0x6000031bb570_0;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031b9e60_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000031ba5b0_0;
    %load/vec4 v0x6000031b98c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000031bb7b0_0;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4a v0x6000031b9950, 4, 0;
    %load/vec4 v0x6000031ba490_0;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4a v0x6000031ba010, 4, 0;
    %load/vec4 v0x6000031ba520_0;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031ba0a0_0, 4, 1;
    %load/vec4 v0x6000031ba370_0;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031b9e60_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4a v0x6000031b9950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4a v0x6000031ba010, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031ba0a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031b98c0_0;
    %store/vec4 v0x6000031b9e60_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000031b98c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b98c0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x13fe12bf0;
T_74 ;
    %wait E_0x600001698580;
    %load/vec4 v0x6000031b9cb0_0;
    %assign/vec4 v0x6000031b9d40_0, 0;
    %load/vec4 v0x6000031b9b00_0;
    %assign/vec4 v0x6000031b9b90_0, 0;
    %load/vec4 v0x6000031b9ef0_0;
    %assign/vec4 v0x6000031b9f80_0, 0;
    %load/vec4 v0x6000031b99e0_0;
    %assign/vec4 v0x6000031b9a70_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x13fe12bf0;
T_75 ;
    %wait E_0x600001698380;
    %load/vec4 v0x6000031b9d40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000031b9dd0, 4;
    %store/vec4 v0x6000031baeb0_0, 0, 256;
    %load/vec4 v0x6000031b9b90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000031b9dd0, 4;
    %store/vec4 v0x6000031ba9a0_0, 0, 256;
    %load/vec4 v0x6000031b9f80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000031b9dd0, 4;
    %store/vec4 v0x6000031bb4e0_0, 0, 256;
    %load/vec4 v0x6000031b9a70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000031b9dd0, 4;
    %store/vec4 v0x6000031ba2e0_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x13fe0bf70;
T_76 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031b15f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031bf8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031bf960_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000031bfc30_0;
    %assign/vec4 v0x6000031bf960_0, 0;
    %load/vec4 v0x6000031bfc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000031bfb10_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000031bf840, 4;
    %assign/vec4 v0x6000031bf8d0_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x13fe0bf70;
T_77 ;
    %wait E_0x600001698580;
    %load/vec4 v0x6000031b1320_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000031b1290_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000031b1200_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000031b1170_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000031b10e0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bf840, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x13fe0bf70;
T_78 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031b15f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b21c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031b2130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031be6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031be760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b0c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031be640_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000031b0cf0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000031b21c0_0, 0;
    %load/vec4 v0x6000031b03f0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000031b2130_0, 0;
    %load/vec4 v0x6000031b0cf0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000031be6d0_0, 0;
    %load/vec4 v0x6000031be6d0_0;
    %assign/vec4 v0x6000031be760_0, 0;
    %load/vec4 v0x6000031b0bd0_0;
    %assign/vec4 v0x6000031b0c60_0, 0;
    %load/vec4 v0x6000031b0090_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000031be640_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x13fe0bf70;
T_79 ;
    %wait E_0x6000016a5700;
    %load/vec4 v0x6000031b15f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000031b0cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031b0480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031b0990_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031b03f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b0bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b0a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b0510_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b0bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b0510_0, 0;
    %load/vec4 v0x6000031b1950_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000031b07e0_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000031b0cf0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000031b0cf0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000031b0990_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000031b0990_0, 0;
T_79.2 ;
    %load/vec4 v0x6000031b0cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b0a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031b0990_0, 0;
    %load/vec4 v0x6000031bfde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b0a20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031b03f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000031b0cf0_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000031b0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000031b03f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000031b03f0_0, 0;
    %load/vec4 v0x6000031b03f0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b0bd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031b0480_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000031b0cf0_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000031b01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000031b0480_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000031b0480_0, 0;
T_79.19 ;
    %load/vec4 v0x6000031b1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000031b0cf0_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000031b0990_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000031b0cf0_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b0510_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000031b0cf0_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x13fe0c4f0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b2d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b3600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b3960_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000031b39f0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b2e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b3690_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000031b3060_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000031b2fd0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b3210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b30f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031b33c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031b25b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031b2370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031b2be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b27f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b2a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b2910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000031b2760_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000031b2880_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x13fe0c4f0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000031b2d00_0;
    %inv;
    %store/vec4 v0x6000031b2d00_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x13fe0c4f0;
T_82 ;
    %vpi_call/w 3 109 "$display", "\000" {0 0 0};
    %vpi_call/w 3 110 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 111 "$display", "\342\225\221        K-Accumulation Test: Tiled GEMM with VPU ADD          \342\225\221" {0 0 0};
    %vpi_call/w 3 112 "$display", "\342\225\221        4\303\2274 output, K=2 inner tiles                           \342\225\221" {0 0 0};
    %vpi_call/w 3 113 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b2d90_0, 0, 32;
    %pushi/vec4 16843009, 0, 256;
    %store/vec4 v0x6000031b34e0_0, 0, 256;
    %vpi_call/w 3 124 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b8480, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b8990, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b8ea0, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b93b0, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b8480, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b8990, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b8ea0, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b93b0, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b8480, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b8990, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b8ea0, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b93b0, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b8480, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b8990, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b8ea0, 4, 0;
    %load/vec4 v0x6000031b34e0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b93b0, 4, 0;
    %vpi_call/w 3 151 "$display", "  A[0] @ 0x0000, A[1] @ 0x0004 (all 1s)" {0 0 0};
    %vpi_call/w 3 152 "$display", "  B[0] @ 0x0010, B[1] @ 0x0014 (all 1s)" {0 0 0};
    %vpi_call/w 3 153 "$display", "  Expected: C = 8 for all elements" {0 0 0};
    %vpi_call/w 3 158 "$display", "\000" {0 0 0};
    %vpi_call/w 3 159 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b2eb0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x6000031b2eb0_0;
    %store/vec4a v0x6000031bf840, 4, 0;
    %load/vec4 v0x6000031b2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2eb0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031b2eb0_0;
    %store/vec4a v0x6000031bf840, 4, 0;
    %load/vec4 v0x6000031b2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2eb0_0, 0, 32;
    %pushi/vec4 2155876864, 0, 39;
    %concati/vec4 2684362752, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x6000031b2eb0_0;
    %store/vec4a v0x6000031bf840, 4, 0;
    %load/vec4 v0x6000031b2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2eb0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031b2eb0_0;
    %store/vec4a v0x6000031bf840, 4, 0;
    %load/vec4 v0x6000031b2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2eb0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000031b2eb0_0;
    %store/vec4a v0x6000031bf840, 4, 0;
    %load/vec4 v0x6000031b2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2eb0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031b2eb0_0;
    %store/vec4a v0x6000031bf840, 4, 0;
    %load/vec4 v0x6000031b2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2eb0_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 2415919105, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000031b2eb0_0;
    %store/vec4a v0x6000031bf840, 4, 0;
    %load/vec4 v0x6000031b2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2eb0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031b2eb0_0;
    %store/vec4a v0x6000031bf840, 4, 0;
    %load/vec4 v0x6000031b2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2eb0_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000031b2eb0_0;
    %store/vec4a v0x6000031bf840, 4, 0;
    %load/vec4 v0x6000031b2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2eb0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031b2eb0_0;
    %store/vec4a v0x6000031bf840, 4, 0;
    %load/vec4 v0x6000031b2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2eb0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000031b2eb0_0;
    %store/vec4a v0x6000031bf840, 4, 0;
    %load/vec4 v0x6000031b2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2eb0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031b2eb0_0;
    %store/vec4a v0x6000031bf840, 4, 0;
    %load/vec4 v0x6000031b2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2eb0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000031b2eb0_0;
    %store/vec4a v0x6000031bf840, 4, 0;
    %load/vec4 v0x6000031b2eb0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 244 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 245 "$display", "    GEMM P0 = A[0] \303\227 B[0]" {0 0 0};
    %vpi_call/w 3 246 "$display", "    GEMM P1 = A[1] \303\227 B[1]" {0 0 0};
    %vpi_call/w 3 247 "$display", "    VPU: C = P0 + P1" {0 0 0};
    %vpi_call/w 3 252 "$display", "\000" {0 0 0};
    %vpi_call/w 3 253 "$display", "[EXEC] Running..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b3600_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031b3600_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000016a4d40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031b3960_0, 0, 1;
    %wait E_0x600001698580;
    %wait E_0x600001698580;
    %wait E_0x6000016a4d40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b3960_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b2f40_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000031b2f40_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600001698580;
    %load/vec4 v0x6000031b3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 269 "$display", "  Completed in %0d cycles", v0x6000031b2f40_0 {0 0 0};
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x6000031b2f40_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000031b2f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2f40_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x6000031b2f40_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 275 "$display", "  TIMEOUT waiting for completion" {0 0 0};
    %load/vec4 v0x6000031b2d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2d90_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 284 "$display", "\000" {0 0 0};
    %vpi_call/w 3 285 "$display", "[VERIFY] Checking results..." {0 0 0};
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b8480, 4;
    %store/vec4 v0x6000031b3570_0, 0, 256;
    %vpi_call/w 3 306 "$display", "  C row 0: %h", &PV<v0x6000031b3570_0, 0, 32> {0 0 0};
    %load/vec4 v0x6000031b3570_0;
    %parti/s 32, 0, 2;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %vpi_call/w 3 311 "$display", "    PASS: C[0,0] = 8" {0 0 0};
    %jmp T_82.7;
T_82.6 ;
    %vpi_call/w 3 313 "$display", "    FAIL: C[0,0] = %0d, expected 8", &PV<v0x6000031b3570_0, 0, 32> {0 0 0};
    %load/vec4 v0x6000031b2d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b2d90_0, 0, 32;
T_82.7 ;
    %vpi_call/w 3 318 "$display", "\000" {0 0 0};
    %vpi_call/w 3 319 "$display", "  Intermediate results:" {0 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b8480, 4;
    %store/vec4 v0x6000031b3570_0, 0, 256;
    %vpi_call/w 3 321 "$display", "  P0 row 0: %h (expected 4s)", &PV<v0x6000031b3570_0, 0, 32> {0 0 0};
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b8480, 4;
    %store/vec4 v0x6000031b3570_0, 0, 256;
    %vpi_call/w 3 324 "$display", "  P1 row 0: %h (expected 4s)", &PV<v0x6000031b3570_0, 0, 32> {0 0 0};
    %vpi_call/w 3 329 "$display", "\000" {0 0 0};
    %vpi_call/w 3 330 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 331 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 332 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x6000031b2d90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 334 "$display", "\342\225\221   PASSED: K-accumulation with VPU ADD                       \342\225\221" {0 0 0};
    %vpi_call/w 3 335 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 336 "$display", ">>> K-ACCUMULATION TEST PASSED! <<<" {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 338 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x6000031b2d90_0 {0 0 0};
    %vpi_call/w 3 339 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 340 "$display", ">>> K-ACCUMULATION TEST FAILED <<<" {0 0 0};
T_82.9 ;
    %delay 100000, 0;
    %vpi_call/w 3 344 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x13fe0c4f0;
T_83 ;
    %delay 100000000, 0;
    %vpi_call/w 3 350 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 351 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_k_accumulation.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
