****************************************
Report : qor
Design : tv80s
Version: S-2021.06-SP5
Date   : Tue Sep 19 16:15:17 2023
****************************************


Scenario           'func_slow'
Timing Path Group  'MY_CLK'
----------------------------------------
Levels of Logic:                     24
Critical Path Length:              1.18
Critical Path Slack:               0.00
Critical Path Clk Period:          1.20
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                   3976
Buf/Inv Cell Count:                 565
Buf Cell Count:                      16
Inv Cell Count:                     549
CT Buf/Inv Cell Count:                0
Combinational Cell Count:          3615
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              361
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       361
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             1221.80
Noncombinational Area:           337.80
Buf/Inv Area:                    105.89
Total Buffer Area:                 6.04
Total Inverter Area:              99.86
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   15222.44
Net YLength:                   16177.21
----------------------------------------
Cell Area (netlist):                           1559.59
Cell Area (netlist and physical only):         1559.59
Net Length:                    31399.64


Design Rules
----------------------------------------
Total Number of Nets:              4293
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
