/* SPDX-License-Identifier: GPL-2.0+ */

#ifndef _DT_BINDINGS_AST2700_CLK_H_
#define _DT_BINDINGS_AST2700_CLK_H_

/* SOC0 clk gate */
#define SCU0_CLK_GATE_MCLK	(0)
#define SCU0_CLK_GATE_ECLK	(1)
#define SCU0_CLK_GATE_GCLK	(2)
#define SCU0_CLK_GATE_VCLK	(3)
#define SCU0_CLK_GATE_BCLK	(4)
#define SCU0_CLK_GATE_D1CLK	(5)
#define SCU0_CLK_GATE_REFCLK	(6)
#define SCU0_CLK_GATE_USBCLK	(7)
#define SCU0_CLK_GATE_RSV8	(8)
#define SCU0_CLK_GATE_USB1CLK	(9)
#define SCU0_CLK_GATE_D2CLK	(10)
#define SCU0_CLK_GATE_RSV11	(11)
#define SCU0_CLK_GATE_RSV12	(12)
#define SCU0_CLK_GATE_YCLK	(13)
#define SCU0_CLK_GATE_USB2CLK	(14)
#define SCU0_CLK_GATE_UART4CLK	(15)
#define SCU0_CLK_GATE_SLICLK	(16)
#define SCU0_CLK_GATE_DACCLK	(17)
#define SCU0_CLK_GATE_DP	(18)
#define SCU0_CLK_GATE_RSV19	(19)
#define SCU0_CLK_GATE_CRT1CLK	(20)
#define SCU0_CLK_GATE_CRT2CLK	(21)
#define SCU0_CLK_GATE_VLCLK	(22)
#define SCU0_CLK_GATE_ECCCLK	(23)
#define SCU0_CLK_GATE_RSACLK	(24)
#define SCU0_CLK_GATE_RVAS0CLK	(25)
#define SCU0_CLK_GATE_UFSCLK	(26)
#define SCU0_CLK_GATE_EMMCCLK	(27)
#define SCU0_CLK_GATE_RVAS1CLK	(28)

/* reserved 29 ~ 31*/

#define SCU0_CLK_GATE_NUM			29

/* SOC0 clk */
#define SCU0_CLKIN		(SCU0_CLK_GATE_NUM + 0)
#define SCU0_CLK_24M		(SCU0_CLK_GATE_NUM + 1)
#define SCU0_CLK_192M		(SCU0_CLK_GATE_NUM + 2)
#define SCU0_CLK_UART		(SCU0_CLK_GATE_NUM + 3)
#define SCU0_CLK_PSP		(SCU0_CLK_GATE_NUM + 4)
#define SCU0_CLK_HPLL		(SCU0_CLK_GATE_NUM + 5)
#define SCU0_CLK_DPLL		(SCU0_CLK_GATE_NUM + 6)
#define SCU0_CLK_MPLL		(SCU0_CLK_GATE_NUM + 7)
#define SCU0_CLK_D1CLK		(SCU0_CLK_GATE_NUM + 8)
#define SCU0_CLK_D2CLK		(SCU0_CLK_GATE_NUM + 9)
#define SCU0_CLK_CRT1		(SCU0_CLK_GATE_NUM + 10)
#define SCU0_CLK_CRT2		(SCU0_CLK_GATE_NUM + 11)
#define SCU0_CLK_MPHY		(SCU0_CLK_GATE_NUM + 12)
#define SCU0_CLK_AXI0		(SCU0_CLK_GATE_NUM + 13)
#define SCU0_CLK_AXI1		(SCU0_CLK_GATE_NUM + 14)
#define SCU0_CLK_AHB		(SCU0_CLK_GATE_NUM + 15)
#define SCU0_CLK_APB		(SCU0_CLK_GATE_NUM + 16)
#define SCU0_CLK_MCLK		(SCU0_CLK_GATE_NUM + 17)
#define SCU0_CLK_ECLK		(SCU0_CLK_GATE_NUM + 18)
#define SCU0_CLK_GCLK		(SCU0_CLK_GATE_NUM + 19)
#define SCU0_CLK_VCLK		(SCU0_CLK_GATE_NUM + 20)
#define SCU0_CLK_BCLK		(SCU0_CLK_GATE_NUM + 21)
#define SCU0_CLK_REF		(SCU0_CLK_GATE_NUM + 22)
#define SCU0_CLK_USB0CLK	(SCU0_CLK_GATE_NUM + 23)
#define SCU0_CLK_USB1CLK	(SCU0_CLK_GATE_NUM + 24)
#define SCU0_CLK_USB2CLK	(SCU0_CLK_GATE_NUM + 25)
#define SCU0_CLK_YCLK		(SCU0_CLK_GATE_NUM + 26)
#define SCU0_CLK_UART4		(SCU0_CLK_GATE_NUM + 27)
#define SCU0_CLK_SLI		(SCU0_CLK_GATE_NUM + 28)
#define SCU0_CLK_ECC		(SCU0_CLK_GATE_NUM + 29)
#define SCU0_CLK_RSA		(SCU0_CLK_GATE_NUM + 30)
#define SCU0_CLK_RVAS0		(SCU0_CLK_GATE_NUM + 31)
#define SCU0_CLK_UFS		(SCU0_CLK_GATE_NUM + 32)
#define SCU0_CLK_RVAS1		(SCU0_CLK_GATE_NUM + 33)

#define SOC0_NUM_CLKS		(SCU0_CLK_RVAS1 + 1)

/* SOC1 clk gate */
#define SCU1_CLK_GATE_L0CLK	(0)
#define SCU1_CLK_GATE_L1CLK	(1)
#define SCU1_CLK_GATE_ESPI0CLK	(2)
#define SCU1_CLK_GATE_ESPI1CLK	(3)
#define SCU1_CLK_GATE_SDCLK	(4)
#define SCU1_CLK_GATE_IPEREFCLK	(5)	/* io die pcie ref clk */
#define SCU1_CLK_GATE_REFCLK	(6)
#define SCU1_CLK_GATE_LPCHCLK	(7)
#define SCU1_CLK_GATE_MAC0CLK	(8)
#define SCU1_CLK_GATE_MAC1CLK	(9)
#define SCU1_CLK_GATE_MAC2CLK	(10)
#define SCU1_CLK_GATE_UART0CLK	(11)
#define SCU1_CLK_GATE_UART1CLK	(12)
#define SCU1_CLK_GATE_UART2CLK	(13)
#define SCU1_CLK_GATE_UART3CLK	(14)
#define SCU1_CLK_GATE_I2CCLK	(15)
#define SCU1_CLK_GATE_I3C0CLK	(16)
#define SCU1_CLK_GATE_I3C1CLK	(17)
#define SCU1_CLK_GATE_I3C2CLK	(18)
#define SCU1_CLK_GATE_I3C3CLK	(19)
#define SCU1_CLK_GATE_I3C4CLK	(20)
#define SCU1_CLK_GATE_I3C5CLK	(21)
#define SCU1_CLK_GATE_I3C6CLK	(22)
#define SCU1_CLK_GATE_I3C7CLK	(23)
#define SCU1_CLK_GATE_I3C8CLK	(24)
#define SCU1_CLK_GATE_I3C9CLK	(25)
#define SCU1_CLK_GATE_I3C10CLK	(26)
#define SCU1_CLK_GATE_I3C11CLK	(27)
#define SCU1_CLK_GATE_I3C12CLK	(28)
#define SCU1_CLK_GATE_I3C13CLK	(29)
#define SCU1_CLK_GATE_I3C14CLK	(30)
#define SCU1_CLK_GATE_I3C15CLK	(31)

#define SCU1_CLK_GATE_UART5CLK	(32 + 0)
#define SCU1_CLK_GATE_UART6CLK	(32 + 1)
#define SCU1_CLK_GATE_UART7CLK	(32 + 2)
#define SCU1_CLK_GATE_UART8CLK	(32 + 3)
#define SCU1_CLK_GATE_UART9CLK	(32 + 4)
#define SCU1_CLK_GATE_UART10CLK	(32 + 5)
#define SCU1_CLK_GATE_UART11CLK	(32 + 6)
#define SCU1_CLK_GATE_UART12CLK	(32 + 7)
#define SCU1_CLK_GATE_FSICLK	(32 + 8)
#define SCU1_CLK_GATE_LPTI0TXCLK	(32 + 9)
#define SCU1_CLK_GATE_LPTI0CLK	(32 + 10)
#define SCU1_CLK_GATE_VGALCLK	(32 + 11)
#define SCU1_CLK_GATE_USBUARTCLK	(32 + 12)
#define SCU1_CLK_GATE_CANCLK	(32 + 13)
#define SCU1_CLK_GATE_USBCLK	(32 + 14)
#define SCU1_CLK_GATE_SLICLK	(32 + 15)
#define SCU1_CLK_GATE_E2MCLK	(32 + 16)
#define SCU1_CLK_GATE_USBCCLK	(32 + 17)
#define SCU1_CLK_GATE_USBDCLK	(32 + 18)
#define SCU1_CLK_GATE_LTPI1TXCLK	(32 + 19)

#define SCU1_CLK_GATE_NUM		48

#define SCU1_CLKIN		(SCU1_CLK_GATE_NUM + 0)
#define SCU1_CLK_HPLL		(SCU1_CLK_GATE_NUM + 1)
#define SCU1_CLK_APLL		(SCU1_CLK_GATE_NUM + 2)
#define SCU1_CLK_APLL_DIV2	(SCU1_CLK_GATE_NUM + 3)
#define SCU1_CLK_APLL_DIV4	(SCU1_CLK_GATE_NUM + 4)
#define SCU1_CLK_DPLL		(SCU1_CLK_GATE_NUM + 5)
#define SCU1_CLK_UXCLK		(SCU1_CLK_GATE_NUM + 6)
#define SCU1_CLK_HUXCLK		(SCU1_CLK_GATE_NUM + 7)
#define SCU1_CLK_HUARTCLK	(SCU1_CLK_GATE_NUM + 9)
#define SCU1_CLK_AHB		(SCU1_CLK_GATE_NUM + 10)
#define SCU1_CLK_APB		(SCU1_CLK_GATE_NUM + 11)
#define SCU1_CLK_HPLL_DIVN	(SCU1_CLK_GATE_NUM + 12)
#define SCU1_CLK_APLL_DIVN	(SCU1_CLK_GATE_NUM + 13)
#define SCU1_CLK_SDCLK		(SCU1_CLK_GATE_NUM + 14)
#define SCU1_CLK_RMII		(SCU1_CLK_GATE_NUM + 15)
#define SCU1_CLK_RGMII		(SCU1_CLK_GATE_NUM + 16)
#define SCU1_CLK_MACHCLK	(SCU1_CLK_GATE_NUM + 17)

#endif /* _DT_BINDINGS_AST2700_CLK_H_ */
