
g431_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010dc  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080012b4  080012b4  000022b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080012c4  080012c4  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  080012c4  080012c4  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080012c4  080012c4  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080012c4  080012c4  000022c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080012c8  080012c8  000022c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080012cc  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmsram      00000000  10000000  10000000  0000300c  2**0
                  CONTENTS
 10 .bss          00000020  2000000c  2000000c  0000300c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000002c  2000002c  0000300c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003bad  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000fab  00000000  00000000  00006be9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000005c0  00000000  00000000  00007b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000424  00000000  00000000  00008158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025557  00000000  00000000  0000857c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a66a  00000000  00000000  0002dad3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001039bc  00000000  00000000  0003813d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013baf9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000144c  00000000  00000000  0013bb3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000055  00000000  00000000  0013cf88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800129c 	.word	0x0800129c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	0800129c 	.word	0x0800129c

08000218 <apInit>:


#include "ap.h"

void apInit(void)
{
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0

}
 800021c:	bf00      	nop
 800021e:	46bd      	mov	sp, r7
 8000220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000224:	4770      	bx	lr

08000226 <apMain>:

void apMain(void)
{
 8000226:	b480      	push	{r7}
 8000228:	af00      	add	r7, sp, #0
  while(1)
 800022a:	bf00      	nop
 800022c:	e7fd      	b.n	800022a <apMain+0x4>

0800022e <bspInit>:

void SystemClock_Config(void);


bool bspInit(void)
{
 800022e:	b580      	push	{r7, lr}
 8000230:	af00      	add	r7, sp, #0
  HAL_Init();
 8000232:	f000 f8fd 	bl	8000430 <HAL_Init>

  SystemClock_Config();
 8000236:	f000 f803 	bl	8000240 <SystemClock_Config>

  return true;
 800023a:	2301      	movs	r3, #1
}
 800023c:	4618      	mov	r0, r3
 800023e:	bd80      	pop	{r7, pc}

08000240 <SystemClock_Config>:
}



void SystemClock_Config(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b094      	sub	sp, #80	@ 0x50
 8000244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000246:	f107 0318 	add.w	r3, r7, #24
 800024a:	2238      	movs	r2, #56	@ 0x38
 800024c:	2100      	movs	r1, #0
 800024e:	4618      	mov	r0, r3
 8000250:	f000 fff7 	bl	8001242 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000254:	1d3b      	adds	r3, r7, #4
 8000256:	2200      	movs	r2, #0
 8000258:	601a      	str	r2, [r3, #0]
 800025a:	605a      	str	r2, [r3, #4]
 800025c:	609a      	str	r2, [r3, #8]
 800025e:	60da      	str	r2, [r3, #12]
 8000260:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000262:	2000      	movs	r0, #0
 8000264:	f000 fa38 	bl	80006d8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 8000268:	2329      	movs	r3, #41	@ 0x29
 800026a:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800026c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000270:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000272:	2301      	movs	r3, #1
 8000274:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000276:	2301      	movs	r3, #1
 8000278:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800027a:	2302      	movs	r3, #2
 800027c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800027e:	2303      	movs	r3, #3
 8000280:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000282:	2301      	movs	r3, #1
 8000284:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000286:	2328      	movs	r3, #40	@ 0x28
 8000288:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800028a:	2302      	movs	r3, #2
 800028c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800028e:	2304      	movs	r3, #4
 8000290:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000292:	2302      	movs	r3, #2
 8000294:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000296:	f107 0318 	add.w	r3, r7, #24
 800029a:	4618      	mov	r0, r3
 800029c:	f000 fad0 	bl	8000840 <HAL_RCC_OscConfig>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d001      	beq.n	80002aa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80002a6:	f000 f818 	bl	80002da <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002aa:	230f      	movs	r3, #15
 80002ac:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ae:	2303      	movs	r3, #3
 80002b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b2:	2300      	movs	r3, #0
 80002b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002b6:	2300      	movs	r3, #0
 80002b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ba:	2300      	movs	r3, #0
 80002bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	2104      	movs	r1, #4
 80002c2:	4618      	mov	r0, r3
 80002c4:	f000 fdce 	bl	8000e64 <HAL_RCC_ClockConfig>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d001      	beq.n	80002d2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80002ce:	f000 f804 	bl	80002da <Error_Handler>
  }
}
 80002d2:	bf00      	nop
 80002d4:	3750      	adds	r7, #80	@ 0x50
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}

080002da <Error_Handler>:

void Error_Handler(void)
{
 80002da:	b480      	push	{r7}
 80002dc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002de:	b672      	cpsid	i
}
 80002e0:	bf00      	nop

  __disable_irq();
  while (1)
 80002e2:	bf00      	nop
 80002e4:	e7fd      	b.n	80002e2 <Error_Handler+0x8>
	...

080002e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002ee:	4b0f      	ldr	r3, [pc, #60]	@ (800032c <HAL_MspInit+0x44>)
 80002f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80002f2:	4a0e      	ldr	r2, [pc, #56]	@ (800032c <HAL_MspInit+0x44>)
 80002f4:	f043 0301 	orr.w	r3, r3, #1
 80002f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80002fa:	4b0c      	ldr	r3, [pc, #48]	@ (800032c <HAL_MspInit+0x44>)
 80002fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80002fe:	f003 0301 	and.w	r3, r3, #1
 8000302:	607b      	str	r3, [r7, #4]
 8000304:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000306:	4b09      	ldr	r3, [pc, #36]	@ (800032c <HAL_MspInit+0x44>)
 8000308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800030a:	4a08      	ldr	r2, [pc, #32]	@ (800032c <HAL_MspInit+0x44>)
 800030c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000310:	6593      	str	r3, [r2, #88]	@ 0x58
 8000312:	4b06      	ldr	r3, [pc, #24]	@ (800032c <HAL_MspInit+0x44>)
 8000314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000316:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800031a:	603b      	str	r3, [r7, #0]
 800031c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800031e:	f000 fa7f 	bl	8000820 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000322:	bf00      	nop
 8000324:	3708      	adds	r7, #8
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}
 800032a:	bf00      	nop
 800032c:	40021000 	.word	0x40021000

08000330 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000334:	bf00      	nop
 8000336:	e7fd      	b.n	8000334 <NMI_Handler+0x4>

08000338 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800033c:	bf00      	nop
 800033e:	e7fd      	b.n	800033c <HardFault_Handler+0x4>

08000340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000340:	b480      	push	{r7}
 8000342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000344:	bf00      	nop
 8000346:	e7fd      	b.n	8000344 <MemManage_Handler+0x4>

08000348 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000348:	b480      	push	{r7}
 800034a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800034c:	bf00      	nop
 800034e:	e7fd      	b.n	800034c <BusFault_Handler+0x4>

08000350 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000354:	bf00      	nop
 8000356:	e7fd      	b.n	8000354 <UsageFault_Handler+0x4>

08000358 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800035c:	bf00      	nop
 800035e:	46bd      	mov	sp, r7
 8000360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000364:	4770      	bx	lr

08000366 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000366:	b480      	push	{r7}
 8000368:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800036a:	bf00      	nop
 800036c:	46bd      	mov	sp, r7
 800036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000372:	4770      	bx	lr

08000374 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000378:	bf00      	nop
 800037a:	46bd      	mov	sp, r7
 800037c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000380:	4770      	bx	lr

08000382 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000382:	b580      	push	{r7, lr}
 8000384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000386:	f000 f8a5 	bl	80004d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800038a:	bf00      	nop
 800038c:	bd80      	pop	{r7, pc}
	...

08000390 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000394:	4b06      	ldr	r3, [pc, #24]	@ (80003b0 <SystemInit+0x20>)
 8000396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800039a:	4a05      	ldr	r2, [pc, #20]	@ (80003b0 <SystemInit+0x20>)
 800039c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003a4:	bf00      	nop
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop
 80003b0:	e000ed00 	.word	0xe000ed00

080003b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003b4:	480d      	ldr	r0, [pc, #52]	@ (80003ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003b6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003b8:	f7ff ffea 	bl	8000390 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003bc:	480c      	ldr	r0, [pc, #48]	@ (80003f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80003be:	490d      	ldr	r1, [pc, #52]	@ (80003f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003c0:	4a0d      	ldr	r2, [pc, #52]	@ (80003f8 <LoopForever+0xe>)
  movs r3, #0
 80003c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003c4:	e002      	b.n	80003cc <LoopCopyDataInit>

080003c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003ca:	3304      	adds	r3, #4

080003cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003d0:	d3f9      	bcc.n	80003c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003d2:	4a0a      	ldr	r2, [pc, #40]	@ (80003fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80003d4:	4c0a      	ldr	r4, [pc, #40]	@ (8000400 <LoopForever+0x16>)
  movs r3, #0
 80003d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003d8:	e001      	b.n	80003de <LoopFillZerobss>

080003da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003dc:	3204      	adds	r2, #4

080003de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003e0:	d3fb      	bcc.n	80003da <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003e2:	f000 ff37 	bl	8001254 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003e6:	f000 ff21 	bl	800122c <main>

080003ea <LoopForever>:

LoopForever:
  b LoopForever
 80003ea:	e7fe      	b.n	80003ea <LoopForever>
  ldr   r0, =_estack
 80003ec:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80003f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003f4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80003f8:	080012cc 	.word	0x080012cc
  ldr r2, =_sbss
 80003fc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000400:	2000002c 	.word	0x2000002c

08000404 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000404:	e7fe      	b.n	8000404 <ADC1_2_IRQHandler>

08000406 <hwInit>:


#include "hw.h"

bool hwInit(void)
{
 8000406:	b580      	push	{r7, lr}
 8000408:	b082      	sub	sp, #8
 800040a:	af00      	add	r7, sp, #0
  bool ret = true;
 800040c:	2301      	movs	r3, #1
 800040e:	71fb      	strb	r3, [r7, #7]

  ret &= bspInit();
 8000410:	f7ff ff0d 	bl	800022e <bspInit>
 8000414:	4603      	mov	r3, r0
 8000416:	461a      	mov	r2, r3
 8000418:	79fb      	ldrb	r3, [r7, #7]
 800041a:	4013      	ands	r3, r2
 800041c:	2b00      	cmp	r3, #0
 800041e:	bf14      	ite	ne
 8000420:	2301      	movne	r3, #1
 8000422:	2300      	moveq	r3, #0
 8000424:	71fb      	strb	r3, [r7, #7]


  return ret;
 8000426:	79fb      	ldrb	r3, [r7, #7]
}
 8000428:	4618      	mov	r0, r3
 800042a:	3708      	adds	r7, #8
 800042c:	46bd      	mov	sp, r7
 800042e:	bd80      	pop	{r7, pc}

08000430 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000436:	2300      	movs	r3, #0
 8000438:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800043a:	2003      	movs	r0, #3
 800043c:	f000 f91a 	bl	8000674 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000440:	200f      	movs	r0, #15
 8000442:	f000 f80d 	bl	8000460 <HAL_InitTick>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d002      	beq.n	8000452 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800044c:	2301      	movs	r3, #1
 800044e:	71fb      	strb	r3, [r7, #7]
 8000450:	e001      	b.n	8000456 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000452:	f7ff ff49 	bl	80002e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000456:	79fb      	ldrb	r3, [r7, #7]

}
 8000458:	4618      	mov	r0, r3
 800045a:	3708      	adds	r7, #8
 800045c:	46bd      	mov	sp, r7
 800045e:	bd80      	pop	{r7, pc}

08000460 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b084      	sub	sp, #16
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000468:	2300      	movs	r3, #0
 800046a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800046c:	4b16      	ldr	r3, [pc, #88]	@ (80004c8 <HAL_InitTick+0x68>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	2b00      	cmp	r3, #0
 8000472:	d022      	beq.n	80004ba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000474:	4b15      	ldr	r3, [pc, #84]	@ (80004cc <HAL_InitTick+0x6c>)
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	4b13      	ldr	r3, [pc, #76]	@ (80004c8 <HAL_InitTick+0x68>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000480:	fbb1 f3f3 	udiv	r3, r1, r3
 8000484:	fbb2 f3f3 	udiv	r3, r2, r3
 8000488:	4618      	mov	r0, r3
 800048a:	f000 f918 	bl	80006be <HAL_SYSTICK_Config>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d10f      	bne.n	80004b4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	2b0f      	cmp	r3, #15
 8000498:	d809      	bhi.n	80004ae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800049a:	2200      	movs	r2, #0
 800049c:	6879      	ldr	r1, [r7, #4]
 800049e:	f04f 30ff 	mov.w	r0, #4294967295
 80004a2:	f000 f8f2 	bl	800068a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80004a6:	4a0a      	ldr	r2, [pc, #40]	@ (80004d0 <HAL_InitTick+0x70>)
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	6013      	str	r3, [r2, #0]
 80004ac:	e007      	b.n	80004be <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80004ae:	2301      	movs	r3, #1
 80004b0:	73fb      	strb	r3, [r7, #15]
 80004b2:	e004      	b.n	80004be <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80004b4:	2301      	movs	r3, #1
 80004b6:	73fb      	strb	r3, [r7, #15]
 80004b8:	e001      	b.n	80004be <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80004ba:	2301      	movs	r3, #1
 80004bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80004be:	7bfb      	ldrb	r3, [r7, #15]
}
 80004c0:	4618      	mov	r0, r3
 80004c2:	3710      	adds	r7, #16
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	20000008 	.word	0x20000008
 80004cc:	20000000 	.word	0x20000000
 80004d0:	20000004 	.word	0x20000004

080004d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004d8:	4b05      	ldr	r3, [pc, #20]	@ (80004f0 <HAL_IncTick+0x1c>)
 80004da:	681a      	ldr	r2, [r3, #0]
 80004dc:	4b05      	ldr	r3, [pc, #20]	@ (80004f4 <HAL_IncTick+0x20>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4413      	add	r3, r2
 80004e2:	4a03      	ldr	r2, [pc, #12]	@ (80004f0 <HAL_IncTick+0x1c>)
 80004e4:	6013      	str	r3, [r2, #0]
}
 80004e6:	bf00      	nop
 80004e8:	46bd      	mov	sp, r7
 80004ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ee:	4770      	bx	lr
 80004f0:	20000028 	.word	0x20000028
 80004f4:	20000008 	.word	0x20000008

080004f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  return uwTick;
 80004fc:	4b03      	ldr	r3, [pc, #12]	@ (800050c <HAL_GetTick+0x14>)
 80004fe:	681b      	ldr	r3, [r3, #0]
}
 8000500:	4618      	mov	r0, r3
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	20000028 	.word	0x20000028

08000510 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000510:	b480      	push	{r7}
 8000512:	b085      	sub	sp, #20
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	f003 0307 	and.w	r3, r3, #7
 800051e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000520:	4b0c      	ldr	r3, [pc, #48]	@ (8000554 <__NVIC_SetPriorityGrouping+0x44>)
 8000522:	68db      	ldr	r3, [r3, #12]
 8000524:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000526:	68ba      	ldr	r2, [r7, #8]
 8000528:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800052c:	4013      	ands	r3, r2
 800052e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000534:	68bb      	ldr	r3, [r7, #8]
 8000536:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000538:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800053c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000540:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000542:	4a04      	ldr	r2, [pc, #16]	@ (8000554 <__NVIC_SetPriorityGrouping+0x44>)
 8000544:	68bb      	ldr	r3, [r7, #8]
 8000546:	60d3      	str	r3, [r2, #12]
}
 8000548:	bf00      	nop
 800054a:	3714      	adds	r7, #20
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr
 8000554:	e000ed00 	.word	0xe000ed00

08000558 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800055c:	4b04      	ldr	r3, [pc, #16]	@ (8000570 <__NVIC_GetPriorityGrouping+0x18>)
 800055e:	68db      	ldr	r3, [r3, #12]
 8000560:	0a1b      	lsrs	r3, r3, #8
 8000562:	f003 0307 	and.w	r3, r3, #7
}
 8000566:	4618      	mov	r0, r3
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr
 8000570:	e000ed00 	.word	0xe000ed00

08000574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000574:	b480      	push	{r7}
 8000576:	b083      	sub	sp, #12
 8000578:	af00      	add	r7, sp, #0
 800057a:	4603      	mov	r3, r0
 800057c:	6039      	str	r1, [r7, #0]
 800057e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000584:	2b00      	cmp	r3, #0
 8000586:	db0a      	blt.n	800059e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	b2da      	uxtb	r2, r3
 800058c:	490c      	ldr	r1, [pc, #48]	@ (80005c0 <__NVIC_SetPriority+0x4c>)
 800058e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000592:	0112      	lsls	r2, r2, #4
 8000594:	b2d2      	uxtb	r2, r2
 8000596:	440b      	add	r3, r1
 8000598:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800059c:	e00a      	b.n	80005b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800059e:	683b      	ldr	r3, [r7, #0]
 80005a0:	b2da      	uxtb	r2, r3
 80005a2:	4908      	ldr	r1, [pc, #32]	@ (80005c4 <__NVIC_SetPriority+0x50>)
 80005a4:	79fb      	ldrb	r3, [r7, #7]
 80005a6:	f003 030f 	and.w	r3, r3, #15
 80005aa:	3b04      	subs	r3, #4
 80005ac:	0112      	lsls	r2, r2, #4
 80005ae:	b2d2      	uxtb	r2, r2
 80005b0:	440b      	add	r3, r1
 80005b2:	761a      	strb	r2, [r3, #24]
}
 80005b4:	bf00      	nop
 80005b6:	370c      	adds	r7, #12
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr
 80005c0:	e000e100 	.word	0xe000e100
 80005c4:	e000ed00 	.word	0xe000ed00

080005c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b089      	sub	sp, #36	@ 0x24
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	60f8      	str	r0, [r7, #12]
 80005d0:	60b9      	str	r1, [r7, #8]
 80005d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	f003 0307 	and.w	r3, r3, #7
 80005da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005dc:	69fb      	ldr	r3, [r7, #28]
 80005de:	f1c3 0307 	rsb	r3, r3, #7
 80005e2:	2b04      	cmp	r3, #4
 80005e4:	bf28      	it	cs
 80005e6:	2304      	movcs	r3, #4
 80005e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005ea:	69fb      	ldr	r3, [r7, #28]
 80005ec:	3304      	adds	r3, #4
 80005ee:	2b06      	cmp	r3, #6
 80005f0:	d902      	bls.n	80005f8 <NVIC_EncodePriority+0x30>
 80005f2:	69fb      	ldr	r3, [r7, #28]
 80005f4:	3b03      	subs	r3, #3
 80005f6:	e000      	b.n	80005fa <NVIC_EncodePriority+0x32>
 80005f8:	2300      	movs	r3, #0
 80005fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005fc:	f04f 32ff 	mov.w	r2, #4294967295
 8000600:	69bb      	ldr	r3, [r7, #24]
 8000602:	fa02 f303 	lsl.w	r3, r2, r3
 8000606:	43da      	mvns	r2, r3
 8000608:	68bb      	ldr	r3, [r7, #8]
 800060a:	401a      	ands	r2, r3
 800060c:	697b      	ldr	r3, [r7, #20]
 800060e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000610:	f04f 31ff 	mov.w	r1, #4294967295
 8000614:	697b      	ldr	r3, [r7, #20]
 8000616:	fa01 f303 	lsl.w	r3, r1, r3
 800061a:	43d9      	mvns	r1, r3
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000620:	4313      	orrs	r3, r2
         );
}
 8000622:	4618      	mov	r0, r3
 8000624:	3724      	adds	r7, #36	@ 0x24
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
	...

08000630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	3b01      	subs	r3, #1
 800063c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000640:	d301      	bcc.n	8000646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000642:	2301      	movs	r3, #1
 8000644:	e00f      	b.n	8000666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000646:	4a0a      	ldr	r2, [pc, #40]	@ (8000670 <SysTick_Config+0x40>)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	3b01      	subs	r3, #1
 800064c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800064e:	210f      	movs	r1, #15
 8000650:	f04f 30ff 	mov.w	r0, #4294967295
 8000654:	f7ff ff8e 	bl	8000574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000658:	4b05      	ldr	r3, [pc, #20]	@ (8000670 <SysTick_Config+0x40>)
 800065a:	2200      	movs	r2, #0
 800065c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800065e:	4b04      	ldr	r3, [pc, #16]	@ (8000670 <SysTick_Config+0x40>)
 8000660:	2207      	movs	r2, #7
 8000662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000664:	2300      	movs	r3, #0
}
 8000666:	4618      	mov	r0, r3
 8000668:	3708      	adds	r7, #8
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	e000e010 	.word	0xe000e010

08000674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800067c:	6878      	ldr	r0, [r7, #4]
 800067e:	f7ff ff47 	bl	8000510 <__NVIC_SetPriorityGrouping>
}
 8000682:	bf00      	nop
 8000684:	3708      	adds	r7, #8
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}

0800068a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800068a:	b580      	push	{r7, lr}
 800068c:	b086      	sub	sp, #24
 800068e:	af00      	add	r7, sp, #0
 8000690:	4603      	mov	r3, r0
 8000692:	60b9      	str	r1, [r7, #8]
 8000694:	607a      	str	r2, [r7, #4]
 8000696:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000698:	f7ff ff5e 	bl	8000558 <__NVIC_GetPriorityGrouping>
 800069c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800069e:	687a      	ldr	r2, [r7, #4]
 80006a0:	68b9      	ldr	r1, [r7, #8]
 80006a2:	6978      	ldr	r0, [r7, #20]
 80006a4:	f7ff ff90 	bl	80005c8 <NVIC_EncodePriority>
 80006a8:	4602      	mov	r2, r0
 80006aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006ae:	4611      	mov	r1, r2
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff ff5f 	bl	8000574 <__NVIC_SetPriority>
}
 80006b6:	bf00      	nop
 80006b8:	3718      	adds	r7, #24
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006be:	b580      	push	{r7, lr}
 80006c0:	b082      	sub	sp, #8
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006c6:	6878      	ldr	r0, [r7, #4]
 80006c8:	f7ff ffb2 	bl	8000630 <SysTick_Config>
 80006cc:	4603      	mov	r3, r0
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
	...

080006d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80006d8:	b480      	push	{r7}
 80006da:	b085      	sub	sp, #20
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d141      	bne.n	800076a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80006e6:	4b4b      	ldr	r3, [pc, #300]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80006ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80006f2:	d131      	bne.n	8000758 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80006f4:	4b47      	ldr	r3, [pc, #284]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80006f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80006fa:	4a46      	ldr	r2, [pc, #280]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80006fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000700:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000704:	4b43      	ldr	r3, [pc, #268]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800070c:	4a41      	ldr	r2, [pc, #260]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800070e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000712:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000714:	4b40      	ldr	r3, [pc, #256]	@ (8000818 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	2232      	movs	r2, #50	@ 0x32
 800071a:	fb02 f303 	mul.w	r3, r2, r3
 800071e:	4a3f      	ldr	r2, [pc, #252]	@ (800081c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000720:	fba2 2303 	umull	r2, r3, r2, r3
 8000724:	0c9b      	lsrs	r3, r3, #18
 8000726:	3301      	adds	r3, #1
 8000728:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800072a:	e002      	b.n	8000732 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	3b01      	subs	r3, #1
 8000730:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000732:	4b38      	ldr	r3, [pc, #224]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000734:	695b      	ldr	r3, [r3, #20]
 8000736:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800073a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800073e:	d102      	bne.n	8000746 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d1f2      	bne.n	800072c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000746:	4b33      	ldr	r3, [pc, #204]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000748:	695b      	ldr	r3, [r3, #20]
 800074a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800074e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000752:	d158      	bne.n	8000806 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000754:	2303      	movs	r3, #3
 8000756:	e057      	b.n	8000808 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000758:	4b2e      	ldr	r3, [pc, #184]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800075a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800075e:	4a2d      	ldr	r2, [pc, #180]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000760:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000764:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000768:	e04d      	b.n	8000806 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000770:	d141      	bne.n	80007f6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000772:	4b28      	ldr	r3, [pc, #160]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800077a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800077e:	d131      	bne.n	80007e4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000780:	4b24      	ldr	r3, [pc, #144]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000782:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000786:	4a23      	ldr	r2, [pc, #140]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000788:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800078c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000790:	4b20      	ldr	r3, [pc, #128]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000798:	4a1e      	ldr	r2, [pc, #120]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800079a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800079e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80007a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000818 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	2232      	movs	r2, #50	@ 0x32
 80007a6:	fb02 f303 	mul.w	r3, r2, r3
 80007aa:	4a1c      	ldr	r2, [pc, #112]	@ (800081c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80007ac:	fba2 2303 	umull	r2, r3, r2, r3
 80007b0:	0c9b      	lsrs	r3, r3, #18
 80007b2:	3301      	adds	r3, #1
 80007b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007b6:	e002      	b.n	80007be <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	3b01      	subs	r3, #1
 80007bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007be:	4b15      	ldr	r3, [pc, #84]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007c0:	695b      	ldr	r3, [r3, #20]
 80007c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80007c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007ca:	d102      	bne.n	80007d2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d1f2      	bne.n	80007b8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80007d2:	4b10      	ldr	r3, [pc, #64]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007d4:	695b      	ldr	r3, [r3, #20]
 80007d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80007da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007de:	d112      	bne.n	8000806 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80007e0:	2303      	movs	r3, #3
 80007e2:	e011      	b.n	8000808 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80007e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80007ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80007f4:	e007      	b.n	8000806 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80007f6:	4b07      	ldr	r3, [pc, #28]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80007fe:	4a05      	ldr	r2, [pc, #20]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000800:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000804:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8000806:	2300      	movs	r3, #0
}
 8000808:	4618      	mov	r0, r3
 800080a:	3714      	adds	r7, #20
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	40007000 	.word	0x40007000
 8000818:	20000000 	.word	0x20000000
 800081c:	431bde83 	.word	0x431bde83

08000820 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000824:	4b05      	ldr	r3, [pc, #20]	@ (800083c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000826:	689b      	ldr	r3, [r3, #8]
 8000828:	4a04      	ldr	r2, [pc, #16]	@ (800083c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800082a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800082e:	6093      	str	r3, [r2, #8]
}
 8000830:	bf00      	nop
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	40007000 	.word	0x40007000

08000840 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b088      	sub	sp, #32
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d101      	bne.n	8000852 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
 8000850:	e2fe      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	2b00      	cmp	r3, #0
 800085c:	d075      	beq.n	800094a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800085e:	4b97      	ldr	r3, [pc, #604]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000860:	689b      	ldr	r3, [r3, #8]
 8000862:	f003 030c 	and.w	r3, r3, #12
 8000866:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000868:	4b94      	ldr	r3, [pc, #592]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 800086a:	68db      	ldr	r3, [r3, #12]
 800086c:	f003 0303 	and.w	r3, r3, #3
 8000870:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8000872:	69bb      	ldr	r3, [r7, #24]
 8000874:	2b0c      	cmp	r3, #12
 8000876:	d102      	bne.n	800087e <HAL_RCC_OscConfig+0x3e>
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	2b03      	cmp	r3, #3
 800087c:	d002      	beq.n	8000884 <HAL_RCC_OscConfig+0x44>
 800087e:	69bb      	ldr	r3, [r7, #24]
 8000880:	2b08      	cmp	r3, #8
 8000882:	d10b      	bne.n	800089c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000884:	4b8d      	ldr	r3, [pc, #564]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800088c:	2b00      	cmp	r3, #0
 800088e:	d05b      	beq.n	8000948 <HAL_RCC_OscConfig+0x108>
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	685b      	ldr	r3, [r3, #4]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d157      	bne.n	8000948 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000898:	2301      	movs	r3, #1
 800089a:	e2d9      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80008a4:	d106      	bne.n	80008b4 <HAL_RCC_OscConfig+0x74>
 80008a6:	4b85      	ldr	r3, [pc, #532]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4a84      	ldr	r2, [pc, #528]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80008ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80008b0:	6013      	str	r3, [r2, #0]
 80008b2:	e01d      	b.n	80008f0 <HAL_RCC_OscConfig+0xb0>
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80008bc:	d10c      	bne.n	80008d8 <HAL_RCC_OscConfig+0x98>
 80008be:	4b7f      	ldr	r3, [pc, #508]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	4a7e      	ldr	r2, [pc, #504]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80008c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80008c8:	6013      	str	r3, [r2, #0]
 80008ca:	4b7c      	ldr	r3, [pc, #496]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	4a7b      	ldr	r2, [pc, #492]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80008d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80008d4:	6013      	str	r3, [r2, #0]
 80008d6:	e00b      	b.n	80008f0 <HAL_RCC_OscConfig+0xb0>
 80008d8:	4b78      	ldr	r3, [pc, #480]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a77      	ldr	r2, [pc, #476]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80008de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80008e2:	6013      	str	r3, [r2, #0]
 80008e4:	4b75      	ldr	r3, [pc, #468]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4a74      	ldr	r2, [pc, #464]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80008ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80008ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d013      	beq.n	8000920 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80008f8:	f7ff fdfe 	bl	80004f8 <HAL_GetTick>
 80008fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80008fe:	e008      	b.n	8000912 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000900:	f7ff fdfa 	bl	80004f8 <HAL_GetTick>
 8000904:	4602      	mov	r2, r0
 8000906:	693b      	ldr	r3, [r7, #16]
 8000908:	1ad3      	subs	r3, r2, r3
 800090a:	2b64      	cmp	r3, #100	@ 0x64
 800090c:	d901      	bls.n	8000912 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800090e:	2303      	movs	r3, #3
 8000910:	e29e      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000912:	4b6a      	ldr	r3, [pc, #424]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800091a:	2b00      	cmp	r3, #0
 800091c:	d0f0      	beq.n	8000900 <HAL_RCC_OscConfig+0xc0>
 800091e:	e014      	b.n	800094a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000920:	f7ff fdea 	bl	80004f8 <HAL_GetTick>
 8000924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000926:	e008      	b.n	800093a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000928:	f7ff fde6 	bl	80004f8 <HAL_GetTick>
 800092c:	4602      	mov	r2, r0
 800092e:	693b      	ldr	r3, [r7, #16]
 8000930:	1ad3      	subs	r3, r2, r3
 8000932:	2b64      	cmp	r3, #100	@ 0x64
 8000934:	d901      	bls.n	800093a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000936:	2303      	movs	r3, #3
 8000938:	e28a      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800093a:	4b60      	ldr	r3, [pc, #384]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000942:	2b00      	cmp	r3, #0
 8000944:	d1f0      	bne.n	8000928 <HAL_RCC_OscConfig+0xe8>
 8000946:	e000      	b.n	800094a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000948:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f003 0302 	and.w	r3, r3, #2
 8000952:	2b00      	cmp	r3, #0
 8000954:	d075      	beq.n	8000a42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000956:	4b59      	ldr	r3, [pc, #356]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000958:	689b      	ldr	r3, [r3, #8]
 800095a:	f003 030c 	and.w	r3, r3, #12
 800095e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000960:	4b56      	ldr	r3, [pc, #344]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000962:	68db      	ldr	r3, [r3, #12]
 8000964:	f003 0303 	and.w	r3, r3, #3
 8000968:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800096a:	69bb      	ldr	r3, [r7, #24]
 800096c:	2b0c      	cmp	r3, #12
 800096e:	d102      	bne.n	8000976 <HAL_RCC_OscConfig+0x136>
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	2b02      	cmp	r3, #2
 8000974:	d002      	beq.n	800097c <HAL_RCC_OscConfig+0x13c>
 8000976:	69bb      	ldr	r3, [r7, #24]
 8000978:	2b04      	cmp	r3, #4
 800097a:	d11f      	bne.n	80009bc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800097c:	4b4f      	ldr	r3, [pc, #316]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000984:	2b00      	cmp	r3, #0
 8000986:	d005      	beq.n	8000994 <HAL_RCC_OscConfig+0x154>
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	68db      	ldr	r3, [r3, #12]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d101      	bne.n	8000994 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8000990:	2301      	movs	r3, #1
 8000992:	e25d      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000994:	4b49      	ldr	r3, [pc, #292]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000996:	685b      	ldr	r3, [r3, #4]
 8000998:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	691b      	ldr	r3, [r3, #16]
 80009a0:	061b      	lsls	r3, r3, #24
 80009a2:	4946      	ldr	r1, [pc, #280]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80009a4:	4313      	orrs	r3, r2
 80009a6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80009a8:	4b45      	ldr	r3, [pc, #276]	@ (8000ac0 <HAL_RCC_OscConfig+0x280>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4618      	mov	r0, r3
 80009ae:	f7ff fd57 	bl	8000460 <HAL_InitTick>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d043      	beq.n	8000a40 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80009b8:	2301      	movs	r3, #1
 80009ba:	e249      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	68db      	ldr	r3, [r3, #12]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d023      	beq.n	8000a0c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80009c4:	4b3d      	ldr	r3, [pc, #244]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a3c      	ldr	r2, [pc, #240]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80009ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80009d0:	f7ff fd92 	bl	80004f8 <HAL_GetTick>
 80009d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80009d6:	e008      	b.n	80009ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80009d8:	f7ff fd8e 	bl	80004f8 <HAL_GetTick>
 80009dc:	4602      	mov	r2, r0
 80009de:	693b      	ldr	r3, [r7, #16]
 80009e0:	1ad3      	subs	r3, r2, r3
 80009e2:	2b02      	cmp	r3, #2
 80009e4:	d901      	bls.n	80009ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80009e6:	2303      	movs	r3, #3
 80009e8:	e232      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80009ea:	4b34      	ldr	r3, [pc, #208]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d0f0      	beq.n	80009d8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009f6:	4b31      	ldr	r3, [pc, #196]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 80009f8:	685b      	ldr	r3, [r3, #4]
 80009fa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	691b      	ldr	r3, [r3, #16]
 8000a02:	061b      	lsls	r3, r3, #24
 8000a04:	492d      	ldr	r1, [pc, #180]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000a06:	4313      	orrs	r3, r2
 8000a08:	604b      	str	r3, [r1, #4]
 8000a0a:	e01a      	b.n	8000a42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a2a      	ldr	r2, [pc, #168]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000a12:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000a16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000a18:	f7ff fd6e 	bl	80004f8 <HAL_GetTick>
 8000a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000a1e:	e008      	b.n	8000a32 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000a20:	f7ff fd6a 	bl	80004f8 <HAL_GetTick>
 8000a24:	4602      	mov	r2, r0
 8000a26:	693b      	ldr	r3, [r7, #16]
 8000a28:	1ad3      	subs	r3, r2, r3
 8000a2a:	2b02      	cmp	r3, #2
 8000a2c:	d901      	bls.n	8000a32 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8000a2e:	2303      	movs	r3, #3
 8000a30:	e20e      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000a32:	4b22      	ldr	r3, [pc, #136]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d1f0      	bne.n	8000a20 <HAL_RCC_OscConfig+0x1e0>
 8000a3e:	e000      	b.n	8000a42 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000a40:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	f003 0308 	and.w	r3, r3, #8
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d041      	beq.n	8000ad2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	695b      	ldr	r3, [r3, #20]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d01c      	beq.n	8000a90 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000a56:	4b19      	ldr	r3, [pc, #100]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000a58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000a5c:	4a17      	ldr	r2, [pc, #92]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000a5e:	f043 0301 	orr.w	r3, r3, #1
 8000a62:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a66:	f7ff fd47 	bl	80004f8 <HAL_GetTick>
 8000a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000a6c:	e008      	b.n	8000a80 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a6e:	f7ff fd43 	bl	80004f8 <HAL_GetTick>
 8000a72:	4602      	mov	r2, r0
 8000a74:	693b      	ldr	r3, [r7, #16]
 8000a76:	1ad3      	subs	r3, r2, r3
 8000a78:	2b02      	cmp	r3, #2
 8000a7a:	d901      	bls.n	8000a80 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000a7c:	2303      	movs	r3, #3
 8000a7e:	e1e7      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000a80:	4b0e      	ldr	r3, [pc, #56]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000a82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000a86:	f003 0302 	and.w	r3, r3, #2
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d0ef      	beq.n	8000a6e <HAL_RCC_OscConfig+0x22e>
 8000a8e:	e020      	b.n	8000ad2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a90:	4b0a      	ldr	r3, [pc, #40]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000a92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000a96:	4a09      	ldr	r2, [pc, #36]	@ (8000abc <HAL_RCC_OscConfig+0x27c>)
 8000a98:	f023 0301 	bic.w	r3, r3, #1
 8000a9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000aa0:	f7ff fd2a 	bl	80004f8 <HAL_GetTick>
 8000aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000aa6:	e00d      	b.n	8000ac4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000aa8:	f7ff fd26 	bl	80004f8 <HAL_GetTick>
 8000aac:	4602      	mov	r2, r0
 8000aae:	693b      	ldr	r3, [r7, #16]
 8000ab0:	1ad3      	subs	r3, r2, r3
 8000ab2:	2b02      	cmp	r3, #2
 8000ab4:	d906      	bls.n	8000ac4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	e1ca      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
 8000aba:	bf00      	nop
 8000abc:	40021000 	.word	0x40021000
 8000ac0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000ac4:	4b8c      	ldr	r3, [pc, #560]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000ac6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000aca:	f003 0302 	and.w	r3, r3, #2
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d1ea      	bne.n	8000aa8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f003 0304 	and.w	r3, r3, #4
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	f000 80a6 	beq.w	8000c2c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000ae4:	4b84      	ldr	r3, [pc, #528]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d101      	bne.n	8000af4 <HAL_RCC_OscConfig+0x2b4>
 8000af0:	2301      	movs	r3, #1
 8000af2:	e000      	b.n	8000af6 <HAL_RCC_OscConfig+0x2b6>
 8000af4:	2300      	movs	r3, #0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d00d      	beq.n	8000b16 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000afa:	4b7f      	ldr	r3, [pc, #508]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000afe:	4a7e      	ldr	r2, [pc, #504]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000b00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b04:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b06:	4b7c      	ldr	r3, [pc, #496]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000b12:	2301      	movs	r3, #1
 8000b14:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000b16:	4b79      	ldr	r3, [pc, #484]	@ (8000cfc <HAL_RCC_OscConfig+0x4bc>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d118      	bne.n	8000b54 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000b22:	4b76      	ldr	r3, [pc, #472]	@ (8000cfc <HAL_RCC_OscConfig+0x4bc>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a75      	ldr	r2, [pc, #468]	@ (8000cfc <HAL_RCC_OscConfig+0x4bc>)
 8000b28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000b2e:	f7ff fce3 	bl	80004f8 <HAL_GetTick>
 8000b32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000b34:	e008      	b.n	8000b48 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b36:	f7ff fcdf 	bl	80004f8 <HAL_GetTick>
 8000b3a:	4602      	mov	r2, r0
 8000b3c:	693b      	ldr	r3, [r7, #16]
 8000b3e:	1ad3      	subs	r3, r2, r3
 8000b40:	2b02      	cmp	r3, #2
 8000b42:	d901      	bls.n	8000b48 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8000b44:	2303      	movs	r3, #3
 8000b46:	e183      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000b48:	4b6c      	ldr	r3, [pc, #432]	@ (8000cfc <HAL_RCC_OscConfig+0x4bc>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d0f0      	beq.n	8000b36 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	689b      	ldr	r3, [r3, #8]
 8000b58:	2b01      	cmp	r3, #1
 8000b5a:	d108      	bne.n	8000b6e <HAL_RCC_OscConfig+0x32e>
 8000b5c:	4b66      	ldr	r3, [pc, #408]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000b62:	4a65      	ldr	r2, [pc, #404]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000b64:	f043 0301 	orr.w	r3, r3, #1
 8000b68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000b6c:	e024      	b.n	8000bb8 <HAL_RCC_OscConfig+0x378>
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	689b      	ldr	r3, [r3, #8]
 8000b72:	2b05      	cmp	r3, #5
 8000b74:	d110      	bne.n	8000b98 <HAL_RCC_OscConfig+0x358>
 8000b76:	4b60      	ldr	r3, [pc, #384]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000b7c:	4a5e      	ldr	r2, [pc, #376]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000b7e:	f043 0304 	orr.w	r3, r3, #4
 8000b82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000b86:	4b5c      	ldr	r3, [pc, #368]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000b8c:	4a5a      	ldr	r2, [pc, #360]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000b8e:	f043 0301 	orr.w	r3, r3, #1
 8000b92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000b96:	e00f      	b.n	8000bb8 <HAL_RCC_OscConfig+0x378>
 8000b98:	4b57      	ldr	r3, [pc, #348]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000b9e:	4a56      	ldr	r2, [pc, #344]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000ba0:	f023 0301 	bic.w	r3, r3, #1
 8000ba4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000ba8:	4b53      	ldr	r3, [pc, #332]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000bae:	4a52      	ldr	r2, [pc, #328]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000bb0:	f023 0304 	bic.w	r3, r3, #4
 8000bb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	689b      	ldr	r3, [r3, #8]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d016      	beq.n	8000bee <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000bc0:	f7ff fc9a 	bl	80004f8 <HAL_GetTick>
 8000bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000bc6:	e00a      	b.n	8000bde <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000bc8:	f7ff fc96 	bl	80004f8 <HAL_GetTick>
 8000bcc:	4602      	mov	r2, r0
 8000bce:	693b      	ldr	r3, [r7, #16]
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d901      	bls.n	8000bde <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8000bda:	2303      	movs	r3, #3
 8000bdc:	e138      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000bde:	4b46      	ldr	r3, [pc, #280]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000be4:	f003 0302 	and.w	r3, r3, #2
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d0ed      	beq.n	8000bc8 <HAL_RCC_OscConfig+0x388>
 8000bec:	e015      	b.n	8000c1a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000bee:	f7ff fc83 	bl	80004f8 <HAL_GetTick>
 8000bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000bf4:	e00a      	b.n	8000c0c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000bf6:	f7ff fc7f 	bl	80004f8 <HAL_GetTick>
 8000bfa:	4602      	mov	r2, r0
 8000bfc:	693b      	ldr	r3, [r7, #16]
 8000bfe:	1ad3      	subs	r3, r2, r3
 8000c00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d901      	bls.n	8000c0c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	e121      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000c0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000c12:	f003 0302 	and.w	r3, r3, #2
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d1ed      	bne.n	8000bf6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000c1a:	7ffb      	ldrb	r3, [r7, #31]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d105      	bne.n	8000c2c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c20:	4b35      	ldr	r3, [pc, #212]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c24:	4a34      	ldr	r2, [pc, #208]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000c26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000c2a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f003 0320 	and.w	r3, r3, #32
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d03c      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d01c      	beq.n	8000c7a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000c40:	4b2d      	ldr	r3, [pc, #180]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000c42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c46:	4a2c      	ldr	r2, [pc, #176]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000c48:	f043 0301 	orr.w	r3, r3, #1
 8000c4c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c50:	f7ff fc52 	bl	80004f8 <HAL_GetTick>
 8000c54:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000c56:	e008      	b.n	8000c6a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000c58:	f7ff fc4e 	bl	80004f8 <HAL_GetTick>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	693b      	ldr	r3, [r7, #16]
 8000c60:	1ad3      	subs	r3, r2, r3
 8000c62:	2b02      	cmp	r3, #2
 8000c64:	d901      	bls.n	8000c6a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8000c66:	2303      	movs	r3, #3
 8000c68:	e0f2      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000c6a:	4b23      	ldr	r3, [pc, #140]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000c6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c70:	f003 0302 	and.w	r3, r3, #2
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d0ef      	beq.n	8000c58 <HAL_RCC_OscConfig+0x418>
 8000c78:	e01b      	b.n	8000cb2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000c7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c80:	4a1d      	ldr	r2, [pc, #116]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000c82:	f023 0301 	bic.w	r3, r3, #1
 8000c86:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c8a:	f7ff fc35 	bl	80004f8 <HAL_GetTick>
 8000c8e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000c90:	e008      	b.n	8000ca4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000c92:	f7ff fc31 	bl	80004f8 <HAL_GetTick>
 8000c96:	4602      	mov	r2, r0
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	1ad3      	subs	r3, r2, r3
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	d901      	bls.n	8000ca4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8000ca0:	2303      	movs	r3, #3
 8000ca2:	e0d5      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000ca4:	4b14      	ldr	r3, [pc, #80]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000ca6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000caa:	f003 0302 	and.w	r3, r3, #2
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d1ef      	bne.n	8000c92 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	69db      	ldr	r3, [r3, #28]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	f000 80c9 	beq.w	8000e4e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000cbe:	689b      	ldr	r3, [r3, #8]
 8000cc0:	f003 030c 	and.w	r3, r3, #12
 8000cc4:	2b0c      	cmp	r3, #12
 8000cc6:	f000 8083 	beq.w	8000dd0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	69db      	ldr	r3, [r3, #28]
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	d15e      	bne.n	8000d90 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000cd2:	4b09      	ldr	r3, [pc, #36]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a08      	ldr	r2, [pc, #32]	@ (8000cf8 <HAL_RCC_OscConfig+0x4b8>)
 8000cd8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000cdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cde:	f7ff fc0b 	bl	80004f8 <HAL_GetTick>
 8000ce2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000ce4:	e00c      	b.n	8000d00 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ce6:	f7ff fc07 	bl	80004f8 <HAL_GetTick>
 8000cea:	4602      	mov	r2, r0
 8000cec:	693b      	ldr	r3, [r7, #16]
 8000cee:	1ad3      	subs	r3, r2, r3
 8000cf0:	2b02      	cmp	r3, #2
 8000cf2:	d905      	bls.n	8000d00 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8000cf4:	2303      	movs	r3, #3
 8000cf6:	e0ab      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
 8000cf8:	40021000 	.word	0x40021000
 8000cfc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000d00:	4b55      	ldr	r3, [pc, #340]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d1ec      	bne.n	8000ce6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d0c:	4b52      	ldr	r3, [pc, #328]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000d0e:	68da      	ldr	r2, [r3, #12]
 8000d10:	4b52      	ldr	r3, [pc, #328]	@ (8000e5c <HAL_RCC_OscConfig+0x61c>)
 8000d12:	4013      	ands	r3, r2
 8000d14:	687a      	ldr	r2, [r7, #4]
 8000d16:	6a11      	ldr	r1, [r2, #32]
 8000d18:	687a      	ldr	r2, [r7, #4]
 8000d1a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8000d1c:	3a01      	subs	r2, #1
 8000d1e:	0112      	lsls	r2, r2, #4
 8000d20:	4311      	orrs	r1, r2
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8000d26:	0212      	lsls	r2, r2, #8
 8000d28:	4311      	orrs	r1, r2
 8000d2a:	687a      	ldr	r2, [r7, #4]
 8000d2c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8000d2e:	0852      	lsrs	r2, r2, #1
 8000d30:	3a01      	subs	r2, #1
 8000d32:	0552      	lsls	r2, r2, #21
 8000d34:	4311      	orrs	r1, r2
 8000d36:	687a      	ldr	r2, [r7, #4]
 8000d38:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000d3a:	0852      	lsrs	r2, r2, #1
 8000d3c:	3a01      	subs	r2, #1
 8000d3e:	0652      	lsls	r2, r2, #25
 8000d40:	4311      	orrs	r1, r2
 8000d42:	687a      	ldr	r2, [r7, #4]
 8000d44:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000d46:	06d2      	lsls	r2, r2, #27
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	4943      	ldr	r1, [pc, #268]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000d50:	4b41      	ldr	r3, [pc, #260]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a40      	ldr	r2, [pc, #256]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000d56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000d5a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000d5c:	4b3e      	ldr	r3, [pc, #248]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	4a3d      	ldr	r2, [pc, #244]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000d62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000d66:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d68:	f7ff fbc6 	bl	80004f8 <HAL_GetTick>
 8000d6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000d6e:	e008      	b.n	8000d82 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d70:	f7ff fbc2 	bl	80004f8 <HAL_GetTick>
 8000d74:	4602      	mov	r2, r0
 8000d76:	693b      	ldr	r3, [r7, #16]
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	2b02      	cmp	r3, #2
 8000d7c:	d901      	bls.n	8000d82 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8000d7e:	2303      	movs	r3, #3
 8000d80:	e066      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000d82:	4b35      	ldr	r3, [pc, #212]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d0f0      	beq.n	8000d70 <HAL_RCC_OscConfig+0x530>
 8000d8e:	e05e      	b.n	8000e4e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d90:	4b31      	ldr	r3, [pc, #196]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a30      	ldr	r2, [pc, #192]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000d96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000d9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d9c:	f7ff fbac 	bl	80004f8 <HAL_GetTick>
 8000da0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000da2:	e008      	b.n	8000db6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000da4:	f7ff fba8 	bl	80004f8 <HAL_GetTick>
 8000da8:	4602      	mov	r2, r0
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	1ad3      	subs	r3, r2, r3
 8000dae:	2b02      	cmp	r3, #2
 8000db0:	d901      	bls.n	8000db6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8000db2:	2303      	movs	r3, #3
 8000db4:	e04c      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000db6:	4b28      	ldr	r3, [pc, #160]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d1f0      	bne.n	8000da4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8000dc2:	4b25      	ldr	r3, [pc, #148]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000dc4:	68da      	ldr	r2, [r3, #12]
 8000dc6:	4924      	ldr	r1, [pc, #144]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000dc8:	4b25      	ldr	r3, [pc, #148]	@ (8000e60 <HAL_RCC_OscConfig+0x620>)
 8000dca:	4013      	ands	r3, r2
 8000dcc:	60cb      	str	r3, [r1, #12]
 8000dce:	e03e      	b.n	8000e4e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	69db      	ldr	r3, [r3, #28]
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d101      	bne.n	8000ddc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	e039      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8000ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8000e58 <HAL_RCC_OscConfig+0x618>)
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	f003 0203 	and.w	r2, r3, #3
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6a1b      	ldr	r3, [r3, #32]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d12c      	bne.n	8000e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dfa:	3b01      	subs	r3, #1
 8000dfc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d123      	bne.n	8000e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e0c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d11b      	bne.n	8000e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e1c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d113      	bne.n	8000e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2c:	085b      	lsrs	r3, r3, #1
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000e32:	429a      	cmp	r2, r3
 8000e34:	d109      	bne.n	8000e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e40:	085b      	lsrs	r3, r3, #1
 8000e42:	3b01      	subs	r3, #1
 8000e44:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d001      	beq.n	8000e4e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e000      	b.n	8000e50 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8000e4e:	2300      	movs	r3, #0
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3720      	adds	r7, #32
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	019f800c 	.word	0x019f800c
 8000e60:	feeefffc 	.word	0xfeeefffc

08000e64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b086      	sub	sp, #24
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d101      	bne.n	8000e7c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	e11e      	b.n	80010ba <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000e7c:	4b91      	ldr	r3, [pc, #580]	@ (80010c4 <HAL_RCC_ClockConfig+0x260>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f003 030f 	and.w	r3, r3, #15
 8000e84:	683a      	ldr	r2, [r7, #0]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d910      	bls.n	8000eac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e8a:	4b8e      	ldr	r3, [pc, #568]	@ (80010c4 <HAL_RCC_ClockConfig+0x260>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f023 020f 	bic.w	r2, r3, #15
 8000e92:	498c      	ldr	r1, [pc, #560]	@ (80010c4 <HAL_RCC_ClockConfig+0x260>)
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e9a:	4b8a      	ldr	r3, [pc, #552]	@ (80010c4 <HAL_RCC_ClockConfig+0x260>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f003 030f 	and.w	r3, r3, #15
 8000ea2:	683a      	ldr	r2, [r7, #0]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d001      	beq.n	8000eac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	e106      	b.n	80010ba <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f003 0301 	and.w	r3, r3, #1
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d073      	beq.n	8000fa0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	2b03      	cmp	r3, #3
 8000ebe:	d129      	bne.n	8000f14 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000ec0:	4b81      	ldr	r3, [pc, #516]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d101      	bne.n	8000ed0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e0f4      	b.n	80010ba <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8000ed0:	f000 f966 	bl	80011a0 <RCC_GetSysClockFreqFromPLLSource>
 8000ed4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8000ed6:	693b      	ldr	r3, [r7, #16]
 8000ed8:	4a7c      	ldr	r2, [pc, #496]	@ (80010cc <HAL_RCC_ClockConfig+0x268>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d93f      	bls.n	8000f5e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8000ede:	4b7a      	ldr	r3, [pc, #488]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000ee0:	689b      	ldr	r3, [r3, #8]
 8000ee2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d009      	beq.n	8000efe <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d033      	beq.n	8000f5e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d12f      	bne.n	8000f5e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8000efe:	4b72      	ldr	r3, [pc, #456]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000f06:	4a70      	ldr	r2, [pc, #448]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000f08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f0c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8000f0e:	2380      	movs	r3, #128	@ 0x80
 8000f10:	617b      	str	r3, [r7, #20]
 8000f12:	e024      	b.n	8000f5e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d107      	bne.n	8000f2c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f1c:	4b6a      	ldr	r3, [pc, #424]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d109      	bne.n	8000f3c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	e0c6      	b.n	80010ba <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f2c:	4b66      	ldr	r3, [pc, #408]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d101      	bne.n	8000f3c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e0be      	b.n	80010ba <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8000f3c:	f000 f8ce 	bl	80010dc <HAL_RCC_GetSysClockFreq>
 8000f40:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	4a61      	ldr	r2, [pc, #388]	@ (80010cc <HAL_RCC_ClockConfig+0x268>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d909      	bls.n	8000f5e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8000f4a:	4b5f      	ldr	r3, [pc, #380]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000f4c:	689b      	ldr	r3, [r3, #8]
 8000f4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000f52:	4a5d      	ldr	r2, [pc, #372]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000f54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f58:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8000f5a:	2380      	movs	r3, #128	@ 0x80
 8000f5c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000f5e:	4b5a      	ldr	r3, [pc, #360]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	f023 0203 	bic.w	r2, r3, #3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	4957      	ldr	r1, [pc, #348]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000f70:	f7ff fac2 	bl	80004f8 <HAL_GetTick>
 8000f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f76:	e00a      	b.n	8000f8e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f78:	f7ff fabe 	bl	80004f8 <HAL_GetTick>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d901      	bls.n	8000f8e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	e095      	b.n	80010ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f8e:	4b4e      	ldr	r3, [pc, #312]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	f003 020c 	and.w	r2, r3, #12
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d1eb      	bne.n	8000f78 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 0302 	and.w	r3, r3, #2
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d023      	beq.n	8000ff4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0304 	and.w	r3, r3, #4
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d005      	beq.n	8000fc4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fb8:	4b43      	ldr	r3, [pc, #268]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	4a42      	ldr	r2, [pc, #264]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000fbe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000fc2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f003 0308 	and.w	r3, r3, #8
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d007      	beq.n	8000fe0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8000fd0:	4b3d      	ldr	r3, [pc, #244]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8000fd8:	4a3b      	ldr	r2, [pc, #236]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000fda:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000fde:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fe0:	4b39      	ldr	r3, [pc, #228]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000fe2:	689b      	ldr	r3, [r3, #8]
 8000fe4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	4936      	ldr	r1, [pc, #216]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	608b      	str	r3, [r1, #8]
 8000ff2:	e008      	b.n	8001006 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	2b80      	cmp	r3, #128	@ 0x80
 8000ff8:	d105      	bne.n	8001006 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8000ffa:	4b33      	ldr	r3, [pc, #204]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	4a32      	ldr	r2, [pc, #200]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8001000:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001004:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001006:	4b2f      	ldr	r3, [pc, #188]	@ (80010c4 <HAL_RCC_ClockConfig+0x260>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f003 030f 	and.w	r3, r3, #15
 800100e:	683a      	ldr	r2, [r7, #0]
 8001010:	429a      	cmp	r2, r3
 8001012:	d21d      	bcs.n	8001050 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001014:	4b2b      	ldr	r3, [pc, #172]	@ (80010c4 <HAL_RCC_ClockConfig+0x260>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f023 020f 	bic.w	r2, r3, #15
 800101c:	4929      	ldr	r1, [pc, #164]	@ (80010c4 <HAL_RCC_ClockConfig+0x260>)
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	4313      	orrs	r3, r2
 8001022:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001024:	f7ff fa68 	bl	80004f8 <HAL_GetTick>
 8001028:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800102a:	e00a      	b.n	8001042 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800102c:	f7ff fa64 	bl	80004f8 <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800103a:	4293      	cmp	r3, r2
 800103c:	d901      	bls.n	8001042 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800103e:	2303      	movs	r3, #3
 8001040:	e03b      	b.n	80010ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001042:	4b20      	ldr	r3, [pc, #128]	@ (80010c4 <HAL_RCC_ClockConfig+0x260>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f003 030f 	and.w	r3, r3, #15
 800104a:	683a      	ldr	r2, [r7, #0]
 800104c:	429a      	cmp	r2, r3
 800104e:	d1ed      	bne.n	800102c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f003 0304 	and.w	r3, r3, #4
 8001058:	2b00      	cmp	r3, #0
 800105a:	d008      	beq.n	800106e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 800105e:	689b      	ldr	r3, [r3, #8]
 8001060:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	4917      	ldr	r1, [pc, #92]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 800106a:	4313      	orrs	r3, r2
 800106c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f003 0308 	and.w	r3, r3, #8
 8001076:	2b00      	cmp	r3, #0
 8001078:	d009      	beq.n	800108e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800107a:	4b13      	ldr	r3, [pc, #76]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	691b      	ldr	r3, [r3, #16]
 8001086:	00db      	lsls	r3, r3, #3
 8001088:	490f      	ldr	r1, [pc, #60]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 800108a:	4313      	orrs	r3, r2
 800108c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800108e:	f000 f825 	bl	80010dc <HAL_RCC_GetSysClockFreq>
 8001092:	4602      	mov	r2, r0
 8001094:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <HAL_RCC_ClockConfig+0x264>)
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	091b      	lsrs	r3, r3, #4
 800109a:	f003 030f 	and.w	r3, r3, #15
 800109e:	490c      	ldr	r1, [pc, #48]	@ (80010d0 <HAL_RCC_ClockConfig+0x26c>)
 80010a0:	5ccb      	ldrb	r3, [r1, r3]
 80010a2:	f003 031f 	and.w	r3, r3, #31
 80010a6:	fa22 f303 	lsr.w	r3, r2, r3
 80010aa:	4a0a      	ldr	r2, [pc, #40]	@ (80010d4 <HAL_RCC_ClockConfig+0x270>)
 80010ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80010ae:	4b0a      	ldr	r3, [pc, #40]	@ (80010d8 <HAL_RCC_ClockConfig+0x274>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff f9d4 	bl	8000460 <HAL_InitTick>
 80010b8:	4603      	mov	r3, r0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40022000 	.word	0x40022000
 80010c8:	40021000 	.word	0x40021000
 80010cc:	04c4b400 	.word	0x04c4b400
 80010d0:	080012b4 	.word	0x080012b4
 80010d4:	20000000 	.word	0x20000000
 80010d8:	20000004 	.word	0x20000004

080010dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	b087      	sub	sp, #28
 80010e0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80010e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001194 <HAL_RCC_GetSysClockFreq+0xb8>)
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	f003 030c 	and.w	r3, r3, #12
 80010ea:	2b04      	cmp	r3, #4
 80010ec:	d102      	bne.n	80010f4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80010ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001198 <HAL_RCC_GetSysClockFreq+0xbc>)
 80010f0:	613b      	str	r3, [r7, #16]
 80010f2:	e047      	b.n	8001184 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80010f4:	4b27      	ldr	r3, [pc, #156]	@ (8001194 <HAL_RCC_GetSysClockFreq+0xb8>)
 80010f6:	689b      	ldr	r3, [r3, #8]
 80010f8:	f003 030c 	and.w	r3, r3, #12
 80010fc:	2b08      	cmp	r3, #8
 80010fe:	d102      	bne.n	8001106 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001100:	4b26      	ldr	r3, [pc, #152]	@ (800119c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001102:	613b      	str	r3, [r7, #16]
 8001104:	e03e      	b.n	8001184 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001106:	4b23      	ldr	r3, [pc, #140]	@ (8001194 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	f003 030c 	and.w	r3, r3, #12
 800110e:	2b0c      	cmp	r3, #12
 8001110:	d136      	bne.n	8001180 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001112:	4b20      	ldr	r3, [pc, #128]	@ (8001194 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	f003 0303 	and.w	r3, r3, #3
 800111a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800111c:	4b1d      	ldr	r3, [pc, #116]	@ (8001194 <HAL_RCC_GetSysClockFreq+0xb8>)
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	091b      	lsrs	r3, r3, #4
 8001122:	f003 030f 	and.w	r3, r3, #15
 8001126:	3301      	adds	r3, #1
 8001128:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	2b03      	cmp	r3, #3
 800112e:	d10c      	bne.n	800114a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001130:	4a1a      	ldr	r2, [pc, #104]	@ (800119c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	fbb2 f3f3 	udiv	r3, r2, r3
 8001138:	4a16      	ldr	r2, [pc, #88]	@ (8001194 <HAL_RCC_GetSysClockFreq+0xb8>)
 800113a:	68d2      	ldr	r2, [r2, #12]
 800113c:	0a12      	lsrs	r2, r2, #8
 800113e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001142:	fb02 f303 	mul.w	r3, r2, r3
 8001146:	617b      	str	r3, [r7, #20]
      break;
 8001148:	e00c      	b.n	8001164 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800114a:	4a13      	ldr	r2, [pc, #76]	@ (8001198 <HAL_RCC_GetSysClockFreq+0xbc>)
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001152:	4a10      	ldr	r2, [pc, #64]	@ (8001194 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001154:	68d2      	ldr	r2, [r2, #12]
 8001156:	0a12      	lsrs	r2, r2, #8
 8001158:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800115c:	fb02 f303 	mul.w	r3, r2, r3
 8001160:	617b      	str	r3, [r7, #20]
      break;
 8001162:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001164:	4b0b      	ldr	r3, [pc, #44]	@ (8001194 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	0e5b      	lsrs	r3, r3, #25
 800116a:	f003 0303 	and.w	r3, r3, #3
 800116e:	3301      	adds	r3, #1
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001174:	697a      	ldr	r2, [r7, #20]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	fbb2 f3f3 	udiv	r3, r2, r3
 800117c:	613b      	str	r3, [r7, #16]
 800117e:	e001      	b.n	8001184 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001180:	2300      	movs	r3, #0
 8001182:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001184:	693b      	ldr	r3, [r7, #16]
}
 8001186:	4618      	mov	r0, r3
 8001188:	371c      	adds	r7, #28
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	40021000 	.word	0x40021000
 8001198:	00f42400 	.word	0x00f42400
 800119c:	007a1200 	.word	0x007a1200

080011a0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b087      	sub	sp, #28
 80011a4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80011a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001220 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80011a8:	68db      	ldr	r3, [r3, #12]
 80011aa:	f003 0303 	and.w	r3, r3, #3
 80011ae:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80011b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001220 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	091b      	lsrs	r3, r3, #4
 80011b6:	f003 030f 	and.w	r3, r3, #15
 80011ba:	3301      	adds	r3, #1
 80011bc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	2b03      	cmp	r3, #3
 80011c2:	d10c      	bne.n	80011de <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80011c4:	4a17      	ldr	r2, [pc, #92]	@ (8001224 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80011cc:	4a14      	ldr	r2, [pc, #80]	@ (8001220 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80011ce:	68d2      	ldr	r2, [r2, #12]
 80011d0:	0a12      	lsrs	r2, r2, #8
 80011d2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80011d6:	fb02 f303 	mul.w	r3, r2, r3
 80011da:	617b      	str	r3, [r7, #20]
    break;
 80011dc:	e00c      	b.n	80011f8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80011de:	4a12      	ldr	r2, [pc, #72]	@ (8001228 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001220 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80011e8:	68d2      	ldr	r2, [r2, #12]
 80011ea:	0a12      	lsrs	r2, r2, #8
 80011ec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80011f0:	fb02 f303 	mul.w	r3, r2, r3
 80011f4:	617b      	str	r3, [r7, #20]
    break;
 80011f6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80011f8:	4b09      	ldr	r3, [pc, #36]	@ (8001220 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	0e5b      	lsrs	r3, r3, #25
 80011fe:	f003 0303 	and.w	r3, r3, #3
 8001202:	3301      	adds	r3, #1
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001208:	697a      	ldr	r2, [r7, #20]
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001210:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001212:	687b      	ldr	r3, [r7, #4]
}
 8001214:	4618      	mov	r0, r3
 8001216:	371c      	adds	r7, #28
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	40021000 	.word	0x40021000
 8001224:	007a1200 	.word	0x007a1200
 8001228:	00f42400 	.word	0x00f42400

0800122c <main>:
 */

#include "main.h"

int main(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  hwInit();
 8001230:	f7ff f8e9 	bl	8000406 <hwInit>
  apInit();
 8001234:	f7fe fff0 	bl	8000218 <apInit>
  apMain();
 8001238:	f7fe fff5 	bl	8000226 <apMain>

  return 0;
 800123c:	2300      	movs	r3, #0
}
 800123e:	4618      	mov	r0, r3
 8001240:	bd80      	pop	{r7, pc}

08001242 <memset>:
 8001242:	4402      	add	r2, r0
 8001244:	4603      	mov	r3, r0
 8001246:	4293      	cmp	r3, r2
 8001248:	d100      	bne.n	800124c <memset+0xa>
 800124a:	4770      	bx	lr
 800124c:	f803 1b01 	strb.w	r1, [r3], #1
 8001250:	e7f9      	b.n	8001246 <memset+0x4>
	...

08001254 <__libc_init_array>:
 8001254:	b570      	push	{r4, r5, r6, lr}
 8001256:	4d0d      	ldr	r5, [pc, #52]	@ (800128c <__libc_init_array+0x38>)
 8001258:	4c0d      	ldr	r4, [pc, #52]	@ (8001290 <__libc_init_array+0x3c>)
 800125a:	1b64      	subs	r4, r4, r5
 800125c:	10a4      	asrs	r4, r4, #2
 800125e:	2600      	movs	r6, #0
 8001260:	42a6      	cmp	r6, r4
 8001262:	d109      	bne.n	8001278 <__libc_init_array+0x24>
 8001264:	4d0b      	ldr	r5, [pc, #44]	@ (8001294 <__libc_init_array+0x40>)
 8001266:	4c0c      	ldr	r4, [pc, #48]	@ (8001298 <__libc_init_array+0x44>)
 8001268:	f000 f818 	bl	800129c <_init>
 800126c:	1b64      	subs	r4, r4, r5
 800126e:	10a4      	asrs	r4, r4, #2
 8001270:	2600      	movs	r6, #0
 8001272:	42a6      	cmp	r6, r4
 8001274:	d105      	bne.n	8001282 <__libc_init_array+0x2e>
 8001276:	bd70      	pop	{r4, r5, r6, pc}
 8001278:	f855 3b04 	ldr.w	r3, [r5], #4
 800127c:	4798      	blx	r3
 800127e:	3601      	adds	r6, #1
 8001280:	e7ee      	b.n	8001260 <__libc_init_array+0xc>
 8001282:	f855 3b04 	ldr.w	r3, [r5], #4
 8001286:	4798      	blx	r3
 8001288:	3601      	adds	r6, #1
 800128a:	e7f2      	b.n	8001272 <__libc_init_array+0x1e>
 800128c:	080012c4 	.word	0x080012c4
 8001290:	080012c4 	.word	0x080012c4
 8001294:	080012c4 	.word	0x080012c4
 8001298:	080012c8 	.word	0x080012c8

0800129c <_init>:
 800129c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800129e:	bf00      	nop
 80012a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012a2:	bc08      	pop	{r3}
 80012a4:	469e      	mov	lr, r3
 80012a6:	4770      	bx	lr

080012a8 <_fini>:
 80012a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012aa:	bf00      	nop
 80012ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012ae:	bc08      	pop	{r3}
 80012b0:	469e      	mov	lr, r3
 80012b2:	4770      	bx	lr
