--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/giorgio/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Shift_register.twx Shift_register.ncd -o
Shift_register.twr Shift_register.pcf

Design file:              Shift_register.ncd
Physical constraint file: Shift_register.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
enable      |    0.278(R)|    1.242(R)|clk_BUFGP         |   0.000|
reg_in<0>   |    0.798(R)|    0.454(R)|clk_BUFGP         |   0.000|
reg_in<1>   |    0.603(R)|    0.609(R)|clk_BUFGP         |   0.000|
reg_in<2>   |    0.242(R)|    0.898(R)|clk_BUFGP         |   0.000|
reg_in<3>   |    0.155(R)|    0.968(R)|clk_BUFGP         |   0.000|
reg_in<4>   |    0.947(R)|    0.334(R)|clk_BUFGP         |   0.000|
reg_in<5>   |    0.056(R)|    1.047(R)|clk_BUFGP         |   0.000|
reg_in<6>   |    0.383(R)|    0.785(R)|clk_BUFGP         |   0.000|
reg_in<7>   |    1.800(R)|    0.630(R)|clk_BUFGP         |   0.000|
scan_enable |    1.836(R)|    0.602(R)|clk_BUFGP         |   0.000|
scan_in     |    1.351(R)|    0.989(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Q<0>        |    7.414(R)|clk_BUFGP         |   0.000|
Q<1>        |    7.675(R)|clk_BUFGP         |   0.000|
Q<2>        |    7.173(R)|clk_BUFGP         |   0.000|
Q<3>        |    7.670(R)|clk_BUFGP         |   0.000|
Q<4>        |    7.432(R)|clk_BUFGP         |   0.000|
Q<5>        |    7.152(R)|clk_BUFGP         |   0.000|
Q<6>        |    7.390(R)|clk_BUFGP         |   0.000|
Q<7>        |    5.748(R)|clk_BUFGP         |   0.000|
scan_out    |    7.386(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.750|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar  5 14:49:59 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



