Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\fpga\XPS\IP1_VideoIn\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_hdmi_out_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\fpga\XPS\IP1_VideoIn\pcores\" "C:\Xilinx\14.2\ISE_DS\edk_user_repository\MyProcessorIPLib\pcores\" "C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45csg324-3
Output File Name                   : "../implementation/system_hdmi_out_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_hdmi_out_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v" into library hdmi_out_v1_00_a
Parsing module <user_logic>.
WARNING:HDLCompiler:991 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v" Line 603: Event expressions must result in a singular type
Analyzing Verilog file "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/convert_30to15_fifo.v" into library hdmi_out_v1_00_a
Parsing module <convert_30to15_fifo>.
Analyzing Verilog file "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/DRAM16XN.v" into library hdmi_out_v1_00_a
Parsing module <DRAM16XN>.
Analyzing Verilog file "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_encoder.v" into library hdmi_out_v1_00_a
Parsing module <dvi_encoder>.
Analyzing Verilog file "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_out_native.v" into library hdmi_out_v1_00_a
Parsing module <dvi_out_native>.
Analyzing Verilog file "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/encode.v" into library hdmi_out_v1_00_a
Parsing module <encode>.
Analyzing Verilog file "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/serdes_n_to_1.v" into library hdmi_out_v1_00_a
Parsing module <serdes_n_to_1>.
Analyzing Verilog file "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/hdmi_core.v" into library hdmi_out_v1_00_a
Parsing module <hdmi_core>.
Analyzing Verilog file "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/fill_fifo_fsm.v" into library hdmi_out_v1_00_a
Parsing module <fill_fifo_fsm>.
Analyzing Verilog file "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/pulse_gen.v" into library hdmi_out_v1_00_a
Parsing module <pulse_gen>.
Analyzing Verilog file "C:\fpga\XPS\IP1_VideoIn\hdl\system_hdmi_out_0_wrapper.v" into library work
Parsing module <system_hdmi_out_0_wrapper>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rdmux.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rdmux>.
Parsing architecture <implementation> of entity <axi_master_burst_rdmux>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_demux.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wr_demux>.
Parsing architecture <implementation> of entity <axi_master_burst_wr_demux>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid2mm_buf.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_skid2mm_buf>.
Parsing architecture <implementation> of entity <axi_master_burst_skid2mm_buf>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid_buf.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_skid_buf>.
Parsing architecture <implementation> of entity <axi_master_burst_skid_buf>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_first_stb_offset.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_first_stb_offset>.
Parsing architecture <implementation> of entity <axi_master_burst_first_stb_offset>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_stbs_set.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_stbs_set>.
Parsing architecture <implementation> of entity <axi_master_burst_stbs_set>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_strb_gen>.
Parsing architecture <implementation> of entity <axi_master_burst_strb_gen>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_fifo>.
Parsing architecture <imp> of entity <axi_master_burst_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_pcc>.
Parsing architecture <implementation> of entity <axi_master_burst_pcc>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_addr_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_addr_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rddata_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_rddata_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_status_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rd_status_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_rd_status_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wrdata_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_wrdata_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wr_status_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_wr_status_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_reset.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_reset>.
Parsing architecture <implementation> of entity <axi_master_burst_reset>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_cmd_status>.
Parsing architecture <implementation> of entity <axi_master_burst_cmd_status>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rd_wr_cntlr>.
Parsing architecture <implementation> of entity <axi_master_burst_rd_wr_cntlr>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_llink.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rd_llink>.
Parsing architecture <implementation> of entity <axi_master_burst_rd_llink>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_llink.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wr_llink>.
Parsing architecture <implementation> of entity <axi_master_burst_wr_llink>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst>.
Parsing architecture <implementation> of entity <axi_master_burst>.
Parsing VHDL file "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd" into library hdmi_out_v1_00_a
Parsing entity <hdmi_out>.
Parsing architecture <IMP> of entity <hdmi_out>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_hdmi_out_0_wrapper>.
Going to vhdl side to elaborate module hdmi_out

Elaborating entity <hdmi_out> (architecture <IMP>) with generics from library <hdmi_out_v1_00_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 412. Case statement is complete. others clause is never selected

Elaborating entity <axi_master_burst> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_reset> (architecture <implementation>) from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_cmd_status> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" Line 430: Assignment to sig_pcc_cmd_rdy ignored, since the identifier is never used

Elaborating entity <axi_master_burst_first_stb_offset> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_stbs_set> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" Line 971: Assignment to sig_stat_tag_reg ignored, since the identifier is never used

Elaborating entity <axi_master_burst_rd_wr_cntlr> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:871 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" Line 581: Using initial value '0' for sig_md_error_reg since it is never assigned

Elaborating entity <axi_master_burst_pcc> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" Line 766: Assignment to sig_input_reg_full ignored, since the identifier is never used

Elaborating entity <axi_master_burst_strb_gen> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_strb_gen> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" Line 1057: Assignment to sig_xfer_reg_full ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" Line 1848. Case statement is complete. others clause is never selected

Elaborating entity <axi_master_burst_addr_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd" Line 665: Assignment to sig_next_tag_reg ignored, since the identifier is never used

Elaborating entity <axi_master_burst_rddata_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_rdmux> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd" Line 1349: Assignment to sig_coelsc_reg_empty ignored, since the identifier is never used

Elaborating entity <axi_master_burst_rd_status_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_skid_buf> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_wrdata_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd" Line 1504: Assignment to sig_fifo_next_drr ignored, since the identifier is never used

Elaborating entity <axi_master_burst_wr_status_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_fifo> (architecture <imp>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 161: <muxcy_l> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 171: <xorcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 180: <fds> remains a black-box since it has no binding entity.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" Line 197: <srlc16e> remains a black-box since it has no binding entity.

Elaborating entity <axi_master_burst_fifo> (architecture <imp>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_master_burst_skid2mm_buf> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_wr_demux> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_rd_llink> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_wr_llink> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <soft_reset> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
Going to verilog side to elaborate module user_logic

Elaborating module <user_logic(HDMI_HRES=640,HDMI_BYTES_PER_PIXEL=2,C_MST_NATIVE_DATA_WIDTH=32,C_LENGTH_WIDTH=13,C_MST_AWIDTH=32,C_NUM_REG=7,C_SLV_DWIDTH=32,LLRD_IDLE=0,LLRD_GO=1,GO_BYTE_LANE=15)>.

Elaborating module <fill_fifo_fsm(NUM_BYTES_PER_PIXEL=2)>.
WARNING:HDLCompiler:189 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v" Line 341: Size mismatch in connection of port <LINE_STRIDE>. Formal port size is 32-bit while actual signal size is 20-bit.

Elaborating module <hdmi_core(NUM_BYTES_PER_PIXEL=2,HRES=640)>.
WARNING:HDLCompiler:413 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/hdmi_core.v" Line 49: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/hdmi_core.v" Line 50: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <pulse_gen(NUM=3)>.
WARNING:HDLCompiler:413 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/hdmi_core.v" Line 162: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/hdmi_core.v" Line 167: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v" Line 361: Assignment to read_next_chunk ignored, since the identifier is never used

Elaborating module <dvi_out_native>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <dvi_encoder>.

Elaborating module <encode>.

Elaborating module <convert_30to15_fifo>.

Elaborating module <FDC>.

Elaborating module <DRAM16XN(data_width=30)>.

Elaborating module <RAM16X1D>.

Elaborating module <FDP>.

Elaborating module <FD>.

Elaborating module <FDR>.

Elaborating module <FDRE>.

Elaborating module <FDE>.

Elaborating module <serdes_n_to_1(SF=5)>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="MASTER",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="SLAVE",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OBUFDS>.
Going to vhdl side to elaborate module srl_fifo_f

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:634 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v" Line 200: Net <half_full_fifo> does not have a driver.
Back to vhdl to continue elaboration
Back to verilog to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_hdmi_out_0_wrapper>.
    Related source file is "C:\fpga\XPS\IP1_VideoIn\hdl\system_hdmi_out_0_wrapper.v".
    Summary:
	no macro.
Unit <system_hdmi_out_0_wrapper> synthesized.

Synthesizing Unit <hdmi_out>.
    Related source file is "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        HDMI_HRES = 640
        HDMI_BYTES_PER_PIXEL = 2
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000001011111111"
        C_USE_WSTRB = 1
        C_DPHASE_TIMEOUT = 8
        C_BASEADDR = "01110000111000000000000000000000"
        C_HIGHADDR = "01110000111000001111111111111111"
        C_FAMILY = "spartan6"
        C_NUM_REG = 3
        C_NUM_MEM = 1
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
        C_M_AXI_ADDR_WIDTH = 32
        C_M_AXI_DATA_WIDTH = 32
        C_MAX_BURST_LEN = 256
        C_NATIVE_DATA_WIDTH = 32
        C_LENGTH_WIDTH = 13
        C_ADDR_PIPE_DEPTH = 1
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <m_axi_aclk>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <m_axi_aresetn>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd" line 485: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd" line 485: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd" line 615: Output port <Reset2Bus_ToutSup> of the instance <SOFT_RESET_I> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <hdmi_out> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000001011111111"
        C_USE_WSTRB = 1
        C_DPHASE_TIMEOUT = 8
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110000111000000000001000000000","0000000000000000000000000000000001110000111000000000001011111111","0000000000000000000000000000000001110000111000000000000000000000","0000000000000000000000000000000001110000111000000000000011111111","0000000000000000000000000000000001110000111000000000000100000000","0000000000000000000000000000000001110000111000000000000111111111")
        C_ARD_NUM_CE_ARRAY = (1,3,4)
        C_FAMILY = "spartan6"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110000111000000000001000000000","0000000000000000000000000000000001110000111000000000001011111111","0000000000000000000000000000000001110000111000000000000000000000","0000000000000000000000000000000001110000111000000000000011111111","0000000000000000000000000000000001110000111000000000000100000000","0000000000000000000000000000000001110000111000000000000111111111")
        C_ARD_NUM_CE_ARRAY = (1,3,4)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000001011111111"
        C_USE_WSTRB = 1
        C_DPHASE_TIMEOUT = 8
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 336: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 4-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[3]_GND_13_o_add_31_OUT> created at line 502.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 10
        C_S_AXI_MIN_SIZE = "00000000000000000000001011111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110000111000000000001000000000","0000000000000000000000000000000001110000111000000000001011111111","0000000000000000000000000000000001110000111000000000000000000000","0000000000000000000000000000000001110000111000000000000011111111","0000000000000000000000000000000001110000111000000000000100000000","0000000000000000000000000000000001110000111000000000000111111111")
        C_ARD_NUM_CE_ARRAY = (1,3,4)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cs_out_i<1>>.
    Found 1-bit register for signal <cs_out_i<2>>.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <ce_out_i<2>>.
    Found 1-bit register for signal <ce_out_i<3>>.
    Found 1-bit register for signal <ce_out_i<4>>.
    Found 1-bit register for signal <ce_out_i<5>>.
    Found 1-bit register for signal <ce_out_i<6>>.
    Found 1-bit register for signal <ce_out_i<7>>.
    Found 1-bit register for signal <cs_out_i<0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 10
        C_BAR = "1000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<2:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 10
        C_BAR = "0000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<2:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "00"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "01"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "10"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <pselect_f_6>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 10
        C_BAR = "0100000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<2:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_6> synthesized.

Synthesizing Unit <pselect_f_7>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "11"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_7> synthesized.

Synthesizing Unit <axi_master_burst>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd".
        C_M_AXI_ADDR_WIDTH = 32
        C_M_AXI_DATA_WIDTH = 32
        C_MAX_BURST_LEN = 256
        C_ADDR_PIPE_DEPTH = 1
        C_NATIVE_DATA_WIDTH = 32
        C_LENGTH_WIDTH = 13
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" line 705: Output port <rd_arid> of the instance <I_RD_WR_CNTRL_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" line 705: Output port <wr_awid> of the instance <I_RD_WR_CNTRL_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" line 705: Output port <rdwr_md_error> of the instance <I_RD_WR_CNTRL_MODULE> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_master_burst> synthesized.

Synthesizing Unit <axi_master_burst_reset>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_reset.vhd".
    Set property "KEEP = TRUE" for signal <sig_cmd_reset_reg>.
    Set property "equivalent_register_removal = no" for signal <sig_cmd_reset_reg>.
    Set property "KEEP = TRUE" for signal <sig_rdwr_reset_reg>.
    Set property "equivalent_register_removal = no" for signal <sig_rdwr_reset_reg>.
    Set property "KEEP = TRUE" for signal <sig_llink_reset_reg>.
    Set property "equivalent_register_removal = no" for signal <sig_llink_reset_reg>.
    Found 1-bit register for signal <sig_rdwr_reset_reg>.
    Found 1-bit register for signal <sig_llink_reset_reg>.
    Found 1-bit register for signal <sig_axi_por_reg1>.
    Found 1-bit register for signal <sig_axi_por_reg2>.
    Found 1-bit register for signal <sig_axi_por_reg3>.
    Found 1-bit register for signal <sig_axi_por_reg4>.
    Found 1-bit register for signal <sig_axi_por_reg5>.
    Found 1-bit register for signal <sig_axi_por_reg6>.
    Found 1-bit register for signal <sig_axi_por_reg7>.
    Found 1-bit register for signal <sig_axi_por_reg8>.
    Found 1-bit register for signal <sig_axi_por2rst_out>.
    Found 1-bit register for signal <sig_cmd_reset_reg>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_master_burst_reset> synthesized.

Synthesizing Unit <axi_master_burst_cmd_status>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd".
        C_ADDR_WIDTH = 32
        C_NATIVE_DWIDTH = 32
        C_CMD_WIDTH = 68
        C_CMD_BTT_USED_WIDTH = 13
        C_STS_WIDTH = 8
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <ip2bus_mst_lock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mst_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sig_pop_status> equivalent to <sig_cmd_cmplt_reg> has been removed
    Found 1-bit register for signal <sig_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_cmd_mstrd_req>.
    Found 1-bit register for signal <sig_cmd_mstwr_req>.
    Found 32-bit register for signal <sig_cmd_mst_addr>.
    Found 13-bit register for signal <sig_cmd_mst_length>.
    Found 4-bit register for signal <sig_cmd_mst_be>.
    Found 1-bit register for signal <sig_cmd_type_req>.
    Found 1-bit register for signal <sig_cmd_full_reg>.
    Found 1-bit register for signal <sig_cmd_empty_reg>.
    Found 4-bit register for signal <sig_tag_counter>.
    Found 1-bit register for signal <sig_doing_read_reg>.
    Found 1-bit register for signal <sig_doing_write_reg>.
    Found 1-bit register for signal <sig_stat_error_reg>.
    Found 1-bit register for signal <sig_status_reg_full>.
    Found 1-bit register for signal <sig_status_reg_empty>.
    Found 1-bit register for signal <sig_error_sh_reg>.
    Found 1-bit register for signal <sig_int_error_pulse_reg>.
    Found 1-bit register for signal <sig_init_reg1>.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_cmdack_reg>.
    Found 4-bit adder for signal <sig_tag_counter[3]_GND_24_o_add_21_OUT> created at line 787.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_master_burst_cmd_status> synthesized.

Synthesizing Unit <axi_master_burst_first_stb_offset>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_first_stb_offset.vhd".
        C_STROBE_WIDTH = 4
        C_OFFSET_WIDTH = 8
    Summary:
	no macro.
Unit <axi_master_burst_first_stb_offset> synthesized.

Synthesizing Unit <axi_master_burst_stbs_set>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_stbs_set.vhd".
        C_STROBE_WIDTH = 4
    Found 256x4-bit Read Only RAM for signal <sig_stbs_asserted<3:0>>
    Summary:
	inferred   1 RAM(s).
Unit <axi_master_burst_stbs_set> synthesized.

Synthesizing Unit <axi_master_burst_rd_wr_cntlr>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd".
        C_RDWR_ARID = 0
        C_RDWR_ID_WIDTH = 4
        C_RDWR_ADDR_WIDTH = 32
        C_RDWR_MDATA_WIDTH = 32
        C_RDWR_SDATA_WIDTH = 32
        C_RDWR_MAX_BURST_LEN = 256
        C_RDWR_BTT_USED = 13
        C_RDWR_ADDR_PIPE_DEPTH = 1
        C_RDWR_PCC_CMD_WIDTH = 68
        C_RDWR_STATUS_WIDTH = 8
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_tag> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_dre_src_align> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_dre_dest_align> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_btt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_cmd_valid> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_drr> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_eof> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_cmd_cmplt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_calc_error> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1168: Output port <addr2rst_stop_cmplt> of the instance <I_ADDR_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_src_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_dest_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <data2rst_stop_cmplt> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_new_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_use_autodest> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_flush> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <data2all_dcntlr_halted> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <s2mm_wr_len> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2rst_stop_cmplt> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <s2mm_ld_nxt_len> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2addr_data_rdy> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2all_tlast_error> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2all_dcntlr_halted> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1544: Output port <wsc2rst_stop_cmplt> of the instance <I_WR_STATUS_CNTLR> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_doing_write_reg>.
    Found 1-bit register for signal <sig_doing_read_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <axi_master_burst_rd_wr_cntlr> synthesized.

Synthesizing Unit <axi_master_burst_pcc>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd".
        C_DRE_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_ADDR_WIDTH = 32
        C_STREAM_DWIDTH = 32
        C_MAX_BURST_LEN = 256
        C_CMD_WIDTH = 68
        C_TAG_WIDTH = 4
        C_BTT_USED = 13
        C_SUPPORT_INDET_BTT = 0
WARNING:Xst:647 - Input <cmd2mstr_command<23:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <sig_input_tag_reg>.
    Found 6-bit register for signal <sig_input_dsa_reg>.
    Found 1-bit register for signal <sig_input_drr_reg>.
    Found 1-bit register for signal <sig_input_eof_reg>.
    Found 1-bit register for signal <sig_input_reg_empty>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_calc_error_pushed>.
    Found 2-bit register for signal <sig_strbgen_addr_reg>.
    Found 3-bit register for signal <sig_strbgen_bytes_reg>.
    Found 2-bit register for signal <sig_finish_addr_offset_reg>.
    Found 4-bit register for signal <sig_xfer_strt_strb_imreg>.
    Found 4-bit register for signal <sig_xfer_end_strb_imreg>.
    Found 1-bit register for signal <sig_xfer_len_eq_0_reg>.
    Found 32-bit register for signal <sig_xfer_addr_reg>.
    Found 1-bit register for signal <sig_xfer_type_reg>.
    Found 8-bit register for signal <sig_xfer_len_reg>.
    Found 4-bit register for signal <sig_xfer_tag_reg>.
    Found 6-bit register for signal <sig_xfer_dsa_reg>.
    Found 1-bit register for signal <sig_xfer_drr_reg>.
    Found 1-bit register for signal <sig_xfer_eof_reg>.
    Found 4-bit register for signal <sig_xfer_strt_strb_reg>.
    Found 4-bit register for signal <sig_xfer_end_strb_reg>.
    Found 1-bit register for signal <sig_xfer_is_seq_reg>.
    Found 1-bit register for signal <sig_xfer_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_xfer_calc_err_reg>.
    Found 13-bit register for signal <sig_xfer_btt_reg>.
    Found 1-bit register for signal <sig_xfer_dre_eof_reg>.
    Found 1-bit register for signal <sig_xfer_reg_empty>.
    Found 13-bit register for signal <sig_btt_cntr>.
    Found 16-bit register for signal <sig_addr_cntr_incr_imreg>.
    Found 16-bit register for signal <sig_predict_addr_lsh_imreg>.
    Found 16-bit register for signal <sig_adjusted_addr_incr_reg>.
    Found 16-bit register for signal <sig_addr_cntr_lsh>.
    Found 16-bit register for signal <sig_addr_cntr_msh>.
    Found 1-bit register for signal <sig_first_xfer>.
    Found 1-bit register for signal <sig_cmd2data_valid>.
    Found 1-bit register for signal <sig_cmd2addr_valid>.
    Found 1-bit register for signal <sig_clr_cmd2dre_valid>.
    Found 3-bit register for signal <sig_pcc_sm_state>.
    Found 1-bit register for signal <sig_sm_halt_reg>.
    Found 1-bit register for signal <sig_sm_pop_input_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc1_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc2_reg>.
    Found 1-bit register for signal <sig_ld_xfer_reg>.
    Found 1-bit register for signal <sig_parent_done>.
    Found 1-bit register for signal <sig_input_burst_type_reg>.
    Found finite state machine <FSM_1> for signal <sig_pcc_sm_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | mmap_reset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <sig_adjusted_addr_incr> created at line 1195.
    Found 16-bit adder for signal <sig_predict_addr_lsh> created at line 1342.
    Found 16-bit adder for signal <sig_predict_addr_lsh_im> created at line 1379.
    Found 16-bit adder for signal <sig_addr_cntr_msh[15]_GND_31_o_add_107_OUT> created at line 1544.
    Found 13-bit subtractor for signal <GND_31_o_GND_31_o_sub_64_OUT<12:0>> created at line 1147.
    Found 16-bit subtractor for signal <sig_byte_change_minus1> created at line 585.
    Found 16-bit subtractor for signal <sig_bytes_to_mbaa> created at line 609.
    Found 16-bit comparator lessequal for signal <n0191> created at line 1271
    Found 16-bit comparator greater for signal <GND_31_o_sig_bytes_to_mbaa[15]_LessThan_87_o> created at line 1318
    Found 16-bit comparator equal for signal <GND_31_o_sig_bytes_to_mbaa[15]_equal_88_o> created at line 1325
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_master_burst_pcc> synthesized.

Synthesizing Unit <axi_master_burst_strb_gen_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd".
        C_ADDR_MODE = 0
        C_STRB_WIDTH = 4
        C_OFFSET_WIDTH = 2
        C_NUM_BYTES_WIDTH = 3
    Found 5-bit adder for signal <GEN_OFFSET_MODE.sig_end_addr_us> created at line 172.
    Found 5-bit subtractor for signal <GEN_OFFSET_MODE.sig_incr_offset_bytes_us> created at line 152.
    Found 32-bit comparator greater for signal <GEN_OFFSET_MODE.sig_strt_addr_int[31]_GND_32_o_LessThan_8_o> created at line 202
    Found 32-bit comparator greater for signal <GEN_OFFSET_MODE.sig_end_addr_int[31]_GND_32_o_LessThan_10_o> created at line 217
    Found 32-bit comparator lessequal for signal <n0011> created at line 232
    Found 32-bit comparator lessequal for signal <n0013> created at line 233
    Found 32-bit comparator lessequal for signal <n0016> created at line 232
    Found 32-bit comparator lessequal for signal <n0018> created at line 233
    Found 32-bit comparator lessequal for signal <n0021> created at line 232
    Found 32-bit comparator lessequal for signal <n0023> created at line 233
    Found 32-bit comparator lessequal for signal <n0026> created at line 232
    Found 32-bit comparator lessequal for signal <n0028> created at line 233
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <axi_master_burst_strb_gen_1> synthesized.

Synthesizing Unit <axi_master_burst_strb_gen_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd".
        C_ADDR_MODE = 1
        C_STRB_WIDTH = 4
        C_OFFSET_WIDTH = 2
        C_NUM_BYTES_WIDTH = 2
    Found 2-bit subtractor for signal <GEN_ADDR_MODE.sig_end_addr_us> created at line 287.
    Found 32-bit comparator greater for signal <GEN_ADDR_MODE.sig_end_addr_int[31]_GND_87_o_LessThan_10_o> created at line 353
    Found 32-bit comparator lessequal for signal <n0011> created at line 369
    Found 32-bit comparator lessequal for signal <n0013> created at line 370
    Found 32-bit comparator lessequal for signal <n0016> created at line 369
    Found 32-bit comparator lessequal for signal <n0018> created at line 370
    Found 32-bit comparator lessequal for signal <n0021> created at line 369
    Found 32-bit comparator lessequal for signal <n0023> created at line 370
    Found 32-bit comparator lessequal for signal <n0026> created at line 369
    Found 32-bit comparator lessequal for signal <n0028> created at line 370
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <axi_master_burst_strb_gen_2> synthesized.

Synthesizing Unit <axi_master_burst_addr_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd".
        C_ADDR_FIFO_DEPTH = 1
        C_ADDR_WIDTH = 32
        C_ADDR_ID = 0
        C_ADDR_ID_WIDTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi>.
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi_2>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi_2>.
WARNING:Xst:647 - Input <data2addr_data_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <sig_next_addr_reg>.
    Found 8-bit register for signal <sig_next_len_reg>.
    Found 3-bit register for signal <sig_next_size_reg>.
    Found 2-bit register for signal <sig_next_burst_reg>.
    Found 1-bit register for signal <sig_rd_addr_valid_reg>.
    Found 1-bit register for signal <sig_wr_addr_valid_reg>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_addr_reg_empty>.
    Found 1-bit register for signal <sig_addr_reg_full>.
    Found 1-bit register for signal <sig_posted_to_axi>.
    Found 1-bit register for signal <sig_posted_to_axi_2>.
    Summary:
	inferred  52 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_master_burst_addr_cntl> synthesized.

Synthesizing Unit <axi_master_burst_rddata_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd".
        C_INCLUDE_DRE = 0
        C_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_DATA_CNTL_FIFO_DEPTH = 1
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
    Register <sig_rd_xfer_cmplt> equivalent to <sig_last_mmap_dbeat_reg> has been removed
    Register <sig_halt_reg_dly1> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly2> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly3> equivalent to <sig_halt_reg> has been removed
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 4-bit register for signal <sig_next_strt_strb_reg>.
    Found 4-bit register for signal <sig_next_last_strb_reg>.
    Found 1-bit register for signal <sig_next_eof_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 2-bit register for signal <sig_ls_addr_cntr[1]_sig_addr_incr_unsgnd[1]_add_23_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_152_o_add_30_OUT> created at line 1151.
    Found 3-bit subtractor for signal <GND_152_o_GND_152_o_sub_32_OUT<2:0>> created at line 1157.
    Found 8-bit subtractor for signal <GND_152_o_GND_152_o_sub_41_OUT<7:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_master_burst_rddata_cntl> synthesized.

Synthesizing Unit <axi_master_burst_rdmux>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rdmux.vhd".
        C_SEL_ADDR_WIDTH = 2
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
WARNING:Xst:647 - Input <mstr2data_saddr_lsb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_master_burst_rdmux> synthesized.

Synthesizing Unit <axi_master_burst_rd_status_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_status_cntl.vhd".
        C_STS_WIDTH = 8
        C_TAG_WIDTH = 4
WARNING:Xst:647 - Input <calc2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_rd_sts_interr_reg>.
    Found 1-bit register for signal <sig_rd_sts_decerr_reg>.
    Found 1-bit register for signal <sig_rd_sts_slverr_reg>.
    Found 1-bit register for signal <sig_rd_sts_okay_reg>.
    Found 1-bit register for signal <sig_rd_sts_reg_full>.
    Found 1-bit register for signal <sig_rd_sts_reg_empty>.
    Found 4-bit register for signal <sig_rd_sts_tag_reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <axi_master_burst_rd_status_cntl> synthesized.

Synthesizing Unit <axi_master_burst_skid_buf>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid_buf.vhd".
        C_WDATA_WIDTH = 32
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 32-bit register for signal <sig_data_skid_reg>.
    Found 4-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 32-bit register for signal <sig_data_reg_out>.
    Found 4-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 4-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_master_burst_skid_buf> synthesized.

Synthesizing Unit <axi_master_burst_wrdata_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd".
        C_REALIGNER_INCLUDED = 0
        C_ENABLE_STORE_FORWARD = 0
        C_SF_BYTES_RCVD_WIDTH = 13
        C_SEL_ADDR_WIDTH = 2
        C_DATA_CNTL_FIFO_DEPTH = 1
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <s2mm_strm_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_stbs_asserted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_strm_eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <realign2wdc_eop_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mstr2data_drr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sig_halt_reg_dly1> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly2> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly3> equivalent to <sig_halt_reg> has been removed
    Found 1-bit register for signal <sig_tlast_error_reg>.
    Found 1-bit register for signal <sig_tlast_err_stop>.
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 1-bit register for signal <sig_push_err2wsc>.
    Found 1-bit register for signal <sig_push_to_wsc>.
    Found 4-bit register for signal <sig_data2wsc_tag>.
    Found 1-bit register for signal <sig_data2wsc_calc_err>.
    Found 1-bit register for signal <sig_data2wsc_last_err>.
    Found 1-bit register for signal <sig_data2wsc_cmd_cmplt>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 1-bit register for signal <sig_s2mm_ld_nxt_len>.
    Found 8-bit register for signal <sig_s2mm_wr_len>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 4-bit register for signal <sig_next_strt_strb_reg>.
    Found 4-bit register for signal <sig_next_last_strb_reg>.
    Found 1-bit register for signal <sig_next_eof_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 2-bit register for signal <sig_ls_addr_cntr[1]_sig_addr_incr_unsgnd[1]_add_33_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_wr_xfer_cmplt>.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_156_o_add_41_OUT> created at line 1844.
    Found 3-bit subtractor for signal <GND_156_o_GND_156_o_sub_43_OUT<2:0>> created at line 1850.
    Found 8-bit subtractor for signal <GND_156_o_GND_156_o_sub_52_OUT<7:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_master_burst_wrdata_cntl> synthesized.

Synthesizing Unit <axi_master_burst_wr_status_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd".
        C_ENABLE_STORE_FORWARD = 0
        C_SF_BYTES_RCVD_WIDTH = 13
        C_STS_FIFO_DEPTH = 3
        C_STS_WIDTH = 8
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <data2wsc_bytes_rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calc2wsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2wsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data2wsc_eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 619: Output port <fifo_wr_full> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 619: Output port <fifo_rd_empty> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 835: Output port <fifo_wr_full> of the instance <GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 835: Output port <fifo_rd_empty> of the instance <GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
    Register <sig_halt_reg_dly1> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly2> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly3> equivalent to <sig_halt_reg> has been removed
    Found 3-bit register for signal <sig_wdc_statcnt>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_coelsc_reg_empty>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_wdc_status_going_full>.
    Found 3-bit adder for signal <sig_wdc_statcnt[2]_GND_157_o_add_10_OUT> created at line 731.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_157_o_add_25_OUT> created at line 1306.
    Found 3-bit subtractor for signal <GND_157_o_GND_157_o_sub_12_OUT<2:0>> created at line 737.
    Found 3-bit subtractor for signal <GND_157_o_GND_157_o_sub_27_OUT<2:0>> created at line 1312.
    Found 3-bit comparator lessequal for signal <n0028> created at line 679
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <axi_master_burst_wr_status_cntl> synthesized.

Synthesizing Unit <axi_master_burst_fifo_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd" line 518: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_master_burst_fifo_1> synthesized.

Synthesizing Unit <srl_fifo_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_1> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_FAMILY = "spartan6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_1> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 3
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_1> synthesized.

Synthesizing Unit <dynshreg_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 3
        C_DWIDTH = 2
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_1> synthesized.

Synthesizing Unit <axi_master_burst_fifo_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd" line 518: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_master_burst_fifo_2> synthesized.

Synthesizing Unit <srl_fifo_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_2> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_FAMILY = "spartan6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_2> synthesized.

Synthesizing Unit <dynshreg_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 3
        C_DWIDTH = 7
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_2> synthesized.

Synthesizing Unit <axi_master_burst_skid2mm_buf>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid2mm_buf.vhd".
        C_MDATA_WIDTH = 32
        C_SDATA_WIDTH = 32
        C_ADDR_LSB_WIDTH = 2
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 32-bit register for signal <sig_data_skid_reg>.
    Found 4-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 32-bit register for signal <sig_data_reg_out>.
    Found 4-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_master_burst_skid2mm_buf> synthesized.

Synthesizing Unit <axi_master_burst_wr_demux>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_demux.vhd".
        C_SEL_ADDR_WIDTH = 2
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
WARNING:Xst:647 - Input <debeat_saddr_lsb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_master_burst_wr_demux> synthesized.

Synthesizing Unit <axi_master_burst_rd_llink>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_llink.vhd".
        C_NATIVE_DWIDTH = 32
WARNING:Xst:647 - Input <rdllink_addr_req_posted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdllink_xfer_cmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mstrd_dst_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_stream_sof>.
    Found 1-bit register for signal <sig_allow_rd_requests>.
    Found 1-bit register for signal <sig_rd_error_reg>.
    Found 1-bit register for signal <sig_rd_discontinue>.
    Found 1-bit register for signal <sig_llink_busy>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <axi_master_burst_rd_llink> synthesized.

Synthesizing Unit <axi_master_burst_wr_llink>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_llink.vhd".
        C_NATIVE_DWIDTH = 32
WARNING:Xst:647 - Input <ip2bus_mstwr_rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrllink_addr_req_posted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrllink_xfer_cmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mstwr_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mstwr_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_allow_wr_requests>.
    Found 1-bit register for signal <sig_wr_error_reg>.
    Found 1-bit register for signal <sig_wr_dsc_in_prog>.
    Found 1-bit register for signal <sig_assert_discontinue>.
    Found 1-bit register for signal <sig_llink_busy>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <axi_master_burst_wr_llink> synthesized.

Synthesizing Unit <soft_reset>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd".
        C_SIPIF_DWIDTH = 32
        C_RESET_WIDTH = 8
WARNING:Xst:647 - Input <Bus2IP_Data<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_trig>.
    Found 1-bit register for signal <sw_rst_cond_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <soft_reset> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v".
        HDMI_HRES = 640
        HDMI_BYTES_PER_PIXEL = 2
        C_MST_NATIVE_DATA_WIDTH = 32
        C_LENGTH_WIDTH = 13
        C_MST_AWIDTH = 32
        C_NUM_REG = 7
        C_SLV_DWIDTH = 32
        CMD_IDLE = 2'b00
        CMD_RUN = 2'b01
        CMD_WAIT_FOR_DATA = 2'b10
        CMD_DONE = 2'b11
        LLRD_IDLE = 0
        LLRD_GO = 1
        LLWR_IDLE = 3'b000
        LLWR_SNGL_INIT = 3'b001
        LLWR_SNGL = 3'b010
        LLWR_BRST_INIT = 3'b011
        LLWR_BRST = 3'b100
        LLWR_BRST_LAST_BEAT = 3'b101
        BE_WIDTH = 4
        BYTES_PER_BEAT = 4
        GO_DATA_KEY = 8'b00001010
        GO_BYTE_LANE = 15
WARNING:Xst:647 - Input <bus2ip_mstrd_rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus2ip_mst_rearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus2ip_mstrd_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus2ip_mstrd_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v" line 348: Output port <read_next_chunk> of the instance <hdmi_core_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v" line 1006: Output port <Addr> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v" line 1006: Output port <FIFO_Empty> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v" line 1006: Output port <FIFO_Full> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <half_full_fifo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <mst_cmd_sm_xfer_type> equivalent to <mst_cmd_sm_rd_req> has been removed
    Found 1-bit register for signal <slv_reg0<30>>.
    Found 1-bit register for signal <slv_reg0<29>>.
    Found 1-bit register for signal <slv_reg0<28>>.
    Found 1-bit register for signal <slv_reg0<27>>.
    Found 1-bit register for signal <slv_reg0<26>>.
    Found 1-bit register for signal <slv_reg0<25>>.
    Found 1-bit register for signal <slv_reg0<24>>.
    Found 1-bit register for signal <slv_reg0<23>>.
    Found 1-bit register for signal <slv_reg0<22>>.
    Found 1-bit register for signal <slv_reg0<21>>.
    Found 1-bit register for signal <slv_reg0<20>>.
    Found 1-bit register for signal <slv_reg0<19>>.
    Found 1-bit register for signal <slv_reg0<18>>.
    Found 1-bit register for signal <slv_reg0<17>>.
    Found 1-bit register for signal <slv_reg0<16>>.
    Found 1-bit register for signal <slv_reg0<15>>.
    Found 1-bit register for signal <slv_reg0<14>>.
    Found 1-bit register for signal <slv_reg0<13>>.
    Found 1-bit register for signal <slv_reg0<12>>.
    Found 1-bit register for signal <slv_reg0<11>>.
    Found 1-bit register for signal <slv_reg0<10>>.
    Found 1-bit register for signal <slv_reg0<9>>.
    Found 1-bit register for signal <slv_reg0<8>>.
    Found 1-bit register for signal <slv_reg0<7>>.
    Found 1-bit register for signal <slv_reg0<6>>.
    Found 1-bit register for signal <slv_reg0<5>>.
    Found 1-bit register for signal <slv_reg0<4>>.
    Found 1-bit register for signal <slv_reg0<3>>.
    Found 1-bit register for signal <slv_reg0<2>>.
    Found 1-bit register for signal <slv_reg0<1>>.
    Found 1-bit register for signal <slv_reg0<0>>.
    Found 1-bit register for signal <slv_reg1<31>>.
    Found 1-bit register for signal <slv_reg1<30>>.
    Found 1-bit register for signal <slv_reg1<29>>.
    Found 1-bit register for signal <slv_reg1<28>>.
    Found 1-bit register for signal <slv_reg1<27>>.
    Found 1-bit register for signal <slv_reg1<26>>.
    Found 1-bit register for signal <slv_reg1<25>>.
    Found 1-bit register for signal <slv_reg1<24>>.
    Found 1-bit register for signal <slv_reg1<23>>.
    Found 1-bit register for signal <slv_reg1<22>>.
    Found 1-bit register for signal <slv_reg1<21>>.
    Found 1-bit register for signal <slv_reg1<20>>.
    Found 1-bit register for signal <slv_reg1<19>>.
    Found 1-bit register for signal <slv_reg1<18>>.
    Found 1-bit register for signal <slv_reg1<17>>.
    Found 1-bit register for signal <slv_reg1<16>>.
    Found 1-bit register for signal <slv_reg1<15>>.
    Found 1-bit register for signal <slv_reg1<14>>.
    Found 1-bit register for signal <slv_reg1<13>>.
    Found 1-bit register for signal <slv_reg1<12>>.
    Found 1-bit register for signal <slv_reg1<11>>.
    Found 1-bit register for signal <slv_reg1<10>>.
    Found 1-bit register for signal <slv_reg1<9>>.
    Found 1-bit register for signal <slv_reg1<8>>.
    Found 1-bit register for signal <slv_reg1<7>>.
    Found 1-bit register for signal <slv_reg1<6>>.
    Found 1-bit register for signal <slv_reg1<5>>.
    Found 1-bit register for signal <slv_reg1<4>>.
    Found 1-bit register for signal <slv_reg1<3>>.
    Found 1-bit register for signal <slv_reg1<2>>.
    Found 1-bit register for signal <slv_reg1<1>>.
    Found 1-bit register for signal <slv_reg1<0>>.
    Found 1-bit register for signal <slv_reg2<31>>.
    Found 1-bit register for signal <slv_reg2<30>>.
    Found 1-bit register for signal <slv_reg2<29>>.
    Found 1-bit register for signal <slv_reg2<28>>.
    Found 1-bit register for signal <slv_reg2<27>>.
    Found 1-bit register for signal <slv_reg2<26>>.
    Found 1-bit register for signal <slv_reg2<25>>.
    Found 1-bit register for signal <slv_reg2<24>>.
    Found 1-bit register for signal <slv_reg2<23>>.
    Found 1-bit register for signal <slv_reg2<22>>.
    Found 1-bit register for signal <slv_reg2<21>>.
    Found 1-bit register for signal <slv_reg2<20>>.
    Found 1-bit register for signal <slv_reg2<19>>.
    Found 1-bit register for signal <slv_reg2<18>>.
    Found 1-bit register for signal <slv_reg2<17>>.
    Found 1-bit register for signal <slv_reg2<16>>.
    Found 1-bit register for signal <slv_reg2<15>>.
    Found 1-bit register for signal <slv_reg2<14>>.
    Found 1-bit register for signal <slv_reg2<13>>.
    Found 1-bit register for signal <slv_reg2<12>>.
    Found 1-bit register for signal <slv_reg2<11>>.
    Found 1-bit register for signal <slv_reg2<10>>.
    Found 1-bit register for signal <slv_reg2<9>>.
    Found 1-bit register for signal <slv_reg2<8>>.
    Found 1-bit register for signal <slv_reg2<7>>.
    Found 1-bit register for signal <slv_reg2<6>>.
    Found 1-bit register for signal <slv_reg2<5>>.
    Found 1-bit register for signal <slv_reg2<4>>.
    Found 1-bit register for signal <slv_reg2<3>>.
    Found 1-bit register for signal <slv_reg2<2>>.
    Found 1-bit register for signal <slv_reg2<1>>.
    Found 1-bit register for signal <slv_reg2<0>>.
    Found 1-bit register for signal <mst_reg<0><7>>.
    Found 1-bit register for signal <mst_reg<0><6>>.
    Found 1-bit register for signal <mst_reg<0><5>>.
    Found 1-bit register for signal <mst_reg<0><4>>.
    Found 1-bit register for signal <mst_reg<0><3>>.
    Found 1-bit register for signal <mst_reg<0><2>>.
    Found 1-bit register for signal <mst_reg<0><1>>.
    Found 1-bit register for signal <mst_reg<0><0>>.
    Found 1-bit register for signal <mst_reg<1><7>>.
    Found 1-bit register for signal <mst_reg<1><6>>.
    Found 1-bit register for signal <mst_reg<1><5>>.
    Found 1-bit register for signal <mst_reg<1><4>>.
    Found 1-bit register for signal <mst_reg<1><3>>.
    Found 1-bit register for signal <mst_reg<1><2>>.
    Found 1-bit register for signal <mst_reg<1><1>>.
    Found 1-bit register for signal <mst_reg<1><0>>.
    Found 1-bit register for signal <mst_reg<2><7>>.
    Found 1-bit register for signal <mst_reg<2><6>>.
    Found 1-bit register for signal <mst_reg<2><5>>.
    Found 1-bit register for signal <mst_reg<2><4>>.
    Found 1-bit register for signal <mst_reg<2><3>>.
    Found 1-bit register for signal <mst_reg<2><2>>.
    Found 1-bit register for signal <mst_reg<2><1>>.
    Found 1-bit register for signal <mst_reg<2><0>>.
    Found 1-bit register for signal <mst_reg<3><7>>.
    Found 1-bit register for signal <mst_reg<3><6>>.
    Found 1-bit register for signal <mst_reg<3><5>>.
    Found 1-bit register for signal <mst_reg<3><4>>.
    Found 1-bit register for signal <mst_reg<3><3>>.
    Found 1-bit register for signal <mst_reg<3><2>>.
    Found 1-bit register for signal <mst_reg<3><1>>.
    Found 1-bit register for signal <mst_reg<3><0>>.
    Found 1-bit register for signal <mst_reg<4><7>>.
    Found 1-bit register for signal <mst_reg<4><6>>.
    Found 1-bit register for signal <mst_reg<4><5>>.
    Found 1-bit register for signal <mst_reg<4><4>>.
    Found 1-bit register for signal <mst_reg<4><3>>.
    Found 1-bit register for signal <mst_reg<4><2>>.
    Found 1-bit register for signal <mst_reg<4><1>>.
    Found 1-bit register for signal <mst_reg<4><0>>.
    Found 1-bit register for signal <mst_reg<5><7>>.
    Found 1-bit register for signal <mst_reg<5><6>>.
    Found 1-bit register for signal <mst_reg<5><5>>.
    Found 1-bit register for signal <mst_reg<5><4>>.
    Found 1-bit register for signal <mst_reg<5><3>>.
    Found 1-bit register for signal <mst_reg<5><2>>.
    Found 1-bit register for signal <mst_reg<5><1>>.
    Found 1-bit register for signal <mst_reg<5><0>>.
    Found 1-bit register for signal <mst_reg<6><7>>.
    Found 1-bit register for signal <mst_reg<6><6>>.
    Found 1-bit register for signal <mst_reg<6><5>>.
    Found 1-bit register for signal <mst_reg<6><4>>.
    Found 1-bit register for signal <mst_reg<6><3>>.
    Found 1-bit register for signal <mst_reg<6><2>>.
    Found 1-bit register for signal <mst_reg<6><1>>.
    Found 1-bit register for signal <mst_reg<6><0>>.
    Found 1-bit register for signal <mst_reg<7><7>>.
    Found 1-bit register for signal <mst_reg<7><6>>.
    Found 1-bit register for signal <mst_reg<7><5>>.
    Found 1-bit register for signal <mst_reg<7><4>>.
    Found 1-bit register for signal <mst_reg<7><3>>.
    Found 1-bit register for signal <mst_reg<7><2>>.
    Found 1-bit register for signal <mst_reg<7><1>>.
    Found 1-bit register for signal <mst_reg<7><0>>.
    Found 1-bit register for signal <mst_reg<8><7>>.
    Found 1-bit register for signal <mst_reg<8><6>>.
    Found 1-bit register for signal <mst_reg<8><5>>.
    Found 1-bit register for signal <mst_reg<8><4>>.
    Found 1-bit register for signal <mst_reg<8><3>>.
    Found 1-bit register for signal <mst_reg<8><2>>.
    Found 1-bit register for signal <mst_reg<8><1>>.
    Found 1-bit register for signal <mst_reg<8><0>>.
    Found 1-bit register for signal <mst_reg<9><7>>.
    Found 1-bit register for signal <mst_reg<9><6>>.
    Found 1-bit register for signal <mst_reg<9><5>>.
    Found 1-bit register for signal <mst_reg<9><4>>.
    Found 1-bit register for signal <mst_reg<9><3>>.
    Found 1-bit register for signal <mst_reg<9><2>>.
    Found 1-bit register for signal <mst_reg<9><1>>.
    Found 1-bit register for signal <mst_reg<9><0>>.
    Found 1-bit register for signal <mst_reg<10><7>>.
    Found 1-bit register for signal <mst_reg<10><6>>.
    Found 1-bit register for signal <mst_reg<10><5>>.
    Found 1-bit register for signal <mst_reg<10><4>>.
    Found 1-bit register for signal <mst_reg<10><3>>.
    Found 1-bit register for signal <mst_reg<10><2>>.
    Found 1-bit register for signal <mst_reg<10><1>>.
    Found 1-bit register for signal <mst_reg<10><0>>.
    Found 1-bit register for signal <mst_reg<11><7>>.
    Found 1-bit register for signal <mst_reg<11><6>>.
    Found 1-bit register for signal <mst_reg<11><5>>.
    Found 1-bit register for signal <mst_reg<11><4>>.
    Found 1-bit register for signal <mst_reg<11><3>>.
    Found 1-bit register for signal <mst_reg<11><2>>.
    Found 1-bit register for signal <mst_reg<11><1>>.
    Found 1-bit register for signal <mst_reg<11><0>>.
    Found 1-bit register for signal <mst_reg<12><7>>.
    Found 1-bit register for signal <mst_reg<12><6>>.
    Found 1-bit register for signal <mst_reg<12><5>>.
    Found 1-bit register for signal <mst_reg<12><4>>.
    Found 1-bit register for signal <mst_reg<12><3>>.
    Found 1-bit register for signal <mst_reg<12><2>>.
    Found 1-bit register for signal <mst_reg<12><1>>.
    Found 1-bit register for signal <mst_reg<12><0>>.
    Found 1-bit register for signal <mst_reg<13><7>>.
    Found 1-bit register for signal <mst_reg<13><6>>.
    Found 1-bit register for signal <mst_reg<13><5>>.
    Found 1-bit register for signal <mst_reg<13><4>>.
    Found 1-bit register for signal <mst_reg<13><3>>.
    Found 1-bit register for signal <mst_reg<13><2>>.
    Found 1-bit register for signal <mst_reg<13><1>>.
    Found 1-bit register for signal <mst_reg<13><0>>.
    Found 1-bit register for signal <mst_reg<14><7>>.
    Found 1-bit register for signal <mst_reg<14><6>>.
    Found 1-bit register for signal <mst_reg<14><5>>.
    Found 1-bit register for signal <mst_reg<14><4>>.
    Found 1-bit register for signal <mst_reg<14><3>>.
    Found 1-bit register for signal <mst_reg<14><2>>.
    Found 1-bit register for signal <mst_reg<14><1>>.
    Found 1-bit register for signal <mst_reg<14><0>>.
    Found 1-bit register for signal <mst_go>.
    Found 2-bit register for signal <mst_cmd_sm_state>.
    Found 1-bit register for signal <mst_cmd_sm_clr_go>.
    Found 1-bit register for signal <mst_cmd_sm_rd_req>.
    Found 32-bit register for signal <mst_cmd_sm_ip2bus_addr>.
    Found 4-bit register for signal <mst_cmd_sm_ip2bus_be>.
    Found 13-bit register for signal <mst_cmd_sm_xfer_length>.
    Found 1-bit register for signal <mst_cmd_sm_set_done>.
    Found 1-bit register for signal <mst_cmd_sm_set_error>.
    Found 1-bit register for signal <mst_cmd_sm_set_timeout>.
    Found 1-bit register for signal <mst_cmd_sm_busy>.
    Found 1-bit register for signal <mst_cmd_sm_start_rd_llink>.
    Found 1-bit register for signal <mst_llrd_sm_state>.
    Found 1-bit register for signal <mst_llrd_sm_dst_rdy>.
    Found 3-bit register for signal <mst_llwr_sm_state>.
    Found 1-bit register for signal <mst_llwr_sm_src_rdy>.
    Found 1-bit register for signal <mst_llwr_sm_sof>.
    Found 1-bit register for signal <mst_llwr_sm_eof>.
    Found 32-bit register for signal <mst_llwr_byte_cnt>.
    Found 1-bit register for signal <slv_reg0<31>>.
    Found finite state machine <FSM_2> for signal <mst_cmd_sm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | bus2ip_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <mst_cmd_sm_state[1]_GND_179_o_Mux_93_o> created at line 685.
    Found 1-bit 4-to-1 multiplexer for signal <mst_cmd_sm_state[1]_GND_179_o_Mux_94_o> created at line 685.
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_reset<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_wr_req<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_bus_lock<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_start_wr_llink<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
    Summary:
	inferred 275 D-type flip-flop(s).
	inferred 119 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <user_logic> synthesized.

Synthesizing Unit <fill_fifo_fsm>.
    Related source file is "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/fill_fifo_fsm.v".
        NUM_BYTES_PER_PIXEL = 2
        RESET_fill_fifo = 3'b000
        BEGIN_fill_fifo = 3'b001
        IDLE_fill_fifo = 3'b010
        DONE_HALF_fill_fifo = 3'b011
        DONE_LINE_fill_fifo = 3'b100
        HALF_FIFO = 32'b00000000000000000000000100000000
WARNING:Xst:647 - Input <LINE_STRIDE<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <hsync_reg>.
    Found 1-bit register for signal <vsync_reg>.
    Found 1-bit register for signal <go_fill_fifo>.
    Found 3-bit register for signal <fill_fifo_fsm_state>.
    Found 32-bit register for signal <ddr_addr_to_read>.
    Found 1-bit register for signal <start_fill_fifo_reg>.
    Found 32-bit adder for signal <ddr_addr_to_read[31]_addr_inc[31]_add_3_OUT> created at line 62.
    Found 8x1-bit Read Only RAM for signal <go_fill_fifo_next>
    WARNING:Xst:2404 -  FFs/Latches <half_full_reg<0:0>> (without init value) have a constant value of 0 in block <fill_fifo_fsm>.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <_i000013> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <fill_fifo_fsm> synthesized.

Synthesizing Unit <hdmi_core>.
    Related source file is "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/hdmi_core.v".
        NUM_BYTES_PER_PIXEL = 2
        HRES = 640
INFO:Xst:3210 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/hdmi_core.v" line 76: Output port <toggle_O> of the instance <pulse_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/hdmi_core.v" line 76: Output port <posedge_O> of the instance <pulse_gen_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <hsync_d2>.
    Found 1-bit register for signal <vsync_d2>.
    Found 1-bit register for signal <hsync_d1>.
    Found 1-bit register for signal <vsync_d1>.
    Found 1-bit register for signal <active_video_d2>.
    Found 1-bit register for signal <active_video_d1>.
    Found 32-bit register for signal <video_data_d1>.
    Found 16-bit register for signal <hcnt>.
    Found 16-bit register for signal <vcnt>.
    Found 17-bit subtractor for signal <GND_181_o_GND_181_o_sub_16_OUT> created at line 74.
    Found 32-bit subtractor for signal <GND_181_o_GND_181_o_sub_17_OUT> created at line 74.
    Found 16-bit adder for signal <hcnt[15]_GND_181_o_add_30_OUT> created at line 162.
    Found 16-bit adder for signal <vcnt[15]_GND_181_o_add_32_OUT> created at line 167.
    Found 16-bit comparator greater for signal <hcnt[15]_hsr[15]_LessThan_1_o> created at line 47
    Found 16-bit comparator greater for signal <vcnt[15]_vsr[15]_LessThan_2_o> created at line 48
    Found 16-bit comparator lessequal for signal <n0005> created at line 49
    Found 16-bit comparator greater for signal <hcnt[15]_hfpr[15]_LessThan_4_o> created at line 49
    Found 16-bit comparator lessequal for signal <n0010> created at line 50
    Found 16-bit comparator greater for signal <vbpr[15]_vcnt[15]_LessThan_13_o> created at line 72
    Found 16-bit comparator greater for signal <vcnt[15]_vfpr[15]_LessThan_14_o> created at line 72
    Found 16-bit comparator greater for signal <hcnt[15]_htr[15]_LessThan_30_o> created at line 161
    Found 16-bit comparator greater for signal <vcnt[15]_vtr[15]_LessThan_32_o> created at line 166
    WARNING:Xst:2404 -  FFs/Latches <hsr<1:9>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <hsr<9:10>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <hsr<10:14>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <hfpr<1:6>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <hfpr<6:7>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <hfpr<7:9>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <hfpr<9:10>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <hfpr<10:12>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <hbpr<1:8>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <hbpr<8:8>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <hbpr<8:9>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <hbpr<9:10>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <hbpr<10:12>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vtr<1:6>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vtr<6:6>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vtr<6:10>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vtr<10:11>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vtr<11:11>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vtr<11:11>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vsr<1:14>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vsr<14:14>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vsr<14:14>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vfpr<1:6>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vfpr<6:6>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vfpr<6:10>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vfpr<10:10>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vfpr<10:10>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vfpr<10:11>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vbpr<1:10>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vbpr<10:10>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vbpr<10:10>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vbpr<10:10>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vbpr<10:10>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <vbpr<10:11>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <polarity<0:0>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <htr<1:6>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <htr<6:7>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <htr<7:8>> (without init value) have a constant value of 0 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <htr<8:8>> (without init value) have a constant value of 1 in block <hdmi_core>.
    WARNING:Xst:2404 -  FFs/Latches <htr<8:12>> (without init value) have a constant value of 0 in block <hdmi_core>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <hdmi_core> synthesized.

Synthesizing Unit <pulse_gen>.
    Related source file is "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/pulse_gen.v".
        NUM = 3
    Found 3-bit register for signal <toggle_O>.
    Found 3-bit register for signal <posedge_O>.
    Found 3-bit register for signal <negedge_O>.
    Found 3-bit register for signal <prev>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <pulse_gen> synthesized.

Synthesizing Unit <dvi_out_native>.
    Related source file is "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_out_native.v".
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <tmdsclkint>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dvi_out_native> synthesized.

Synthesizing Unit <dvi_encoder>.
    Related source file is "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_encoder.v".
    Summary:
	no macro.
Unit <dvi_encoder> synthesized.

Synthesizing Unit <encode>.
    Related source file is "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/encode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 10-bit register for signal <dout>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <din_q>.
    Found 4-bit register for signal <n1q_m>.
    Found 4-bit register for signal <n0q_m>.
    Found 1-bit register for signal <de_q>.
    Found 1-bit register for signal <de_reg>.
    Found 1-bit register for signal <c0_q>.
    Found 1-bit register for signal <c0_reg>.
    Found 1-bit register for signal <c1_q>.
    Found 1-bit register for signal <c1_reg>.
    Found 9-bit register for signal <q_m_reg>.
    Found 4-bit register for signal <n1d>.
    Found 4-bit subtractor for signal <PWR_78_o_BUS_0017_sub_29_OUT> created at line 110.
    Found 5-bit subtractor for signal <n0233> created at line 169.
    Found 5-bit subtractor for signal <n0235> created at line 175.
    Found 5-bit subtractor for signal <n0236> created at line 175.
    Found 2-bit adder for signal <n0183[1:0]> created at line 66.
    Found 3-bit adder for signal <n0186[2:0]> created at line 66.
    Found 2-bit adder for signal <n0204[1:0]> created at line 109.
    Found 3-bit adder for signal <n0207[2:0]> created at line 109.
    Found 5-bit adder for signal <n0232> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_186_o_add_47_OUT> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_186_o_add_50_OUT> created at line 175.
    Found 4-bit adder for signal <_n0248> created at line 66.
    Found 4-bit adder for signal <_n0249> created at line 66.
    Found 4-bit adder for signal <_n0250> created at line 66.
    Found 4-bit adder for signal <_n0251> created at line 66.
    Found 4-bit adder for signal <BUS_0003_GND_186_o_add_7_OUT> created at line 66.
    Found 4-bit adder for signal <_n0253> created at line 109.
    Found 4-bit adder for signal <_n0254> created at line 109.
    Found 4-bit adder for signal <_n0255> created at line 109.
    Found 4-bit adder for signal <_n0256> created at line 109.
    Found 4-bit adder for signal <BUS_0010_GND_186_o_add_20_OUT> created at line 109.
    Found 5-bit adder for signal <cnt[4]_GND_186_o_sub_41_OUT> created at line 162.
    Found 5-bit adder for signal <cnt[4]_GND_186_o_sub_43_OUT> created at line 162.
    Found 4x10-bit Read Only RAM for signal <c1_reg_PWR_78_o_wide_mux_53_OUT>
    Found 4-bit comparator greater for signal <GND_186_o_n1d[3]_LessThan_11_o> created at line 77
    Found 4-bit comparator equal for signal <n1q_m[3]_n0q_m[3]_equal_33_o> created at line 121
    Found 4-bit comparator greater for signal <n0q_m[3]_n1q_m[3]_LessThan_34_o> created at line 125
    Found 4-bit comparator greater for signal <n1q_m[3]_n0q_m[3]_LessThan_35_o> created at line 125
    Summary:
	inferred   1 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <encode> synthesized.

Synthesizing Unit <convert_30to15_fifo>.
    Related source file is "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/convert_30to15_fifo.v".
        ADDR0 = 4'b0000
        ADDR1 = 4'b0001
        ADDR2 = 4'b0010
        ADDR3 = 4'b0011
        ADDR4 = 4'b0100
        ADDR5 = 4'b0101
        ADDR6 = 4'b0110
        ADDR7 = 4'b0111
        ADDR8 = 4'b1000
        ADDR9 = 4'b1001
        ADDR10 = 4'b1010
        ADDR11 = 4'b1011
        ADDR12 = 4'b1100
        ADDR13 = 4'b1101
        ADDR14 = 4'b1110
        ADDR15 = 4'b1111
    Set property "ASYNC_REG = TRUE" for instance <fdp_rst>.
INFO:Xst:3210 - "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/convert_30to15_fifo.v" line 64: Output port <O_DATA_OUT> of the instance <fifo_u> is unconnected or connected to loadless signal.
    Found 16x4-bit Read Only RAM for signal <wa_d>
    Found 16x4-bit Read Only RAM for signal <ra_d>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplexer(s).
Unit <convert_30to15_fifo> synthesized.

Synthesizing Unit <DRAM16XN>.
    Related source file is "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/DRAM16XN.v".
        data_width = 30
    Summary:
	no macro.
Unit <DRAM16XN> synthesized.

Synthesizing Unit <serdes_n_to_1>.
    Related source file is "C:/fpga/XPS/IP1_VideoIn/pcores/hdmi_out_v1_00_a/hdl/verilog/serdes_n_to_1.v".
        SF = 5
    Summary:
	no macro.
Unit <serdes_n_to_1> synthesized.

Synthesizing Unit <srl_fifo_f_3>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 32
        C_DEPTH = 640
        C_FAMILY = "nofamily"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_3> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_3>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 32
        C_DEPTH = 640
        C_FAMILY = "nofamily"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 11-bit comparator lessequal for signal <n0023> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_3> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 11
        C_FAMILY = "nofamily"
    Found 11-bit register for signal <cnt_i>.
    Found 11-bit adder for signal <n0029> created at line 261.
    Found 11-bit adder for signal <cnt_i_p1> created at line 261.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <cntr_incr_decr_addn_f_2> synthesized.

Synthesizing Unit <dynshreg_f_3>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 640
        C_DWIDTH = 32
        C_FAMILY = "nofamily"
    Found 32-bit register for signal <INFERRED_GEN.data<1>>.
    Found 32-bit register for signal <INFERRED_GEN.data<2>>.
    Found 32-bit register for signal <INFERRED_GEN.data<3>>.
    Found 32-bit register for signal <INFERRED_GEN.data<4>>.
    Found 32-bit register for signal <INFERRED_GEN.data<5>>.
    Found 32-bit register for signal <INFERRED_GEN.data<6>>.
    Found 32-bit register for signal <INFERRED_GEN.data<7>>.
    Found 32-bit register for signal <INFERRED_GEN.data<8>>.
    Found 32-bit register for signal <INFERRED_GEN.data<9>>.
    Found 32-bit register for signal <INFERRED_GEN.data<10>>.
    Found 32-bit register for signal <INFERRED_GEN.data<11>>.
    Found 32-bit register for signal <INFERRED_GEN.data<12>>.
    Found 32-bit register for signal <INFERRED_GEN.data<13>>.
    Found 32-bit register for signal <INFERRED_GEN.data<14>>.
    Found 32-bit register for signal <INFERRED_GEN.data<15>>.
    Found 32-bit register for signal <INFERRED_GEN.data<16>>.
    Found 32-bit register for signal <INFERRED_GEN.data<17>>.
    Found 32-bit register for signal <INFERRED_GEN.data<18>>.
    Found 32-bit register for signal <INFERRED_GEN.data<19>>.
    Found 32-bit register for signal <INFERRED_GEN.data<20>>.
    Found 32-bit register for signal <INFERRED_GEN.data<21>>.
    Found 32-bit register for signal <INFERRED_GEN.data<22>>.
    Found 32-bit register for signal <INFERRED_GEN.data<23>>.
    Found 32-bit register for signal <INFERRED_GEN.data<24>>.
    Found 32-bit register for signal <INFERRED_GEN.data<25>>.
    Found 32-bit register for signal <INFERRED_GEN.data<26>>.
    Found 32-bit register for signal <INFERRED_GEN.data<27>>.
    Found 32-bit register for signal <INFERRED_GEN.data<28>>.
    Found 32-bit register for signal <INFERRED_GEN.data<29>>.
    Found 32-bit register for signal <INFERRED_GEN.data<30>>.
    Found 32-bit register for signal <INFERRED_GEN.data<31>>.
    Found 32-bit register for signal <INFERRED_GEN.data<32>>.
    Found 32-bit register for signal <INFERRED_GEN.data<33>>.
    Found 32-bit register for signal <INFERRED_GEN.data<34>>.
    Found 32-bit register for signal <INFERRED_GEN.data<35>>.
    Found 32-bit register for signal <INFERRED_GEN.data<36>>.
    Found 32-bit register for signal <INFERRED_GEN.data<37>>.
    Found 32-bit register for signal <INFERRED_GEN.data<38>>.
    Found 32-bit register for signal <INFERRED_GEN.data<39>>.
    Found 32-bit register for signal <INFERRED_GEN.data<40>>.
    Found 32-bit register for signal <INFERRED_GEN.data<41>>.
    Found 32-bit register for signal <INFERRED_GEN.data<42>>.
    Found 32-bit register for signal <INFERRED_GEN.data<43>>.
    Found 32-bit register for signal <INFERRED_GEN.data<44>>.
    Found 32-bit register for signal <INFERRED_GEN.data<45>>.
    Found 32-bit register for signal <INFERRED_GEN.data<46>>.
    Found 32-bit register for signal <INFERRED_GEN.data<47>>.
    Found 32-bit register for signal <INFERRED_GEN.data<48>>.
    Found 32-bit register for signal <INFERRED_GEN.data<49>>.
    Found 32-bit register for signal <INFERRED_GEN.data<50>>.
    Found 32-bit register for signal <INFERRED_GEN.data<51>>.
    Found 32-bit register for signal <INFERRED_GEN.data<52>>.
    Found 32-bit register for signal <INFERRED_GEN.data<53>>.
    Found 32-bit register for signal <INFERRED_GEN.data<54>>.
    Found 32-bit register for signal <INFERRED_GEN.data<55>>.
    Found 32-bit register for signal <INFERRED_GEN.data<56>>.
    Found 32-bit register for signal <INFERRED_GEN.data<57>>.
    Found 32-bit register for signal <INFERRED_GEN.data<58>>.
    Found 32-bit register for signal <INFERRED_GEN.data<59>>.
    Found 32-bit register for signal <INFERRED_GEN.data<60>>.
    Found 32-bit register for signal <INFERRED_GEN.data<61>>.
    Found 32-bit register for signal <INFERRED_GEN.data<62>>.
    Found 32-bit register for signal <INFERRED_GEN.data<63>>.
    Found 32-bit register for signal <INFERRED_GEN.data<64>>.
    Found 32-bit register for signal <INFERRED_GEN.data<65>>.
    Found 32-bit register for signal <INFERRED_GEN.data<66>>.
    Found 32-bit register for signal <INFERRED_GEN.data<67>>.
    Found 32-bit register for signal <INFERRED_GEN.data<68>>.
    Found 32-bit register for signal <INFERRED_GEN.data<69>>.
    Found 32-bit register for signal <INFERRED_GEN.data<70>>.
    Found 32-bit register for signal <INFERRED_GEN.data<71>>.
    Found 32-bit register for signal <INFERRED_GEN.data<72>>.
    Found 32-bit register for signal <INFERRED_GEN.data<73>>.
    Found 32-bit register for signal <INFERRED_GEN.data<74>>.
    Found 32-bit register for signal <INFERRED_GEN.data<75>>.
    Found 32-bit register for signal <INFERRED_GEN.data<76>>.
    Found 32-bit register for signal <INFERRED_GEN.data<77>>.
    Found 32-bit register for signal <INFERRED_GEN.data<78>>.
    Found 32-bit register for signal <INFERRED_GEN.data<79>>.
    Found 32-bit register for signal <INFERRED_GEN.data<80>>.
    Found 32-bit register for signal <INFERRED_GEN.data<81>>.
    Found 32-bit register for signal <INFERRED_GEN.data<82>>.
    Found 32-bit register for signal <INFERRED_GEN.data<83>>.
    Found 32-bit register for signal <INFERRED_GEN.data<84>>.
    Found 32-bit register for signal <INFERRED_GEN.data<85>>.
    Found 32-bit register for signal <INFERRED_GEN.data<86>>.
    Found 32-bit register for signal <INFERRED_GEN.data<87>>.
    Found 32-bit register for signal <INFERRED_GEN.data<88>>.
    Found 32-bit register for signal <INFERRED_GEN.data<89>>.
    Found 32-bit register for signal <INFERRED_GEN.data<90>>.
    Found 32-bit register for signal <INFERRED_GEN.data<91>>.
    Found 32-bit register for signal <INFERRED_GEN.data<92>>.
    Found 32-bit register for signal <INFERRED_GEN.data<93>>.
    Found 32-bit register for signal <INFERRED_GEN.data<94>>.
    Found 32-bit register for signal <INFERRED_GEN.data<95>>.
    Found 32-bit register for signal <INFERRED_GEN.data<96>>.
    Found 32-bit register for signal <INFERRED_GEN.data<97>>.
    Found 32-bit register for signal <INFERRED_GEN.data<98>>.
    Found 32-bit register for signal <INFERRED_GEN.data<99>>.
    Found 32-bit register for signal <INFERRED_GEN.data<100>>.
    Found 32-bit register for signal <INFERRED_GEN.data<101>>.
    Found 32-bit register for signal <INFERRED_GEN.data<102>>.
    Found 32-bit register for signal <INFERRED_GEN.data<103>>.
    Found 32-bit register for signal <INFERRED_GEN.data<104>>.
    Found 32-bit register for signal <INFERRED_GEN.data<105>>.
    Found 32-bit register for signal <INFERRED_GEN.data<106>>.
    Found 32-bit register for signal <INFERRED_GEN.data<107>>.
    Found 32-bit register for signal <INFERRED_GEN.data<108>>.
    Found 32-bit register for signal <INFERRED_GEN.data<109>>.
    Found 32-bit register for signal <INFERRED_GEN.data<110>>.
    Found 32-bit register for signal <INFERRED_GEN.data<111>>.
    Found 32-bit register for signal <INFERRED_GEN.data<112>>.
    Found 32-bit register for signal <INFERRED_GEN.data<113>>.
    Found 32-bit register for signal <INFERRED_GEN.data<114>>.
    Found 32-bit register for signal <INFERRED_GEN.data<115>>.
    Found 32-bit register for signal <INFERRED_GEN.data<116>>.
    Found 32-bit register for signal <INFERRED_GEN.data<117>>.
    Found 32-bit register for signal <INFERRED_GEN.data<118>>.
    Found 32-bit register for signal <INFERRED_GEN.data<119>>.
    Found 32-bit register for signal <INFERRED_GEN.data<120>>.
    Found 32-bit register for signal <INFERRED_GEN.data<121>>.
    Found 32-bit register for signal <INFERRED_GEN.data<122>>.
    Found 32-bit register for signal <INFERRED_GEN.data<123>>.
    Found 32-bit register for signal <INFERRED_GEN.data<124>>.
    Found 32-bit register for signal <INFERRED_GEN.data<125>>.
    Found 32-bit register for signal <INFERRED_GEN.data<126>>.
    Found 32-bit register for signal <INFERRED_GEN.data<127>>.
    Found 32-bit register for signal <INFERRED_GEN.data<128>>.
    Found 32-bit register for signal <INFERRED_GEN.data<129>>.
    Found 32-bit register for signal <INFERRED_GEN.data<130>>.
    Found 32-bit register for signal <INFERRED_GEN.data<131>>.
    Found 32-bit register for signal <INFERRED_GEN.data<132>>.
    Found 32-bit register for signal <INFERRED_GEN.data<133>>.
    Found 32-bit register for signal <INFERRED_GEN.data<134>>.
    Found 32-bit register for signal <INFERRED_GEN.data<135>>.
    Found 32-bit register for signal <INFERRED_GEN.data<136>>.
    Found 32-bit register for signal <INFERRED_GEN.data<137>>.
    Found 32-bit register for signal <INFERRED_GEN.data<138>>.
    Found 32-bit register for signal <INFERRED_GEN.data<139>>.
    Found 32-bit register for signal <INFERRED_GEN.data<140>>.
    Found 32-bit register for signal <INFERRED_GEN.data<141>>.
    Found 32-bit register for signal <INFERRED_GEN.data<142>>.
    Found 32-bit register for signal <INFERRED_GEN.data<143>>.
    Found 32-bit register for signal <INFERRED_GEN.data<144>>.
    Found 32-bit register for signal <INFERRED_GEN.data<145>>.
    Found 32-bit register for signal <INFERRED_GEN.data<146>>.
    Found 32-bit register for signal <INFERRED_GEN.data<147>>.
    Found 32-bit register for signal <INFERRED_GEN.data<148>>.
    Found 32-bit register for signal <INFERRED_GEN.data<149>>.
    Found 32-bit register for signal <INFERRED_GEN.data<150>>.
    Found 32-bit register for signal <INFERRED_GEN.data<151>>.
    Found 32-bit register for signal <INFERRED_GEN.data<152>>.
    Found 32-bit register for signal <INFERRED_GEN.data<153>>.
    Found 32-bit register for signal <INFERRED_GEN.data<154>>.
    Found 32-bit register for signal <INFERRED_GEN.data<155>>.
    Found 32-bit register for signal <INFERRED_GEN.data<156>>.
    Found 32-bit register for signal <INFERRED_GEN.data<157>>.
    Found 32-bit register for signal <INFERRED_GEN.data<158>>.
    Found 32-bit register for signal <INFERRED_GEN.data<159>>.
    Found 32-bit register for signal <INFERRED_GEN.data<160>>.
    Found 32-bit register for signal <INFERRED_GEN.data<161>>.
    Found 32-bit register for signal <INFERRED_GEN.data<162>>.
    Found 32-bit register for signal <INFERRED_GEN.data<163>>.
    Found 32-bit register for signal <INFERRED_GEN.data<164>>.
    Found 32-bit register for signal <INFERRED_GEN.data<165>>.
    Found 32-bit register for signal <INFERRED_GEN.data<166>>.
    Found 32-bit register for signal <INFERRED_GEN.data<167>>.
    Found 32-bit register for signal <INFERRED_GEN.data<168>>.
    Found 32-bit register for signal <INFERRED_GEN.data<169>>.
    Found 32-bit register for signal <INFERRED_GEN.data<170>>.
    Found 32-bit register for signal <INFERRED_GEN.data<171>>.
    Found 32-bit register for signal <INFERRED_GEN.data<172>>.
    Found 32-bit register for signal <INFERRED_GEN.data<173>>.
    Found 32-bit register for signal <INFERRED_GEN.data<174>>.
    Found 32-bit register for signal <INFERRED_GEN.data<175>>.
    Found 32-bit register for signal <INFERRED_GEN.data<176>>.
    Found 32-bit register for signal <INFERRED_GEN.data<177>>.
    Found 32-bit register for signal <INFERRED_GEN.data<178>>.
    Found 32-bit register for signal <INFERRED_GEN.data<179>>.
    Found 32-bit register for signal <INFERRED_GEN.data<180>>.
    Found 32-bit register for signal <INFERRED_GEN.data<181>>.
    Found 32-bit register for signal <INFERRED_GEN.data<182>>.
    Found 32-bit register for signal <INFERRED_GEN.data<183>>.
    Found 32-bit register for signal <INFERRED_GEN.data<184>>.
    Found 32-bit register for signal <INFERRED_GEN.data<185>>.
    Found 32-bit register for signal <INFERRED_GEN.data<186>>.
    Found 32-bit register for signal <INFERRED_GEN.data<187>>.
    Found 32-bit register for signal <INFERRED_GEN.data<188>>.
    Found 32-bit register for signal <INFERRED_GEN.data<189>>.
    Found 32-bit register for signal <INFERRED_GEN.data<190>>.
    Found 32-bit register for signal <INFERRED_GEN.data<191>>.
    Found 32-bit register for signal <INFERRED_GEN.data<192>>.
    Found 32-bit register for signal <INFERRED_GEN.data<193>>.
    Found 32-bit register for signal <INFERRED_GEN.data<194>>.
    Found 32-bit register for signal <INFERRED_GEN.data<195>>.
    Found 32-bit register for signal <INFERRED_GEN.data<196>>.
    Found 32-bit register for signal <INFERRED_GEN.data<197>>.
    Found 32-bit register for signal <INFERRED_GEN.data<198>>.
    Found 32-bit register for signal <INFERRED_GEN.data<199>>.
    Found 32-bit register for signal <INFERRED_GEN.data<200>>.
    Found 32-bit register for signal <INFERRED_GEN.data<201>>.
    Found 32-bit register for signal <INFERRED_GEN.data<202>>.
    Found 32-bit register for signal <INFERRED_GEN.data<203>>.
    Found 32-bit register for signal <INFERRED_GEN.data<204>>.
    Found 32-bit register for signal <INFERRED_GEN.data<205>>.
    Found 32-bit register for signal <INFERRED_GEN.data<206>>.
    Found 32-bit register for signal <INFERRED_GEN.data<207>>.
    Found 32-bit register for signal <INFERRED_GEN.data<208>>.
    Found 32-bit register for signal <INFERRED_GEN.data<209>>.
    Found 32-bit register for signal <INFERRED_GEN.data<210>>.
    Found 32-bit register for signal <INFERRED_GEN.data<211>>.
    Found 32-bit register for signal <INFERRED_GEN.data<212>>.
    Found 32-bit register for signal <INFERRED_GEN.data<213>>.
    Found 32-bit register for signal <INFERRED_GEN.data<214>>.
    Found 32-bit register for signal <INFERRED_GEN.data<215>>.
    Found 32-bit register for signal <INFERRED_GEN.data<216>>.
    Found 32-bit register for signal <INFERRED_GEN.data<217>>.
    Found 32-bit register for signal <INFERRED_GEN.data<218>>.
    Found 32-bit register for signal <INFERRED_GEN.data<219>>.
    Found 32-bit register for signal <INFERRED_GEN.data<220>>.
    Found 32-bit register for signal <INFERRED_GEN.data<221>>.
    Found 32-bit register for signal <INFERRED_GEN.data<222>>.
    Found 32-bit register for signal <INFERRED_GEN.data<223>>.
    Found 32-bit register for signal <INFERRED_GEN.data<224>>.
    Found 32-bit register for signal <INFERRED_GEN.data<225>>.
    Found 32-bit register for signal <INFERRED_GEN.data<226>>.
    Found 32-bit register for signal <INFERRED_GEN.data<227>>.
    Found 32-bit register for signal <INFERRED_GEN.data<228>>.
    Found 32-bit register for signal <INFERRED_GEN.data<229>>.
    Found 32-bit register for signal <INFERRED_GEN.data<230>>.
    Found 32-bit register for signal <INFERRED_GEN.data<231>>.
    Found 32-bit register for signal <INFERRED_GEN.data<232>>.
    Found 32-bit register for signal <INFERRED_GEN.data<233>>.
    Found 32-bit register for signal <INFERRED_GEN.data<234>>.
    Found 32-bit register for signal <INFERRED_GEN.data<235>>.
    Found 32-bit register for signal <INFERRED_GEN.data<236>>.
    Found 32-bit register for signal <INFERRED_GEN.data<237>>.
    Found 32-bit register for signal <INFERRED_GEN.data<238>>.
    Found 32-bit register for signal <INFERRED_GEN.data<239>>.
    Found 32-bit register for signal <INFERRED_GEN.data<240>>.
    Found 32-bit register for signal <INFERRED_GEN.data<241>>.
    Found 32-bit register for signal <INFERRED_GEN.data<242>>.
    Found 32-bit register for signal <INFERRED_GEN.data<243>>.
    Found 32-bit register for signal <INFERRED_GEN.data<244>>.
    Found 32-bit register for signal <INFERRED_GEN.data<245>>.
    Found 32-bit register for signal <INFERRED_GEN.data<246>>.
    Found 32-bit register for signal <INFERRED_GEN.data<247>>.
    Found 32-bit register for signal <INFERRED_GEN.data<248>>.
    Found 32-bit register for signal <INFERRED_GEN.data<249>>.
    Found 32-bit register for signal <INFERRED_GEN.data<250>>.
    Found 32-bit register for signal <INFERRED_GEN.data<251>>.
    Found 32-bit register for signal <INFERRED_GEN.data<252>>.
    Found 32-bit register for signal <INFERRED_GEN.data<253>>.
    Found 32-bit register for signal <INFERRED_GEN.data<254>>.
    Found 32-bit register for signal <INFERRED_GEN.data<255>>.
    Found 32-bit register for signal <INFERRED_GEN.data<256>>.
    Found 32-bit register for signal <INFERRED_GEN.data<257>>.
    Found 32-bit register for signal <INFERRED_GEN.data<258>>.
    Found 32-bit register for signal <INFERRED_GEN.data<259>>.
    Found 32-bit register for signal <INFERRED_GEN.data<260>>.
    Found 32-bit register for signal <INFERRED_GEN.data<261>>.
    Found 32-bit register for signal <INFERRED_GEN.data<262>>.
    Found 32-bit register for signal <INFERRED_GEN.data<263>>.
    Found 32-bit register for signal <INFERRED_GEN.data<264>>.
    Found 32-bit register for signal <INFERRED_GEN.data<265>>.
    Found 32-bit register for signal <INFERRED_GEN.data<266>>.
    Found 32-bit register for signal <INFERRED_GEN.data<267>>.
    Found 32-bit register for signal <INFERRED_GEN.data<268>>.
    Found 32-bit register for signal <INFERRED_GEN.data<269>>.
    Found 32-bit register for signal <INFERRED_GEN.data<270>>.
    Found 32-bit register for signal <INFERRED_GEN.data<271>>.
    Found 32-bit register for signal <INFERRED_GEN.data<272>>.
    Found 32-bit register for signal <INFERRED_GEN.data<273>>.
    Found 32-bit register for signal <INFERRED_GEN.data<274>>.
    Found 32-bit register for signal <INFERRED_GEN.data<275>>.
    Found 32-bit register for signal <INFERRED_GEN.data<276>>.
    Found 32-bit register for signal <INFERRED_GEN.data<277>>.
    Found 32-bit register for signal <INFERRED_GEN.data<278>>.
    Found 32-bit register for signal <INFERRED_GEN.data<279>>.
    Found 32-bit register for signal <INFERRED_GEN.data<280>>.
    Found 32-bit register for signal <INFERRED_GEN.data<281>>.
    Found 32-bit register for signal <INFERRED_GEN.data<282>>.
    Found 32-bit register for signal <INFERRED_GEN.data<283>>.
    Found 32-bit register for signal <INFERRED_GEN.data<284>>.
    Found 32-bit register for signal <INFERRED_GEN.data<285>>.
    Found 32-bit register for signal <INFERRED_GEN.data<286>>.
    Found 32-bit register for signal <INFERRED_GEN.data<287>>.
    Found 32-bit register for signal <INFERRED_GEN.data<288>>.
    Found 32-bit register for signal <INFERRED_GEN.data<289>>.
    Found 32-bit register for signal <INFERRED_GEN.data<290>>.
    Found 32-bit register for signal <INFERRED_GEN.data<291>>.
    Found 32-bit register for signal <INFERRED_GEN.data<292>>.
    Found 32-bit register for signal <INFERRED_GEN.data<293>>.
    Found 32-bit register for signal <INFERRED_GEN.data<294>>.
    Found 32-bit register for signal <INFERRED_GEN.data<295>>.
    Found 32-bit register for signal <INFERRED_GEN.data<296>>.
    Found 32-bit register for signal <INFERRED_GEN.data<297>>.
    Found 32-bit register for signal <INFERRED_GEN.data<298>>.
    Found 32-bit register for signal <INFERRED_GEN.data<299>>.
    Found 32-bit register for signal <INFERRED_GEN.data<300>>.
    Found 32-bit register for signal <INFERRED_GEN.data<301>>.
    Found 32-bit register for signal <INFERRED_GEN.data<302>>.
    Found 32-bit register for signal <INFERRED_GEN.data<303>>.
    Found 32-bit register for signal <INFERRED_GEN.data<304>>.
    Found 32-bit register for signal <INFERRED_GEN.data<305>>.
    Found 32-bit register for signal <INFERRED_GEN.data<306>>.
    Found 32-bit register for signal <INFERRED_GEN.data<307>>.
    Found 32-bit register for signal <INFERRED_GEN.data<308>>.
    Found 32-bit register for signal <INFERRED_GEN.data<309>>.
    Found 32-bit register for signal <INFERRED_GEN.data<310>>.
    Found 32-bit register for signal <INFERRED_GEN.data<311>>.
    Found 32-bit register for signal <INFERRED_GEN.data<312>>.
    Found 32-bit register for signal <INFERRED_GEN.data<313>>.
    Found 32-bit register for signal <INFERRED_GEN.data<314>>.
    Found 32-bit register for signal <INFERRED_GEN.data<315>>.
    Found 32-bit register for signal <INFERRED_GEN.data<316>>.
    Found 32-bit register for signal <INFERRED_GEN.data<317>>.
    Found 32-bit register for signal <INFERRED_GEN.data<318>>.
    Found 32-bit register for signal <INFERRED_GEN.data<319>>.
    Found 32-bit register for signal <INFERRED_GEN.data<320>>.
    Found 32-bit register for signal <INFERRED_GEN.data<321>>.
    Found 32-bit register for signal <INFERRED_GEN.data<322>>.
    Found 32-bit register for signal <INFERRED_GEN.data<323>>.
    Found 32-bit register for signal <INFERRED_GEN.data<324>>.
    Found 32-bit register for signal <INFERRED_GEN.data<325>>.
    Found 32-bit register for signal <INFERRED_GEN.data<326>>.
    Found 32-bit register for signal <INFERRED_GEN.data<327>>.
    Found 32-bit register for signal <INFERRED_GEN.data<328>>.
    Found 32-bit register for signal <INFERRED_GEN.data<329>>.
    Found 32-bit register for signal <INFERRED_GEN.data<330>>.
    Found 32-bit register for signal <INFERRED_GEN.data<331>>.
    Found 32-bit register for signal <INFERRED_GEN.data<332>>.
    Found 32-bit register for signal <INFERRED_GEN.data<333>>.
    Found 32-bit register for signal <INFERRED_GEN.data<334>>.
    Found 32-bit register for signal <INFERRED_GEN.data<335>>.
    Found 32-bit register for signal <INFERRED_GEN.data<336>>.
    Found 32-bit register for signal <INFERRED_GEN.data<337>>.
    Found 32-bit register for signal <INFERRED_GEN.data<338>>.
    Found 32-bit register for signal <INFERRED_GEN.data<339>>.
    Found 32-bit register for signal <INFERRED_GEN.data<340>>.
    Found 32-bit register for signal <INFERRED_GEN.data<341>>.
    Found 32-bit register for signal <INFERRED_GEN.data<342>>.
    Found 32-bit register for signal <INFERRED_GEN.data<343>>.
    Found 32-bit register for signal <INFERRED_GEN.data<344>>.
    Found 32-bit register for signal <INFERRED_GEN.data<345>>.
    Found 32-bit register for signal <INFERRED_GEN.data<346>>.
    Found 32-bit register for signal <INFERRED_GEN.data<347>>.
    Found 32-bit register for signal <INFERRED_GEN.data<348>>.
    Found 32-bit register for signal <INFERRED_GEN.data<349>>.
    Found 32-bit register for signal <INFERRED_GEN.data<350>>.
    Found 32-bit register for signal <INFERRED_GEN.data<351>>.
    Found 32-bit register for signal <INFERRED_GEN.data<352>>.
    Found 32-bit register for signal <INFERRED_GEN.data<353>>.
    Found 32-bit register for signal <INFERRED_GEN.data<354>>.
    Found 32-bit register for signal <INFERRED_GEN.data<355>>.
    Found 32-bit register for signal <INFERRED_GEN.data<356>>.
    Found 32-bit register for signal <INFERRED_GEN.data<357>>.
    Found 32-bit register for signal <INFERRED_GEN.data<358>>.
    Found 32-bit register for signal <INFERRED_GEN.data<359>>.
    Found 32-bit register for signal <INFERRED_GEN.data<360>>.
    Found 32-bit register for signal <INFERRED_GEN.data<361>>.
    Found 32-bit register for signal <INFERRED_GEN.data<362>>.
    Found 32-bit register for signal <INFERRED_GEN.data<363>>.
    Found 32-bit register for signal <INFERRED_GEN.data<364>>.
    Found 32-bit register for signal <INFERRED_GEN.data<365>>.
    Found 32-bit register for signal <INFERRED_GEN.data<366>>.
    Found 32-bit register for signal <INFERRED_GEN.data<367>>.
    Found 32-bit register for signal <INFERRED_GEN.data<368>>.
    Found 32-bit register for signal <INFERRED_GEN.data<369>>.
    Found 32-bit register for signal <INFERRED_GEN.data<370>>.
    Found 32-bit register for signal <INFERRED_GEN.data<371>>.
    Found 32-bit register for signal <INFERRED_GEN.data<372>>.
    Found 32-bit register for signal <INFERRED_GEN.data<373>>.
    Found 32-bit register for signal <INFERRED_GEN.data<374>>.
    Found 32-bit register for signal <INFERRED_GEN.data<375>>.
    Found 32-bit register for signal <INFERRED_GEN.data<376>>.
    Found 32-bit register for signal <INFERRED_GEN.data<377>>.
    Found 32-bit register for signal <INFERRED_GEN.data<378>>.
    Found 32-bit register for signal <INFERRED_GEN.data<379>>.
    Found 32-bit register for signal <INFERRED_GEN.data<380>>.
    Found 32-bit register for signal <INFERRED_GEN.data<381>>.
    Found 32-bit register for signal <INFERRED_GEN.data<382>>.
    Found 32-bit register for signal <INFERRED_GEN.data<383>>.
    Found 32-bit register for signal <INFERRED_GEN.data<384>>.
    Found 32-bit register for signal <INFERRED_GEN.data<385>>.
    Found 32-bit register for signal <INFERRED_GEN.data<386>>.
    Found 32-bit register for signal <INFERRED_GEN.data<387>>.
    Found 32-bit register for signal <INFERRED_GEN.data<388>>.
    Found 32-bit register for signal <INFERRED_GEN.data<389>>.
    Found 32-bit register for signal <INFERRED_GEN.data<390>>.
    Found 32-bit register for signal <INFERRED_GEN.data<391>>.
    Found 32-bit register for signal <INFERRED_GEN.data<392>>.
    Found 32-bit register for signal <INFERRED_GEN.data<393>>.
    Found 32-bit register for signal <INFERRED_GEN.data<394>>.
    Found 32-bit register for signal <INFERRED_GEN.data<395>>.
    Found 32-bit register for signal <INFERRED_GEN.data<396>>.
    Found 32-bit register for signal <INFERRED_GEN.data<397>>.
    Found 32-bit register for signal <INFERRED_GEN.data<398>>.
    Found 32-bit register for signal <INFERRED_GEN.data<399>>.
    Found 32-bit register for signal <INFERRED_GEN.data<400>>.
    Found 32-bit register for signal <INFERRED_GEN.data<401>>.
    Found 32-bit register for signal <INFERRED_GEN.data<402>>.
    Found 32-bit register for signal <INFERRED_GEN.data<403>>.
    Found 32-bit register for signal <INFERRED_GEN.data<404>>.
    Found 32-bit register for signal <INFERRED_GEN.data<405>>.
    Found 32-bit register for signal <INFERRED_GEN.data<406>>.
    Found 32-bit register for signal <INFERRED_GEN.data<407>>.
    Found 32-bit register for signal <INFERRED_GEN.data<408>>.
    Found 32-bit register for signal <INFERRED_GEN.data<409>>.
    Found 32-bit register for signal <INFERRED_GEN.data<410>>.
    Found 32-bit register for signal <INFERRED_GEN.data<411>>.
    Found 32-bit register for signal <INFERRED_GEN.data<412>>.
    Found 32-bit register for signal <INFERRED_GEN.data<413>>.
    Found 32-bit register for signal <INFERRED_GEN.data<414>>.
    Found 32-bit register for signal <INFERRED_GEN.data<415>>.
    Found 32-bit register for signal <INFERRED_GEN.data<416>>.
    Found 32-bit register for signal <INFERRED_GEN.data<417>>.
    Found 32-bit register for signal <INFERRED_GEN.data<418>>.
    Found 32-bit register for signal <INFERRED_GEN.data<419>>.
    Found 32-bit register for signal <INFERRED_GEN.data<420>>.
    Found 32-bit register for signal <INFERRED_GEN.data<421>>.
    Found 32-bit register for signal <INFERRED_GEN.data<422>>.
    Found 32-bit register for signal <INFERRED_GEN.data<423>>.
    Found 32-bit register for signal <INFERRED_GEN.data<424>>.
    Found 32-bit register for signal <INFERRED_GEN.data<425>>.
    Found 32-bit register for signal <INFERRED_GEN.data<426>>.
    Found 32-bit register for signal <INFERRED_GEN.data<427>>.
    Found 32-bit register for signal <INFERRED_GEN.data<428>>.
    Found 32-bit register for signal <INFERRED_GEN.data<429>>.
    Found 32-bit register for signal <INFERRED_GEN.data<430>>.
    Found 32-bit register for signal <INFERRED_GEN.data<431>>.
    Found 32-bit register for signal <INFERRED_GEN.data<432>>.
    Found 32-bit register for signal <INFERRED_GEN.data<433>>.
    Found 32-bit register for signal <INFERRED_GEN.data<434>>.
    Found 32-bit register for signal <INFERRED_GEN.data<435>>.
    Found 32-bit register for signal <INFERRED_GEN.data<436>>.
    Found 32-bit register for signal <INFERRED_GEN.data<437>>.
    Found 32-bit register for signal <INFERRED_GEN.data<438>>.
    Found 32-bit register for signal <INFERRED_GEN.data<439>>.
    Found 32-bit register for signal <INFERRED_GEN.data<440>>.
    Found 32-bit register for signal <INFERRED_GEN.data<441>>.
    Found 32-bit register for signal <INFERRED_GEN.data<442>>.
    Found 32-bit register for signal <INFERRED_GEN.data<443>>.
    Found 32-bit register for signal <INFERRED_GEN.data<444>>.
    Found 32-bit register for signal <INFERRED_GEN.data<445>>.
    Found 32-bit register for signal <INFERRED_GEN.data<446>>.
    Found 32-bit register for signal <INFERRED_GEN.data<447>>.
    Found 32-bit register for signal <INFERRED_GEN.data<448>>.
    Found 32-bit register for signal <INFERRED_GEN.data<449>>.
    Found 32-bit register for signal <INFERRED_GEN.data<450>>.
    Found 32-bit register for signal <INFERRED_GEN.data<451>>.
    Found 32-bit register for signal <INFERRED_GEN.data<452>>.
    Found 32-bit register for signal <INFERRED_GEN.data<453>>.
    Found 32-bit register for signal <INFERRED_GEN.data<454>>.
    Found 32-bit register for signal <INFERRED_GEN.data<455>>.
    Found 32-bit register for signal <INFERRED_GEN.data<456>>.
    Found 32-bit register for signal <INFERRED_GEN.data<457>>.
    Found 32-bit register for signal <INFERRED_GEN.data<458>>.
    Found 32-bit register for signal <INFERRED_GEN.data<459>>.
    Found 32-bit register for signal <INFERRED_GEN.data<460>>.
    Found 32-bit register for signal <INFERRED_GEN.data<461>>.
    Found 32-bit register for signal <INFERRED_GEN.data<462>>.
    Found 32-bit register for signal <INFERRED_GEN.data<463>>.
    Found 32-bit register for signal <INFERRED_GEN.data<464>>.
    Found 32-bit register for signal <INFERRED_GEN.data<465>>.
    Found 32-bit register for signal <INFERRED_GEN.data<466>>.
    Found 32-bit register for signal <INFERRED_GEN.data<467>>.
    Found 32-bit register for signal <INFERRED_GEN.data<468>>.
    Found 32-bit register for signal <INFERRED_GEN.data<469>>.
    Found 32-bit register for signal <INFERRED_GEN.data<470>>.
    Found 32-bit register for signal <INFERRED_GEN.data<471>>.
    Found 32-bit register for signal <INFERRED_GEN.data<472>>.
    Found 32-bit register for signal <INFERRED_GEN.data<473>>.
    Found 32-bit register for signal <INFERRED_GEN.data<474>>.
    Found 32-bit register for signal <INFERRED_GEN.data<475>>.
    Found 32-bit register for signal <INFERRED_GEN.data<476>>.
    Found 32-bit register for signal <INFERRED_GEN.data<477>>.
    Found 32-bit register for signal <INFERRED_GEN.data<478>>.
    Found 32-bit register for signal <INFERRED_GEN.data<479>>.
    Found 32-bit register for signal <INFERRED_GEN.data<480>>.
    Found 32-bit register for signal <INFERRED_GEN.data<481>>.
    Found 32-bit register for signal <INFERRED_GEN.data<482>>.
    Found 32-bit register for signal <INFERRED_GEN.data<483>>.
    Found 32-bit register for signal <INFERRED_GEN.data<484>>.
    Found 32-bit register for signal <INFERRED_GEN.data<485>>.
    Found 32-bit register for signal <INFERRED_GEN.data<486>>.
    Found 32-bit register for signal <INFERRED_GEN.data<487>>.
    Found 32-bit register for signal <INFERRED_GEN.data<488>>.
    Found 32-bit register for signal <INFERRED_GEN.data<489>>.
    Found 32-bit register for signal <INFERRED_GEN.data<490>>.
    Found 32-bit register for signal <INFERRED_GEN.data<491>>.
    Found 32-bit register for signal <INFERRED_GEN.data<492>>.
    Found 32-bit register for signal <INFERRED_GEN.data<493>>.
    Found 32-bit register for signal <INFERRED_GEN.data<494>>.
    Found 32-bit register for signal <INFERRED_GEN.data<495>>.
    Found 32-bit register for signal <INFERRED_GEN.data<496>>.
    Found 32-bit register for signal <INFERRED_GEN.data<497>>.
    Found 32-bit register for signal <INFERRED_GEN.data<498>>.
    Found 32-bit register for signal <INFERRED_GEN.data<499>>.
    Found 32-bit register for signal <INFERRED_GEN.data<500>>.
    Found 32-bit register for signal <INFERRED_GEN.data<501>>.
    Found 32-bit register for signal <INFERRED_GEN.data<502>>.
    Found 32-bit register for signal <INFERRED_GEN.data<503>>.
    Found 32-bit register for signal <INFERRED_GEN.data<504>>.
    Found 32-bit register for signal <INFERRED_GEN.data<505>>.
    Found 32-bit register for signal <INFERRED_GEN.data<506>>.
    Found 32-bit register for signal <INFERRED_GEN.data<507>>.
    Found 32-bit register for signal <INFERRED_GEN.data<508>>.
    Found 32-bit register for signal <INFERRED_GEN.data<509>>.
    Found 32-bit register for signal <INFERRED_GEN.data<510>>.
    Found 32-bit register for signal <INFERRED_GEN.data<511>>.
    Found 32-bit register for signal <INFERRED_GEN.data<512>>.
    Found 32-bit register for signal <INFERRED_GEN.data<513>>.
    Found 32-bit register for signal <INFERRED_GEN.data<514>>.
    Found 32-bit register for signal <INFERRED_GEN.data<515>>.
    Found 32-bit register for signal <INFERRED_GEN.data<516>>.
    Found 32-bit register for signal <INFERRED_GEN.data<517>>.
    Found 32-bit register for signal <INFERRED_GEN.data<518>>.
    Found 32-bit register for signal <INFERRED_GEN.data<519>>.
    Found 32-bit register for signal <INFERRED_GEN.data<520>>.
    Found 32-bit register for signal <INFERRED_GEN.data<521>>.
    Found 32-bit register for signal <INFERRED_GEN.data<522>>.
    Found 32-bit register for signal <INFERRED_GEN.data<523>>.
    Found 32-bit register for signal <INFERRED_GEN.data<524>>.
    Found 32-bit register for signal <INFERRED_GEN.data<525>>.
    Found 32-bit register for signal <INFERRED_GEN.data<526>>.
    Found 32-bit register for signal <INFERRED_GEN.data<527>>.
    Found 32-bit register for signal <INFERRED_GEN.data<528>>.
    Found 32-bit register for signal <INFERRED_GEN.data<529>>.
    Found 32-bit register for signal <INFERRED_GEN.data<530>>.
    Found 32-bit register for signal <INFERRED_GEN.data<531>>.
    Found 32-bit register for signal <INFERRED_GEN.data<532>>.
    Found 32-bit register for signal <INFERRED_GEN.data<533>>.
    Found 32-bit register for signal <INFERRED_GEN.data<534>>.
    Found 32-bit register for signal <INFERRED_GEN.data<535>>.
    Found 32-bit register for signal <INFERRED_GEN.data<536>>.
    Found 32-bit register for signal <INFERRED_GEN.data<537>>.
    Found 32-bit register for signal <INFERRED_GEN.data<538>>.
    Found 32-bit register for signal <INFERRED_GEN.data<539>>.
    Found 32-bit register for signal <INFERRED_GEN.data<540>>.
    Found 32-bit register for signal <INFERRED_GEN.data<541>>.
    Found 32-bit register for signal <INFERRED_GEN.data<542>>.
    Found 32-bit register for signal <INFERRED_GEN.data<543>>.
    Found 32-bit register for signal <INFERRED_GEN.data<544>>.
    Found 32-bit register for signal <INFERRED_GEN.data<545>>.
    Found 32-bit register for signal <INFERRED_GEN.data<546>>.
    Found 32-bit register for signal <INFERRED_GEN.data<547>>.
    Found 32-bit register for signal <INFERRED_GEN.data<548>>.
    Found 32-bit register for signal <INFERRED_GEN.data<549>>.
    Found 32-bit register for signal <INFERRED_GEN.data<550>>.
    Found 32-bit register for signal <INFERRED_GEN.data<551>>.
    Found 32-bit register for signal <INFERRED_GEN.data<552>>.
    Found 32-bit register for signal <INFERRED_GEN.data<553>>.
    Found 32-bit register for signal <INFERRED_GEN.data<554>>.
    Found 32-bit register for signal <INFERRED_GEN.data<555>>.
    Found 32-bit register for signal <INFERRED_GEN.data<556>>.
    Found 32-bit register for signal <INFERRED_GEN.data<557>>.
    Found 32-bit register for signal <INFERRED_GEN.data<558>>.
    Found 32-bit register for signal <INFERRED_GEN.data<559>>.
    Found 32-bit register for signal <INFERRED_GEN.data<560>>.
    Found 32-bit register for signal <INFERRED_GEN.data<561>>.
    Found 32-bit register for signal <INFERRED_GEN.data<562>>.
    Found 32-bit register for signal <INFERRED_GEN.data<563>>.
    Found 32-bit register for signal <INFERRED_GEN.data<564>>.
    Found 32-bit register for signal <INFERRED_GEN.data<565>>.
    Found 32-bit register for signal <INFERRED_GEN.data<566>>.
    Found 32-bit register for signal <INFERRED_GEN.data<567>>.
    Found 32-bit register for signal <INFERRED_GEN.data<568>>.
    Found 32-bit register for signal <INFERRED_GEN.data<569>>.
    Found 32-bit register for signal <INFERRED_GEN.data<570>>.
    Found 32-bit register for signal <INFERRED_GEN.data<571>>.
    Found 32-bit register for signal <INFERRED_GEN.data<572>>.
    Found 32-bit register for signal <INFERRED_GEN.data<573>>.
    Found 32-bit register for signal <INFERRED_GEN.data<574>>.
    Found 32-bit register for signal <INFERRED_GEN.data<575>>.
    Found 32-bit register for signal <INFERRED_GEN.data<576>>.
    Found 32-bit register for signal <INFERRED_GEN.data<577>>.
    Found 32-bit register for signal <INFERRED_GEN.data<578>>.
    Found 32-bit register for signal <INFERRED_GEN.data<579>>.
    Found 32-bit register for signal <INFERRED_GEN.data<580>>.
    Found 32-bit register for signal <INFERRED_GEN.data<581>>.
    Found 32-bit register for signal <INFERRED_GEN.data<582>>.
    Found 32-bit register for signal <INFERRED_GEN.data<583>>.
    Found 32-bit register for signal <INFERRED_GEN.data<584>>.
    Found 32-bit register for signal <INFERRED_GEN.data<585>>.
    Found 32-bit register for signal <INFERRED_GEN.data<586>>.
    Found 32-bit register for signal <INFERRED_GEN.data<587>>.
    Found 32-bit register for signal <INFERRED_GEN.data<588>>.
    Found 32-bit register for signal <INFERRED_GEN.data<589>>.
    Found 32-bit register for signal <INFERRED_GEN.data<590>>.
    Found 32-bit register for signal <INFERRED_GEN.data<591>>.
    Found 32-bit register for signal <INFERRED_GEN.data<592>>.
    Found 32-bit register for signal <INFERRED_GEN.data<593>>.
    Found 32-bit register for signal <INFERRED_GEN.data<594>>.
    Found 32-bit register for signal <INFERRED_GEN.data<595>>.
    Found 32-bit register for signal <INFERRED_GEN.data<596>>.
    Found 32-bit register for signal <INFERRED_GEN.data<597>>.
    Found 32-bit register for signal <INFERRED_GEN.data<598>>.
    Found 32-bit register for signal <INFERRED_GEN.data<599>>.
    Found 32-bit register for signal <INFERRED_GEN.data<600>>.
    Found 32-bit register for signal <INFERRED_GEN.data<601>>.
    Found 32-bit register for signal <INFERRED_GEN.data<602>>.
    Found 32-bit register for signal <INFERRED_GEN.data<603>>.
    Found 32-bit register for signal <INFERRED_GEN.data<604>>.
    Found 32-bit register for signal <INFERRED_GEN.data<605>>.
    Found 32-bit register for signal <INFERRED_GEN.data<606>>.
    Found 32-bit register for signal <INFERRED_GEN.data<607>>.
    Found 32-bit register for signal <INFERRED_GEN.data<608>>.
    Found 32-bit register for signal <INFERRED_GEN.data<609>>.
    Found 32-bit register for signal <INFERRED_GEN.data<610>>.
    Found 32-bit register for signal <INFERRED_GEN.data<611>>.
    Found 32-bit register for signal <INFERRED_GEN.data<612>>.
    Found 32-bit register for signal <INFERRED_GEN.data<613>>.
    Found 32-bit register for signal <INFERRED_GEN.data<614>>.
    Found 32-bit register for signal <INFERRED_GEN.data<615>>.
    Found 32-bit register for signal <INFERRED_GEN.data<616>>.
    Found 32-bit register for signal <INFERRED_GEN.data<617>>.
    Found 32-bit register for signal <INFERRED_GEN.data<618>>.
    Found 32-bit register for signal <INFERRED_GEN.data<619>>.
    Found 32-bit register for signal <INFERRED_GEN.data<620>>.
    Found 32-bit register for signal <INFERRED_GEN.data<621>>.
    Found 32-bit register for signal <INFERRED_GEN.data<622>>.
    Found 32-bit register for signal <INFERRED_GEN.data<623>>.
    Found 32-bit register for signal <INFERRED_GEN.data<624>>.
    Found 32-bit register for signal <INFERRED_GEN.data<625>>.
    Found 32-bit register for signal <INFERRED_GEN.data<626>>.
    Found 32-bit register for signal <INFERRED_GEN.data<627>>.
    Found 32-bit register for signal <INFERRED_GEN.data<628>>.
    Found 32-bit register for signal <INFERRED_GEN.data<629>>.
    Found 32-bit register for signal <INFERRED_GEN.data<630>>.
    Found 32-bit register for signal <INFERRED_GEN.data<631>>.
    Found 32-bit register for signal <INFERRED_GEN.data<632>>.
    Found 32-bit register for signal <INFERRED_GEN.data<633>>.
    Found 32-bit register for signal <INFERRED_GEN.data<634>>.
    Found 32-bit register for signal <INFERRED_GEN.data<635>>.
    Found 32-bit register for signal <INFERRED_GEN.data<636>>.
    Found 32-bit register for signal <INFERRED_GEN.data<637>>.
    Found 32-bit register for signal <INFERRED_GEN.data<638>>.
    Found 32-bit register for signal <INFERRED_GEN.data<639>>.
    Found 32-bit register for signal <INFERRED_GEN.data<0>>.
INFO:Xst:3019 - HDL ADVISOR - 32768 flip-flops were inferred for signal <INFERRED_GEN.data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 640-to-1 multiplexer for signal <Dout> created at line 367.
    Summary:
	inferred 20480 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dynshreg_f_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x4-bit single-port Read Only RAM                    : 2
 256x4-bit single-port Read Only RAM                   : 1
 4x10-bit single-port Read Only RAM                    : 3
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 94
 11-bit adder                                          : 2
 13-bit subtractor                                     : 1
 16-bit adder                                          : 6
 16-bit subtractor                                     : 2
 17-bit subtractor                                     : 1
 2-bit adder                                           : 6
 2-bit subtractor                                      : 1
 3-bit adder                                           : 6
 3-bit addsub                                          : 4
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 32
 4-bit subtractor                                      : 3
 5-bit adder                                           : 16
 5-bit subtractor                                      : 10
 8-bit subtractor                                      : 2
# Registers                                            : 1081
 1-bit register                                        : 334
 10-bit register                                       : 3
 11-bit register                                       : 1
 13-bit register                                       : 4
 16-bit register                                       : 7
 2-bit register                                        : 10
 3-bit register                                        : 12
 32-bit register                                       : 656
 4-bit register                                        : 37
 5-bit register                                        : 4
 6-bit register                                        : 2
 8-bit register                                        : 8
 9-bit register                                        : 3
# Comparators                                          : 47
 11-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 8
 16-bit comparator lessequal                           : 3
 3-bit comparator lessequal                            : 3
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 16
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
# Multiplexers                                         : 338
 1-bit 2-to-1 multiplexer                              : 263
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 4
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 21
 32-bit 640-to-1 multiplexer                           : 1
 4-bit 2-to-1 multiplexer                              : 11
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 3
# Xors                                                 : 50
 1-bit xor2                                            : 49
 3-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <axi_master_burst_cmd_status>.
The following registers are absorbed into counter <sig_tag_counter>: 1 register on signal <sig_tag_counter>.
Unit <axi_master_burst_cmd_status> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_pcc>.
The following registers are absorbed into accumulator <sig_btt_cntr>: 1 register on signal <sig_btt_cntr>.
The following registers are absorbed into counter <sig_addr_cntr_msh>: 1 register on signal <sig_addr_cntr_msh>.
Unit <axi_master_burst_pcc> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_rddata_cntl>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
Unit <axi_master_burst_rddata_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_stbs_set>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig_stbs_asserted<3:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 4-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0000",tstrb_in)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sig_stbs_asserted> |          |
    -----------------------------------------------------------------------
Unit <axi_master_burst_stbs_set> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_wr_status_cntl>.
The following registers are absorbed into counter <sig_wdc_statcnt>: 1 register on signal <sig_wdc_statcnt>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
Unit <axi_master_burst_wr_status_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_wrdata_cntl>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
Unit <axi_master_burst_wrdata_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <cntr_incr_decr_addn_f_2>.
The following registers are absorbed into accumulator <cnt_i>: 1 register on signal <cnt_i>.
Unit <cntr_incr_decr_addn_f_2> synthesized (advanced).

Synthesizing (advanced) Unit <convert_30to15_fifo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_wa_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wa_d>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ra_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ra>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ra_d>          |          |
    -----------------------------------------------------------------------
Unit <convert_30to15_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0010_GND_186_o_add_20_OUT_Madd1> :
 	<Madd__n0253> in block <encode>, 	<Madd__n0254> in block <encode>, 	<Madd__n0256_Madd> in block <encode>, 	<Madd_n0204[1:0]> in block <encode>, 	<Madd_BUS_0010_GND_186_o_add_20_OUT_Madd> in block <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0003_GND_186_o_add_7_OUT_Madd1> :
 	<Madd__n0248> in block <encode>, 	<Madd__n0249> in block <encode>, 	<Madd__n0251_Madd> in block <encode>, 	<Madd_n0183[1:0]> in block <encode>, 	<Madd_BUS_0003_GND_186_o_add_7_OUT_Madd> in block <encode>.
INFO:Xst:3231 - The small RAM <Mram_c1_reg_PWR_78_o_wide_mux_53_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(c1_reg,c0_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <dout> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_c1_reg_PWR_78_o_wide_mux_53_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
Unit <encode> synthesized (advanced).

Synthesizing (advanced) Unit <fill_fifo_fsm>.
The following registers are absorbed into accumulator <ddr_addr_to_read>: 1 register on signal <ddr_addr_to_read>.
INFO:Xst:3231 - The small RAM <Mram_go_fill_fifo_next> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <fill_fifo_fsm_state> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <go_fill_fifo_next> |          |
    -----------------------------------------------------------------------
Unit <fill_fifo_fsm> synthesized (advanced).

Synthesizing (advanced) Unit <hdmi_core>.
The following registers are absorbed into counter <hcnt>: 1 register on signal <hcnt>.
The following registers are absorbed into counter <vcnt>: 1 register on signal <vcnt>.
Unit <hdmi_core> synthesized (advanced).

Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).

Synthesizing (advanced) Unit <dynshreg_f_3>.
	Found 640-bit dynamic shift register for signal <Dout<31>>.
	Found 640-bit dynamic shift register for signal <Dout<30>>.
	Found 640-bit dynamic shift register for signal <Dout<29>>.
	Found 640-bit dynamic shift register for signal <Dout<28>>.
	Found 640-bit dynamic shift register for signal <Dout<27>>.
	Found 640-bit dynamic shift register for signal <Dout<26>>.
	Found 640-bit dynamic shift register for signal <Dout<25>>.
	Found 640-bit dynamic shift register for signal <Dout<24>>.
	Found 640-bit dynamic shift register for signal <Dout<23>>.
	Found 640-bit dynamic shift register for signal <Dout<22>>.
	Found 640-bit dynamic shift register for signal <Dout<21>>.
	Found 640-bit dynamic shift register for signal <Dout<20>>.
	Found 640-bit dynamic shift register for signal <Dout<19>>.
	Found 640-bit dynamic shift register for signal <Dout<18>>.
	Found 640-bit dynamic shift register for signal <Dout<17>>.
	Found 640-bit dynamic shift register for signal <Dout<16>>.
	Found 640-bit dynamic shift register for signal <Dout<15>>.
	Found 640-bit dynamic shift register for signal <Dout<14>>.
	Found 640-bit dynamic shift register for signal <Dout<13>>.
	Found 640-bit dynamic shift register for signal <Dout<12>>.
	Found 640-bit dynamic shift register for signal <Dout<11>>.
	Found 640-bit dynamic shift register for signal <Dout<10>>.
	Found 640-bit dynamic shift register for signal <Dout<9>>.
	Found 640-bit dynamic shift register for signal <Dout<8>>.
	Found 640-bit dynamic shift register for signal <Dout<7>>.
	Found 640-bit dynamic shift register for signal <Dout<6>>.
	Found 640-bit dynamic shift register for signal <Dout<5>>.
	Found 640-bit dynamic shift register for signal <Dout<4>>.
	Found 640-bit dynamic shift register for signal <Dout<3>>.
	Found 640-bit dynamic shift register for signal <Dout<2>>.
	Found 640-bit dynamic shift register for signal <Dout<1>>.
	Found 640-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f_3> synthesized (advanced).
WARNING:Xst:2677 - Node <sig_input_dsa_reg_1> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_2> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_3> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_4> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_5> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_1> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_2> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_3> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_4> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_5> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_10> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_11> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_12> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_13> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_14> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_15> of sequential type is unconnected in block <axi_master_burst_pcc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x4-bit single-port distributed Read Only RAM        : 2
 256x4-bit single-port distributed Read Only RAM       : 1
 4x10-bit single-port distributed Read Only RAM        : 3
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 37
 10-bit subtractor                                     : 1
 11-bit adder carry in                                 : 1
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 4-bit subtractor                                      : 3
 5-bit adder                                           : 16
 5-bit subtractor                                      : 10
 6-bit adder                                           : 1
# Adder Trees                                          : 6
 4-bit / 6-inputs adder tree                           : 6
# Counters                                             : 11
 16-bit up counter                                     : 3
 3-bit updown counter                                  : 4
 4-bit up counter                                      : 2
 8-bit down counter                                    : 2
# Accumulators                                         : 3
 11-bit up accumulator cin                             : 1
 13-bit down loadable accumulator                      : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 1294
 Flip-Flops                                            : 1294
# Shift Registers                                      : 32
 640-bit dynamic shift register                        : 32
# Comparators                                          : 47
 11-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 8
 16-bit comparator lessequal                           : 3
 3-bit comparator lessequal                            : 3
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 16
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
# Multiplexers                                         : 336
 1-bit 2-to-1 multiplexer                              : 269
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 21
 4-bit 2-to-1 multiplexer                              : 11
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 3
# Xors                                                 : 50
 1-bit xor2                                            : 49
 3-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_halt_reg> has a constant value of 0 in block <axi_master_burst_rddata_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_halt_reg> has a constant value of 0 in block <axi_master_burst_wrdata_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_halt_reg> has a constant value of 0 in block <axi_master_burst_wr_status_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch sig_axi_por_reg1 hinder the constant cleaning in the block axi_master_burst_reset.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <mst_reg<3>_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<3>_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<3>_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<3>_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<3>_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<3>_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<3>_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<3>_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<2>_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<2>_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<2>_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<2>_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<2>_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<2>_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<2>_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<2>_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<1>_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<1>_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<1>_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg<1>_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sig_coelsc_cmd_cmplt_reg> in Unit <axi_master_burst_rddata_cntl> is equivalent to the following FF/Latch, which will be removed : <sig_coelsc_reg_full> 
INFO:Xst:2261 - The FF/Latch <mst_cmd_sm_rd_req> in Unit <user_logic> is equivalent to the following 4 FFs/Latches, which will be removed : <mst_cmd_sm_ip2bus_be_0> <mst_cmd_sm_ip2bus_be_1> <mst_cmd_sm_ip2bus_be_2> <mst_cmd_sm_ip2bus_be_3> 
INFO:Xst:2261 - The FF/Latch <tmdsclkint_0> in Unit <dvi_out_native> is equivalent to the following 4 FFs/Latches, which will be removed : <tmdsclkint_1> <tmdsclkint_2> <tmdsclkint_3> <tmdsclkint_4> 
INFO:Xst:2261 - The FF/Latch <ce_out_i_0> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <cs_out_i_0> 
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_0> of sequential type is unconnected in block <axi_master_burst_rddata_cntl>.
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_1> of sequential type is unconnected in block <axi_master_burst_rddata_cntl>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/FSM_1> on signal <sig_pcc_sm_state[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 init              | 000
 wait_for_cmd      | 001
 calc_1            | 010
 calc_2            | 011
 wait_on_xfer_push | 100
 chk_if_done       | 101
 error_trap        | 110
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_out_0/USER_LOGIC_I/FSM_2> on signal <mst_cmd_sm_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 10
 10    | 11
-------------------
WARNING:Xst:1293 - FF/Latch <sig_addr_cntr_incr_imreg_11> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_12> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_13> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_14> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_15> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mst_cmd_sm_xfer_length_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_9> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_11> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_12> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mst_cmd_sm_xfer_length_8> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <mst_cmd_sm_xfer_length_10> 
INFO:Xst:2261 - The FF/Latch <n1q_m_0> in Unit <encode> is equivalent to the following FF/Latch, which will be removed : <n0q_m_0> 
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n1q_m_0> is unconnected in block <encode>.

Optimizing unit <system_hdmi_out_0_wrapper> ...

Optimizing unit <dynshreg_f_3> ...

Optimizing unit <cntr_incr_decr_addn_f_2> ...

Optimizing unit <DRAM16XN> ...

Optimizing unit <hdmi_out> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <axi_master_burst_rd_wr_cntlr> ...

Optimizing unit <axi_master_burst_pcc> ...

Optimizing unit <axi_master_burst_strb_gen_1> ...

Optimizing unit <axi_master_burst_addr_cntl> ...

Optimizing unit <axi_master_burst_rddata_cntl> ...

Optimizing unit <axi_master_burst_rd_status_cntl> ...

Optimizing unit <axi_master_burst_skid_buf> ...

Optimizing unit <axi_master_burst_wrdata_cntl> ...

Optimizing unit <axi_master_burst_wr_status_cntl> ...

Optimizing unit <axi_master_burst_fifo_1> ...

Optimizing unit <srl_fifo_rbu_f_1> ...

Optimizing unit <axi_master_burst_fifo_2> ...

Optimizing unit <srl_fifo_rbu_f_2> ...

Optimizing unit <axi_master_burst_skid2mm_buf> ...

Optimizing unit <axi_master_burst_reset> ...

Optimizing unit <axi_master_burst_cmd_status> ...

Optimizing unit <axi_master_burst_rd_llink> ...

Optimizing unit <axi_master_burst_wr_llink> ...

Optimizing unit <user_logic> ...

Optimizing unit <srl_fifo_rbu_f_3> ...

Optimizing unit <hdmi_core> ...

Optimizing unit <pulse_gen> ...

Optimizing unit <dvi_out_native> ...

Optimizing unit <encode> ...
WARNING:Xst:1710 - FF/Latch <cnt_0> (without init value) has a constant value of 0 in block <encode>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <convert_30to15_fifo> ...

Optimizing unit <fill_fifo_fsm> ...

Optimizing unit <soft_reset> ...
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_2> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_1> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_0> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_allow_wr_requests> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/mst_cmd_sm_set_timeout> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/q_m_reg_2> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/n1d_3> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/din_q_2> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/din_q_1> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/din_q_0> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/n1d_3> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/c1_q> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/c0_q> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/din_q_1> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/din_q_0> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/q_m_reg_2> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/n1d_3> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/c1_q> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/c0_q> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/din_q_2> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/din_q_1> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/din_q_0> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_burst_reg_1> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_size_reg_2> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_size_reg_0> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_last_reg_out> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_last_skid_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_mvalid_stop_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sready_stop_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_stop_request> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_mvalid_stop_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sready_stop_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_stop_request> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_3> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_4> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_5> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_6> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mstwr_req> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_12> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_11> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_7> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_9> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/c0_reg> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/c1_reg> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/q_m_reg_0> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/q_m_reg_0> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_doing_write_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/c0_reg> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/c1_reg> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/q_m_reg_0> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_wr_addr_valid_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_12> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_11> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_10> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_9> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_8> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_7> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_6> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_5> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_4> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dre_eof_reg> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dsa_reg_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_drr_reg> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_drr_reg> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_dsa_reg_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_first_dbeat> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_okay_reg> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_okay_reg> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_ls_addr_cntr_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_ls_addr_cntr_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_wr_xfer_cmplt> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_ld_nxt_len> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_7> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_6> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_5> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_4> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_okay_reg> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_stream_sof> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_assert_discontinue> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/DATA_CAPTURE_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/DATA_CAPTURE_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/DATA_CAPTURE_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/DATA_CAPTURE_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/cnt_i_10> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/pulse_gen_inst/toggle_O_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/pulse_gen_inst/toggle_O_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/pulse_gen_inst/toggle_O_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/pulse_gen_inst/posedge_O_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/pulse_gen_inst/posedge_O_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/pulse_gen_inst/posedge_O_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_llink_busy> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_tag_reg_0> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_tag_reg_1> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_tag_reg_2> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_tag_reg_3> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_0> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_1> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_2> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_3> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_0> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_1> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_2> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_3> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_first_dbeat> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_doing_write_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_tag_0> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_tag_1> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_tag_2> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_tag_3> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_slverr_reg> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_decerr_reg> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_wr_error_reg> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_wr_dsc_in_prog> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/n1d_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/n1d_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/n1d_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/n1d_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/n1d_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/n1d_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_reg_full> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_wdc_status_going_full> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_sequential_reg> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_tag_reg_3> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_tag_reg_3> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_tag_reg_2> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_tag_reg_2> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_tag_reg_1> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_tag_reg_1> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_tag_reg_0> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_tag_reg_0> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_imreg_3> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_reg_3> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_imreg_2> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_reg_2> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_finish_addr_offset_reg_0> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_finish_addr_offset_reg_1> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_imreg_1> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_reg_1> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_imreg_0> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_eq_0_reg> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_reg_0> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_imreg_3> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_reg_3> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_imreg_2> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_reg_2> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_2> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_1> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_0> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_imreg_1> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_reg_1> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_addr_reg_1> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_addr_reg_0> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_imreg_0> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_reg_0> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_last_skid_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_last_reg_out> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_ld_new_cmd_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_tlast_error_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_tlast_err_stop> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_push_err2wsc> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_push_to_wsc> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dqual_reg_full> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_last_err> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_eof_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_calc_error_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_last_dbeat> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_addr_posted_cntr_1> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_calc_err> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dqual_reg_empty> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_wdc_statcnt_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_wdc_statcnt_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_wdc_statcnt_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_interr_reg> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_tag_counter_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_tag_counter_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_tag_counter_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_tag_counter_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full> is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_addr_posted_cntr_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_addr_posted_cntr_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_7> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_6> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_5> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_4> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_done> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/n1q_m_3> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/n1q_m_3> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/n1q_m_3> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/hcnt_10> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/hcnt_11> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/hcnt_12> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/hcnt_13> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/hcnt_14> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/hcnt_15> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/vcnt_10> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/vcnt_11> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/vcnt_12> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/vcnt_13> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/vcnt_14> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/vcnt_15> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_rd_discontinue> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_interr_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_calc_error_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_calc_error_pushed> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_int_error_pulse_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_calc_err_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_rd_error_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_calc_error_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_calc_error_reg> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_ld_new_cmd_reg> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/USER_LOGIC_I/mst_cmd_sm_xfer_length_8> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <hdmi_out_0/USER_LOGIC_I/mst_cmd_sm_rd_req> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_type_req> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 8 FFs/Latches, which will be removed : <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mstrd_req> <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_full_reg> <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_be_3> <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_be_2> <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_be_1> <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_be_0> <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_10> <hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_eof_reg> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_burst_type_reg> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/USER_LOGIC_I/mst_cmd_sm_clr_go> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <hdmi_out_0/USER_LOGIC_I/mst_cmd_sm_start_rd_llink> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_size_reg_1> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_rd_addr_valid_reg> <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_addr_reg_full> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_reg_out_3> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_reg_out_2> <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_reg_out_1> <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_reg_out_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_reset_reg> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_reset_reg> <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg> <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_reset_reg> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/de_q> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/de_q> <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/de_q> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/de_reg> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/de_reg> <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/de_reg> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_skid_reg_3> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_skid_reg_2> <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_skid_reg_1> <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_skid_reg_0> 

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/dout_9> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encr/dout_2> 
WARNING:Xst:2398 - RAMs <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U>, <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U> are equivalent
Found area constraint ratio of 100 (+ 0) on block system_hdmi_out_0_wrapper, actual ratio is 11.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
FlipFlop hdmi_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_doing_read_reg has been replicated 1 time(s)
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <system_hdmi_out_0_wrapper> :
	Found 2-bit shift register for signal <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/c1_reg>.
	Found 2-bit shift register for signal <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/c0_reg>.
	Found 2-bit shift register for signal <hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encb/de_reg>.
Unit <system_hdmi_out_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1063
 Flip-Flops                                            : 1063
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_hdmi_out_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1905
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 6
#      LUT2                        : 85
#      LUT3                        : 188
#      LUT4                        : 142
#      LUT5                        : 397
#      LUT6                        : 315
#      MUXCY                       : 122
#      MUXCY_L                     : 6
#      MUXF7                       : 331
#      MUXF8                       : 160
#      VCC                         : 1
#      XORCY                       : 131
# FlipFlops/Latches                : 1066
#      FD                          : 236
#      FDC                         : 1
#      FDE                         : 225
#      FDR                         : 268
#      FDRE                        : 320
#      FDS                         : 16
# RAMS                             : 30
#      RAM16X1D                    : 30
# Shift Registers                  : 652
#      SRLC16E                     : 12
#      SRLC32E                     : 640
# IO Buffers                       : 4
#      OBUFDS                      : 4
# Others                           : 9
#      BUFPLL                      : 1
#      OSERDES2                    : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1066  out of  54576     1%  
 Number of Slice LUTs:                 1865  out of  27288     6%  
    Number used as Logic:              1153  out of  27288     4%  
    Number used as Memory:              712  out of   6408    11%  
       Number used as RAM:               60
       Number used as SRL:              652

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2133
   Number with an unused Flip Flop:    1067  out of   2133    50%  
   Number with an unused LUT:           268  out of   2133    12%  
   Number of fully used LUT-FF pairs:   798  out of   2133    37%  
   Number of unique control sets:        50

IO Utilization: 
 Number of IOs:                         351
 Number of bonded IOBs:                   8  out of    218     3%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                              | Load  |
-----------------------------------+------------------------------------------------------------------------------------+-------+
S_AXI_ACLK                         | NONE(hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3)| 992   |
m_axi_aclk                         | NONE(hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_doing_read_reg)        | 500   |
PXL_CLK_X1                         | NONE(hdmi_out_0/USER_LOGIC_I/hdmi_core_inst/vcnt_9)                                | 201   |
PXL_CLK_X2                         | NONE(hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/toggle)                           | 55    |
-----------------------------------+------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.507ns (Maximum Frequency: 153.687MHz)
   Minimum input arrival time before clock: 5.311ns
   Maximum output required time after clock: 4.269ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 5.453ns (frequency: 183.372MHz)
  Total number of paths / destination ports: 10469 / 4561
-------------------------------------------------------------------------
Delay:               5.453ns (Levels of Logic = 4)
  Source:            hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:       hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              36   0.447   1.713  hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg)
     LUT6:I0->O            1   0.203   0.000  hdmi_out_0/ipif_IP2Bus_WrAck1_F (N184)
     MUXF7:I0->O           1   0.131   0.580  hdmi_out_0/ipif_IP2Bus_WrAck1 (hdmi_out_0/ipif_IP2Bus_WrAck1)
     LUT6:I5->O            4   0.205   0.684  hdmi_out_0/ipif_IP2Bus_WrAck3 (hdmi_out_0/ipif_IP2Bus_WrAck)
     LUT5:I4->O           10   0.205   0.856  hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr1 (hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr)
     FDRE:R                    0.430          hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    ----------------------------------------
    Total                      5.453ns (1.621ns logic, 3.832ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_axi_aclk'
  Clock period: 6.507ns (frequency: 153.687MHz)
  Total number of paths / destination ports: 17996 / 974
-------------------------------------------------------------------------
Delay:               6.507ns (Levels of Logic = 6)
  Source:            hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (FF)
  Destination:       hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg (FF)
  Source Clock:      m_axi_aclk rising
  Destination Clock: m_axi_aclk rising

  Data Path: hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 to hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.447   1.058  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2)
     LUT6:I3->O            6   0.205   0.745  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_data2mmap_ready1 (m_axi_rready)
     LUT6:I5->O           18   0.205   1.050  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_dqual_reg3 (hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_rdc2pcc_cmd_ready)
     LUT2:I1->O            7   0.205   0.774  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/Mmux_sig_data2pcc_cmd_ready11 (hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_data2pcc_cmd_ready)
     LUT6:I5->O            1   0.205   0.579  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_46_o3_1 (hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_46_o3)
     MUXF7:S->O            1   0.148   0.580  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_last_xfer_valid12_SW0 (N98)
     LUT6:I5->O            1   0.205   0.000  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg_rstpot1 (hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg_rstpot1)
     FD:D                      0.102          hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg
    ----------------------------------------
    Total                      6.507ns (1.722ns logic, 4.785ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PXL_CLK_X1'
  Clock period: 5.186ns (frequency: 192.812MHz)
  Total number of paths / destination ports: 3678 / 299
-------------------------------------------------------------------------
Delay:               5.186ns (Levels of Logic = 5)
  Source:            hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/n1q_m_1 (FF)
  Destination:       hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/cnt_4 (FF)
  Source Clock:      PXL_CLK_X1 rising
  Destination Clock: PXL_CLK_X1 rising

  Data Path: hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/n1q_m_1 to hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/cnt_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.447   1.154  hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/n1q_m_1 (hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/n1q_m_1)
     LUT2:I0->O            4   0.203   0.684  hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/Msub_n0233_lut<1>11 (hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/Msub_n0233_lut<1>)
     LUT6:I5->O            2   0.205   0.617  hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/Mmux_GND_186_o_cnt[4]_mux_55_OUT8111 (hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/Mmux_GND_186_o_cnt[4]_mux_55_OUT811)
     LUT6:I5->O            1   0.205   0.580  hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/Mmux_GND_186_o_cnt[4]_mux_55_OUT1013 (hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/Mmux_GND_186_o_cnt[4]_mux_55_OUT1015)
     LUT6:I5->O            1   0.205   0.580  hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/Mmux_GND_186_o_cnt[4]_mux_55_OUT1014 (hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/Mmux_GND_186_o_cnt[4]_mux_55_OUT101)
     LUT5:I4->O            1   0.205   0.000  hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/Mmux_GND_186_o_cnt[4]_mux_55_OUT102 (hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/GND_186_o_cnt[4]_mux_55_OUT<4>)
     FD:D                      0.102          hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/encg/cnt_4
    ----------------------------------------
    Total                      5.186ns (1.572ns logic, 3.614ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PXL_CLK_X2'
  Clock period: 2.881ns (frequency: 347.120MHz)
  Total number of paths / destination ports: 219 / 93
-------------------------------------------------------------------------
Delay:               2.881ns (Levels of Logic = 1)
  Source:            hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/pixel2x/sync_gen (FF)
  Destination:       hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/pixel2x/sync_gen (FF)
  Source Clock:      PXL_CLK_X2 rising
  Destination Clock: PXL_CLK_X2 rising

  Data Path: hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/pixel2x/sync_gen to hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/pixel2x/sync_gen
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             50   0.447   1.547  hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/pixel2x/sync_gen (hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/pixel2x/sync)
     INV:I->O              1   0.206   0.579  hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/pixel2x/sync_INV_296_o1_INV_0 (hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/pixel2x/sync_INV_296_o)
     FDR:D                     0.102          hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/enc0/pixel2x/sync_gen
    ----------------------------------------
    Total                      2.881ns (0.755ns logic, 2.126ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 1125 / 588
-------------------------------------------------------------------------
Offset:              3.752ns (Levels of Logic = 3)
  Source:            S_AXI_WDATA<1> (PAD)
  Destination:       hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_WDATA<1> to hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.203   0.924  hdmi_out_0/ipif_IP2Bus_WrAck2 (hdmi_out_0/ipif_IP2Bus_WrAck2)
     LUT6:I1->O            4   0.203   0.684  hdmi_out_0/ipif_IP2Bus_WrAck3 (hdmi_out_0/ipif_IP2Bus_WrAck)
     LUT5:I4->O           10   0.205   0.856  hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr1 (hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr)
     FDRE:R                    0.430          hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    ----------------------------------------
    Total                      3.752ns (1.289ns logic, 2.463ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_axi_aclk'
  Total number of paths / destination ports: 266 / 239
-------------------------------------------------------------------------
Offset:              5.311ns (Levels of Logic = 6)
  Source:            m_axi_rvalid (PAD)
  Destination:       hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg (FF)
  Destination Clock: m_axi_aclk rising

  Data Path: m_axi_rvalid to hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            1   0.205   0.827  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_dqual_reg2 (hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_dqual_reg1)
     LUT6:I2->O           18   0.203   1.050  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_dqual_reg3 (hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_rdc2pcc_cmd_ready)
     LUT2:I1->O            7   0.205   0.774  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/Mmux_sig_data2pcc_cmd_ready11 (hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_data2pcc_cmd_ready)
     LUT6:I5->O            1   0.205   0.579  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_46_o3_1 (hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_46_o3)
     MUXF7:S->O            1   0.148   0.580  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_last_xfer_valid12_SW0 (N98)
     LUT6:I5->O            1   0.205   0.000  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg_rstpot1 (hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg_rstpot1)
     FD:D                      0.102          hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg
    ----------------------------------------
    Total                      5.311ns (1.502ns logic, 3.809ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PXL_CLK_X2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.044ns (Levels of Logic = 1)
  Source:            hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/toggle (FF)
  Destination Clock: PXL_CLK_X2 rising

  Data Path: hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/ioclk_buf:LOCK to hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK            1   0.000   0.579  hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/ioclk_buf (hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/bufpll_lock)
     INV:I->O              9   0.206   0.829  hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/bufpll_lock_inv1_INV_0 (hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/bufpll_lock_inv)
     FDC:CLR                   0.430          hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/toggle
    ----------------------------------------
    Total                      2.044ns (0.636ns logic, 1.408ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 78 / 39
-------------------------------------------------------------------------
Offset:              4.269ns (Levels of Logic = 4)
  Source:            hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:       S_AXI_WREADY (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to S_AXI_WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              36   0.447   1.713  hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg)
     LUT6:I0->O            1   0.203   0.000  hdmi_out_0/ipif_IP2Bus_WrAck1_F (N184)
     MUXF7:I0->O           1   0.131   0.580  hdmi_out_0/ipif_IP2Bus_WrAck1 (hdmi_out_0/ipif_IP2Bus_WrAck1)
     LUT6:I5->O            4   0.205   0.788  hdmi_out_0/ipif_IP2Bus_WrAck3 (hdmi_out_0/ipif_IP2Bus_WrAck)
     LUT2:I0->O            0   0.203   0.000  hdmi_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_AWREADY)
    ----------------------------------------
    Total                      4.269ns (1.189ns logic, 3.080ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_axi_aclk'
  Total number of paths / destination ports: 131 / 125
-------------------------------------------------------------------------
Offset:              1.710ns (Levels of Logic = 1)
  Source:            hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (FF)
  Destination:       m_axi_rready (PAD)
  Source Clock:      m_axi_aclk rising

  Data Path: hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 to m_axi_rready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.447   1.058  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2)
     LUT6:I3->O            6   0.205   0.000  hdmi_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_data2mmap_ready1 (m_axi_rready)
    ----------------------------------------
    Total                      1.710ns (0.652ns logic, 1.058ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PXL_CLK_X2'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.161ns (Levels of Logic = 0)
  Source:            hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/tmdsclkint_0 (FF)
  Destination:       hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/clkout/oserdes_m:D1 (PAD)
  Source Clock:      PXL_CLK_X2 rising

  Data Path: hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/tmdsclkint_0 to hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/clkout/oserdes_m:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/tmdsclkint_0 (hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/tmdsclkint_0)
    OSERDES2:D1                0.000          hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/clkout/oserdes_s
    ----------------------------------------
    Total                      1.161ns (0.447ns logic, 0.714ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 71 / 61
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/clkout/oserdes_m:OQ (PAD)
  Destination:       TMDS<3> (PAD)

  Data Path: hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/clkout/oserdes_m:OQ to TMDS<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/clkout/oserdes_m (hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/tmdsclk)
     OBUFDS:I->O               2.571          hdmi_out_0/USER_LOGIC_I/dvi_out_native_inst/TMDS3 (TMDS<3>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PXL_CLK_X1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PXL_CLK_X1     |    5.186|         |         |         |
PXL_CLK_X2     |    1.767|         |         |         |
S_AXI_ACLK     |    4.875|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PXL_CLK_X2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PXL_CLK_X1     |    1.671|         |         |         |
PXL_CLK_X2     |    2.881|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PXL_CLK_X1     |    2.707|         |         |         |
S_AXI_ACLK     |    5.453|         |         |         |
m_axi_aclk     |    4.011|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m_axi_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    5.001|         |         |         |
m_axi_aclk     |    6.507|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 153.00 secs
Total CPU time to Xst completion: 153.58 secs
 
--> 

Total memory usage is 354936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  508 (   0 filtered)
Number of infos    :   85 (   0 filtered)

