Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Aug 30 10:45:20 2024
| Host         : PC1032450037 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file flySimulator_control_sets_placed.rpt
| Design       : flySimulator
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   154 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             143 |           64 |
| No           | No                    | Yes                    |               7 |            2 |
| No           | Yes                   | No                     |              76 |           36 |
| Yes          | No                    | No                     |            2676 |         1499 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |               Enable Signal              |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pll0/inst/clk_out1    |                                          | uart0/p_0_in                                                                  |                1 |              1 |         1.00 |
|  pll0/inst/clk_out1    |                                          | rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |         2.00 |
|  pll0/inst/clk_out1    | vga0/si_state_ad_frame_reg[3][0]         |                                                                               |                2 |              4 |         2.00 |
|  pll0/inst/clk_out1    | vga0/si_state_reg[0][0]                  |                                                                               |                3 |              4 |         1.33 |
|  pll0/inst/clk_out1    | uart0/bitzaehler_snd                     | uart0/zustand_snd                                                             |                2 |              4 |         2.00 |
|  pll0/inst/clk_out1    |                                          | rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              5 |         5.00 |
|  pll0/inst/clk_out1    | vga0/FSM_onehot_si_state_frame_reg[2][0] |                                                                               |                1 |              5 |         5.00 |
|  pll0/inst/clk_out1    |                                          | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                 |                2 |              6 |         3.00 |
|  pll0/inst/clk_out1    | rxByteUart0/uart_mem_offset0             |                                                                               |                4 |              6 |         1.50 |
|  pll0/inst/clk_out1    | enb                                      |                                                                               |                3 |              6 |         2.00 |
|  pll0/inst/clk_out1    | vga0/h_visible_reg_0[0]                  |                                                                               |                3 |              6 |         2.00 |
|  pll0/inst/clk_out1    | rxByteUart0/E[0]                         |                                                                               |                6 |              8 |         1.33 |
|  pll0/inst/clk_out1    | rxByteUart0/uart_integer_pwm_speed0      |                                                                               |                2 |              8 |         4.00 |
|  pll0/inst/clk_out1    | rxByteUart0/si_uart_byte1                | rxByteUart0/si_uart_byte[7]_i_1_n_0                                           |                2 |              8 |         4.00 |
|  pll0/inst/clk_out1    | uart0/zustand_snd                        |                                                                               |                2 |              8 |         4.00 |
|  pll0/inst/clk_out1    | uart0/byte_rcv[7]_i_1_n_0                |                                                                               |                1 |              8 |         8.00 |
|  pll0/inst/clk_out1    | vga0/E[0]                                | uart0/SR[0]                                                                   |                4 |              8 |         2.00 |
|  pll0/inst/clk_out1    | uart0/bitdauerzaehler_rcv[8]_i_2_n_0     | uart0/bitdauerzaehler_rcv                                                     |                4 |              9 |         2.25 |
|  pll0/inst/clk_out1    | uart0/bitdauerzaehler_snd                | uart0/bitdauerzaehler_snd[8]_i_1_n_0                                          |                2 |              9 |         4.50 |
|  pll0/inst/clk_out1    | CEP                                      |                                                                               |                2 |              9 |         4.50 |
|  clockDivider0/clk_pwm |                                          |                                                                               |                3 |              9 |         3.00 |
|  pll0/inst/clk_out1    |                                          | uart0/reg_rcv                                                                 |                3 |              9 |         3.00 |
|  pll0/inst/clk_out1    | si_ad_value_picture[8]_i_1_n_0           |                                                                               |                3 |              9 |         3.00 |
|  pll0/inst/clk_out1    | vga0/p_0_in                              | vga0/vc0                                                                      |                4 |             10 |         2.50 |
|  pll0/inst/clk_out1    |                                          | vga0/p_0_in                                                                   |                4 |             11 |         2.75 |
|  pll0/inst/clk_out1    |                                          | vga0/vid_screen_v[10]_i_1_n_0                                                 |                4 |             11 |         2.75 |
|  pll0/inst/clk_out1    | vga0/si_state_vga_reg[1][0]              |                                                                               |                4 |             12 |         3.00 |
|  pll0/inst/clk_out1    | vga0/uart_byte_in09_out                  |                                                                               |                3 |             12 |         4.00 |
|  pll0/inst/clk_out1    | vga0/si_state_reg[0]_0[0]                |                                                                               |                4 |             12 |         3.00 |
|  pll0/inst/clk_out1    | si_ad_calc_picture[11]_i_1_n_0           |                                                                               |                3 |             12 |         4.00 |
|  pll0/inst/clk_out1    | uart_value_ad                            |                                                                               |                4 |             12 |         3.00 |
|  pll0/inst/clk_out1    | value_pixel[11]_i_1_n_0                  |                                                                               |                3 |             12 |         4.00 |
|  pll0/inst/clk_out1    | vga0/si_state_ad_frame_reg[0][0]         |                                                                               |                4 |             13 |         3.25 |
|  pll0/inst/clk_out1    | si_ad_value_diff[12]_i_1_n_0             |                                                                               |                3 |             13 |         4.33 |
|  pll0/inst/clk_out1    | si_ad_value_bit                          |                                                                               |                4 |             13 |         3.25 |
|  pll0/inst/clk_out1    | si_ad_value_vector[12]_i_1_n_0           |                                                                               |                4 |             13 |         3.25 |
|  pll0/inst/clk_out1    |                                          | vga0/vid_screen_h[9]_i_1_n_0                                                  |                9 |             14 |         1.56 |
|  pll0/inst/clk_out1    |                                          | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               13 |             24 |         1.85 |
|  pll0/inst/clk_out1    | vga0/si_rotate_screen                    |                                                                               |               19 |             25 |         1.32 |
|  pll0/inst/clk_out1    | si_value_pixel_scaled[31]_i_1_n_0        |                                                                               |               18 |             34 |         1.89 |
|  pll0/inst/clk_out1    |                                          |                                                                               |               61 |            134 |         2.20 |
|  pll0/inst/clk_out1    | mem_dina                                 |                                                                               |              395 |            800 |         2.03 |
|  pll0/inst/clk_out1    | si_buffer[799]_i_1_n_0                   |                                                                               |              324 |            800 |         2.47 |
|  pll0/inst/clk_out1    | mem_addra                                |                                                                               |              675 |            812 |         1.20 |
+------------------------+------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+


