
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 769.387 ; gain = 235.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Top.vhd:34]
INFO: [Synth 8-3491] module 'vga_sync' declared at 'C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/vga_sync.vhd:20' bound to instance 'vga' of component 'vga_sync' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/vga_sync.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (1#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/vga_sync.vhd:33]
INFO: [Synth 8-3491] module 'game_logic' declared at 'C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/game_logic.vhd:21' bound to instance 'logic' of component 'game_logic' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Top.vhd:86]
INFO: [Synth 8-638] synthesizing module 'game_logic' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/game_logic.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'game_logic' (2#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/game_logic.vhd:49]
INFO: [Synth 8-3491] module 'board' declared at 'C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/board.vhd:21' bound to instance 'bord' of component 'board' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Top.vhd:96]
INFO: [Synth 8-638] synthesizing module 'board' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/board.vhd:36]
INFO: [Synth 8-638] synthesizing module '\cell ' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
	Parameter POS_X bound to: 100 - type: integer 
	Parameter POS_Y bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\cell ' (3#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized0' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
	Parameter POS_X bound to: 247 - type: integer 
	Parameter POS_Y bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized0' (3#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized1' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
	Parameter POS_X bound to: 394 - type: integer 
	Parameter POS_Y bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized1' (3#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized2' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
	Parameter POS_X bound to: 100 - type: integer 
	Parameter POS_Y bound to: 167 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized2' (3#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized3' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
	Parameter POS_X bound to: 247 - type: integer 
	Parameter POS_Y bound to: 167 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized3' (3#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized4' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
	Parameter POS_X bound to: 394 - type: integer 
	Parameter POS_Y bound to: 167 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized4' (3#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized5' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
	Parameter POS_X bound to: 100 - type: integer 
	Parameter POS_Y bound to: 314 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized5' (3#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized6' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
	Parameter POS_X bound to: 247 - type: integer 
	Parameter POS_Y bound to: 314 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized6' (3#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
INFO: [Synth 8-638] synthesizing module 'cell__parameterized7' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
	Parameter POS_X bound to: 394 - type: integer 
	Parameter POS_Y bound to: 314 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cell__parameterized7' (3#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/cell.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'board' (4#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/board.vhd:36]
INFO: [Synth 8-3491] module 'text_display' declared at 'C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Text_display.vhd:22' bound to instance 'text' of component 'text_display' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Top.vhd:102]
INFO: [Synth 8-638] synthesizing module 'text_display' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Text_display.vhd:39]
WARNING: [Synth 8-614] signal 'line1' is read in the process but is not in the sensitivity list [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Text_display.vhd:156]
WARNING: [Synth 8-614] signal 'line2' is read in the process but is not in the sensitivity list [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Text_display.vhd:156]
WARNING: [Synth 8-614] signal 'line3' is read in the process but is not in the sensitivity list [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Text_display.vhd:156]
WARNING: [Synth 8-614] signal 'line4' is read in the process but is not in the sensitivity list [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Text_display.vhd:156]
WARNING: [Synth 8-614] signal 'line5' is read in the process but is not in the sensitivity list [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Text_display.vhd:156]
WARNING: [Synth 8-5856] 3D RAM line1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM line2_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM line3_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM line4_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM line5_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'text_display' (5#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Text_display.vhd:39]
INFO: [Synth 8-3491] module 'seg7_display' declared at 'C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/seg7_display.vhd:23' bound to instance 'seg7' of component 'seg7_display' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'seg7_display' [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/seg7_display.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/seg7_display.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'seg7_display' (6#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/seg7_display.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.srcs/sources_1/new/Top.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 848.148 ; gain = 314.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 848.148 ; gain = 314.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 848.148 ; gain = 314.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 848.148 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vande/Documents/0AP25_26/DSD/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/vande/Documents/0AP25_26/DSD/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vande/Documents/0AP25_26/DSD/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 966.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 966.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 966.098 ; gain = 432.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 966.098 ; gain = 432.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 966.098 ; gain = 432.309
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'game_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   intro |                              000 |                              000
                 playing |                              001 |                              001
               game_over |                              010 |                              011
           winner_screen |                              011 |                              100
            update_board |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'game_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 966.098 ; gain = 432.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 18    
	   2 Input     32 Bit       Adders := 21    
	   2 Input     31 Bit       Adders := 21    
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 21    
	   2 Input     12 Bit        Muxes := 31    
	   3 Input     12 Bit        Muxes := 9     
	   5 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 223   
	   7 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 5     
	  32 Input      8 Bit        Muxes := 25    
	   5 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 10    
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 14    
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module game_logic 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 9     
Module cell 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module cell__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module board 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
Module text_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 3     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   6 Input     12 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 5     
	  32 Input      8 Bit        Muxes := 25    
	   2 Input      8 Bit        Muxes := 214   
	   5 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 10    
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 14    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module seg7_display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 974.277 ; gain = 440.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 974.277 ; gain = 440.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:17 . Memory (MB): peak = 1306.727 ; gain = 772.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 1306.727 ; gain = 772.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:21 . Memory (MB): peak = 1306.727 ; gain = 772.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:21 . Memory (MB): peak = 1306.727 ; gain = 772.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:21 . Memory (MB): peak = 1306.727 ; gain = 772.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:21 . Memory (MB): peak = 1306.727 ; gain = 772.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:21 . Memory (MB): peak = 1306.727 ; gain = 772.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:21 . Memory (MB): peak = 1306.727 ; gain = 772.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   480|
|3     |LUT1   |   358|
|4     |LUT2   |   696|
|5     |LUT3   |   178|
|6     |LUT4   |   545|
|7     |LUT5   |   506|
|8     |LUT6   |   899|
|9     |MUXF7  |     2|
|10    |FDCE   |    89|
|11    |FDPE   |     1|
|12    |FDRE   |     4|
|13    |IBUF   |    13|
|14    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+---------------------+------+
|      |Instance                  |Module               |Cells |
+------+--------------------------+---------------------+------+
|1     |top                       |                     |  3797|
|2     |  bord                    |board                |   888|
|3     |    \gen_cells[0].cell_i  |\cell                |   104|
|4     |    \gen_cells[1].cell_i  |cell__parameterized0 |   107|
|5     |    \gen_cells[2].cell_i  |cell__parameterized1 |   105|
|6     |    \gen_cells[3].cell_i  |cell__parameterized2 |    66|
|7     |    \gen_cells[4].cell_i  |cell__parameterized3 |   131|
|8     |    \gen_cells[5].cell_i  |cell__parameterized4 |   106|
|9     |    \gen_cells[6].cell_i  |cell__parameterized5 |    71|
|10    |    \gen_cells[7].cell_i  |cell__parameterized6 |    65|
|11    |    \gen_cells[8].cell_i  |cell__parameterized7 |   133|
|12    |  logic                   |game_logic           |   105|
|13    |  seg7                    |seg7_display         |    40|
|14    |  text                    |text_display         |    12|
|15    |  vga                     |vga_sync             |  2713|
+------+--------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:21 . Memory (MB): peak = 1306.727 ; gain = 772.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:04 ; elapsed = 00:02:18 . Memory (MB): peak = 1306.727 ; gain = 654.988
Synthesis Optimization Complete : Time (s): cpu = 00:02:12 ; elapsed = 00:02:21 . Memory (MB): peak = 1306.727 ; gain = 772.938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1306.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 482 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1306.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:28 . Memory (MB): peak = 1306.727 ; gain = 1008.723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1306.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vande/Documents/0AP25_26/DSD/Project_documentatie/Finale_versie/Finale_versie.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 17:03:28 2025...
