{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557245687174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557245687204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 18:14:46 2019 " "Processing started: Tue May  7 18:14:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557245687204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245687204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MovementTest3 -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off MovementTest3 -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245687205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557245687594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557245687594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bat-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/bat-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bat-rtl " "Found design unit 1: bat-rtl" {  } { { "vhdl/bat-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/bat-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bat-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/bat-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bat " "Found entity 1: bat" {  } { { "vhdl/bat-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/bat-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/score-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/score-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "vhdl/score-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/score-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/score-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/score-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "vhdl/score-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/score-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dividerTp6-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/dividerTp6-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-no_target_specific " "Found design unit 1: clock_divider-no_target_specific" {  } { { "vhdl/dividerTp6-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/dividerTp6-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/direction-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/direction-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 direction-rtl " "Found design unit 1: direction-rtl" {  } { { "vhdl/direction-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/direction-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708471 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vhdl/divider-behavior.vhdl " "Can't analyze file -- file vhdl/divider-behavior.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557245708473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/movement-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/movement-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement-rtl " "Found design unit 1: movement-rtl" {  } { { "vhdl/movement-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/movement-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/movement_full-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/movement_full-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement_full-rtl " "Found design unit 1: movement_full-rtl" {  } { { "vhdl/movement_full-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/movement_full-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pong-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/pong-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong-rtl " "Found design unit 1: pong-rtl" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/direction-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/direction-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 direction " "Found entity 1: direction" {  } { { "vhdl/direction-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/direction-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708524 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vhdl/divider-entity.vhdl " "Can't analyze file -- file vhdl/divider-entity.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557245708525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/movement-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/movement-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "vhdl/movement-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/movement-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/movement_full-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/movement_full-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement_full " "Found entity 1: movement_full" {  } { { "vhdl/movement_full-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/movement_full-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pong-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/pong-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/divider-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/divider-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "vhdl/divider-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/divider-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557245708547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245708547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557245708661 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_ext_change pong-rtl.vhd(44) " "VHDL Signal Declaration warning at pong-rtl.vhd(44): used explicit default value for signal \"s_ext_change\" because signal was never assigned a value" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1557245708665 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dir_X pong-rtl.vhd(45) " "Verilog HDL or VHDL warning at pong-rtl.vhd(45): object \"s_dir_X\" assigned a value but never read" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557245708665 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dir_Y pong-rtl.vhd(45) " "Verilog HDL or VHDL warning at pong-rtl.vhd(45): object \"s_dir_Y\" assigned a value but never read" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557245708665 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_over pong-rtl.vhd(48) " "Verilog HDL or VHDL warning at pong-rtl.vhd(48): object \"s_over\" assigned a value but never read" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557245708665 "|pong"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_button_up pong-rtl.vhd(50) " "VHDL Signal Declaration warning at pong-rtl.vhd(50): used explicit default value for signal \"s_button_up\" because signal was never assigned a value" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1557245708665 "|pong"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_button_down pong-rtl.vhd(50) " "VHDL Signal Declaration warning at pong-rtl.vhd(50): used explicit default value for signal \"s_button_down\" because signal was never assigned a value" {  } { { "vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1557245708665 "|pong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:movementFullY " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:movementFullY\"" {  } { { "vhdl/pong-rtl.vhd" "movementFullY" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557245708667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:movementFullY\|movement:mov " "Elaborating entity \"movement\" for hierarchy \"movement_full:movementFullY\|movement:mov\"" {  } { { "vhdl/movement_full-rtl.vhd" "mov" { Text "/home/student/Desktop/TP78/vhdl/movement_full-rtl.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557245708669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direction movement_full:movementFullY\|direction:dir " "Elaborating entity \"direction\" for hierarchy \"movement_full:movementFullY\|direction:dir\"" {  } { { "vhdl/movement_full-rtl.vhd" "dir" { Text "/home/student/Desktop/TP78/vhdl/movement_full-rtl.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557245708671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:movementFullX " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:movementFullX\"" {  } { { "vhdl/pong-rtl.vhd" "movementFullX" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557245708696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:movementFullX\|movement:mov " "Elaborating entity \"movement\" for hierarchy \"movement_full:movementFullX\|movement:mov\"" {  } { { "vhdl/movement_full-rtl.vhd" "mov" { Text "/home/student/Desktop/TP78/vhdl/movement_full-rtl.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557245708697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:gameScore " "Elaborating entity \"score\" for hierarchy \"score:gameScore\"" {  } { { "vhdl/pong-rtl.vhd" "gameScore" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557245708700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bat bat:userBat " "Elaborating entity \"bat\" for hierarchy \"bat:userBat\"" {  } { { "vhdl/pong-rtl.vhd" "userBat" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557245708711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clockDivider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clockDivider\"" {  } { { "vhdl/pong-rtl.vhd" "clockDivider" { Text "/home/student/Desktop/TP78/vhdl/pong-rtl.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557245708712 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[36\] VCC " "Pin \"playfield\[36\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[37\] VCC " "Pin \"playfield\[37\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[38\] VCC " "Pin \"playfield\[38\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[39\] VCC " "Pin \"playfield\[39\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[40\] VCC " "Pin \"playfield\[40\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[41\] VCC " "Pin \"playfield\[41\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[42\] VCC " "Pin \"playfield\[42\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[43\] VCC " "Pin \"playfield\[43\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[44\] VCC " "Pin \"playfield\[44\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[45\] VCC " "Pin \"playfield\[45\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[46\] VCC " "Pin \"playfield\[46\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[47\] VCC " "Pin \"playfield\[47\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[48\] VCC " "Pin \"playfield\[48\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[49\] VCC " "Pin \"playfield\[49\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[50\] VCC " "Pin \"playfield\[50\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[51\] VCC " "Pin \"playfield\[51\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[52\] VCC " "Pin \"playfield\[52\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[53\] VCC " "Pin \"playfield\[53\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[54\] VCC " "Pin \"playfield\[54\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[55\] VCC " "Pin \"playfield\[55\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[56\] VCC " "Pin \"playfield\[56\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[57\] VCC " "Pin \"playfield\[57\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[58\] VCC " "Pin \"playfield\[58\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[59\] VCC " "Pin \"playfield\[59\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[60\] VCC " "Pin \"playfield\[60\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[61\] VCC " "Pin \"playfield\[61\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[62\] VCC " "Pin \"playfield\[62\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[63\] VCC " "Pin \"playfield\[63\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[64\] VCC " "Pin \"playfield\[64\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[64]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[65\] VCC " "Pin \"playfield\[65\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[65]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[66\] VCC " "Pin \"playfield\[66\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[66]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[67\] VCC " "Pin \"playfield\[67\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[67]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[68\] VCC " "Pin \"playfield\[68\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[68]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[69\] VCC " "Pin \"playfield\[69\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[69]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[70\] VCC " "Pin \"playfield\[70\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[70]"} { "Warning" "WMLS_MLS_STUCK_PIN" "playfield\[71\] VCC " "Pin \"playfield\[71\]\" is stuck at VCC" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|playfield[71]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user\[0\] GND " "Pin \"user\[0\]\" is stuck at GND" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|user[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sys\[0\] GND " "Pin \"sys\[0\]\" is stuck at GND" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557245709661 "|pong|sys[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557245709661 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557245709773 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557245710759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557245710759 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_button_up " "No output dependent on input pin \"n_button_up\"" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557245711033 "|pong|n_button_up"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_button_down " "No output dependent on input pin \"n_button_down\"" {  } { { "vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/TP78/vhdl/pong-entity.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557245711033 "|pong|n_button_down"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557245711033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "351 " "Implemented 351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557245711033 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557245711033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Implemented 223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557245711033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557245711033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557245711053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 18:15:11 2019 " "Processing ended: Tue May  7 18:15:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557245711053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557245711053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557245711053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557245711053 ""}
