<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Architecture_Project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="address_logic.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="address_logic.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="address_logic.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="datapath.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="datapath.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="datapath.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="datapath.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="datapath.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="datapath.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="datapath.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="datapath_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="datapath_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flags.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="flags.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="flags.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ir.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ir.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ir.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="memory.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/datapath_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/datapath_synthesis.v"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_files.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_files.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register_files.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wp.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="wp.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="wp.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1492439613" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1492439613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492456292" xil_pn:in_ck="7908480107716054255" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492456292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="address_logic.vhd"/>
      <outfile xil_pn:name="ali16BFA.vhd"/>
      <outfile xil_pn:name="ali4BFA.vhd"/>
      <outfile xil_pn:name="aliFullAdder.vhd"/>
      <outfile xil_pn:name="aliHalfAdder.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="comprator16Bits.vhd"/>
      <outfile xil_pn:name="comprator1Bit.vhd"/>
      <outfile xil_pn:name="compratorNBits.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="flags.vhd"/>
      <outfile xil_pn:name="ir.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="register_files.vhd"/>
      <outfile xil_pn:name="wp.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1492439613" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4809020290234410068" xil_pn:start_ts="1492439613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492439613" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="12525714420403314" xil_pn:start_ts="1492439613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492439613" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6130878061829670278" xil_pn:start_ts="1492439613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492456292" xil_pn:in_ck="7908480107716054255" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492456292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="address_logic.vhd"/>
      <outfile xil_pn:name="ali16BFA.vhd"/>
      <outfile xil_pn:name="ali4BFA.vhd"/>
      <outfile xil_pn:name="aliFullAdder.vhd"/>
      <outfile xil_pn:name="aliHalfAdder.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="comprator16Bits.vhd"/>
      <outfile xil_pn:name="comprator1Bit.vhd"/>
      <outfile xil_pn:name="compratorNBits.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="flags.vhd"/>
      <outfile xil_pn:name="ir.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="register_files.vhd"/>
      <outfile xil_pn:name="wp.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1492456297" xil_pn:in_ck="7908480107716054255" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1597866636921135071" xil_pn:start_ts="1492456292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="datapath_beh.prj"/>
      <outfile xil_pn:name="datapath_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1492456297" xil_pn:in_ck="6094033181428885686" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5426946267869855100" xil_pn:start_ts="1492456297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="datapath_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1492440145" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1492440145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492440145" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1644812843937877490" xil_pn:start_ts="1492440145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492440145" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6130878061829670278" xil_pn:start_ts="1492440145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492440145" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1492440145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492440145" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4809020290234410068" xil_pn:start_ts="1492440145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492440145" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1492440145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492440145" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2443140745422949820" xil_pn:start_ts="1492440145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492456136" xil_pn:in_ck="7908480107716054255" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3993922194502197257" xil_pn:start_ts="1492456120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="datapath.lso"/>
      <outfile xil_pn:name="datapath.ngc"/>
      <outfile xil_pn:name="datapath.ngr"/>
      <outfile xil_pn:name="datapath.prj"/>
      <outfile xil_pn:name="datapath.stx"/>
      <outfile xil_pn:name="datapath.syr"/>
      <outfile xil_pn:name="datapath.xst"/>
      <outfile xil_pn:name="datapath_beh.prj"/>
      <outfile xil_pn:name="datapath_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1492440153" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8577938753001488127" xil_pn:start_ts="1492440153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492456288" xil_pn:in_ck="5208298869972753357" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="9071412085437910139" xil_pn:start_ts="1492456285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/datapath_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/datapath_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
