
ubuntu-preinstalled/sgm_dd:     file format elf32-littlearm


Disassembly of section .init:

000009e4 <.init>:
 9e4:	push	{r3, lr}
 9e8:	bl	25b0 <sg_chk_n_print3@plt+0x1998>
 9ec:	pop	{r3, pc}

Disassembly of section .plt:

000009f0 <raise@plt-0x14>:
 9f0:	push	{lr}		; (str lr, [sp, #-4]!)
 9f4:	ldr	lr, [pc, #4]	; a00 <raise@plt-0x4>
 9f8:	add	lr, pc, lr
 9fc:	ldr	pc, [lr, #8]!
 a00:	andeq	r5, r1, r0, lsr #10

00000a04 <raise@plt>:
 a04:	add	ip, pc, #0, 12
 a08:	add	ip, ip, #86016	; 0x15000
 a0c:	ldr	pc, [ip, #1312]!	; 0x520

00000a10 <sg_ll_readcap_10@plt>:
 a10:	add	ip, pc, #0, 12
 a14:	add	ip, ip, #86016	; 0x15000
 a18:	ldr	pc, [ip, #1304]!	; 0x518

00000a1c <sg_ll_readcap_16@plt>:
 a1c:	add	ip, pc, #0, 12
 a20:	add	ip, ip, #86016	; 0x15000
 a24:	ldr	pc, [ip, #1296]!	; 0x510

00000a28 <strcmp@plt>:
 a28:	add	ip, pc, #0, 12
 a2c:	add	ip, ip, #86016	; 0x15000
 a30:	ldr	pc, [ip, #1288]!	; 0x508

00000a34 <__cxa_finalize@plt>:
 a34:	add	ip, pc, #0, 12
 a38:	add	ip, ip, #86016	; 0x15000
 a3c:	ldr	pc, [ip, #1280]!	; 0x500

00000a40 <read@plt>:
 a40:	add	ip, pc, #0, 12
 a44:	add	ip, ip, #86016	; 0x15000
 a48:	ldr	pc, [ip, #1272]!	; 0x4f8

00000a4c <free@plt>:
 a4c:	add	ip, pc, #0, 12
 a50:	add	ip, ip, #86016	; 0x15000
 a54:	ldr	pc, [ip, #1264]!	; 0x4f0

00000a58 <mmap64@plt>:
 a58:	add	ip, pc, #0, 12
 a5c:	add	ip, ip, #86016	; 0x15000
 a60:	ldr	pc, [ip, #1256]!	; 0x4e8

00000a64 <sleep@plt>:
 a64:	add	ip, pc, #0, 12
 a68:	add	ip, ip, #86016	; 0x15000
 a6c:	ldr	pc, [ip, #1248]!	; 0x4e0

00000a70 <__stack_chk_fail@plt>:
 a70:	add	ip, pc, #0, 12
 a74:	add	ip, ip, #86016	; 0x15000
 a78:	ldr	pc, [ip, #1240]!	; 0x4d8

00000a7c <pr2serr@plt>:
 a7c:			; <UNDEFINED> instruction: 0xe7fd4778
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #86016	; 0x15000
 a88:	ldr	pc, [ip, #1228]!	; 0x4cc

00000a8c <sysconf@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #86016	; 0x15000
 a94:	ldr	pc, [ip, #1220]!	; 0x4c4

00000a98 <perror@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #86016	; 0x15000
 aa0:	ldr	pc, [ip, #1212]!	; 0x4bc

00000aa4 <sigaction@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #86016	; 0x15000
 aac:	ldr	pc, [ip, #1204]!	; 0x4b4

00000ab0 <ioctl@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #86016	; 0x15000
 ab8:	ldr	pc, [ip, #1196]!	; 0x4ac

00000abc <lseek64@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #86016	; 0x15000
 ac4:	ldr	pc, [ip, #1188]!	; 0x4a4

00000ac8 <gettimeofday@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #86016	; 0x15000
 ad0:	ldr	pc, [ip, #1180]!	; 0x49c

00000ad4 <open64@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #86016	; 0x15000
 adc:	ldr	pc, [ip, #1172]!	; 0x494

00000ae0 <__libc_start_main@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #86016	; 0x15000
 ae8:	ldr	pc, [ip, #1164]!	; 0x48c

00000aec <__gmon_start__@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #86016	; 0x15000
 af4:	ldr	pc, [ip, #1156]!	; 0x484

00000af8 <kill@plt>:
 af8:	add	ip, pc, #0, 12
 afc:	add	ip, ip, #86016	; 0x15000
 b00:	ldr	pc, [ip, #1148]!	; 0x47c

00000b04 <getpid@plt>:
 b04:	add	ip, pc, #0, 12
 b08:	add	ip, ip, #86016	; 0x15000
 b0c:	ldr	pc, [ip, #1140]!	; 0x474

00000b10 <strlen@plt>:
 b10:	add	ip, pc, #0, 12
 b14:	add	ip, ip, #86016	; 0x15000
 b18:	ldr	pc, [ip, #1132]!	; 0x46c

00000b1c <strchr@plt>:
 b1c:	add	ip, pc, #0, 12
 b20:	add	ip, ip, #86016	; 0x15000
 b24:	ldr	pc, [ip, #1124]!	; 0x464

00000b28 <sg_err_category3@plt>:
 b28:	add	ip, pc, #0, 12
 b2c:	add	ip, ip, #86016	; 0x15000
 b30:	ldr	pc, [ip, #1116]!	; 0x45c

00000b34 <__open64_2@plt>:
 b34:	add	ip, pc, #0, 12
 b38:	add	ip, ip, #86016	; 0x15000
 b3c:	ldr	pc, [ip, #1108]!	; 0x454

00000b40 <__errno_location@plt>:
 b40:	add	ip, pc, #0, 12
 b44:	add	ip, ip, #86016	; 0x15000
 b48:	ldr	pc, [ip, #1100]!	; 0x44c

00000b4c <snprintf@plt>:
 b4c:	add	ip, pc, #0, 12
 b50:	add	ip, ip, #86016	; 0x15000
 b54:	ldr	pc, [ip, #1092]!	; 0x444

00000b58 <memset@plt>:
 b58:	add	ip, pc, #0, 12
 b5c:	add	ip, ip, #86016	; 0x15000
 b60:	ldr	pc, [ip, #1084]!	; 0x43c

00000b64 <strncpy@plt>:
 b64:	add	ip, pc, #0, 12
 b68:	add	ip, ip, #86016	; 0x15000
 b6c:	ldr	pc, [ip, #1076]!	; 0x434

00000b70 <write@plt>:
 b70:	add	ip, pc, #0, 12
 b74:	add	ip, ip, #86016	; 0x15000
 b78:	ldr	pc, [ip, #1068]!	; 0x42c

00000b7c <sg_get_llnum@plt>:
 b7c:	add	ip, pc, #0, 12
 b80:	add	ip, ip, #86016	; 0x15000
 b84:	ldr	pc, [ip, #1060]!	; 0x424

00000b88 <sg_convert_errno@plt>:
 b88:	add	ip, pc, #0, 12
 b8c:	add	ip, ip, #86016	; 0x15000
 b90:	ldr	pc, [ip, #1052]!	; 0x41c

00000b94 <sigemptyset@plt>:
 b94:	add	ip, pc, #0, 12
 b98:	add	ip, ip, #86016	; 0x15000
 b9c:	ldr	pc, [ip, #1044]!	; 0x414

00000ba0 <sg_scnpr@plt>:
 ba0:	add	ip, pc, #0, 12
 ba4:	add	ip, ip, #86016	; 0x15000
 ba8:	ldr	pc, [ip, #1036]!	; 0x40c

00000bac <sg_get_category_sense_str@plt>:
 bac:	add	ip, pc, #0, 12
 bb0:	add	ip, ip, #86016	; 0x15000
 bb4:	ldr	pc, [ip, #1028]!	; 0x404

00000bb8 <sg_get_num@plt>:
 bb8:	add	ip, pc, #0, 12
 bbc:	add	ip, ip, #86016	; 0x15000
 bc0:	ldr	pc, [ip, #1020]!	; 0x3fc

00000bc4 <__xstat64@plt>:
 bc4:	add	ip, pc, #0, 12
 bc8:	add	ip, ip, #86016	; 0x15000
 bcc:	ldr	pc, [ip, #1012]!	; 0x3f4

00000bd0 <sg_memalign@plt>:
 bd0:	add	ip, pc, #0, 12
 bd4:	add	ip, ip, #86016	; 0x15000
 bd8:	ldr	pc, [ip, #1004]!	; 0x3ec

00000bdc <sg_ll_sync_cache_10@plt>:
 bdc:	add	ip, pc, #0, 12
 be0:	add	ip, ip, #86016	; 0x15000
 be4:	ldr	pc, [ip, #996]!	; 0x3e4

00000be8 <strncmp@plt>:
 be8:	add	ip, pc, #0, 12
 bec:	add	ip, ip, #86016	; 0x15000
 bf0:	ldr	pc, [ip, #988]!	; 0x3dc

00000bf4 <abort@plt>:
 bf4:	add	ip, pc, #0, 12
 bf8:	add	ip, ip, #86016	; 0x15000
 bfc:	ldr	pc, [ip, #980]!	; 0x3d4

00000c00 <close@plt>:
 c00:	add	ip, pc, #0, 12
 c04:	add	ip, ip, #86016	; 0x15000
 c08:	ldr	pc, [ip, #972]!	; 0x3cc

00000c0c <__snprintf_chk@plt>:
 c0c:	add	ip, pc, #0, 12
 c10:	add	ip, ip, #86016	; 0x15000
 c14:	ldr	pc, [ip, #964]!	; 0x3c4

00000c18 <sg_chk_n_print3@plt>:
 c18:	add	ip, pc, #0, 12
 c1c:	add	ip, ip, #86016	; 0x15000
 c20:	ldr	pc, [ip, #956]!	; 0x3bc

Disassembly of section .text:

00000c28 <.text>:
     c28:	svcmi	0x00f0e92d
     c2c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
     c30:	andscs	r8, lr, r2, lsl #22
     c34:	mcrr	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
     c38:	mcrrgt	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
     c3c:			; <UNDEFINED> instruction: 0xf6ad44fe
     c40:	blge	bd4178 <sg_chk_n_print3@plt+0xbd3560>
     c44:	tstls	fp, #928	; 0x3a0
     c48:			; <UNDEFINED> instruction: 0x9618ad38
     c4c:	ldmdbls	fp, {r1, r2, r3, r9, sl, lr}
     c50:	ldrls	sl, [r6, #-2609]	; 0xfffff5cf
     c54:	andsls	sl, ip, #13056	; 0x3300
     c58:	ldrls	sl, [lr], #-3380	; 0xfffff2cc
     c5c:	ldrls	sl, [sl, #-2870]	; 0xfffff4ca
     c60:	movwls	sl, #59985	; 0xea51
     c64:	andsls	r2, r0, #0, 8
     c68:	mvnscc	pc, #79	; 0x4f
     c6c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
     c70:	rscscc	pc, pc, #79	; 0x4f
     c74:	ldrdgt	pc, [r0], -ip
     c78:	mcrrgt	8, 12, pc, r4, cr13	; <UNPREDICTABLE>
     c7c:	stceq	0, cr15, [r0], {79}	; 0x4f
     c80:	ldmdbls	ip, {r2, r3, sp, lr}
     c84:	cfldr64vc	mvdx15, [r1], {13}
     c88:	eorsgt	pc, ip, sp, asr #17
     c8c:	ldmdbls	lr, {r2, r3, sp, lr}
     c90:	ldmdbls	r6, {r2, r3, sp, lr}
     c94:	movwcs	lr, #2497	; 0x9c1
     c98:	stmib	r1, {r3, r4, r8, fp, ip, pc}^
     c9c:			; <UNDEFINED> instruction: 0xf7ff2300
     ca0:	blls	3bc880 <sg_chk_n_print3@plt+0x3bbc68>
     ca4:	bls	40c8b0 <sg_chk_n_print3@plt+0x40bc98>
     ca8:	eorvs	r9, ip, pc, lsl #18
     cac:			; <UNDEFINED> instruction: 0xf8c5601c
     cb0:	andsvc	r4, r4, r3
     cb4:	andmi	pc, r3, r3, asr #17
     cb8:	eorls	r7, r4, ip
     cbc:	addshi	pc, r4, r1, asr #6
     cc0:	movwcs	r2, #512	; 0x200
     cc4:	movwcs	lr, #35277	; 0x89cd
     cc8:	stmdbeq	r2!, {r0, r1, r2, r6, r9, ip, sp, lr, pc}^
     ccc:	movwcs	lr, #43469	; 0xa9cd
     cd0:	rsbvc	pc, r3, #73400320	; 0x4600000
     cd4:	vmov.i32	d20, #16777216	; 0x01000000
     cd8:			; <UNDEFINED> instruction: 0xf6c60265
     cdc:	vand	q11, q3, <illegal reg q10.5>
     ce0:	vpmax.s8	q10, <illegal reg q3.5>, <illegal reg q9.5>
     ce4:	movwcs	r5, #41062	; 0xa066
     ce8:	rsbeq	pc, r1, r0, asr #5
     cec:	vorr.i32	d25, #2	; 0x00000002
     cf0:			; <UNDEFINED> instruction: 0xf6460974
     cf4:	vmla.f<illegal width 8>	d17, d7, d0[5]
     cf8:	vmull.s<illegal width 8>	<illegal reg q9.5>, d0, d2[4]
     cfc:			; <UNDEFINED> instruction: 0xf04f016f
     d00:	strcs	r0, [r1, #-2176]	; 0xfffff780
     d04:	strtls	r4, [r2], #-1683	; 0xfffff96d
     d08:	eorls	r9, r0, r4, lsl r1
     d0c:	ldrls	r9, [pc], #-1057	; d14 <sg_chk_n_print3@plt+0xfc>
     d10:	ldrls	r9, [sp], #-1059	; 0xfffffbdd
     d14:	tstls	r3, #218103808	; 0xd000000
     d18:	strcc	lr, [r1, #-2]
     d1c:	rsble	r4, r8, pc, lsr #5
     d20:	svccc	0x0004f856
     d24:	rscsle	r2, r8, r0, lsl #22
     d28:	strbeq	pc, [r4], #-1549	; 0xfffff9f3	; <UNPREDICTABLE>
     d2c:	blcs	143f0b0 <sg_chk_n_print3@plt+0x143e498>
     d30:	orrvs	pc, r0, pc, asr #8
     d34:			; <UNDEFINED> instruction: 0x4620447a
     d38:	svc	0x0008f7ff
     d3c:	strtmi	r7, [r3], -r2, lsr #16
     d40:	svclt	0x00182a00
     d44:	andle	r2, r5, sp, lsr sl
     d48:	svccs	0x0001f813
     d4c:	svclt	0x00182a00
     d50:	mvnsle	r2, sp, lsr sl
     d54:	andcs	fp, r0, #-2147483644	; 0x80000004
     d58:	blcs	7ed6c <sg_chk_n_print3@plt+0x7e154>
     d5c:	strbmi	r6, [sl, #-2082]	; 0xfffff7de
     d60:	stmdahi	r1!, {r1, r3, r4, r5, ip, lr, pc}
     d64:	rsbcc	pc, r2, #1879048196	; 0x70000004
     d68:			; <UNDEFINED> instruction: 0xf0004291
     d6c:	stmdavs	r2!, {r2, r3, r5, r6, r9, pc}
     d70:			; <UNDEFINED> instruction: 0xf0004552
     d74:	stmdavs	r2!, {r0, r2, r3, r4, r5, r6, r9, pc}
     d78:			; <UNDEFINED> instruction: 0xf000455a
     d7c:	ldmdbls	r2, {r2, r7, r9, pc}
     d80:			; <UNDEFINED> instruction: 0xf000428a
     d84:	stmdavs	r2!, {r2, r7, r9, pc}
     d88:	addmi	r9, sl, #20, 18	; 0x50000
     d8c:	addshi	pc, sp, #0
     d90:	addmi	r9, sl, #32, 18	; 0x80000
     d94:	sbchi	pc, lr, #0
     d98:	msrcs	(UNDEF: 105), r6
     d9c:	cmneq	r3, r0, asr #5	; <UNPREDICTABLE>
     da0:			; <UNDEFINED> instruction: 0xf000428a
     da4:			; <UNDEFINED> instruction: 0xf8df82d6
     da8:			; <UNDEFINED> instruction: 0x46201adc
     dac:	ldrbtmi	r9, [r9], #-805	; 0xfffffcdb
     db0:	mrc	7, 1, APSR_nzcv, cr10, cr15, {7}
     db4:	stmdacs	r0, {r0, r2, r5, r8, r9, fp, ip, pc}
     db8:	addshi	pc, r0, #64	; 0x40
     dbc:	ldmdavc	r2, {r4, r9, fp, ip, pc}
     dc0:			; <UNDEFINED> instruction: 0xf0412a00
     dc4:			; <UNDEFINED> instruction: 0xf8df8288
     dc8:	vst1.64	{d18-d19}, [pc], r0
     dcc:	ldmdals	r0, {r8, ip, sp, lr}
     dd0:			; <UNDEFINED> instruction: 0xf7ff447a
     dd4:			; <UNDEFINED> instruction: 0xe7a0eebc
     dd8:			; <UNDEFINED> instruction: 0xf7ff4618
     ddc:			; <UNDEFINED> instruction: 0xf1b0eeee
     de0:			; <UNDEFINED> instruction: 0x46803fff
     de4:	orrhi	pc, r6, #0
     de8:	movwcs	r3, #5377	; 0x1501
     dec:	movwls	r4, #53935	; 0xd2af
     df0:	blls	7f5450 <sg_chk_n_print3@plt+0x7f4838>
     df4:			; <UNDEFINED> instruction: 0xf0402b00
     df8:			; <UNDEFINED> instruction: 0xf8df8373
     dfc:	ldrbtmi	r3, [fp], #-2704	; 0xfffff570
     e00:	blcs	1ba74 <sg_chk_n_print3@plt+0x1ae5c>
     e04:	sbchi	pc, r3, #64, 6
     e08:	teqlt	r2, r1, lsr #20
     e0c:	bcc	fe03f190 <sg_chk_n_print3@plt+0xfe03e578>
     e10:	blvs	6d2004 <sg_chk_n_print3@plt+0x6d13ec>
     e14:			; <UNDEFINED> instruction: 0xf0404293
     e18:	bls	8a1938 <sg_chk_n_print3@plt+0x8a0d20>
     e1c:			; <UNDEFINED> instruction: 0xf8dfb132
     e20:	ldrbtmi	r3, [fp], #-2676	; 0xfffff58c
     e24:	addsmi	r6, r3, #27648	; 0x6c00
     e28:	adcshi	pc, sp, #64	; 0x40
     e2c:	blcs	27a60 <sg_chk_n_print3@plt+0x26e48>
     e30:	mvnshi	pc, #192, 4
     e34:	blcs	27a60 <sg_chk_n_print3@plt+0x26e48>
     e38:	mvnshi	pc, #192, 4
     e3c:	ldmdavc	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
     e40:	ldmib	sp, {r0, r1, r3, r5, r8, ip, sp, pc}^
     e44:	strmi	r1, [fp], -r8, lsl #4
     e48:			; <UNDEFINED> instruction: 0xf0404313
     e4c:			; <UNDEFINED> instruction: 0xf1b88403
     e50:	vpmax.f32	d16, d0, d0
     e54:			; <UNDEFINED> instruction: 0xf8df83dd
     e58:	ldrbtmi	r3, [fp], #-2624	; 0xfffff5c0
     e5c:			; <UNDEFINED> instruction: 0xf5b36b1b
     e60:	blle	11ca68 <sg_chk_n_print3@plt+0x11be50>
     e64:	blcs	27aa0 <sg_chk_n_print3@plt+0x26e88>
     e68:			; <UNDEFINED> instruction: 0xf04fbf08
     e6c:			; <UNDEFINED> instruction: 0xf8df0820
     e70:	andcs	r1, r2, ip, lsr #20
     e74:	tstls	sp, r9, ror r4
     e78:	stc2	0, cr15, [r8], #4
     e7c:	andcs	r9, r3, sp, lsl #18
     e80:	stc2	0, cr15, [r4], #4
     e84:	andcs	r9, sp, sp, lsl #18
     e88:	stc2	0, cr15, [r0], #4
     e8c:	bne	43f210 <sg_chk_n_print3@plt+0x43e5f8>
     e90:	ldrbtmi	r2, [r9], #-10
     e94:	ldc2	0, cr15, [sl], {1}
     e98:	stmdavc	r3, {r4, fp, ip, pc}
     e9c:			; <UNDEFINED> instruction: 0xf0002b00
     ea0:	blcs	b6191c <sg_chk_n_print3@plt+0xb60d04>
     ea4:	addshi	pc, sl, #0
     ea8:	stc2l	0, cr15, [r0], {1}
     eac:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     eb0:	bvs	6d20a4 <sg_chk_n_print3@plt+0x6d148c>
     eb4:	blcs	24f04 <sg_chk_n_print3@plt+0x242ec>
     eb8:	strhi	pc, [sl, r0, asr #32]
     ebc:	blcs	1027b0c <sg_chk_n_print3@plt+0x1026ef4>
     ec0:	cmphi	sl, r1	; <UNPREDICTABLE>
     ec4:	blcs	427b14 <sg_chk_n_print3@plt+0x426efc>
     ec8:	teqhi	lr, r1	; <UNPREDICTABLE>
     ecc:	blls	6a771c <sg_chk_n_print3@plt+0x6a6b04>
     ed0:	bls	68b6e0 <sg_chk_n_print3@plt+0x68aac8>
     ed4:			; <UNDEFINED> instruction: 0xf000789b
     ed8:	ldmdbvc	r2, {r0, r1, r2, r5, r6, r7, r9, sl, pc}^
     edc:	svclt	0x000c2b00
     ee0:	vst4.8	{d18,d20,d22,d24}, [pc], r0
     ee4:	smlabblt	sl, r0, r1, r3
     ee8:	orreq	pc, r0, r1, asr #32
     eec:	ldmdbvc	fp, {r1, r3, r4, r8, r9, fp, ip, pc}
     ef0:	vst4.8	{d27,d29,d31,d33}, [r1 :64], fp
     ef4:	vst4.32	{d17,d19,d21,d23}, [r1], r0
     ef8:	ldmdals	r0, {r7, r8, ip, lr}
     efc:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
     f00:	vmull.p8	<illegal reg q8.5>, d0, d6
     f04:	ldmib	sp, {r0, r1, r3, r4, r5, r7, r8, r9, pc}^
     f08:	b	14cdf38 <sg_chk_n_print3@plt+0x14cd320>
     f0c:			; <UNDEFINED> instruction: 0xf0410204
     f10:	strcs	r8, [r0, #-42]	; 0xffffffd6
     f14:	ldmdavc	fp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
     f18:	blcs	b6d36c <sg_chk_n_print3@plt+0xb6c754>
     f1c:	rsbhi	pc, sl, #64	; 0x40
     f20:	movwls	r2, #54017	; 0xd301
     f24:	ldmdblt	lr, {r0, r3, r4, r7, r9, sl, lr}
     f28:	svceq	0x0001f1b9
     f2c:	strbhi	pc, [r3, -r0]	; <UNPREDICTABLE>
     f30:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     f34:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
     f38:	bcs	9b40 <sg_chk_n_print3@plt+0x8f28>
     f3c:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
     f40:	strhi	pc, [r5, #704]	; 0x2c0
     f44:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     f48:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
     f4c:	ldmdbls	sp, {r8, r9, sp}
     f50:			; <UNDEFINED> instruction: 0xf0402900
     f54:	ldmdbls	r3, {r0, r3, r4, r5, r6, r8, sl, pc}
     f58:	ldmdbcc	r0, {r0, r2, r3, fp, ip, pc}
     f5c:	tstcs	r1, r8, lsl pc
     f60:	svclt	0x00142802
     f64:			; <UNDEFINED> instruction: 0xf0012000
     f68:	andsls	r0, fp, r1
     f6c:	stmdacs	r2, {r1, r4, fp, ip, pc}
     f70:	ldrbhi	pc, [r0, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
     f74:			; <UNDEFINED> instruction: 0xf0002900
     f78:	ldmib	sp, {r0, r2, r3, r6, r8, sl, pc}^
     f7c:	bl	4abbac <sg_chk_n_print3@plt+0x4aaf94>
     f80:			; <UNDEFINED> instruction: 0x9126010a
     f84:	movweq	lr, #47939	; 0xbb43
     f88:	ldmib	sp, {r0, r1, r2, r5, r8, r9, ip, pc}^
     f8c:	blcs	e02c <sg_chk_n_print3@plt+0xd414>
     f90:	movweq	pc, #4468	; 0x1174	; <UNPREDICTABLE>
     f94:	strbthi	pc, [r1], -r0, lsl #5	; <UNPREDICTABLE>
     f98:	svccc	0x0080f5b8
     f9c:	ldrbhi	pc, [sp], -r0, lsl #5	; <UNPREDICTABLE>
     fa0:	tstls	r4, #19456	; 0x4c00
     fa4:	blcs	27c18 <sg_chk_n_print3@plt+0x27000>
     fa8:			; <UNDEFINED> instruction: 0xf8dfd030
     fac:	ldmib	sp, {r2, r8, fp, sp}^
     fb0:	ldrbtmi	sl, [sl], #-2824	; 0xfffff4f8
     fb4:	andcc	lr, r0, #3440640	; 0x348000
     fb8:	movweq	lr, #15130	; 0x3b1a
     fbc:	bl	12e5c6c <sg_chk_n_print3@plt+0x12e5054>
     fc0:			; <UNDEFINED> instruction: 0x932b0302
     fc4:	strtcc	lr, [sl], #-2525	; 0xfffff623
     fc8:			; <UNDEFINED> instruction: 0xf1742b00
     fcc:	svclt	0x00ac0301
     fd0:	movwcs	r2, #769	; 0x301
     fd4:	svccc	0x0080f5b8
     fd8:			; <UNDEFINED> instruction: 0xf043bfa8
     fdc:	tstls	fp, #67108864	; 0x4000000
     fe0:	blls	52d674 <sg_chk_n_print3@plt+0x52ca5c>
     fe4:			; <UNDEFINED> instruction: 0xf8df9313
     fe8:	ldrcs	r0, [r0], #-2252	; 0xfffff734
     fec:			; <UNDEFINED> instruction: 0xf7ff4478
     ff0:	blls	3bc518 <sg_chk_n_print3@plt+0x3bb900>
     ff4:	ldmdavc	fp, {r1, r4, r9, fp, ip, pc}^
     ff8:	svclt	0x00183a02
     ffc:	andsmi	r2, r3, r1, lsl #4
    1000:			; <UNDEFINED> instruction: 0xf040921b
    1004:	blls	4e278c <sg_chk_n_print3@plt+0x4e1b74>
    1008:	tstmi	r3, #3358720	; 0x334000
    100c:	ldmdavc	fp, {r1, r2, r3, r8, r9, fp, ip, pc}^
    1010:			; <UNDEFINED> instruction: 0xf0402b00
    1014:	stccs	3, cr8, [r0, #-36]	; 0xffffffdc
    1018:	strhi	pc, [r1], -r0
    101c:	ldmmi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1020:	cfstrsvs	mvf4, [r3], #496	; 0x1f0
    1024:	vqrdmulh.s<illegal width 8>	d2, d0, d0
    1028:			; <UNDEFINED> instruction: 0xf894854d
    102c:	blcs	d134 <sg_chk_n_print3@plt+0xc51c>
    1030:	ldrbhi	pc, [r7, #64]	; 0x40	; <UNPREDICTABLE>
    1034:	stmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1038:	stmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    103c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    1040:	blge	3b790 <sg_chk_n_print3@plt+0x3ab78>
    1044:	stmib	r3, {r1, r3, r4, r9, fp, sp, lr}^
    1048:			; <UNDEFINED> instruction: 0xb12aab0e
    104c:	svceq	0x0001f1ba
    1050:	movweq	pc, #379	; 0x17b	; <UNPREDICTABLE>
    1054:	ldrhi	pc, [r4], -r0, lsl #5
    1058:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    105c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1060:			; <UNDEFINED> instruction: 0xf1baab00
    1064:			; <UNDEFINED> instruction: 0xf17b0f01
    1068:	vsubw.s8	q8, <illegal reg q0.5>, d0
    106c:			; <UNDEFINED> instruction: 0xf8df814f
    1070:	mcr	8, 0, r3, cr8, cr8, {2}
    1074:	ldrbtmi	r6, [fp], #-2576	; 0xfffff5f0
    1078:			; <UNDEFINED> instruction: 0x4643931d
    107c:	stmib	sp, {r2, r3, r4, r6, r7, r8, r9, sl, ip}^
    1080:	movwcs	r3, #1046	; 0x416
    1084:	ldmib	sp, {r2, r3, r4, r8, r9, ip, pc}^
    1088:	strmi	r1, [sl, #534]	; 0x216
    108c:	movweq	lr, #11131	; 0x2b7b
    1090:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1094:	andsls	r4, r0, #136, 12	; 0x8800000
    1098:	svclt	0x00bc447b
    109c:			; <UNDEFINED> instruction: 0xf8cd46d0
    10a0:	strbmi	fp, [r4], -r0, asr #32
    10a4:	blls	49bd10 <sg_chk_n_print3@plt+0x49b0f8>
    10a8:			; <UNDEFINED> instruction: 0xf0002b02
    10ac:	stmib	sp, {r0, r1, r8, r9, pc}^
    10b0:			; <UNDEFINED> instruction: 0x460aab18
    10b4:	cfmsub32	mvax6, mvfx4, mvfx8, mvfx3
    10b8:			; <UNDEFINED> instruction: 0xf8dd6a10
    10bc:	and	r8, r8, r4, ror r0
    10c0:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    10c4:	ldrsbtcs	pc, [r0], -r8	; <UNPREDICTABLE>
    10c8:	blcs	2db0dc <sg_chk_n_print3@plt+0x2da4c4>
    10cc:	blcs	130d34 <sg_chk_n_print3@plt+0x13011c>
    10d0:	blx	b54f6 <sg_chk_n_print3@plt+0xb48de>
    10d4:	strtmi	pc, [r9], -r4, lsl #4
    10d8:			; <UNDEFINED> instruction: 0xf7ff4630
    10dc:	mcrne	12, 0, lr, cr7, cr2, {5}
    10e0:			; <UNDEFINED> instruction: 0xf8dfdbee
    10e4:	cdp	7, 0, cr3, cr8, cr12, {7}
    10e8:			; <UNDEFINED> instruction: 0x46d86a10
    10ec:	bvs	6922e0 <sg_chk_n_print3@plt+0x6916c8>
    10f0:	vpmax.u8	d2, d0, d2
    10f4:			; <UNDEFINED> instruction: 0xf8df8358
    10f8:	ldrbtmi	r2, [sl], #-2012	; 0xfffff824
    10fc:	ldmib	r2, {r1, r2, r4, r8, r9, fp, sp, lr}^
    1100:	blx	101512 <sg_chk_n_print3@plt+0x1008fa>
    1104:	stmib	sp, {r1, r2, r8, r9, ip, sp, lr, pc}^
    1108:	adcsmi	r0, fp, #24, 2
    110c:	movthi	pc, #832	; 0x340	; <UNPREDICTABLE>
    1110:			; <UNDEFINED> instruction: 0x47c4f8df
    1114:			; <UNDEFINED> instruction: 0x46314638
    1118:	ldrbtmi	r2, [ip], #-1792	; 0xfffff900
    111c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1120:	stmib	r4, {r4, r9, ip, pc}^
    1124:			; <UNDEFINED> instruction: 0xf0027800
    1128:	stmdbcs	r0, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    112c:	stcle	6, cr4, [r4, #-16]
    1130:	strcc	r9, [r1], #-2576	; 0xfffff5f0
    1134:	movwcc	r6, #6163	; 0x1813
    1138:			; <UNDEFINED> instruction: 0xf8df6013
    113c:	ldmib	sp, {r5, r7, r8, r9, sl, ip, sp}^
    1140:	ldrbtmi	r0, [fp], #-280	; 0xfffffee8
    1144:	bl	104754c <sg_chk_n_print3@plt+0x1046934>
    1148:	stmib	r3, {r2, r5, r6, r7, r8, ip, sp, lr}^
    114c:	stfcss	f0, [r0], {2}
    1150:	strbthi	pc, [sp], -r0	; <UNPREDICTABLE>
    1154:	blcs	a7d90 <sg_chk_n_print3@plt+0xa7178>
    1158:	msrhi	CPSR_fsx, #0
    115c:	blcs	227d98 <sg_chk_n_print3@plt+0x227180>
    1160:	rschi	pc, r7, #64	; 0x40
    1164:			; <UNDEFINED> instruction: 0x7778f8df
    1168:	strtmi	r1, [r0], -r1, ror #15
    116c:	ldmib	r7, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    1170:	ldmdbne	r2, {r1, r2, r8, r9, sp}
    1174:	mvnvc	lr, #68608	; 0x10c00
    1178:	movwcs	lr, #27079	; 0x69c7
    117c:			; <UNDEFINED> instruction: 0x4764f8df
    1180:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    1184:	bcs	49d8c <sg_chk_n_print3@plt+0x49174>
    1188:			; <UNDEFINED> instruction: 0x0600f173
    118c:	bl	fecb7df8 <sg_chk_n_print3@plt+0xfecb71e0>
    1190:	bl	18c3998 <sg_chk_n_print3@plt+0x18c2d80>
    1194:	blls	283da0 <sg_chk_n_print3@plt+0x283188>
    1198:	blge	3b8b0 <sg_chk_n_print3@plt+0x3ac98>
    119c:	movwls	r1, #43035	; 0xa81b
    11a0:	bl	1067dd4 <sg_chk_n_print3@plt+0x10671bc>
    11a4:	movwls	r0, #45827	; 0xb303
    11a8:	ldmdane	fp, {r3, r8, r9, fp, ip, pc}
    11ac:	blls	265dd4 <sg_chk_n_print3@plt+0x2651bc>
    11b0:	movweq	lr, #15169	; 0x3b41
    11b4:	svceq	0x0001f1ba
    11b8:			; <UNDEFINED> instruction: 0xf17b9309
    11bc:			; <UNDEFINED> instruction: 0xf6bf0300
    11c0:	cdp	15, 1, cr10, cr8, cr2, {3}
    11c4:	strcs	r6, [r0], #-2576	; 0xfffff5f0
    11c8:			; <UNDEFINED> instruction: 0x371cf8df
    11cc:			; <UNDEFINED> instruction: 0xf893447b
    11d0:	blcs	d2d8 <sg_chk_n_print3@plt+0xc6c0>
    11d4:	ldrhi	pc, [r9], #-64	; 0xffffffc0
    11d8:	blcs	a7e14 <sg_chk_n_print3@plt+0xa71fc>
    11dc:	blls	8f55f0 <sg_chk_n_print3@plt+0x8f49d8>
    11e0:			; <UNDEFINED> instruction: 0xf0402b00
    11e4:	blls	7a2e54 <sg_chk_n_print3@plt+0x7a223c>
    11e8:	tstlt	r8, r8, lsl r8
    11ec:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    11f0:			; <UNDEFINED> instruction: 0xf0402e00
    11f4:			; <UNDEFINED> instruction: 0xf1b9847a
    11f8:	andle	r0, r5, r1, lsl #30
    11fc:	blcs	227e38 <sg_chk_n_print3@plt+0x227220>
    1200:	strbmi	sp, [r8], -r2
    1204:	ldcl	7, cr15, [ip], #1020	; 0x3fc
    1208:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    120c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1210:	tstmi	r3, #0, 6
    1214:			; <UNDEFINED> instruction: 0xf8dfd006
    1218:	ldrbtmi	r3, [fp], #-1752	; 0xfffff928
    121c:	blcs	1c490 <sg_chk_n_print3@plt+0x1b878>
    1220:	strhi	pc, [r4, #-0]!
    1224:	blx	fbd230 <sg_chk_n_print3@plt+0xfbc618>
    1228:			; <UNDEFINED> instruction: 0x36c8f8df
    122c:	cfldrdvs	mvd4, [r9], {123}	; 0x7b
    1230:			; <UNDEFINED> instruction: 0xf0402900
    1234:	blls	722388 <sg_chk_n_print3@plt+0x721770>
    1238:			; <UNDEFINED> instruction: 0xf0402b00
    123c:	cfstrscs	mvf8, [r0], {71}	; 0x47
    1240:	strbtcs	fp, [r3], #-4024	; 0xfffff048
    1244:	stmiavc	r2!, {r0, r1, r2, r4, r5, r7, sp, lr, pc}
    1248:			; <UNDEFINED> instruction: 0xf47f2a00
    124c:			; <UNDEFINED> instruction: 0x4618ad90
    1250:	ldc	7, cr15, [r2], #1020	; 0x3fc
    1254:	ssatcc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    1258:	tstvs	r8, #2063597568	; 0x7b000000
    125c:			; <UNDEFINED> instruction: 0xf47f3001
    1260:			; <UNDEFINED> instruction: 0xf8dfad5c
    1264:	strcs	r0, [r1], #-1688	; 0xfffff968
    1268:			; <UNDEFINED> instruction: 0xf7ff4478
    126c:	adc	lr, r2, sl, lsl #24
    1270:	bcs	1ea3500 <sg_chk_n_print3@plt+0x1ea28e8>
    1274:	cfldrdge	mvd15, [pc, #-508]!	; 1080 <sg_chk_n_print3@plt+0x468>
    1278:	movwcs	r4, #5656	; 0x1618
    127c:			; <UNDEFINED> instruction: 0xf7ff931d
    1280:	mulsls	r3, ip, ip
    1284:	ldrmi	lr, [r8], -r9, asr #10
    1288:	ldc	7, cr15, [r6], {255}	; 0xff
    128c:	stmiahi	r2!, {r0, r2, r6, r8, sl, sp, lr, pc}
    1290:			; <UNDEFINED> instruction: 0xf47f2a74
    1294:	ldmdavc	sl, {r3, r4, r5, r6, r8, sl, fp, sp, pc}
    1298:	suble	r2, r3, sp, lsr #20
    129c:			; <UNDEFINED> instruction: 0xf8df4618
    12a0:			; <UNDEFINED> instruction: 0xf7ff4660
    12a4:	ldrbtmi	lr, [ip], #-3180	; 0xfffff394
    12a8:	strmi	r4, [r2], -fp, lsl #12
    12ac:	movwcs	lr, #2500	; 0x9c4
    12b0:	svclt	0x00083301
    12b4:	svccc	0x00fff1b0
    12b8:	cfstrsge	mvf15, [pc, #-508]!	; 10c4 <sg_chk_n_print3@plt+0x4ac>
    12bc:			; <UNDEFINED> instruction: 0x0644f8df
    12c0:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    12c4:	bl	ff73f2c8 <sg_chk_n_print3@plt+0xff73e6b0>
    12c8:			; <UNDEFINED> instruction: 0x4618e075
    12cc:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    12d0:	stmdacc	r0, {r1, r2, r3, r8, r9, fp, ip, pc}
    12d4:	andcs	fp, r1, r8, lsl pc
    12d8:	ldr	r7, [lr, #-88]	; 0xffffffa8
    12dc:			; <UNDEFINED> instruction: 0x1628f8df
    12e0:			; <UNDEFINED> instruction: 0x93254620
    12e4:			; <UNDEFINED> instruction: 0xf7ff4479
    12e8:	blls	97c170 <sg_chk_n_print3@plt+0x97b558>
    12ec:			; <UNDEFINED> instruction: 0xf0002800
    12f0:			; <UNDEFINED> instruction: 0xf8df80e9
    12f4:			; <UNDEFINED> instruction: 0x46201618
    12f8:	ldrbtmi	r9, [r9], #-805	; 0xfffffcdb
    12fc:	bl	fe53f300 <sg_chk_n_print3@plt+0xfe53e6e8>
    1300:	stmdacs	r0, {r0, r2, r5, r8, r9, fp, ip, pc}
    1304:	rscshi	pc, sp, r0, asr #32
    1308:	ldmdavc	r2, {r0, r1, r2, r3, r9, fp, ip, pc}
    130c:			; <UNDEFINED> instruction: 0xf0402a00
    1310:			; <UNDEFINED> instruction: 0xf8df8737
    1314:	vst3.<illegal width 64>	{d18,d20,d22}, [pc :256], ip
    1318:	stmdals	pc, {r8, ip, sp, lr}	; <UNPREDICTABLE>
    131c:			; <UNDEFINED> instruction: 0xf7ff447a
    1320:	ldrbt	lr, [sl], #3094	; 0xc16
    1324:	bcs	c5f494 <sg_chk_n_print3@plt+0xc5e87c>
    1328:	ldmvc	sl, {r3, r4, r5, r7, r8, ip, lr, pc}
    132c:			; <UNDEFINED> instruction: 0xf43f2a00
    1330:			; <UNDEFINED> instruction: 0xe7b3acf4
    1334:			; <UNDEFINED> instruction: 0xf7ff4618
    1338:	strbeq	lr, [r4, r0, asr #24]
    133c:	bls	3b674c <sg_chk_n_print3@plt+0x3b5b34>
    1340:	orrsvc	r2, r3, r1, lsl #6
    1344:			; <UNDEFINED> instruction: 0xf57f0781
    1348:	bls	6ac6f0 <sg_chk_n_print3@plt+0x6abad8>
    134c:	orrsvc	r2, r3, r1, lsl #6
    1350:	ldrmi	lr, [r8], -r3, ror #9
    1354:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    1358:	movwcc	r4, #5635	; 0x1603
    135c:			; <UNDEFINED> instruction: 0xf47f9021
    1360:			; <UNDEFINED> instruction: 0xf8dfacdc
    1364:	strcs	r0, [r1], #-1456	; 0xfffffa50
    1368:			; <UNDEFINED> instruction: 0xf7ff4478
    136c:	eor	lr, r2, sl, lsl #23
    1370:	stmeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1374:	andcs	r2, r0, #0, 6
    1378:	stmib	sp, {r0, r2, r3, sl, ip, pc}^
    137c:	stmib	sp, {r3, r8, r9, sp}^
    1380:	movwcs	r2, #41738	; 0xa30a
    1384:	strtls	r9, [r3], #-1057	; 0xfffffbdf
    1388:	strtls	r9, [r2], #-1053	; 0xfffffbe3
    138c:			; <UNDEFINED> instruction: 0xf8df9313
    1390:	vst3.32	{d19,d21,d23}, [pc], r8
    1394:			; <UNDEFINED> instruction: 0xf8df7100
    1398:	ldrbtmi	r0, [fp], #-1412	; 0xfffffa7c
    139c:	tstvs	r9, #120, 8	; 0x78000000
    13a0:	bl	1bbf3a4 <sg_chk_n_print3@plt+0x1bbe78c>
    13a4:			; <UNDEFINED> instruction: 0xf8dfe530
    13a8:	ldrcs	r0, [pc], #-1400	; 13b0 <sg_chk_n_print3@plt+0x798>
    13ac:			; <UNDEFINED> instruction: 0xf7ff4478
    13b0:			; <UNDEFINED> instruction: 0xf001eb68
    13b4:			; <UNDEFINED> instruction: 0xf8dff961
    13b8:			; <UNDEFINED> instruction: 0xf8df256c
    13bc:	ldrbtmi	r3, [sl], #-1216	; 0xfffffb40
    13c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    13c4:	mcrrcc	8, 13, pc, r4, cr13	; <UNPREDICTABLE>
    13c8:			; <UNDEFINED> instruction: 0xf040405a
    13cc:			; <UNDEFINED> instruction: 0x462086d7
    13d0:	stclmi	6, cr15, [ip, #-52]	; 0xffffffcc
    13d4:	blhi	bc6d0 <sg_chk_n_print3@plt+0xbbab8>
    13d8:	svchi	0x00f0e8bd
    13dc:	ldmdavc	fp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    13e0:			; <UNDEFINED> instruction: 0xf0002b00
    13e4:	blcs	b6278c <sg_chk_n_print3@plt+0xb61b74>
    13e8:	strbthi	pc, [r5], #0	; <UNPREDICTABLE>
    13ec:	movwcs	r2, #5376	; 0x1500
    13f0:	tstls	r2, #48234496	; 0x2e00000
    13f4:			; <UNDEFINED> instruction: 0xf001980f
    13f8:			; <UNDEFINED> instruction: 0xf8dffa19
    13fc:	ldrbtmi	r3, [fp], #-1324	; 0xfffffad4
    1400:	andls	r6, sp, fp, lsl sl
    1404:			; <UNDEFINED> instruction: 0xf0402b00
    1408:	blls	362738 <sg_chk_n_print3@plt+0x361b20>
    140c:			; <UNDEFINED> instruction: 0xf0002b10
    1410:	blls	3631ec <sg_chk_n_print3@plt+0x3625d4>
    1414:			; <UNDEFINED> instruction: 0xf0002b02
    1418:	blls	3621d4 <sg_chk_n_print3@plt+0x3615bc>
    141c:			; <UNDEFINED> instruction: 0xf0002b08
    1420:	blcs	121940 <sg_chk_n_print3@plt+0x120d28>
    1424:	ldrbhi	pc, [r1, r0]!	; <UNPREDICTABLE>
    1428:	cmpcs	r1, lr, lsl #22
    142c:	smlabteq	r1, r0, r2, pc	; <UNPREDICTABLE>
    1430:	ldmdbvc	fp, {r1, r3, r4, r7, fp, ip, sp, lr}^
    1434:	svclt	0x00082a00
    1438:	tstlt	fp, r1, asr #2
    143c:	orreq	pc, r0, r1, asr #32
    1440:	ldmdbvc	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
    1444:	vst4.8	{d27,d29,d31,d33}, [r1 :64], fp
    1448:	vst4.32	{d17,d19,d21,d23}, [r1], r0
    144c:	blls	395a54 <sg_chk_n_print3@plt+0x394e3c>
    1450:	tstlt	fp, fp, lsl r8
    1454:	orrvs	pc, r0, r1, asr #8
    1458:	vst2.8	{d25-d26}, [pc]
    145c:			; <UNDEFINED> instruction: 0xf7ff72db
    1460:			; <UNDEFINED> instruction: 0xf1b0eb3a
    1464:	vqdmlal.s<illegal width 8>	q8, d0, d0
    1468:	ldmib	sp, {r2, r7, r9, sl, pc}^
    146c:	b	14ce494 <sg_chk_n_print3@plt+0x14cd87c>
    1470:			; <UNDEFINED> instruction: 0xf43f0204
    1474:			; <UNDEFINED> instruction: 0xf8dfad58
    1478:	movwcs	r4, #1204	; 0x4b4
    147c:	strbmi	r9, [r8], -r0, lsl #6
    1480:	blls	252678 <sg_chk_n_print3@plt+0x251a60>
    1484:	blvs	8a78ac <sg_chk_n_print3@plt+0x8a6c94>
    1488:	blvc	ff8bbdcc <sg_chk_n_print3@plt+0xff8bb1b4>
    148c:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    1490:	movwcc	pc, #47873	; 0xbb01	; <UNPREDICTABLE>
    1494:	blge	80324 <sg_chk_n_print3@plt+0x7f70c>
    1498:			; <UNDEFINED> instruction: 0x465b449b
    149c:			; <UNDEFINED> instruction: 0xf7ff4652
    14a0:	stmdacs	r0, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
    14a4:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    14a8:	ldrbhi	pc, [lr], -r0, asr #5	; <UNPREDICTABLE>
    14ac:	blcs	1bd40 <sg_chk_n_print3@plt+0x1b128>
    14b0:	cfldrsge	mvf15, [r9, #-252]!	; 0xffffff04
    14b4:	ldrbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    14b8:			; <UNDEFINED> instruction: 0x465b4652
    14bc:			; <UNDEFINED> instruction: 0xf7ff4478
    14c0:	ldr	lr, [r0, #-2784]!	; 0xfffff520
    14c4:			; <UNDEFINED> instruction: 0x4618991a
    14c8:	ldc2	0, cr15, [sl], #-4
    14cc:			; <UNDEFINED> instruction: 0xf43f2800
    14d0:			; <UNDEFINED> instruction: 0xf8dfac24
    14d4:	strcs	r0, [r1], #-1120	; 0xfffffba0
    14d8:			; <UNDEFINED> instruction: 0xf7ff4478
    14dc:			; <UNDEFINED> instruction: 0xe76aead2
    14e0:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    14e4:			; <UNDEFINED> instruction: 0xf8df2400
    14e8:	ldrbtmi	r0, [r9], #-1108	; 0xfffffbac
    14ec:			; <UNDEFINED> instruction: 0xf7ff4478
    14f0:	strb	lr, [r0, -r8, asr #21]!
    14f4:	strbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    14f8:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    14fc:	b	ff03f500 <sg_chk_n_print3@plt+0xff03e8e8>
    1500:			; <UNDEFINED> instruction: 0xf8dfe759
    1504:	strtmi	r1, [r0], -r0, asr #8
    1508:	ldrbtmi	r9, [r9], #-805	; 0xfffffcdb
    150c:	b	fe33f510 <sg_chk_n_print3@plt+0xfe33e8f8>
    1510:	stmdacs	r0, {r0, r2, r5, r8, r9, fp, ip, pc}
    1514:	ldrthi	pc, [r4], #-0	; <UNPREDICTABLE>
    1518:	strtne	pc, [ip], #-2271	; 0xfffff721
    151c:			; <UNDEFINED> instruction: 0x93254620
    1520:			; <UNDEFINED> instruction: 0xf7ff4479
    1524:	blls	97bf34 <sg_chk_n_print3@plt+0x97b31c>
    1528:			; <UNDEFINED> instruction: 0xf0002800
    152c:			; <UNDEFINED> instruction: 0xf8df8099
    1530:			; <UNDEFINED> instruction: 0x4620141c
    1534:	ldrbtmi	r9, [r9], #-805	; 0xfffffcdb
    1538:	b	1dbf53c <sg_chk_n_print3@plt+0x1dbe924>
    153c:	stmdacs	r0, {r0, r2, r5, r8, r9, fp, ip, pc}
    1540:	strbhi	pc, [pc, #-0]	; 1548 <sg_chk_n_print3@plt+0x930>	; <UNPREDICTABLE>
    1544:	strne	pc, [r8], #-2271	; 0xfffff721
    1548:			; <UNDEFINED> instruction: 0x93254620
    154c:			; <UNDEFINED> instruction: 0xf7ff4479
    1550:	blls	97bf08 <sg_chk_n_print3@plt+0x97b2f0>
    1554:			; <UNDEFINED> instruction: 0xf0002800
    1558:	ldmibmi	lr!, {r0, r1, r2, r3, r5, r8, sl, pc}^
    155c:			; <UNDEFINED> instruction: 0x93254620
    1560:			; <UNDEFINED> instruction: 0xf7ff4479
    1564:	blls	97bef4 <sg_chk_n_print3@plt+0x97b2dc>
    1568:			; <UNDEFINED> instruction: 0xf0002800
    156c:	ldmibmi	sl!, {r2, r3, r4, r9, sl, pc}^
    1570:			; <UNDEFINED> instruction: 0x93254620
    1574:			; <UNDEFINED> instruction: 0xf7ff4479
    1578:	blls	97bee0 <sg_chk_n_print3@plt+0x97b2c8>
    157c:			; <UNDEFINED> instruction: 0xf0002800
    1580:	ldmibmi	r6!, {r1, r2, r8, r9, sl, pc}^
    1584:	strtmi	r2, [r0], -r4, lsl #4
    1588:	ldrbtmi	r9, [r9], #-805	; 0xfffffcdb
    158c:	bl	b3f590 <sg_chk_n_print3@plt+0xb3e978>
    1590:	stmdacs	r0, {r0, r2, r5, r8, r9, fp, ip, pc}
    1594:	ldrbthi	pc, [r3], r0	; <UNPREDICTABLE>
    1598:			; <UNDEFINED> instruction: 0xf7ff4620
    159c:	stmdacs	r1, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    15a0:	stmdavc	r3!, {r0, r1, r8, fp, ip, lr, pc}
    15a4:			; <UNDEFINED> instruction: 0xf0002b2d
    15a8:	stmibmi	sp!, {r0, r1, r2, r3, r5, r6, r8, sl, pc}^
    15ac:	strtmi	r2, [r0], -r9, lsl #4
    15b0:			; <UNDEFINED> instruction: 0xf7ff4479
    15b4:	stmdacs	r0, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    15b8:	strbhi	pc, [r9, #0]!	; <UNPREDICTABLE>
    15bc:	andcs	r4, r9, #3817472	; 0x3a4000
    15c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    15c4:	bl	43f5c8 <sg_chk_n_print3@plt+0x43e9b0>
    15c8:			; <UNDEFINED> instruction: 0xf0002800
    15cc:	stmibmi	r6!, {r5, r6, r7, r8, sl, pc}^
    15d0:	strtmi	r2, [r0], -r6, lsl #4
    15d4:			; <UNDEFINED> instruction: 0xf7ff4479
    15d8:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
    15dc:	strhi	pc, [pc, #0]!	; 15e4 <sg_chk_n_print3@plt+0x9cc>
    15e0:	strtmi	r4, [r0], -r2, ror #19
    15e4:			; <UNDEFINED> instruction: 0xf7ff4479
    15e8:	stmdacs	r0, {r5, r9, fp, sp, lr, pc}
    15ec:	strhi	pc, [r7, #0]!
    15f0:	andcs	r4, r6, #3653632	; 0x37c000
    15f4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    15f8:	b	ffdbf5fc <sg_chk_n_print3@plt+0xffdbe9e4>
    15fc:			; <UNDEFINED> instruction: 0xf0402800
    1600:	bmi	ff7230a4 <sg_chk_n_print3@plt+0xff72248c>
    1604:	bvs	4d27f4 <sg_chk_n_print3@plt+0x4d1bdc>
    1608:	andsvs	r3, r3, #67108864	; 0x4000000
    160c:	bllt	fe17f610 <sg_chk_n_print3@plt+0xfe17e9f8>
    1610:	strcs	r4, [r1], #-2265	; 0xfffff727
    1614:			; <UNDEFINED> instruction: 0xf7ff4478
    1618:			; <UNDEFINED> instruction: 0xe6ccea34
    161c:	ldrcs	r4, [pc], #-2263	; 1624 <sg_chk_n_print3@plt+0xa0c>
    1620:			; <UNDEFINED> instruction: 0xf7ff4478
    1624:	strb	lr, [r6], lr, lsr #20
    1628:	ldrdcs	r4, [r0, -r5]
    162c:			; <UNDEFINED> instruction: 0x4638447f
    1630:	b	143f634 <sg_chk_n_print3@plt+0x143ea1c>
    1634:			; <UNDEFINED> instruction: 0xf6ff1e04
    1638:			; <UNDEFINED> instruction: 0xf10dacee
    163c:	andcs	r0, r1, #749568	; 0xb7000
    1640:			; <UNDEFINED> instruction: 0xf7ff4651
    1644:	stmdacs	r1, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    1648:	strthi	pc, [sp], r0
    164c:			; <UNDEFINED> instruction: 0xf7ff4620
    1650:	strbt	lr, [r0], #2776	; 0xad8
    1654:	ldrcs	r4, [pc], #-2251	; 165c <sg_chk_n_print3@plt+0xa44>
    1658:			; <UNDEFINED> instruction: 0xf7ff4478
    165c:	ssat	lr, #11, r2, lsl #20
    1660:			; <UNDEFINED> instruction: 0xf7ff4618
    1664:	strmi	lr, [r3], -sl, lsr #21
    1668:	eorls	r3, r2, r1, lsl #6
    166c:	blge	157e870 <sg_chk_n_print3@plt+0x157dc58>
    1670:	strcs	r4, [r1], #-2245	; 0xfffff73b
    1674:			; <UNDEFINED> instruction: 0xf7ff4478
    1678:	ldr	lr, [ip], r4, lsl #20
    167c:	b	183f680 <sg_chk_n_print3@plt+0x183ea68>
    1680:	ldrbtmi	r4, [sl], #-2754	; 0xfffff53e
    1684:	strbpl	pc, [r4], #-525	; 0xfffffdf3	; <UNPREDICTABLE>
    1688:	stmdavs	r5, {r4, r8, fp, ip, pc}
    168c:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    1690:	stmib	sp, {r5, r9, sl, lr}^
    1694:	ldrmi	r2, [r9], -r0, lsl #2
    1698:			; <UNDEFINED> instruction: 0xf7ff2201
    169c:			; <UNDEFINED> instruction: 0x4620eab8
    16a0:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16a4:			; <UNDEFINED> instruction: 0xf7ff4628
    16a8:			; <UNDEFINED> instruction: 0x4604ea70
    16ac:			; <UNDEFINED> instruction: 0xf04fe683
    16b0:	ldrt	r3, [sp], #-2559	; 0xfffff601
    16b4:			; <UNDEFINED> instruction: 0x46429b1a
    16b8:	ldmvc	r8, {r2, r4, r8, r9, sl, fp, ip, pc}^
    16bc:	stmib	sp, {r0, r1, r3, r4, r7, r8, fp, ip, sp, lr}^
    16c0:	strtmi	r1, [r9], -r2, lsl #14
    16c4:			; <UNDEFINED> instruction: 0x670ae9dd
    16c8:	movwls	r9, #16389	; 0x4005
    16cc:	beq	43cf34 <sg_chk_n_print3@plt+0x43c31c>
    16d0:	strvs	lr, [r0, -sp, asr #19]
    16d4:	stc2	0, cr15, [r2, #4]
    16d8:	andsle	r2, r0, r6, lsl #16
    16dc:	andle	r2, lr, fp, lsl #16
    16e0:			; <UNDEFINED> instruction: 0xf0402800
    16e4:	bmi	feaa2548 <sg_chk_n_print3@plt+0xfeaa1930>
    16e8:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    16ec:	bl	4cdafc <sg_chk_n_print3@plt+0x4ccee4>
    16f0:	addsvs	r0, r3, r8, lsl #6
    16f4:	bl	106833c <sg_chk_n_print3@plt+0x1067724>
    16f8:	sbcsvs	r0, r3, r3, lsl #6
    16fc:	stmiami	r5!, {r1, r3, r5, r8, sl, sp, lr, pc}
    1700:			; <UNDEFINED> instruction: 0xf7ff4478
    1704:	ldmdbls	sl, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    1708:	strtmi	r4, [r2], -r3, lsr #23
    170c:	ldrbtmi	r7, [fp], #-2254	; 0xfffff732
    1710:	ldmdbls	r4, {r0, r1, r2, r3, r7, r8, fp, ip, sp, lr}
    1714:			; <UNDEFINED> instruction: 0x96056b1b
    1718:	ldmib	sp, {r0, r1, r8, ip, pc}^
    171c:	movwls	r0, #8458	; 0x210a
    1720:	stmib	sp, {r2, r8, r9, sl, ip, pc}^
    1724:	strtmi	r0, [r9], -r0, lsl #2
    1728:	beq	43cf90 <sg_chk_n_print3@plt+0x43c378>
    172c:	ldc2l	0, cr15, [r6, #-4]
    1730:	svcmi	0x009ae7d6
    1734:	bvs	43cf9c <sg_chk_n_print3@plt+0x43c384>
    1738:	and	r4, r7, pc, ror r4
    173c:	b	3f740 <sg_chk_n_print3@plt+0x3eb28>
    1740:	blcs	2db754 <sg_chk_n_print3@plt+0x2dab3c>
    1744:	blcs	1313ac <sg_chk_n_print3@plt+0x130794>
    1748:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
    174c:			; <UNDEFINED> instruction: 0x46296b3a
    1750:	blx	9307a <sg_chk_n_print3@plt+0x92462>
    1754:			; <UNDEFINED> instruction: 0xf7fff204
    1758:			; <UNDEFINED> instruction: 0xf1b0ea0c
    175c:	blle	ffb43764 <sg_chk_n_print3@plt+0xffb42b4c>
    1760:			; <UNDEFINED> instruction: 0xee086a3b
    1764:	blcs	9bfac <sg_chk_n_print3@plt+0x9b394>
    1768:	strhi	pc, [r0, #768]	; 0x300
    176c:	ldrbtmi	r4, [pc], #-3980	; 1774 <sg_chk_n_print3@plt+0xb5c>
    1770:	blx	dc466 <sg_chk_n_print3@plt+0xdb84e>
    1774:	strbmi	pc, [r3, #-772]	; 0xfffffcfc	; <UNPREDICTABLE>
    1778:	ldrbhi	pc, [sp, #-768]	; 0xfffffd00	; <UNPREDICTABLE>
    177c:	movwcs	lr, #27095	; 0x69d7
    1780:	strtmi	r1, [r0], -r1, ror #15
    1784:	bl	10c7bd4 <sg_chk_n_print3@plt+0x10c6fbc>
    1788:	stmib	r7, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
    178c:	ldrbt	r2, [r5], #774	; 0x306
    1790:			; <UNDEFINED> instruction: 0x0118e9dd
    1794:	movweq	lr, #2840	; 0xb18
    1798:			; <UNDEFINED> instruction: 0x460b6093
    179c:	bl	1067be4 <sg_chk_n_print3@plt+0x1066fcc>
    17a0:	sbcsvs	r0, r3, r3, lsl #6
    17a4:	blvs	67ab04 <sg_chk_n_print3@plt+0x679eec>
    17a8:	ldmdami	lr!, {r1, r3, r4, r5, r9, sl, lr}^
    17ac:			; <UNDEFINED> instruction: 0xf104fb01
    17b0:			; <UNDEFINED> instruction: 0xf7ff4478
    17b4:	ldr	lr, [lr], #2406	; 0x966
    17b8:			; <UNDEFINED> instruction: 0xf10d497b
    17bc:	blls	383aa0 <sg_chk_n_print3@plt+0x382e88>
    17c0:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    17c4:	ldrmi	r6, [pc], -r9, lsl #22
    17c8:	ldmibvc	fp, {r1, r2, r3, r4, r6, r7, fp, ip, sp, lr}
    17cc:	ldmdbls	fp, {r1, r8, ip, pc}
    17d0:	movwls	r9, #17925	; 0x4605
    17d4:	ldmdbls	r3, {r1, r2, r8, ip, pc}
    17d8:	ldmib	sp, {r0, r1, r8, ip, pc}^
    17dc:	stmib	sp, {r3, r8}^
    17e0:	strtmi	r0, [r9], -r0, lsl #2
    17e4:			; <UNDEFINED> instruction: 0x4648787b
    17e8:	andshi	pc, ip, sp, asr #17
    17ec:	andcc	pc, r0, r8, lsl #17
    17f0:	blx	ffa3d7fe <sg_chk_n_print3@plt+0xffa3cbe6>
    17f4:	andsle	r2, sp, r6, lsl #16
    17f8:	andsle	r2, fp, fp, lsl #16
    17fc:			; <UNDEFINED> instruction: 0xf0402800
    1800:	stmdbmi	sl!, {r0, r4, r5, r6, r8, sl, pc}^
    1804:	blls	39308c <sg_chk_n_print3@plt+0x392474>
    1808:	ldmdavc	pc, {r0, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    180c:	movwcs	lr, #27089	; 0x69d1
    1810:	bl	10c7c60 <sg_chk_n_print3@plt+0x10c7048>
    1814:	stmib	r1, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
    1818:	strbne	r2, [r1, r6, lsl #6]!
    181c:			; <UNDEFINED> instruction: 0xf43f2f00
    1820:			; <UNDEFINED> instruction: 0xf898acad
    1824:	blcs	d82c <sg_chk_n_print3@plt+0xcc14>
    1828:	cfstrsge	mvf15, [r8], #508	; 0x1fc
    182c:	movwcc	r9, #6940	; 0x1b1c
    1830:	strt	r9, [r3], #796	; 0x31c
    1834:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    1838:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    183c:	blls	393db8 <sg_chk_n_print3@plt+0x3931a0>
    1840:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    1844:	ldrmi	r6, [pc], -r9, lsl #22
    1848:	ldmibvc	fp, {r1, r2, r3, r4, r6, r7, fp, ip, sp, lr}
    184c:	ldmdbls	fp, {r1, r8, ip, pc}
    1850:	andshi	pc, ip, sp, asr #17
    1854:	tstls	r6, r5, lsl #12
    1858:	movwls	r9, #18707	; 0x4913
    185c:	ldmib	sp, {r0, r1, r8, ip, pc}^
    1860:	stmib	sp, {r3, r8}^
    1864:	strtmi	r0, [r9], -r0, lsl #2
    1868:			; <UNDEFINED> instruction: 0x4648787b
    186c:	andcc	pc, r0, r8, lsl #17
    1870:	blx	fea3d87e <sg_chk_n_print3@plt+0xfea3cc66>
    1874:	svclt	0x0000e7c2
    1878:	andeq	r5, r1, r0, ror #5
    187c:	andeq	r0, r0, ip, asr #1
    1880:	muleq	r0, r4, r1
    1884:	andeq	r3, r0, lr, lsr sp
    1888:	strdeq	r4, [r0], -r8
    188c:	andeq	r5, r1, r6, lsl r2
    1890:	andeq	r5, r1, r4, lsl #4
    1894:	strdeq	r5, [r1], -r2
    1898:			; <UNDEFINED> instruction: 0x000151ba
    189c:	andeq	r1, r0, r9, asr #28
    18a0:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    18a4:	andeq	r5, r1, r4, ror #2
    18a8:	ldrdeq	r5, [r1], -r0
    18ac:	strheq	r5, [r1], -ip
    18b0:	andeq	r5, r1, r2, asr r0
    18b4:	andeq	r4, r0, ip, ror #4
    18b8:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    18bc:	andeq	r4, r1, r8, asr #31
    18c0:	ldrdeq	r4, [r1], -r6
    18c4:	andeq	r4, r1, r8, lsr #31
    18c8:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    18cc:	andeq	r4, r1, ip, ror pc
    18d0:	andeq	r4, r1, r8, lsr #30
    18d4:	andeq	r4, r1, sl, lsl pc
    18d8:	andeq	r4, r1, sl, ror #29
    18dc:	ldrdeq	r4, [r1], -r2
    18e0:	andeq	r4, r1, r8, lsr #29
    18e4:	andeq	r4, r1, r4, lsl #29
    18e8:	andeq	r4, r1, r8, asr #28
    18ec:	strdeq	r4, [r1], -r8
    18f0:	strdeq	r4, [r1], -sl
    18f4:	andeq	r4, r1, r8, ror #27
    18f8:			; <UNDEFINED> instruction: 0x00014dbc
    18fc:	andeq	r3, r0, r8, lsl #16
    1900:	andeq	r4, r1, lr, asr sp
    1904:	andeq	r3, r0, r2, ror #15
    1908:	andeq	r3, r0, r8, lsr #16
    190c:	andeq	r3, r0, lr, lsr r8
    1910:	andeq	r3, r0, ip, lsr #23
    1914:	andeq	r3, r0, r4, ror #14
    1918:	andeq	r4, r1, sl, ror ip
    191c:	andeq	r3, r0, ip, lsr r9
    1920:	andeq	r3, r0, ip, asr r9
    1924:	andeq	r4, r1, lr, asr fp
    1928:	andeq	r4, r1, r6, lsl ip
    192c:	muleq	r1, r4, fp
    1930:	andeq	r3, r0, r0, ror fp
    1934:	andeq	r3, r0, ip, lsr r6
    1938:	andeq	r3, r0, lr, asr #15
    193c:	ldrdeq	r3, [r0], -ip
    1940:	andeq	r3, r0, r2, asr r5
    1944:	andeq	r3, r0, lr, asr #12
    1948:	andeq	r3, r0, r4, ror #12
    194c:	andeq	r3, r0, r2, ror r6
    1950:	andeq	r3, r0, r4, lsl #13
    1954:	muleq	r0, r8, r6
    1958:	andeq	r3, r0, ip, lsl #13
    195c:	andeq	r3, r0, lr, ror r6
    1960:	muleq	r0, r4, r6
    1964:	andeq	r3, r0, lr, lsl #13
    1968:	andeq	r3, r0, r8, lsl #13
    196c:	andeq	r3, r0, r0, lsl #13
    1970:	andeq	r3, r0, r2, ror r6
    1974:	andeq	r4, r1, r0, lsl sl
    1978:	andeq	r3, r0, r4, ror r7
    197c:	andeq	r3, r0, r8, lsl r7
    1980:	andeq	r3, r0, r8, lsr #25
    1984:	andeq	r3, r0, r4, lsl #14
    1988:	andeq	r3, r0, r4, lsl r5
    198c:	andeq	r3, r0, sl, asr #16
    1990:	andeq	r4, r1, ip, lsr #18
    1994:	andeq	r3, r0, ip, lsl #25
    1998:	andeq	r4, r1, r6, lsl #18
    199c:	ldrdeq	r4, [r1], -ip
    19a0:	andeq	r4, r1, r6, lsr #17
    19a4:	andeq	r3, r0, ip, lsr #24
    19a8:	andeq	r4, r1, r2, asr r8
    19ac:	andeq	r4, r1, ip, lsl #16
    19b0:	andeq	r3, r0, r6, asr #23
    19b4:	ldrdeq	r4, [r1], -r2
    19b8:	blcs	9c2ac <sg_chk_n_print3@plt+0x9b694>
    19bc:	blvs	e78de4 <sg_chk_n_print3@plt+0xe781cc>
    19c0:			; <UNDEFINED> instruction: 0xf8df4642
    19c4:	blx	4435e <sg_chk_n_print3@plt+0x43746>
    19c8:	ldrbtmi	pc, [r8], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    19cc:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19d0:	ldrdeq	lr, [r8, -sp]
    19d4:	strbpl	pc, [r4], #-525	; 0xfffffdf3	; <UNPREDICTABLE>
    19d8:	bcs	143fd5c <sg_chk_n_print3@plt+0x143f144>
    19dc:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    19e0:	smlabteq	r2, sp, r9, lr
    19e4:			; <UNDEFINED> instruction: 0x4620447a
    19e8:	ldrmi	r9, [r9], -r0, lsl #4
    19ec:			; <UNDEFINED> instruction: 0xf7ff2201
    19f0:	strtmi	lr, [r0], -lr, lsl #18
    19f4:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19f8:	bcc	d3fd7c <sg_chk_n_print3@plt+0xd3f164>
    19fc:			; <UNDEFINED> instruction: 0xf893447b
    1a00:	stccs	0, cr4, [r0], {64}	; 0x40
    1a04:	blge	ffbfeb08 <sg_chk_n_print3@plt+0xffbfdef0>
    1a08:	andcs	r2, r0, r0, lsl #8
    1a0c:			; <UNDEFINED> instruction: 0xf898f001
    1a10:	bllt	ff8bfa14 <sg_chk_n_print3@plt+0xff8bedfc>
    1a14:			; <UNDEFINED> instruction: 0xb1bb9b1b
    1a18:	bcs	63fd9c <sg_chk_n_print3@plt+0x63f184>
    1a1c:	blge	23c198 <sg_chk_n_print3@plt+0x23b580>
    1a20:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    1a24:	bl	68e22c <sg_chk_n_print3@plt+0x68d614>
    1a28:			; <UNDEFINED> instruction: 0x93280303
    1a2c:	movweq	lr, #11083	; 0x2b4b
    1a30:	ldmib	sp, {r0, r3, r5, r8, r9, ip, pc}^
    1a34:	blcs	eadc <sg_chk_n_print3@plt+0xdec4>
    1a38:	movweq	pc, #4468	; 0x1174	; <UNPREDICTABLE>
    1a3c:	bge	ff4ff540 <sg_chk_n_print3@plt+0xff4fe928>
    1a40:	svccc	0x0080f5b8
    1a44:	bge	ff3ff548 <sg_chk_n_print3@plt+0xff3fe930>
    1a48:			; <UNDEFINED> instruction: 0xf7ff9c13
    1a4c:	blls	5b059c <sg_chk_n_print3@plt+0x5af984>
    1a50:	bcc	ffffdb94 <sg_chk_n_print3@plt+0xffffcf7c>
    1a54:	blcc	ffffdb98 <sg_chk_n_print3@plt+0xffffcf80>
    1a58:	blge	3c16c <sg_chk_n_print3@plt+0x3b554>
    1a5c:	blcs	a86ac <sg_chk_n_print3@plt+0xa7a94>
    1a60:	subshi	pc, sl, #0
    1a64:	blcs	8286b4 <sg_chk_n_print3@plt+0x827a9c>
    1a68:	eorshi	pc, r1, #0
    1a6c:			; <UNDEFINED> instruction: 0xf04f9b18
    1a70:			; <UNDEFINED> instruction: 0xf04f3aff
    1a74:	stmib	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}^
    1a78:	blls	36c680 <sg_chk_n_print3@plt+0x36ba68>
    1a7c:			; <UNDEFINED> instruction: 0xf0002b02
    1a80:	blls	362284 <sg_chk_n_print3@plt+0x36166c>
    1a84:			; <UNDEFINED> instruction: 0xf0002b20
    1a88:	blls	5a21e8 <sg_chk_n_print3@plt+0x5a15d0>
    1a8c:	ldrdeq	lr, [r0, -r3]
    1a90:	stmdacs	r1, {r3, r4, r8, r9, fp, ip, pc}
    1a94:	streq	pc, [r0], #-369	; 0xfffffe8f
    1a98:	movwcs	lr, #2515	; 0x9d3
    1a9c:	adchi	pc, sp, r0, asr #5
    1aa0:			; <UNDEFINED> instruction: 0xf1732a01
    1aa4:	vaddhn.i16	d16, q0, q0
    1aa8:			; <UNDEFINED> instruction: 0xf8df82b1
    1aac:	addmi	r4, r2, #140, 18	; 0x230000
    1ab0:	smlsdxeq	r1, r3, fp, lr
    1ab4:	svclt	0x00bc447c
    1ab8:			; <UNDEFINED> instruction: 0x46194610
    1abc:	smlabteq	r0, r4, r9, lr
    1ac0:	blt	103fac4 <sg_chk_n_print3@plt+0x103eeac>
    1ac4:	ldrls	r2, [ip], #-1024	; 0xfffffc00
    1ac8:	bllt	fe37facc <sg_chk_n_print3@plt+0xfe37eeb4>
    1acc:	stmdbeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ad0:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    1ad4:	svc	0x00d4f7fe
    1ad8:	bllt	fec7fadc <sg_chk_n_print3@plt+0xfec7eec4>
    1adc:	stmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ae0:			; <UNDEFINED> instruction: 0xf7fe4478
    1ae4:			; <UNDEFINED> instruction: 0xf7ffefce
    1ae8:	ldrtmi	fp, [r0], -r6, lsr #23
    1aec:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1af0:	bllt	fe07faf4 <sg_chk_n_print3@plt+0xfe07eedc>
    1af4:			; <UNDEFINED> instruction: 0xf640990e
    1af8:	vsubw.s8	q8, q0, d2
    1afc:	stmdbvc	sl, {r0, r8, r9}^
    1b00:			; <UNDEFINED> instruction: 0xf6407888
    1b04:	stmdacs	r0, {r1, r8}
    1b08:	sadd16mi	fp, r9, r8
    1b0c:			; <UNDEFINED> instruction: 0xf041b10a
    1b10:	blls	382118 <sg_chk_n_print3@plt+0x381500>
    1b14:	tstlt	fp, fp, lsl r9
    1b18:	orrne	pc, r0, r1, asr #8
    1b1c:	orrpl	pc, r0, r1, asr #8
    1b20:			; <UNDEFINED> instruction: 0xf7ff980f
    1b24:			; <UNDEFINED> instruction: 0xf1b0e808
    1b28:	vqdmlal.s<illegal width 8>	q8, d0, d0
    1b2c:	stcge	3, cr8, [lr], #-220	; 0xffffff24
    1b30:	orrcs	pc, r2, r2, asr #4
    1b34:			; <UNDEFINED> instruction: 0xf7fe4622
    1b38:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    1b3c:	eorshi	pc, r4, #192, 4
    1b40:	vadd.i8	d22, d7, d18
    1b44:	addsmi	r5, sl, #-1543503870	; 0xa4000002
    1b48:	eorhi	pc, lr, #64, 6
    1b4c:	vmax.s8	d20, d2, d18
    1b50:			; <UNDEFINED> instruction: 0x46482172
    1b54:	svc	0x00acf7fe
    1b58:	vmlal.s8	q9, d0, d0
    1b5c:	stmdavs	r3!, {r0, r4, r6, r8, r9, pc}
    1b60:			; <UNDEFINED> instruction: 0xf5b3991c
    1b64:	svclt	0x00bc5f00
    1b68:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    1b6c:			; <UNDEFINED> instruction: 0xf8df6023
    1b70:	stmdavs	r2!, {r2, r4, r6, r7, fp, ip, sp}
    1b74:	blvs	6d2d68 <sg_chk_n_print3@plt+0x6d2150>
    1b78:	vqrdmulh.s<illegal width 8>	d15, d8, d3
    1b7c:	mulvs	fp, r3, r2
    1b80:	msrhi	CPSR_f, #0, 6
    1b84:			; <UNDEFINED> instruction: 0xf47f2d00
    1b88:	blls	72c2c8 <sg_chk_n_print3@plt+0x72b6b0>
    1b8c:	andcs	r4, r0, #40, 12	; 0x2800000
    1b90:	andls	pc, r0, sp, asr #17
    1b94:	movwcs	r6, #2073	; 0x819
    1b98:	movwcs	lr, #10701	; 0x29cd
    1b9c:	andcs	r2, r3, #67108864	; 0x4000000
    1ba0:	svc	0x005af7fe
    1ba4:	strmi	r1, [r5], -r3, asr #24
    1ba8:	ldmibge	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    1bac:	svc	0x00c8f7fe
    1bb0:	ldmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1bb4:	vqshl.s8	q2, q13, <illegal reg q6.5>
    1bb8:	stmdavs	r5, {r2, r6, sl, ip, lr}
    1bbc:	vst2.8	{d25,d27}, [pc]
    1bc0:	strtmi	r7, [r0], -r0, asr #6
    1bc4:	bls	4fb160 <sg_chk_n_print3@plt+0x4fa548>
    1bc8:	stmeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1bcc:	movwcs	r9, #795	; 0x31b
    1bd0:	ldrbtmi	r9, [r8], #-532	; 0xfffffdec
    1bd4:	ldrls	r9, [r3], #-2574	; 0xfffff5f2
    1bd8:			; <UNDEFINED> instruction: 0xf7fe7053
    1bdc:			; <UNDEFINED> instruction: 0xf7ffef52
    1be0:	tstcs	r0, r5, lsl sl
    1be4:	eoreq	pc, r8, r4, lsl #2
    1be8:	smlabtne	sl, r4, r9, lr
    1bec:	svc	0x006cf7fe
    1bf0:			; <UNDEFINED> instruction: 0xf8842301
    1bf4:			; <UNDEFINED> instruction: 0xf7ff3024
    1bf8:			; <UNDEFINED> instruction: 0xf8dfba1d
    1bfc:	bcs	7d54 <sg_chk_n_print3@plt+0x713c>
    1c00:	stmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    1c04:			; <UNDEFINED> instruction: 0xf1732300
    1c08:			; <UNDEFINED> instruction: 0xf6bf0100
    1c0c:			; <UNDEFINED> instruction: 0xf8dfa9a0
    1c10:	strcs	r0, [r1], #-2116	; 0xfffff7bc
    1c14:			; <UNDEFINED> instruction: 0xf7fe4478
    1c18:			; <UNDEFINED> instruction: 0xf7ffef34
    1c1c:			; <UNDEFINED> instruction: 0xf8dfbbcc
    1c20:			; <UNDEFINED> instruction: 0x46293838
    1c24:	ldrbtmi	r9, [fp], #-2590	; 0xfffff5e2
    1c28:	bvs	6dc890 <sg_chk_n_print3@plt+0x6dbc78>
    1c2c:	blx	c842 <sg_chk_n_print3@plt+0xbc2a>
    1c30:	svclt	0x00d4f008
    1c34:	movwcs	r2, #4864	; 0x1300
    1c38:	svc	0x00caf7fe
    1c3c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1c40:	stmibge	ip!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    1c44:	ldmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1c48:			; <UNDEFINED> instruction: 0xf7fe4478
    1c4c:	andcs	lr, ip, sl, lsl pc
    1c50:	svc	0x009af7fe
    1c54:			; <UNDEFINED> instruction: 0xf7ff4604
    1c58:			; <UNDEFINED> instruction: 0xf8dfbbae
    1c5c:	tstcs	r0, #4, 16	; 0x40000
    1c60:	ldrbtmi	r9, [r8], #-788	; 0xfffffcec
    1c64:	svc	0x000cf7fe
    1c68:	ldmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c6c:	ubfxeq	pc, pc, #17, #21
    1c70:			; <UNDEFINED> instruction: 0xf7fe4478
    1c74:	stccs	15, cr14, [r0], {6}
    1c78:	strbtcs	fp, [r3], #-3848	; 0xfffff0f8
    1c7c:	blt	ff4bfc80 <sg_chk_n_print3@plt+0xff4bf068>
    1c80:	ldmdavc	fp, {r1, r2, r3, r8, r9, fp, ip, pc}^
    1c84:			; <UNDEFINED> instruction: 0xf47f2b00
    1c88:	blls	4ac458 <sg_chk_n_print3@plt+0x4ab840>
    1c8c:			; <UNDEFINED> instruction: 0xf47f2b02
    1c90:	blls	36c450 <sg_chk_n_print3@plt+0x36b838>
    1c94:			; <UNDEFINED> instruction: 0xf47f2b02
    1c98:			; <UNDEFINED> instruction: 0xf8dfa9ea
    1c9c:	ldrbtmi	r0, [r8], #-1996	; 0xfffff834
    1ca0:	mcr	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1ca4:	ldmiblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ca8:			; <UNDEFINED> instruction: 0xf6407950
    1cac:	vsubl.s8	q8, d0, d2
    1cb0:			; <UNDEFINED> instruction: 0xf6400201
    1cb4:	blcs	20c4 <sg_chk_n_print3@plt+0x14ac>
    1cb8:	sadd16mi	fp, r1, r8
    1cbc:			; <UNDEFINED> instruction: 0xf041b108
    1cc0:	blls	6822c8 <sg_chk_n_print3@plt+0x6816b0>
    1cc4:	tstlt	fp, fp, lsl r9
    1cc8:	orrne	pc, r0, r1, asr #8
    1ccc:	orrpl	pc, r0, r1, asr #8
    1cd0:			; <UNDEFINED> instruction: 0xf7fe9810
    1cd4:	mcrne	15, 0, lr, cr6, cr0, {1}
    1cd8:	orrhi	pc, r4, #192, 4
    1cdc:			; <UNDEFINED> instruction: 0xf242ac2e
    1ce0:	strtmi	r2, [r2], -r2, lsl #3
    1ce4:	mcr	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    1ce8:	vmlal.s8	q9, d0, d0
    1cec:	stmdavs	r2!, {r0, r2, r3, r4, r6, r8, pc}
    1cf0:			; <UNDEFINED> instruction: 0x53a9f247
    1cf4:	vqsub.u8	d20, d16, d10
    1cf8:			; <UNDEFINED> instruction: 0xf8df8157
    1cfc:	stmdbls	r4!, {r4, r5, r6, r8, r9, sl, ip, sp}
    1d00:	blvs	752ef4 <sg_chk_n_print3@plt+0x7522dc>
    1d04:			; <UNDEFINED> instruction: 0xf508fb05
    1d08:			; <UNDEFINED> instruction: 0xf0014628
    1d0c:	stmdbcs	r0, {r0, r1, r3, r7, sl, fp, ip, sp, lr, pc}
    1d10:	msrhi	SPSR_x, #64	; 0x40
    1d14:	andsvs	r9, sp, fp, lsl fp
    1d18:	vmax.s8	d20, d2, d18
    1d1c:			; <UNDEFINED> instruction: 0x46302172
    1d20:	mcr	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    1d24:	vmlal.s8	q9, d0, d0
    1d28:	stmdavs	r3!, {r1, r3, r6, r8, r9, pc}
    1d2c:			; <UNDEFINED> instruction: 0xf5b3991b
    1d30:	stmdavs	sl, {r8, r9, sl, fp, ip, lr}
    1d34:			; <UNDEFINED> instruction: 0xf44fbfbc
    1d38:	eorvs	r5, r3, r0, lsl #6
    1d3c:	addsmi	r6, sl, #2293760	; 0x230000
    1d40:	strmi	sp, [sl], -r8, lsl #26
    1d44:	vmin.s8	d20, d2, d16
    1d48:			; <UNDEFINED> instruction: 0xf7fe2175
    1d4c:	stmdacs	r0, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    1d50:	movthi	pc, #58048	; 0xe2c0	; <UNPREDICTABLE>
    1d54:	strcs	r9, [r0, #-2843]	; 0xfffff4e5
    1d58:	strls	r2, [r0], -r3, lsl #4
    1d5c:	andcs	r2, r0, r0, lsl #8
    1d60:	movwcs	r6, #6169	; 0x1819
    1d64:	strmi	lr, [r2, #-2509]	; 0xfffff633
    1d68:	mrc	7, 3, APSR_nzcv, cr6, cr14, {7}
    1d6c:	strmi	r1, [r5], -r2, asr #24
    1d70:	ldmge	r0, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    1d74:	mcr	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    1d78:	usatcs	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    1d7c:	str	r4, [r1], #1146	; 0x47a
    1d80:	ldrmi	r9, [r8], -lr, lsl #18
    1d84:			; <UNDEFINED> instruction: 0xffdcf000
    1d88:			; <UNDEFINED> instruction: 0xf43e2800
    1d8c:			; <UNDEFINED> instruction: 0xf8dfafc6
    1d90:	strcs	r0, [r1], #-1764	; 0xfffff91c
    1d94:			; <UNDEFINED> instruction: 0xf7fe4478
    1d98:			; <UNDEFINED> instruction: 0xf7ffee74
    1d9c:	vqdmulh.s<illegal width 8>	d11, d13, d12
    1da0:			; <UNDEFINED> instruction: 0xf0005144
    1da4:			; <UNDEFINED> instruction: 0x4601fd9f
    1da8:			; <UNDEFINED> instruction: 0x06ccf8df
    1dac:			; <UNDEFINED> instruction: 0xf7fe4478
    1db0:			; <UNDEFINED> instruction: 0xf7ffee68
    1db4:			; <UNDEFINED> instruction: 0xf8dfbb2a
    1db8:	ldrcs	r0, [pc], #-1732	; 1dc0 <sg_chk_n_print3@plt+0x11a8>
    1dbc:			; <UNDEFINED> instruction: 0xf7fe4478
    1dc0:			; <UNDEFINED> instruction: 0xf8dfee60
    1dc4:	ldrbtmi	r0, [r8], #-1724	; 0xfffff944
    1dc8:	mrc	7, 2, APSR_nzcv, cr10, cr14, {7}
    1dcc:	blt	ffcffdd0 <sg_chk_n_print3@plt+0xffcff1b8>
    1dd0:	cmppl	r4, sp, lsl #4	; <UNPREDICTABLE>
    1dd4:	stc2	0, cr15, [r6]
    1dd8:			; <UNDEFINED> instruction: 0xf8df4601
    1ddc:	ldrbtmi	r0, [r8], #-1704	; 0xfffff958
    1de0:	mcr	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1de4:	stmdalt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1de8:			; <UNDEFINED> instruction: 0x369cf8df
    1dec:	blvs	6d2fe0 <sg_chk_n_print3@plt+0x6d23c8>
    1df0:			; <UNDEFINED> instruction: 0xf77f2b00
    1df4:			; <UNDEFINED> instruction: 0x2100aabd
    1df8:	movwcs	r2, #41472	; 0xa200
    1dfc:	stmeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1e00:	stmib	sp, {r0, r2, r3, sl, ip, pc}^
    1e04:	strtls	r1, [r3], #-522	; 0xfffffdf6
    1e08:	stmib	sp, {r0, r2, r3, r4, sl, ip, pc}^
    1e0c:	tstls	r3, #8, 4	; 0x80000000
    1e10:	ldmdalt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e14:			; <UNDEFINED> instruction: 0xf8df4601
    1e18:	ldmib	sp, {r2, r4, r5, r6, r9, sl}^
    1e1c:	strmi	r2, [ip], -sl, lsl #6
    1e20:	mrc	4, 0, r4, cr8, cr8, {3}
    1e24:			; <UNDEFINED> instruction: 0xf7fe6a10
    1e28:			; <UNDEFINED> instruction: 0xf7ffee2c
    1e2c:	vnmla.f16	s22, s17, s26
    1e30:			; <UNDEFINED> instruction: 0xf7ff6a10
    1e34:			; <UNDEFINED> instruction: 0xac32b9c9
    1e38:			; <UNDEFINED> instruction: 0x46489918
    1e3c:			; <UNDEFINED> instruction: 0xf0004622
    1e40:	stmdacs	r0, {r0, r2, r5, r6, sl, fp, ip, sp, lr, pc}
    1e44:	eorhi	pc, sl, #64	; 0x40
    1e48:			; <UNDEFINED> instruction: 0x1644f8df
    1e4c:	ldrbtmi	r6, [r9], #-2083	; 0xfffff7dd
    1e50:	addsmi	r6, sl, #10240	; 0x2800
    1e54:	eorshi	pc, r1, #64	; 0x40
    1e58:	ldmib	sp, {r3, r4, r8, fp, ip, pc}^
    1e5c:	ldmib	r1, {r3, r8, r9, fp, sp, pc}^
    1e60:	ldrmi	r3, [sl, #1024]	; 0x400
    1e64:	andeq	lr, r4, #125952	; 0x1ec00
    1e68:	mcrge	6, 0, pc, cr15, cr15, {5}	; <UNPREDICTABLE>
    1e6c:	ldrcc	lr, [r0], #-2509	; 0xfffff633
    1e70:	andeq	lr, sl, #183296	; 0x2cc00
    1e74:	bls	459ea4 <sg_chk_n_print3@plt+0x45928c>
    1e78:	movweq	lr, #47970	; 0xbb62
    1e7c:	str	r6, [r4], -fp, asr #32
    1e80:	ldmdbls	r8, {r1, r4, r5, r9, fp, sp, pc}
    1e84:	andsls	r4, r4, #72, 12	; 0x4800000
    1e88:			; <UNDEFINED> instruction: 0xf812f001
    1e8c:	stmdacs	r6, {r2, r4, r9, fp, ip, pc}
    1e90:	andhi	pc, r1, #0
    1e94:			; <UNDEFINED> instruction: 0xf000280b
    1e98:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, pc}
    1e9c:			; <UNDEFINED> instruction: 0xf8dfd0dc
    1ea0:	bge	f4f678 <sg_chk_n_print3@plt+0xf4ea60>
    1ea4:	andsls	r2, r4, #80, 2
    1ea8:	bvs	6d309c <sg_chk_n_print3@plt+0x6d2484>
    1eac:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    1eb0:	strbeq	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1eb4:	ldmdbls	r0, {r2, r4, r9, fp, ip, pc}
    1eb8:			; <UNDEFINED> instruction: 0xf7fe4478
    1ebc:	ldmdbls	r8, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1ec0:	rscscc	pc, pc, #79	; 0x4f
    1ec4:	mvnscc	pc, #79	; 0x4f
    1ec8:	movwcs	lr, #2497	; 0x9c1
    1ecc:	cfldr32ge	mvfx14, [r0], #-884	; 0xfffffc8c
    1ed0:			; <UNDEFINED> instruction: 0x46309916
    1ed4:			; <UNDEFINED> instruction: 0xf0004622
    1ed8:	stmdacs	r0, {r0, r3, r4, sl, fp, ip, sp, lr, pc}
    1edc:	andshi	pc, fp, #64	; 0x40
    1ee0:	ldrne	pc, [r8, #2271]!	; 0x8df
    1ee4:	ldrbtmi	r6, [r9], #-2083	; 0xfffff7dd
    1ee8:	addsmi	r6, sl, #10240	; 0x2800
    1eec:	eorhi	pc, r2, #64	; 0x40
    1ef0:	ldmib	sp, {r1, r2, r4, r8, fp, ip, pc}^
    1ef4:	ldmib	r1, {r1, r3, r8, r9, fp, sp, pc}^
    1ef8:	ldrmi	r3, [sl, #1024]	; 0x400
    1efc:	andeq	lr, r4, #125952	; 0x1ec00
    1f00:	ldcge	6, cr15, [r4, #764]!	; 0x2fc
    1f04:	ldrcc	lr, [r4], #-2509	; 0xfffff633
    1f08:	andeq	lr, sl, #183296	; 0x2cc00
    1f0c:	bls	559f3c <sg_chk_n_print3@plt+0x559324>
    1f10:	movweq	lr, #47970	; 0xbb62
    1f14:	str	r6, [r9, #75]!	; 0x4b
    1f18:	ldmdbls	r6, {r4, r5, r9, fp, sp, pc}
    1f1c:	andsls	r4, r4, #48, 12	; 0x3000000
    1f20:			; <UNDEFINED> instruction: 0xffc6f000
    1f24:	stmdacs	r6, {r2, r4, r9, fp, ip, pc}
    1f28:	orrhi	pc, r2, r0
    1f2c:			; <UNDEFINED> instruction: 0xf000280b
    1f30:	stmdacs	r0, {r2, r4, r5, r6, r8, pc}
    1f34:			; <UNDEFINED> instruction: 0xf8dfd0dc
    1f38:	bge	f4f4e0 <sg_chk_n_print3@plt+0xf4e8c8>
    1f3c:	andsls	r2, r4, #80, 2
    1f40:	bvs	6d3134 <sg_chk_n_print3@plt+0x6d251c>
    1f44:	mrc	7, 1, APSR_nzcv, cr2, cr14, {7}
    1f48:	ldrbeq	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1f4c:	ldmdbls	r0, {r2, r4, r9, fp, ip, pc}
    1f50:			; <UNDEFINED> instruction: 0xf7fe4478
    1f54:	ldmdbls	r6, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
    1f58:	rscscc	pc, pc, #79	; 0x4f
    1f5c:	mvnscc	pc, #79	; 0x4f
    1f60:	movwcs	lr, #2497	; 0x9c1
    1f64:			; <UNDEFINED> instruction: 0xf8dfe582
    1f68:	strcs	r4, [r0, #-1344]	; 0xfffffac0
    1f6c:	ldrbtmi	r9, [ip], #-1280	; 0xfffffb00
    1f70:	stmdbls	sl, {r0, r1, r3, r8, r9, fp, ip, pc}
    1f74:	b	13dcc04 <sg_chk_n_print3@plt+0x13dbfec>
    1f78:	blx	a0f0a <sg_chk_n_print3@plt+0xa02f2>
    1f7c:	blx	7eb92 <sg_chk_n_print3@plt+0x7df7a>
    1f80:	blx	fe88ebb6 <sg_chk_n_print3@plt+0xfe88df9e>
    1f84:	ldrmi	sl, [fp], #2817	; 0xb01
    1f88:			; <UNDEFINED> instruction: 0x4652465b
    1f8c:	ldc	7, cr15, [r6, #1016]	; 0x3f8
    1f90:			; <UNDEFINED> instruction: 0xf1712800
    1f94:	vsubw.s8	q8, q0, d0
    1f98:	bvs	8e23fc <sg_chk_n_print3@plt+0x8e17e4>
    1f9c:			; <UNDEFINED> instruction: 0xf0402b00
    1fa0:	ldrmi	r8, [sp], -fp, lsl #2
    1fa4:	svclt	0x00b6f7fe
    1fa8:	streq	pc, [r0, #-2271]	; 0xfffff721
    1fac:	ldrbtmi	r2, [r8], #-1039	; 0xfffffbf1
    1fb0:	stcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    1fb4:	ldmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1fb8:			; <UNDEFINED> instruction: 0xf7fe4618
    1fbc:	stmib	sp, {r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    1fc0:	ldmib	sp, {r1, r3, r8}^
    1fc4:	strcc	r3, [r1], #-1034	; 0xfffffbf6
    1fc8:			; <UNDEFINED> instruction: 0xf1b3bf08
    1fcc:			; <UNDEFINED> instruction: 0xf47e3fff
    1fd0:			; <UNDEFINED> instruction: 0xf8dfaea4
    1fd4:	strcs	r0, [r1], #-1244	; 0xfffffb24
    1fd8:			; <UNDEFINED> instruction: 0xf7fe4478
    1fdc:			; <UNDEFINED> instruction: 0xf7ffed52
    1fe0:	ldrmi	fp, [r8], -sl, ror #19
    1fe4:	stcl	7, cr15, [sl, #1016]	; 0x3f8
    1fe8:	smlabteq	r8, sp, r9, lr
    1fec:	strcc	lr, [r8], #-2525	; 0xfffff623
    1ff0:	svclt	0x00083401
    1ff4:	svccc	0x00fff1b3
    1ff8:	mcrge	4, 4, pc, cr15, cr14, {3}	; <UNPREDICTABLE>
    1ffc:	ldrteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2000:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    2004:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2008:	ldmiblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    200c:	strtcc	pc, [r8], #2271	; 0x8df
    2010:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2014:			; <UNDEFINED> instruction: 0xf7fe0100
    2018:			; <UNDEFINED> instruction: 0xf8dfbf95
    201c:	strcs	r0, [r0, #-1184]	; 0xfffffb60
    2020:	ldrbtmi	r9, [r8], #-2319	; 0xfffff6f1
    2024:	stc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2028:	strtmi	r4, [sl], -fp, lsr #12
    202c:	strbmi	r4, [r8], -r9, lsr #12
    2030:	strls	r9, [r2, #-1283]	; 0xfffffafd
    2034:	strls	r9, [r0, #-1281]	; 0xfffffaff
    2038:	ldcl	7, cr15, [r0, #1016]	; 0x3f8
    203c:	andsle	r2, r3, r6, lsl #16
    2040:			; <UNDEFINED> instruction: 0xf43f2800
    2044:			; <UNDEFINED> instruction: 0xf8dfa8d0
    2048:	cfldrsge	mvf3, [sp, #-480]!	; 0xfffffe20
    204c:	ldrbtmi	r2, [fp], #-336	; 0xfffffeb0
    2050:	bvs	6d3900 <sg_chk_n_print3@plt+0x6d2ce8>
    2054:	stc	7, cr15, [sl, #1016]!	; 0x3f8
    2058:	strbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    205c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    2060:	stc	7, cr15, [lr, #-1016]	; 0xfffffc08
    2064:	ldmlt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2068:	ldrbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    206c:			; <UNDEFINED> instruction: 0xf7fe4478
    2070:	strtmi	lr, [fp], -r8, lsl #26
    2074:	strtmi	r4, [r9], -sl, lsr #12
    2078:	stmib	sp, {r3, r6, r9, sl, lr}^
    207c:	strls	r5, [r1, #-1282]	; 0xfffffafe
    2080:			; <UNDEFINED> instruction: 0xf7fe9500
    2084:	ldrb	lr, [fp, ip, lsr #27]
    2088:	blcs	b6021c <sg_chk_n_print3@plt+0xb5f604>
    208c:	bge	fe37f190 <sg_chk_n_print3@plt+0xfe37e578>
    2090:	cdpne	14, 4, cr1, cr3, cr1, {4}
    2094:	movwcs	r9, #805	; 0x325
    2098:	stmiane	r0!, {r1, r3, r9, sl, lr}
    209c:	stmdacs	r4!, {r6, fp, ip, sp, lr}^
    20a0:	movwcc	fp, #7944	; 0x1f08
    20a4:	rscsle	r3, r8, #4096	; 0x1000
    20a8:	strt	pc, [r0], #-2271	; 0xfffff721
    20ac:	andcs	r4, r0, #140, 12	; 0x8c00000
    20b0:			; <UNDEFINED> instruction: 0xf8de44fe
    20b4:	ldrmi	r0, [r8], #-72	; 0xffffffb8
    20b8:	subeq	pc, r8, lr, asr #17
    20bc:	andeq	lr, ip, r4, lsl #22
    20c0:	ldfccp	f7, [pc], #48	; 20f8 <sg_chk_n_print3@plt+0x14e0>
    20c4:	stmdacs	r8!, {r6, fp, ip, sp, lr}^
    20c8:			; <UNDEFINED> instruction: 0xf1bcd034
    20cc:	ldrshle	r3, [r5, #255]!	; 0xff
    20d0:	ldrmi	fp, [r0], -sl, lsr #23
    20d4:	bl	113b0c <sg_chk_n_print3@plt+0x112ef4>
    20d8:			; <UNDEFINED> instruction: 0xf89e0e0c
    20dc:			; <UNDEFINED> instruction: 0xf1bee001
    20e0:	svclt	0x00080f76
    20e4:			; <UNDEFINED> instruction: 0xf1bc3001
    20e8:	rscsle	r0, r4, #256	; 0x100
    20ec:	mvngt	pc, #14614528	; 0xdf0000
    20f0:	vmlaeq.f64	d14, d0, d3
    20f4:			; <UNDEFINED> instruction: 0xf8dc44fc
    20f8:	ldrmi	r3, [r8], #-32	; 0xffffffe0
    20fc:			; <UNDEFINED> instruction: 0xf8cc4673
    2100:	stmdane	r0!, {r5}^
    2104:	ldmdacs	r6, {r6, fp, ip, sp, lr}^
    2108:	andcc	fp, r1, #8, 30
    210c:	rscsle	r3, r8, #16384	; 0x4000
    2110:	ldrmi	r2, [r3], #-2560	; 0xfffff600
    2114:	svclt	0x00189a1f
    2118:	andsls	r2, pc, #268435456	; 0x10000000
    211c:	addsmi	r9, sl, #151552	; 0x25000
    2120:	ldclge	7, cr15, [fp, #504]!	; 0x1f8
    2124:	strtmi	r4, [r1], -fp, ror #17
    2128:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    212c:	stc	7, cr15, [r8], #1016	; 0x3f8
    2130:	stmdblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2134:	svccc	0x00fff1bc
    2138:	andeq	pc, r1, #-2147483648	; 0x80000000
    213c:			; <UNDEFINED> instruction: 0xf000d1be
    2140:	strcs	pc, [r0], #-2715	; 0xfffff565
    2144:	ldmdblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2148:	strcs	r4, [pc], #-2275	; 2150 <sg_chk_n_print3@plt+0x1538>
    214c:	ldrbtmi	r9, [r8], #-2320	; 0xfffff6f0
    2150:	ldc	7, cr15, [r6], {254}	; 0xfe
    2154:	stmdblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2158:	strcs	r4, [pc], #-2272	; 2160 <sg_chk_n_print3@plt+0x1548>
    215c:	ldrbtmi	r9, [r8], #-2320	; 0xfffff6f0
    2160:	stc	7, cr15, [lr], {254}	; 0xfe
    2164:	stmdblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2168:	stcl	7, cr15, [sl], #1016	; 0x3f8
    216c:	ldrbtmi	r4, [sl], #-2780	; 0xfffff524
    2170:			; <UNDEFINED> instruction: 0xf7fee521
    2174:	bmi	ff6fd514 <sg_chk_n_print3@plt+0xff6fc8fc>
    2178:	ldr	r4, [ip, #-1146]	; 0xfffffb86
    217c:	ldcl	7, cr15, [r8], #-1016	; 0xfffffc08
    2180:	ldrcs	r4, [pc], #-2265	; 2188 <sg_chk_n_print3@plt+0x1570>
    2184:			; <UNDEFINED> instruction: 0xf7fe4478
    2188:			; <UNDEFINED> instruction: 0xf7ffec7c
    218c:	bmi	ff5f05e4 <sg_chk_n_print3@plt+0xff5ef9cc>
    2190:	cfldrsvs	mvf4, [r3], {122}	; 0x7a
    2194:	ldrvs	r3, [r3], #769	; 0x301
    2198:	ldclt	7, cr15, [pc, #1016]!	; 2598 <sg_chk_n_print3@plt+0x1980>
    219c:	ldcl	7, cr15, [r0], {254}	; 0xfe
    21a0:	ldrbtmi	r4, [sl], #-2771	; 0xfffff52d
    21a4:	ldrmi	lr, [r8], -r7, lsl #10
    21a8:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    21ac:	svclt	0x00181e03
    21b0:			; <UNDEFINED> instruction: 0x93232301
    21b4:	ldclt	7, cr15, [r1, #1016]!	; 0x3f8
    21b8:	ldrbmi	r4, [r2], -lr, asr #17
    21bc:	ldrbtmi	r4, [r8], #-1627	; 0xfffff9a5
    21c0:	mrrc	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    21c4:	mcrlt	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    21c8:	ldc	7, cr15, [sl], #1016	; 0x3f8
    21cc:	ldrbtmi	r4, [sl], #-2762	; 0xfffff536
    21d0:	blt	16401d4 <sg_chk_n_print3@plt+0x163f5bc>
    21d4:	strbmi	r4, [r8], -sl, lsl #12
    21d8:	cmncs	r5, r2, asr #4	; <UNPREDICTABLE>
    21dc:	stcl	7, cr15, [r8], #-1016	; 0xfffffc08
    21e0:			; <UNDEFINED> instruction: 0xf6bf2800
    21e4:			; <UNDEFINED> instruction: 0xf7feaccf
    21e8:	stmdavs	r4, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
    21ec:	ldrbtmi	r4, [r8], #-2243	; 0xfffff73d
    21f0:	mrrc	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    21f4:			; <UNDEFINED> instruction: 0xf7fe4620
    21f8:	strmi	lr, [r4], -r8, asr #25
    21fc:	ldmlt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2200:	ldc	7, cr15, [lr], {254}	; 0xfe
    2204:	ldmmi	lr!, {r2, fp, sp, lr}
    2208:			; <UNDEFINED> instruction: 0xf7fe4478
    220c:	strtmi	lr, [r0], -r6, asr #24
    2210:	ldc	7, cr15, [sl], #1016	; 0x3f8
    2214:			; <UNDEFINED> instruction: 0xf7ff4604
    2218:	ldmmi	sl!, {r1, r2, r3, r6, r7, fp, ip, sp, pc}
    221c:	ldrbtmi	r9, [r8], #-532	; 0xfffffdec
    2220:	stc	7, cr15, [lr], #-1016	; 0xfffffc08
    2224:	ldmdbls	r6, {r2, r4, r9, fp, ip, pc}
    2228:			; <UNDEFINED> instruction: 0xf0004630
    222c:	str	pc, [r0], r1, asr #28
    2230:	ldrbtmi	r4, [r8], #-2229	; 0xfffff74b
    2234:	ldmmi	r5!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2238:	movwcs	lr, #35293	; 0x89dd
    223c:	mrc	4, 0, r4, cr8, cr8, {3}
    2240:			; <UNDEFINED> instruction: 0xf7fe6a10
    2244:	blvs	e7d2c4 <sg_chk_n_print3@plt+0xe7c6ac>
    2248:			; <UNDEFINED> instruction: 0xf0014640
    224c:	ldmib	r7, {r0, r1, r6, r8, r9, fp, ip, sp, lr, pc}^
    2250:	ldmdane	r2, {r1, r2, r8, r9, sp}
    2254:	mvnvc	lr, #68608	; 0x10c00
    2258:	movwcs	lr, #27079	; 0x69c7
    225c:			; <UNDEFINED> instruction: 0xf43f2900
    2260:	ldmdbvs	fp!, {r0, r1, r3, r6, r7, r8, r9, fp, sp, pc}
    2264:	teqvs	fp, r1, lsl #6
    2268:	bllt	ff1c026c <sg_chk_n_print3@plt+0xff1bf654>
    226c:			; <UNDEFINED> instruction: 0x46426b39
    2270:	blx	54516 <sg_chk_n_print3@plt+0x538fe>
    2274:	ldrbtmi	pc, [r8], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    2278:	stc	7, cr15, [r2], {254}	; 0xfe
    227c:	blt	1dc0280 <sg_chk_n_print3@plt+0x1dbf668>
    2280:	andsls	r4, r4, #164, 16	; 0xa40000
    2284:			; <UNDEFINED> instruction: 0xf7fe4478
    2288:	bls	53d280 <sg_chk_n_print3@plt+0x53c668>
    228c:			; <UNDEFINED> instruction: 0x46489918
    2290:	cdp2	0, 0, cr15, cr14, cr0, {0}
    2294:	stmiami	r0!, {r0, r9, sl, sp, lr, pc}
    2298:			; <UNDEFINED> instruction: 0xe7f44478
    229c:	stmdbls	pc, {r0, r1, r2, r3, r4, r7, fp, lr}	; <UNPREDICTABLE>
    22a0:			; <UNDEFINED> instruction: 0xf7fe4478
    22a4:	bmi	fe7bd264 <sg_chk_n_print3@plt+0xfe7bc64c>
    22a8:	ldrbtmi	r6, [sl], #-2083	; 0xfffff7dd
    22ac:	blvs	4a8714 <sg_chk_n_print3@plt+0x4a7afc>
    22b0:	blge	3c9bc <sg_chk_n_print3@plt+0x3bda4>
    22b4:			; <UNDEFINED> instruction: 0xf43f4293
    22b8:	ldmmi	sl, {r3, r5, r6, r7, r8, r9, fp, sp, pc}
    22bc:	ldrbtmi	r9, [r8], #-2319	; 0xfffff6f1
    22c0:	bl	ff7c02c0 <sg_chk_n_print3@plt+0xff7bf6a8>
    22c4:			; <UNDEFINED> instruction: 0xf04f9918
    22c8:			; <UNDEFINED> instruction: 0xf04f32ff
    22cc:	stmib	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    22d0:			; <UNDEFINED> instruction: 0xf7ff2300
    22d4:	ldmmi	r4, {r1, r3, r4, r6, r7, r8, r9, fp, ip, sp, pc}
    22d8:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
    22dc:	bl	ff4402dc <sg_chk_n_print3@plt+0xff43f6c4>
    22e0:	stmdalt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    22e4:	ldmmi	r1, {r0, r9, sl, lr}
    22e8:	movwcs	lr, #35293	; 0x89dd
    22ec:	ldrbtmi	r4, [r8], #-1548	; 0xfffff9f4
    22f0:	bvs	43db58 <sg_chk_n_print3@plt+0x43cf40>
    22f4:	bl	ff1402f4 <sg_chk_n_print3@plt+0xff13f6dc>
    22f8:	svclt	0x0066f7fe
    22fc:	strcs	r4, [pc], #-2188	; 2304 <sg_chk_n_print3@plt+0x16ec>
    2300:	ldrbtmi	r9, [r8], #-2319	; 0xfffff6f1
    2304:	bl	fef40304 <sg_chk_n_print3@plt+0xfef3f6ec>
    2308:	ldmdalt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    230c:	tstls	ip, #0, 6
    2310:			; <UNDEFINED> instruction: 0xf7fe461c
    2314:	stmmi	r7, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}
    2318:	ldrbtmi	r9, [r8], #-2320	; 0xfffff6f0
    231c:	bl	fec4031c <sg_chk_n_print3@plt+0xfec3f704>
    2320:	stmdavs	r3!, {r0, r2, r7, r9, fp, lr}
    2324:	ldmdbls	r6, {r1, r3, r4, r5, r6, sl, lr}
    2328:	stmib	r1, {r1, r4, r8, r9, fp, sp, lr}^
    232c:	addsmi	sl, sl, #0, 22
    2330:	blge	fe73f434 <sg_chk_n_print3@plt+0xfe73e81c>
    2334:	ldmdbls	r0, {r0, r7, fp, lr}
    2338:			; <UNDEFINED> instruction: 0xf7fe4478
    233c:	ldmdbls	r6, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    2340:	rscscc	pc, pc, #79	; 0x4f
    2344:	mvnscc	pc, #79	; 0x4f
    2348:	movwcs	lr, #2497	; 0x9c1
    234c:	bllt	fe3c0350 <sg_chk_n_print3@plt+0xfe3bf738>
    2350:	andcs	r4, r6, #2015232	; 0x1ec000
    2354:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2358:	mcrr	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    235c:	movwcs	fp, #6424	; 0x1918
    2360:			; <UNDEFINED> instruction: 0xf7fe931f
    2364:	ldmdami	r7!, {r1, r3, r4, r6, r7, sl, fp, ip, sp, pc}^
    2368:	strcs	r4, [r1], #-1569	; 0xfffff9df
    236c:			; <UNDEFINED> instruction: 0xf7fe4478
    2370:	ldmdami	r5!, {r3, r7, r8, r9, fp, sp, lr, pc}^
    2374:			; <UNDEFINED> instruction: 0xf7fe4478
    2378:			; <UNDEFINED> instruction: 0xf7ffeb84
    237c:			; <UNDEFINED> instruction: 0x4618b81c
    2380:	ldc	7, cr15, [sl], {254}	; 0xfe
    2384:	ldrbtmi	r4, [fp], #-2929	; 0xfffff48f
    2388:			; <UNDEFINED> instruction: 0xf7fe6218
    238c:	ldrmi	fp, [r8], -r6, asr #25
    2390:	ldc	7, cr15, [r2], {254}	; 0xfe
    2394:	ldrbtmi	r4, [fp], #-2926	; 0xfffff492
    2398:	svclt	0x00183800
    239c:			; <UNDEFINED> instruction: 0xf8832001
    23a0:			; <UNDEFINED> instruction: 0xf7fe0040
    23a4:			; <UNDEFINED> instruction: 0xf89abcba
    23a8:	blcs	c0e3b0 <sg_chk_n_print3@plt+0xc0d798>
    23ac:	stmdbge	lr, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    23b0:	ldrtmi	r4, [r9], -r8, ror #16
    23b4:			; <UNDEFINED> instruction: 0xf7fe4478
    23b8:			; <UNDEFINED> instruction: 0xf7ffeb64
    23bc:			; <UNDEFINED> instruction: 0xf7feb947
    23c0:	stmdavs	r4, {r6, r7, r8, r9, fp, sp, lr, pc}
    23c4:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
    23c8:	bl	19c03c8 <sg_chk_n_print3@plt+0x19bf7b0>
    23cc:			; <UNDEFINED> instruction: 0xf7fe4620
    23d0:			; <UNDEFINED> instruction: 0x4604ebdc
    23d4:	svclt	0x00eff7fe
    23d8:	blx	29072 <sg_chk_n_print3@plt+0x2845a>
    23dc:	blls	6ce3f0 <sg_chk_n_print3@plt+0x6cd7d8>
    23e0:	ldr	r6, [r9], #24
    23e4:	bl	feb403e4 <sg_chk_n_print3@plt+0xfeb3f7cc>
    23e8:	ldrbtmi	r4, [sl], #-2652	; 0xfffff5a4
    23ec:	stmdblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    23f0:	bl	fe9c03f0 <sg_chk_n_print3@plt+0xfe9bf7d8>
    23f4:	ldmdami	sl, {r2, fp, sp, lr}^
    23f8:			; <UNDEFINED> instruction: 0xf7fe4478
    23fc:	strtmi	lr, [r0], -lr, asr #22
    2400:	bl	ff0c0400 <sg_chk_n_print3@plt+0xff0bf7e8>
    2404:			; <UNDEFINED> instruction: 0xf7fe4604
    2408:	stmdals	pc, {r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    240c:			; <UNDEFINED> instruction: 0xf7fe2101
    2410:			; <UNDEFINED> instruction: 0xf1b0eb62
    2414:			; <UNDEFINED> instruction: 0xf6bf0900
    2418:			; <UNDEFINED> instruction: 0xf7fea828
    241c:	bmi	147d26c <sg_chk_n_print3@plt+0x147c654>
    2420:			; <UNDEFINED> instruction: 0xf7ff447a
    2424:	svclt	0x0000bbc8
    2428:	andeq	r3, r0, lr, ror #22
    242c:	andeq	r3, r0, r8, ror #20
    2430:	andeq	r4, r1, r8, lsl r6
    2434:	andeq	r4, r1, r4, ror #11
    2438:	andeq	r4, r1, r0, asr r5
    243c:	andeq	r3, r0, sl, lsr sl
    2440:	andeq	r3, r0, r4, lsl #20
    2444:	andeq	r4, r1, r0, lsr #9
    2448:	strdeq	r3, [r0], -r0
    244c:	andeq	r3, r0, r2, asr #13
    2450:	andeq	r4, r1, r4, lsl #8
    2454:	ldrdeq	r3, [r0], -ip
    2458:	andeq	r4, r1, lr, ror #7
    245c:	andeq	r3, r0, r0, ror #13
    2460:			; <UNDEFINED> instruction: 0x000035ba
    2464:	andeq	r3, r0, ip, asr r8
    2468:	andeq	r3, r0, r2, lsr #13
    246c:	andeq	r4, r1, r4, lsl r3
    2470:	andeq	r3, r0, r8, lsr #2
    2474:	andeq	r2, r0, ip, asr #27
    2478:			; <UNDEFINED> instruction: 0x000031b0
    247c:	andeq	r3, r0, r4, lsr #5
    2480:	andeq	r2, r0, lr, asr #29
    2484:	andeq	r2, r0, r6, asr #31
    2488:	andeq	r4, r1, r8, lsr #4
    248c:	andeq	r3, r0, r0, lsr #11
    2490:	andeq	r4, r1, r6, asr #3
    2494:	andeq	r4, r1, ip, ror #2
    2498:	andeq	r3, r0, r8, ror #5
    249c:	andeq	r4, r1, lr, lsr #2
    24a0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    24a4:	muleq	r0, r0, r1
    24a8:	andeq	r4, r1, r6, lsr #1
    24ac:	andeq	r2, r0, sl, lsl #29
    24b0:	andeq	r2, r0, r0, lsl #24
    24b4:	andeq	r2, r0, lr, lsr #23
    24b8:	strdeq	r3, [r1], -r4
    24bc:	andeq	r3, r0, lr, ror #8
    24c0:	andeq	r3, r1, r6, asr #31
    24c4:	andeq	r3, r0, r2, asr r4
    24c8:	andeq	r3, r0, ip, ror #1
    24cc:	andeq	r3, r1, r4, ror #30
    24d0:	andeq	r3, r1, r0, lsr #30
    24d4:	andeq	r2, r0, r6, ror #21
    24d8:	muleq	r0, r2, ip
    24dc:	andeq	r2, r0, r2, ror #24
    24e0:	andeq	r2, r0, sl, lsl #29
    24e4:	andeq	r2, r0, ip, lsr #28
    24e8:			; <UNDEFINED> instruction: 0x000029b8
    24ec:	andeq	r3, r1, r4, lsl #29
    24f0:	ldrdeq	r2, [r0], -r6
    24f4:	andeq	r2, r0, sl, ror #26
    24f8:	andeq	r2, r0, r6, lsr #26
    24fc:	muleq	r0, r2, ip
    2500:	andeq	r2, r0, r4, asr ip
    2504:	muleq	r0, lr, lr
    2508:	andeq	r2, r0, sl, ror #28
    250c:	andeq	r3, r0, ip, lsr #4
    2510:	andeq	r3, r0, r2, asr #5
    2514:	strdeq	r2, [r0], -r8
    2518:	andeq	r2, r0, r0, asr #29
    251c:	andeq	r2, r0, ip, asr lr
    2520:	andeq	r3, r1, sl, ror #26
    2524:	strdeq	r2, [r0], -lr
    2528:	andeq	r2, r0, r6, lsl r8
    252c:	andeq	r3, r0, r2, asr #2
    2530:	ldrdeq	r2, [r0], -lr
    2534:	andeq	r2, r0, r2, ror #27
    2538:	strdeq	r3, [r1], -r0
    253c:	andeq	r2, r0, ip, ror #27
    2540:	andeq	r2, r0, sl, lsl r9
    2544:	andeq	r2, r0, ip, lsl #18
    2548:	andeq	r2, r0, r0, lsr #18
    254c:	andeq	r3, r1, lr, lsl #25
    2550:	andeq	r3, r1, lr, ror ip
    2554:	andeq	r2, r0, r8, lsr pc
    2558:	muleq	r0, r6, sl
    255c:	andeq	r2, r0, r2, lsr #20
    2560:	andeq	r2, r0, r8, lsl #21
    2564:	andeq	r2, r0, ip, lsr #23
    2568:	bleq	3e6ac <sg_chk_n_print3@plt+0x3da94>
    256c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2570:	strbtmi	fp, [sl], -r2, lsl #24
    2574:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2578:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    257c:	ldrmi	sl, [sl], #776	; 0x308
    2580:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2584:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2588:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    258c:			; <UNDEFINED> instruction: 0xf85a4b06
    2590:	stmdami	r6, {r0, r1, ip, sp}
    2594:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2598:	b	fe8c0598 <sg_chk_n_print3@plt+0xfe8bf980>
    259c:	bl	ac059c <sg_chk_n_print3@plt+0xabf984>
    25a0:	andeq	r3, r1, r0, lsl #19
    25a4:	andeq	r0, r0, r0, asr #1
    25a8:	ldrdeq	r0, [r0], -r4
    25ac:	ldrdeq	r0, [r0], -r8
    25b0:	ldr	r3, [pc, #20]	; 25cc <sg_chk_n_print3@plt+0x19b4>
    25b4:	ldr	r2, [pc, #20]	; 25d0 <sg_chk_n_print3@plt+0x19b8>
    25b8:	add	r3, pc, r3
    25bc:	ldr	r2, [r3, r2]
    25c0:	cmp	r2, #0
    25c4:	bxeq	lr
    25c8:	b	aec <__gmon_start__@plt>
    25cc:	andeq	r3, r1, r0, ror #18
    25d0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    25d4:	blmi	1d45f4 <sg_chk_n_print3@plt+0x1d39dc>
    25d8:	bmi	1d37c0 <sg_chk_n_print3@plt+0x1d2ba8>
    25dc:	addmi	r4, r3, #2063597568	; 0x7b000000
    25e0:	andle	r4, r3, sl, ror r4
    25e4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    25e8:	ldrmi	fp, [r8, -r3, lsl #2]
    25ec:	svclt	0x00004770
    25f0:	andeq	r3, r1, r4, lsr sl
    25f4:	andeq	r3, r1, r0, lsr sl
    25f8:	andeq	r3, r1, ip, lsr r9
    25fc:	andeq	r0, r0, r8, asr #1
    2600:	stmdbmi	r9, {r3, fp, lr}
    2604:	bmi	2537ec <sg_chk_n_print3@plt+0x252bd4>
    2608:	bne	2537f4 <sg_chk_n_print3@plt+0x252bdc>
    260c:	svceq	0x00cb447a
    2610:			; <UNDEFINED> instruction: 0x01a1eb03
    2614:	andle	r1, r3, r9, asr #32
    2618:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    261c:	ldrmi	fp, [r8, -r3, lsl #2]
    2620:	svclt	0x00004770
    2624:	andeq	r3, r1, r8, lsl #20
    2628:	andeq	r3, r1, r4, lsl #20
    262c:	andeq	r3, r1, r0, lsl r9
    2630:	ldrdeq	r0, [r0], -ip
    2634:	blmi	2afa5c <sg_chk_n_print3@plt+0x2aee44>
    2638:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    263c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2640:	blmi	270bf4 <sg_chk_n_print3@plt+0x26ffdc>
    2644:	ldrdlt	r5, [r3, -r3]!
    2648:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    264c:			; <UNDEFINED> instruction: 0xf7fe6818
    2650:			; <UNDEFINED> instruction: 0xf7ffe9f2
    2654:	blmi	1c2558 <sg_chk_n_print3@plt+0x1c1940>
    2658:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    265c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2660:	ldrdeq	r3, [r1], -r2
    2664:	andeq	r3, r1, r0, ror #17
    2668:	andeq	r0, r0, r4, asr #1
    266c:			; <UNDEFINED> instruction: 0x000139b6
    2670:			; <UNDEFINED> instruction: 0x000139b2
    2674:	svclt	0x0000e7c4
    2678:	strlt	r4, [r8, #-2055]	; 0xfffff7f9
    267c:			; <UNDEFINED> instruction: 0xf7fe4478
    2680:	stmdami	r6, {r9, fp, sp, lr, pc}
    2684:			; <UNDEFINED> instruction: 0xf7fe4478
    2688:	stmdami	r5, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    268c:			; <UNDEFINED> instruction: 0x4008e8bd
    2690:			; <UNDEFINED> instruction: 0xf7fe4478
    2694:	svclt	0x0000b9f3
    2698:	andeq	r1, r0, r0, lsl #16
    269c:			; <UNDEFINED> instruction: 0x000018b0
    26a0:	andeq	r1, r0, r8, asr #22
    26a4:	ldrblt	r4, [r0, #2836]!	; 0xb14
    26a8:	addlt	r4, r3, fp, ror r4
    26ac:	movwcs	lr, #2515	; 0x9d3
    26b0:	tsteq	r3, r2, asr sl
    26b4:	ldfmid	f5, [r1], {27}
    26b8:	ldrbtmi	r4, [ip], #-2065	; 0xfffff7ef
    26bc:	stmdavs	r2!, {r3, r4, r5, r6, sl, lr}
    26c0:			; <UNDEFINED> instruction: 0x6702e9d4
    26c4:	andls	r4, r0, #17825792	; 0x1100000
    26c8:	bl	19c9198 <sg_chk_n_print3@plt+0x19c8580>
    26cc:			; <UNDEFINED> instruction: 0xf7fe73e1
    26d0:	stmdbvs	r2!, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
    26d4:	strmi	lr, [r6, #-2516]	; 0xfffff62c
    26d8:	ldrmi	r4, [r1], -sl, lsl #16
    26dc:	bne	fe8a6ee4 <sg_chk_n_print3@plt+0xfe8a62cc>
    26e0:	bl	19538c8 <sg_chk_n_print3@plt+0x1952cb0>
    26e4:			; <UNDEFINED> instruction: 0xf7fe73e1
    26e8:	andlt	lr, r3, ip, asr #19
    26ec:	stmdami	r6, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    26f0:			; <UNDEFINED> instruction: 0xf7fe4478
    26f4:	ldrb	lr, [lr, r6, asr #19]
    26f8:	andeq	r3, r1, ip, asr r9
    26fc:	andeq	r3, r1, sl, asr r9
    2700:	andeq	r1, r0, r4, ror #29
    2704:	ldrdeq	r1, [r0], -r4
    2708:	muleq	r0, r0, lr
    270c:			; <UNDEFINED> instruction: 0x460cb570
    2710:	addlt	r4, r8, r7, lsr #26
    2714:	vqdmulh.s<illegal width 8>	d20, d1, d23
    2718:	ldrbtmi	r2, [sp], #-360	; 0xfffffe98
    271c:	stmiapl	fp!, {r1, r2, r9, sl, lr}^
    2720:	ldmdavs	fp, {r0, r2, r4, r9, sl, lr}
    2724:			; <UNDEFINED> instruction: 0xf04f9307
    2728:			; <UNDEFINED> instruction: 0xf7fe0300
    272c:	stmdacs	r0, {r1, r6, r7, r8, fp, sp, lr, pc}
    2730:	stmdavs	fp!, {r1, r9, fp, ip, lr, pc}
    2734:			; <UNDEFINED> instruction: 0xdc2b2b00
    2738:	ldrtmi	sl, [r0], -r4, lsl #20
    273c:	cmncs	r2, r1, asr #4	; <UNPREDICTABLE>
    2740:	smlabteq	r4, r8, r2, pc	; <UNPREDICTABLE>
    2744:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2748:	blle	a0c750 <sg_chk_n_print3@plt+0xa0bb38>
    274c:	ldmib	sp, {r0, r2, r3, r5, fp, sp, lr}^
    2750:	strbne	r0, [fp, r4, lsl #2]!
    2754:			; <UNDEFINED> instruction: 0xf001462a
    2758:	blmi	60117c <sg_chk_n_print3@plt+0x600564>
    275c:	bvs	6d3950 <sg_chk_n_print3@plt+0x6d2d38>
    2760:	rsbvs	r6, r1, r0, lsr #32
    2764:	andcs	fp, r0, r3, asr r9
    2768:	blmi	494fc0 <sg_chk_n_print3@plt+0x4943a8>
    276c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2770:	blls	1dc7e0 <sg_chk_n_print3@plt+0x1dbbc8>
    2774:	tstle	r9, sl, asr r0
    2778:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    277c:	andls	r4, r0, r2, lsl #12
    2780:	strmi	r4, [fp], -pc, lsl #16
    2784:	tstls	r1, r2, lsl #10
    2788:			; <UNDEFINED> instruction: 0xf7fe4478
    278c:			; <UNDEFINED> instruction: 0xe7eae97a
    2790:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    2794:	stmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2798:	rscscc	pc, pc, pc, asr #32
    279c:	stmdami	sl, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    27a0:			; <UNDEFINED> instruction: 0xf7fe4478
    27a4:			; <UNDEFINED> instruction: 0xf04fe97a
    27a8:			; <UNDEFINED> instruction: 0xe7dd30ff
    27ac:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27b0:	andeq	r3, r1, r2, lsl #16
    27b4:	andeq	r0, r0, ip, asr #1
    27b8:			; <UNDEFINED> instruction: 0x000138b8
    27bc:			; <UNDEFINED> instruction: 0x000137b0
    27c0:	andeq	r1, r0, r8, ror lr
    27c4:	andeq	r1, r0, sl, lsr lr
    27c8:	andeq	r1, r0, r4, asr #28
    27cc:	adclt	fp, r4, r0, ror r5
    27d0:			; <UNDEFINED> instruction: 0x460d4c13
    27d4:			; <UNDEFINED> instruction: 0x466e4b13
    27d8:	tstcs	r0, ip, ror r4
    27dc:	stmiapl	r3!, {r1, r4, r5, r9, sl, lr}^
    27e0:	ldmdavs	fp, {r2, r9, sl, lr}
    27e4:			; <UNDEFINED> instruction: 0xf04f9323
    27e8:			; <UNDEFINED> instruction: 0xf7fe0300
    27ec:	blls	3cd64 <sg_chk_n_print3@plt+0x3c14c>
    27f0:	andle	r2, r9, r1, lsl #22
    27f4:	strls	sl, [r0, #-2049]	; 0xfffff7ff
    27f8:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27fc:	ldrtmi	r2, [r1], -r0, lsl #4
    2800:	eorls	r4, r1, #32, 12	; 0x2000000
    2804:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2808:	blmi	19502c <sg_chk_n_print3@plt+0x194414>
    280c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2810:	blls	8dc880 <sg_chk_n_print3@plt+0x8dbc68>
    2814:	qaddle	r4, sl, r1
    2818:	ldcllt	0, cr11, [r0, #-144]!	; 0xffffff70
    281c:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2820:	andeq	r3, r1, r4, asr #14
    2824:	andeq	r0, r0, ip, asr #1
    2828:	andeq	r3, r1, r0, lsl r7
    282c:	blmi	ad50dc <sg_chk_n_print3@plt+0xad44c4>
    2830:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    2834:	ldmpl	r3, {r2, r3, r4, r7, ip, sp, pc}^
    2838:	ldmdavs	fp, {r2, r9, sl, lr}
    283c:			; <UNDEFINED> instruction: 0xf04f931b
    2840:			; <UNDEFINED> instruction: 0xf7fe0300
    2844:	stmdacs	r1, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
    2848:	stmdavc	r3!, {r1, r8, ip, lr, pc}
    284c:	eorsle	r2, sl, lr, lsr #22
    2850:	strbtmi	r4, [sl], -r1, lsr #12
    2854:			; <UNDEFINED> instruction: 0xf7fe2003
    2858:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    285c:	strhcs	fp, [r0], #-248	; 0xffffff08
    2860:	blls	139490 <sg_chk_n_print3@plt+0x138878>
    2864:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2868:	svcpl	0x0000f5b3
    286c:			; <UNDEFINED> instruction: 0xf5b3d00e
    2870:	svclt	0x00144fc0
    2874:	eorcs	r2, r0, r1
    2878:	blmi	6150e4 <sg_chk_n_print3@plt+0x6144cc>
    287c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2880:	blls	6dc8f0 <sg_chk_n_print3@plt+0x6dbcd8>
    2884:	qsuble	r4, sl, r4
    2888:	ldclt	0, cr11, [r0, #-112]	; 0xffffff90
    288c:	ldrdcc	lr, [r8, -sp]
    2890:	rsbsvs	pc, pc, r1, lsr #8
    2894:	andcs	pc, fp, #201326595	; 0xc000003
    2898:	andeq	pc, pc, r0, lsr #32
    289c:	stmdacs	r1, {r4, r8, r9, lr}
    28a0:	stmiacs	r2!, {r3, ip, lr, pc}
    28a4:	ldmdacs	r5, {r0, r4, ip, lr, pc}
    28a8:	stmdacs	r9, {r0, r4, ip, lr, pc}
    28ac:	andcs	fp, r1, r4, lsl pc
    28b0:			; <UNDEFINED> instruction: 0xe7e12010
    28b4:	sbcslt	r0, fp, #26624	; 0x6800
    28b8:	andpl	lr, r1, #270336	; 0x42000
    28bc:	rscseq	pc, pc, #34	; 0x22
    28c0:	blcs	d3514 <sg_chk_n_print3@plt+0xd28fc>
    28c4:	ldrdcs	sp, [r8], -r8
    28c8:	ldrdcs	lr, [r4], -r6
    28cc:	ldrdcs	lr, [r2], -r4
    28d0:			; <UNDEFINED> instruction: 0xf7fee7d2
    28d4:	svclt	0x0000e8ce
    28d8:	andeq	r3, r1, ip, ror #13
    28dc:	andeq	r0, r0, ip, asr #1
    28e0:	andeq	r3, r1, r0, lsr #13
    28e4:			; <UNDEFINED> instruction: 0xf010b570
    28e8:	strmi	r0, [r4], -r8, lsl #10
    28ec:	tstle	sp, lr, lsl #12
    28f0:	ldrtle	r0, [sl], #-1954	; 0xfffff85e
    28f4:	ldrtle	r0, [r0], #-1699	; 0xfffff95d
    28f8:	strtle	r0, [r6], #-1760	; 0xfffff920
    28fc:	ldrle	r0, [ip], #-1889	; 0xfffff89f
    2900:	ldrle	r0, [r2], #-2018	; 0xfffff81e
    2904:	strle	r0, [r9], #-1635	; 0xfffff99d
    2908:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    290c:			; <UNDEFINED> instruction: 0x21204a1b
    2910:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    2914:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2918:	strb	r4, [r9, r5, lsl #12]!
    291c:	ldmdbne	r0!, {r3, r4, r9, fp, lr}^
    2920:	ldrbtmi	r2, [sl], #-288	; 0xfffffee0
    2924:	ldmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2928:	bmi	5bc8e8 <sg_chk_n_print3@plt+0x5bbcd0>
    292c:			; <UNDEFINED> instruction: 0x21201970
    2930:			; <UNDEFINED> instruction: 0xf7fe447a
    2934:	strmi	lr, [r5], #-2358	; 0xfffff6ca
    2938:	bmi	4fc8d0 <sg_chk_n_print3@plt+0x4fbcb8>
    293c:			; <UNDEFINED> instruction: 0x21201970
    2940:			; <UNDEFINED> instruction: 0xf7fe447a
    2944:	strmi	lr, [r5], #-2350	; 0xfffff6d2
    2948:	bmi	43c8b8 <sg_chk_n_print3@plt+0x43bca0>
    294c:			; <UNDEFINED> instruction: 0x21201970
    2950:			; <UNDEFINED> instruction: 0xf7fe447a
    2954:	strmi	lr, [r5], #-2342	; 0xfffff6da
    2958:	bmi	37c8a0 <sg_chk_n_print3@plt+0x37bc88>
    295c:			; <UNDEFINED> instruction: 0x21201970
    2960:			; <UNDEFINED> instruction: 0xf7fe447a
    2964:	strmi	lr, [r5], #-2334	; 0xfffff6e2
    2968:	bmi	2bc888 <sg_chk_n_print3@plt+0x2bbc70>
    296c:			; <UNDEFINED> instruction: 0x21201970
    2970:			; <UNDEFINED> instruction: 0xf7fe447a
    2974:	strmi	lr, [r5], #-2326	; 0xfffff6ea
    2978:	svclt	0x0000e7bc
    297c:	andeq	r1, r0, lr, lsr #26
    2980:	muleq	r0, sl, sp
    2984:	andeq	r1, r0, ip, ror #26
    2988:	andeq	r1, r0, r0, asr sp
    298c:	andeq	r1, r0, ip, lsr #26
    2990:	andeq	r1, r0, ip, lsl #26
    2994:	andeq	r1, r0, r0, ror #25
    2998:	svcmi	0x00f0e92d
    299c:	stclmi	0, cr11, [r0], #-532	; 0xfffffdec
    29a0:	blmi	18141e0 <sg_chk_n_print3@plt+0x18135c8>
    29a4:	ldrbtmi	r4, [ip], #-1557	; 0xfffff9eb
    29a8:	umaallt	pc, r8, sp, r8	; <UNPREDICTABLE>
    29ac:	tstcs	r0, sl, lsl #12
    29b0:	strmi	r5, [r4], -r3, ror #17
    29b4:	stmdbhi	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    29b8:	umaalge	pc, r0, sp, r8	; <UNPREDICTABLE>
    29bc:	movwls	r6, #14363	; 0x381b
    29c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    29c4:	umaalvc	pc, r4, sp, r8	; <UNPREDICTABLE>
    29c8:	stmia	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29cc:	svceq	0x0000f1bb
    29d0:	stmdavc	r3!, {r0, r1, ip, lr, pc}^
    29d4:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    29d8:	tstlt	pc, r3, rrx
    29dc:			; <UNDEFINED> instruction: 0xf0437863
    29e0:	rsbvc	r0, r3, r8, lsl #6
    29e4:	blcs	28a8b8 <sg_chk_n_print3@plt+0x289ca0>
    29e8:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    29ec:	ldrbeq	pc, [r4], -r3	; <UNPREDICTABLE>
    29f0:	strbeq	r0, [r1], -r6, lsl #12
    29f4:			; <UNDEFINED> instruction: 0x06060631
    29f8:	stmdami	fp, {r0, r3, r4}^
    29fc:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    2a00:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a04:	stmdbmi	r9, {r0, r8, r9, sp}^
    2a08:	ldrbtmi	r4, [r9], #-2630	; 0xfffff5ba
    2a0c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    2a10:	subsmi	r9, r1, r3, lsl #20
    2a14:	addhi	pc, r2, r0, asr #32
    2a18:	andlt	r4, r5, r8, lsl r6
    2a1c:	svchi	0x00f0e8bd
    2a20:	blx	fe6143d4 <sg_chk_n_print3@plt+0xfe6137bc>
    2a24:	blx	fe67f04c <sg_chk_n_print3@plt+0xfe67e434>
    2a28:	stmib	sp, {r0, r3, r7, r9, ip, sp, lr, pc}^
    2a2c:	blgt	cae34 <sg_chk_n_print3@plt+0xca21c>
    2a30:	svceq	0x0000f1ba
    2a34:	blt	b542c4 <sg_chk_n_print3@plt+0xb536ac>
    2a38:	orrcs	fp, sl, #20, 30	; 0x50
    2a3c:			; <UNDEFINED> instruction: 0xf8022388
    2a40:	movwcs	r3, #2818	; 0xb02
    2a44:	andeq	pc, r2, r4, asr #17
    2a48:			; <UNDEFINED> instruction: 0xf8c46051
    2a4c:	ldrb	r5, [sl, sl]
    2a50:	svceq	0x0000f1ba
    2a54:			; <UNDEFINED> instruction: 0xf888fa98
    2a58:			; <UNDEFINED> instruction: 0xf04fba2d
    2a5c:	svclt	0x00140300
    2a60:	adccs	r2, r8, #-1610612726	; 0xa000000a
    2a64:	andhi	pc, r2, r4, asr #17
    2a68:	andpl	pc, r6, r4, asr #17
    2a6c:	strb	r7, [sl, r2, lsr #32]
    2a70:			; <UNDEFINED> instruction: 0xf1ba0c2b
    2a74:	blx	fe60667c <sg_chk_n_print3@plt+0xfe605a64>
    2a78:	blt	1b80ca0 <sg_chk_n_print3@plt+0x1b80088>
    2a7c:	movwmi	lr, #14927	; 0x3a4f
    2a80:	eorcs	fp, sl, #20, 30	; 0x50
    2a84:			; <UNDEFINED> instruction: 0xf8c42228
    2a88:	eorvc	r8, r2, r2
    2a8c:	andpl	pc, r7, r4, lsr #17
    2a90:	movwcs	fp, #2915	; 0xb63
    2a94:			; <UNDEFINED> instruction: 0xf1bae7b7
    2a98:			; <UNDEFINED> instruction: 0xf3c80f00
    2a9c:	blt	16c36f4 <sg_chk_n_print3@plt+0x16c2adc>
    2aa0:	svclt	0x00148063
    2aa4:	andcs	r2, r8, #-1610612736	; 0xa0000000
    2aa8:	svcvc	0x0080f5b5
    2aac:	vaddl.u8	<illegal reg q11.5>, d8, d18
    2ab0:	rsbvc	r4, r2, r4, lsl #4
    2ab4:			; <UNDEFINED> instruction: 0x7125d017
    2ab8:	bl	638b40 <sg_chk_n_print3@plt+0x637f28>
    2abc:			; <UNDEFINED> instruction: 0xf1490805
    2ac0:			; <UNDEFINED> instruction: 0xf1180900
    2ac4:			; <UNDEFINED> instruction: 0xf14930ff
    2ac8:	stfeqe	f3, [r2, #-1020]	; 0xfffffc04
    2acc:	ldrbeq	r4, [r2, #-1547]	; 0xfffff9f5
    2ad0:	tstle	r9, r3, lsl r3
    2ad4:	movweq	lr, #31323	; 0x7a5b
    2ad8:	ldmdami	r5, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
    2adc:			; <UNDEFINED> instruction: 0xf7fd4478
    2ae0:	movwcs	lr, #8144	; 0x1fd0
    2ae4:	movwcs	lr, #1935	; 0x78f
    2ae8:	strb	r7, [r6, r3, lsr #2]!
    2aec:			; <UNDEFINED> instruction: 0xf64f4811
    2af0:	ldrbtmi	r7, [r8], #-511	; 0xfffffe01
    2af4:	svc	0x00c4f7fd
    2af8:	str	r2, [r4, r1, lsl #6]
    2afc:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    2b00:	svc	0x00bef7fd
    2b04:	ldrb	r2, [lr, -r1, lsl #6]!
    2b08:			; <UNDEFINED> instruction: 0xf64f480c
    2b0c:	vsra.s64	<illegal reg q11.5>, <illegal reg q15.5>, #64
    2b10:	ldrbtmi	r0, [r8], #-287	; 0xfffffee1
    2b14:	svc	0x00b4f7fd
    2b18:	ldrb	r2, [r4, -r1, lsl #6]!
    2b1c:	svc	0x00a8f7fd
    2b20:	andeq	r3, r1, r6, ror r5
    2b24:	andeq	r0, r0, ip, asr #1
    2b28:	ldrdeq	r1, [r0], -sl
    2b2c:	andeq	r3, r1, r2, lsl r5
    2b30:	andeq	r1, r0, r8, ror ip
    2b34:	andeq	r1, r0, r6, lsr #25
    2b38:	ldrdeq	r1, [r0], -r6
    2b3c:	andeq	r1, r0, r2, lsl #24
    2b40:	mvnsmi	lr, #737280	; 0xb4000
    2b44:	vpush	{s8-s79}
    2b48:	blmi	1225758 <sg_chk_n_print3@plt+0x1224b40>
    2b4c:	cfstrdmi	mvd4, [r8], {122}	; 0x7a
    2b50:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    2b54:	ldmdavs	fp, {r0, r2, r7, ip, sp, pc}
    2b58:			; <UNDEFINED> instruction: 0xf04f9303
    2b5c:			; <UNDEFINED> instruction: 0xf8940300
    2b60:	tstlt	fp, r4, lsr #32
    2b64:	movwcs	lr, #43476	; 0xa9d4
    2b68:	tstle	ip, r3, lsl r3
    2b6c:	blmi	fd5478 <sg_chk_n_print3@plt+0xfd4860>
    2b70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2b74:	blls	dcbe4 <sg_chk_n_print3@plt+0xdbfcc>
    2b78:	qdsuble	r4, sl, r3
    2b7c:	ldc	0, cr11, [sp], #20
    2b80:	pop	{r1, r8, r9, fp, pc}
    2b84:	strdcs	r8, [r0, -r0]
    2b88:	stmdage	r1, {r0, r2, r9, sl, lr}
    2b8c:	svc	0x009cf7fd
    2b90:	ldrdcs	lr, [sl, -r4]
    2b94:	blls	a8ba0 <sg_chk_n_print3@plt+0xa7f88>
    2b98:	vldr	s2, [pc, #520]	; 2da8 <sg_chk_n_print3@plt+0x2190>
    2b9c:	bne	16dd850 <sg_chk_n_print3@plt+0x16dcc38>
    2ba0:	svclt	0x00424835
    2ba4:	rscscc	pc, pc, #-2147483648	; 0x80000000
    2ba8:	cmncs	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
    2bac:	tstvc	r0, #12582912	; 0xc00000	; <UNPREDICTABLE>
    2bb0:			; <UNDEFINED> instruction: 0xee074932
    2bb4:	ldrbtmi	r2, [r8], #-2704	; 0xfffff570
    2bb8:	mrc	4, 5, r4, cr8, cr9, {3}
    2bbc:	ldmib	r0, {r0, r1, r2, r5, r6, r7, r8, r9, fp, pc}^
    2bc0:	vmla.f16	s16, s14, s0
    2bc4:	blvs	31160c <sg_chk_n_print3@plt+0x3109f4>
    2bc8:			; <UNDEFINED> instruction: 0x670ee9d1
    2bcc:	blvc	ff9fe6b4 <sg_chk_n_print3@plt+0xff9fda9c>
    2bd0:	blhi	1be3f4 <sg_chk_n_print3@plt+0x1bd7dc>
    2bd4:	stmdbmi	sl!, {r0, r2, r4, r5, r8, r9, fp, ip, sp, pc}
    2bd8:	stmdami	sl!, {r0, r3, r4, r5, r6, sl, lr}
    2bdc:			; <UNDEFINED> instruction: 0xf7fd4478
    2be0:	ldc	15, cr14, [pc, #320]	; 2d28 <sg_chk_n_print3@plt+0x2110>
    2be4:	vmov.32	r7, d4[1]
    2be8:	vsqrt.f64	d24, d7
    2bec:	vldrle	s30, [r4, #-64]	; 0xffffffc0
    2bf0:			; <UNDEFINED> instruction: 0x0008ebb6
    2bf4:	tsteq	r9, r7, ror #22
    2bf8:			; <UNDEFINED> instruction: 0xf808f001
    2bfc:	bmi	fe43e420 <sg_chk_n_print3@plt+0xfe43d808>
    2c00:	blvs	57e284 <sg_chk_n_print3@plt+0x57d66c>
    2c04:	blvc	ff9fe6ec <sg_chk_n_print3@plt+0xff9fdad4>
    2c08:	bleq	57dd14 <sg_chk_n_print3@plt+0x57d0fc>
    2c0c:	blvc	1fe4a8 <sg_chk_n_print3@plt+0x1fd890>
    2c10:	blvc	ff1be6e8 <sg_chk_n_print3@plt+0xff1bdad0>
    2c14:	blx	43e7e0 <sg_chk_n_print3@plt+0x43dbc8>
    2c18:	ldmdami	fp, {r0, r1, r2, sl, fp, ip, lr, pc}
    2c1c:			; <UNDEFINED> instruction: 0xf7fd4478
    2c20:			; <UNDEFINED> instruction: 0xe7a3ef30
    2c24:	ldrbtmi	r4, [r9], #-2329	; 0xfffff6e7
    2c28:	ldc	7, cr14, [pc, #860]	; 2f8c <sg_chk_n_print3@plt+0x2374>
    2c2c:	ldmdami	r8, {r0, r2, r3, r8, r9, fp, sp, lr}
    2c30:	mcr	4, 1, r4, cr8, cr8, {3}
    2c34:	vdiv.f64	d8, d7, d6
    2c38:	mrrc	11, 0, r7, r3, cr8
    2c3c:			; <UNDEFINED> instruction: 0xf7fd2b17
    2c40:	ldr	lr, [r3, r0, lsr #30]
    2c44:	svc	0x0014f7fd
    2c48:	adcsge	lr, r5, sp, lsl #27
    2c4c:	mrccc	6, 5, ip, cr0, cr7, {7}
    2c50:	stmiahi	r3!, {r0, r4, r5, r6, r7, fp, sp, lr}^
    2c54:	mcrcc	8, 7, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    2c58:	andeq	r0, r0, r0
    2c5c:	rsbsmi	pc, pc, r0
    2c60:	andeq	r0, r0, r0
    2c64:	smlawbmi	lr, r0, r4, r8
    2c68:	ldrdeq	r3, [r1], -r0
    2c6c:	andeq	r0, r0, ip, asr #1
    2c70:	andeq	r3, r1, r2, asr #9
    2c74:	andeq	r3, r1, ip, lsr #7
    2c78:	andeq	r3, r1, lr, asr #8
    2c7c:	andeq	r3, r1, ip, asr r4
    2c80:	andeq	r1, r0, ip, asr pc
    2c84:	andeq	r1, r0, r0, asr #24
    2c88:	andeq	r1, r0, r4, lsl r3
    2c8c:	andeq	r1, r0, lr, ror #23
    2c90:	andeq	r1, r0, r4, lsl ip
    2c94:	strlt	r4, [r8, #-2056]	; 0xfffff7f8
    2c98:			; <UNDEFINED> instruction: 0xf7fd4478
    2c9c:			; <UNDEFINED> instruction: 0xf7ffeef2
    2ca0:	blmi	1c20ac <sg_chk_n_print3@plt+0x1c1494>
    2ca4:			; <UNDEFINED> instruction: 0xf893447b
    2ca8:	stmdblt	r3, {r6, ip, sp}
    2cac:	pop	{r3, r8, sl, fp, ip, sp, pc}
    2cb0:	andcs	r4, r1, r8
    2cb4:	svclt	0x0000e744
    2cb8:	andeq	r1, r0, r0, asr #23
    2cbc:	andeq	r3, r1, r0, ror r3
    2cc0:	blmi	6d5530 <sg_chk_n_print3@plt+0x6d4918>
    2cc4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2cc8:	ldmpl	r3, {r0, r2, r5, r7, ip, sp, pc}^
    2ccc:	strmi	r2, [r4], -r0, lsl #10
    2cd0:	ldmdavs	fp, {r0, fp, sp, pc}
    2cd4:			; <UNDEFINED> instruction: 0xf04f9323
    2cd8:	strls	r0, [r0, #-768]	; 0xfffffd00
    2cdc:	svc	0x005af7fd
    2ce0:	strbtmi	r4, [r9], -sl, lsr #12
    2ce4:	strls	r4, [r1, #-1568]!	; 0xfffff9e0
    2ce8:	mrc	7, 6, APSR_nzcv, cr12, cr13, {7}
    2cec:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    2cf0:	mcr	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    2cf4:	ldc2l	7, cr15, [r6], {255}	; 0xff
    2cf8:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    2cfc:	umaalcc	pc, r0, r3, r8	; <UNPREDICTABLE>
    2d00:			; <UNDEFINED> instruction: 0xf7fdb973
    2d04:	strtmi	lr, [r1], -r0, lsl #30
    2d08:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    2d0c:	blmi	215540 <sg_chk_n_print3@plt+0x214928>
    2d10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d14:	blls	8dcd84 <sg_chk_n_print3@plt+0x8dc16c>
    2d18:	qaddle	r4, sl, r5
    2d1c:	ldclt	0, cr11, [r0, #-148]!	; 0xffffff6c
    2d20:			; <UNDEFINED> instruction: 0xf7ff4628
    2d24:	strb	pc, [ip, sp, lsl #30]!	; <UNPREDICTABLE>
    2d28:	mcr	7, 5, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    2d2c:	andeq	r3, r1, r8, asr r2
    2d30:	andeq	r0, r0, ip, asr #1
    2d34:	andeq	r1, r0, lr, lsl #23
    2d38:	andeq	r3, r1, sl, lsl r3
    2d3c:	andeq	r3, r1, ip, lsl #4
    2d40:	svcmi	0x00f0e92d
    2d44:	stclmi	0, cr11, [sp, #-796]	; 0xfffffce4
    2d48:	beq	53f184 <sg_chk_n_print3@plt+0x53e56c>
    2d4c:			; <UNDEFINED> instruction: 0xf44f4b4c
    2d50:	ldrbtmi	r7, [sp], #-640	; 0xfffffd80
    2d54:	strmi	r4, [r1], -ip, lsl #12
    2d58:	stmiapl	fp!, {r4, r6, r9, sl, lr}^
    2d5c:	movtls	r6, #22555	; 0x581b
    2d60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2d64:	mrc	7, 7, APSR_nzcv, cr14, cr13, {7}
    2d68:	mulcs	r0, sl, r8
    2d6c:			; <UNDEFINED> instruction: 0xf88a2100
    2d70:	bcs	7174 <sg_chk_n_print3@plt+0x655c>
    2d74:	blmi	10f6f2c <sg_chk_n_print3@plt+0x10f6314>
    2d78:	stclmi	6, cr4, [r3, #-652]	; 0xfffffd74
    2d7c:	mcrmi	4, 2, r4, cr3, cr11, {3}
    2d80:	ldrbtmi	r4, [sp], #-3907	; 0xfffff0bd
    2d84:	ldrdhi	pc, [ip, -pc]
    2d88:			; <UNDEFINED> instruction: 0xf8df447e
    2d8c:	ldrbtmi	r9, [pc], #-268	; 2d94 <sg_chk_n_print3@plt+0x217c>
    2d90:	ldrbtmi	r9, [r8], #769	; 0x301
    2d94:	ldrbtmi	r4, [r9], #2881	; 0xb41
    2d98:	movwls	r4, #9339	; 0x247b
    2d9c:	ldrbtmi	r4, [fp], #-2880	; 0xfffff4c0
    2da0:			; <UNDEFINED> instruction: 0x212c9303
    2da4:			; <UNDEFINED> instruction: 0xf7fd4650
    2da8:			; <UNDEFINED> instruction: 0x4604eeba
    2dac:	movwcs	fp, #272	; 0x110
    2db0:	blcc	80dc8 <sg_chk_n_print3@plt+0x801b0>
    2db4:	ldrbmi	r4, [r0], -r9, lsr #12
    2db8:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    2dbc:	movwcs	fp, #6440	; 0x1928
    2dc0:	andcc	pc, r0, fp, lsl #17
    2dc4:	ssatmi	fp, #3, ip, asr #2
    2dc8:	ldrtmi	lr, [r1], -fp, ror #15
    2dcc:			; <UNDEFINED> instruction: 0xf7fd4650
    2dd0:	stmiblt	r0, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
    2dd4:			; <UNDEFINED> instruction: 0xf88b2301
    2dd8:	stccs	0, cr3, [r0], {1}
    2ddc:			; <UNDEFINED> instruction: 0x4620d1f3
    2de0:	blmi	9d56a8 <sg_chk_n_print3@plt+0x9d4a90>
    2de4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2de8:	blls	115ce58 <sg_chk_n_print3@plt+0x115c240>
    2dec:	qdaddle	r4, sl, r2
    2df0:	pop	{r0, r1, r2, r6, ip, sp, pc}
    2df4:	shsub8mi	r8, r9, r0
    2df8:			; <UNDEFINED> instruction: 0xf7fd4650
    2dfc:	ldmdblt	r8, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    2e00:			; <UNDEFINED> instruction: 0xf88b2301
    2e04:	ldrb	r3, [sp, r2]
    2e08:	ldrbmi	r4, [r0], -r1, asr #12
    2e0c:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    2e10:	movwcs	fp, #6424	; 0x1918
    2e14:	andcc	pc, r3, fp, lsl #17
    2e18:			; <UNDEFINED> instruction: 0x4649e7d4
    2e1c:			; <UNDEFINED> instruction: 0xf7fd4650
    2e20:	cmplt	r0, r4, lsl #28
    2e24:	ldrbmi	r9, [r0], -r1, lsl #18
    2e28:	ldcl	7, cr15, [lr, #1012]!	; 0x3f4
    2e2c:	movwcs	fp, #6456	; 0x1938
    2e30:	andcc	pc, r5, fp, lsl #17
    2e34:	movwcs	lr, #6086	; 0x17c6
    2e38:	andcc	pc, r4, fp, lsl #17
    2e3c:	stmdbls	r2, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
    2e40:			; <UNDEFINED> instruction: 0xf7fd4650
    2e44:	stmdblt	r8, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    2e48:			; <UNDEFINED> instruction: 0xf88b2301
    2e4c:	ldr	r3, [r9, r6]!
    2e50:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    2e54:	mrc	7, 0, APSR_nzcv, cr4, cr13, {7}
    2e58:	strb	r2, [r1, r1]
    2e5c:	ldrbmi	r9, [r0], -r3, lsl #18
    2e60:	stcl	7, cr15, [r2, #1012]!	; 0x3f4
    2e64:	adcle	r2, sp, r0, lsl #16
    2e68:			; <UNDEFINED> instruction: 0x46514810
    2e6c:			; <UNDEFINED> instruction: 0xf7fd4478
    2e70:	andcs	lr, r1, r8, lsl #28
    2e74:			; <UNDEFINED> instruction: 0xf7fde7b4
    2e78:	svclt	0x0000edfc
    2e7c:	andeq	r3, r1, sl, asr #3
    2e80:	andeq	r0, r0, ip, asr #1
    2e84:	andeq	r1, r0, r4, asr #22
    2e88:	andeq	r1, r0, r2, lsr #22
    2e8c:	andeq	r2, r0, r0, ror #10
    2e90:	andeq	r1, r0, lr, lsl fp
    2e94:	andeq	r1, r0, r2, lsr #22
    2e98:	andeq	r1, r0, r2, lsr #22
    2e9c:	andeq	r1, r0, r0, lsr fp
    2ea0:	andeq	r1, r0, lr, lsr #22
    2ea4:	andeq	r3, r1, r8, lsr r1
    2ea8:	andeq	r1, r0, r2, asr #20
    2eac:	andeq	r1, r0, r8, ror #20
    2eb0:	push	{r1, r2, r3, r4, r5, r8, r9, fp, lr}
    2eb4:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    2eb8:	bmi	f54718 <sg_chk_n_print3@plt+0xf53b00>
    2ebc:	ldrdhi	pc, [r0], -r3	; <UNPREDICTABLE>
    2ec0:	blmi	f2f10c <sg_chk_n_print3@plt+0xf2e4f4>
    2ec4:			; <UNDEFINED> instruction: 0x4607447a
    2ec8:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    2ecc:	movwls	r6, #63515	; 0xf81b
    2ed0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2ed4:	svceq	0x0000f1b8
    2ed8:			; <UNDEFINED> instruction: 0xf108d001
    2edc:			; <UNDEFINED> instruction: 0xf10d38ff
    2ee0:	andcs	r0, r0, #28, 18	; 0x70000
    2ee4:	ldrmi	r2, [r1], -r8
    2ee8:	strbmi	r9, [fp], -r0
    2eec:			; <UNDEFINED> instruction: 0xf8cd4638
    2ef0:	andls	r8, r1, #8
    2ef4:	stc	7, cr15, [ip, #1012]	; 0x3f4
    2ef8:	ldmiblt	r8, {r2, r9, sl, lr}^
    2efc:	mulscs	sp, sp, r8
    2f00:	mulscc	ip, sp, r8
    2f04:	mulsne	lr, sp, r8
    2f08:			; <UNDEFINED> instruction: 0xf89d4013
    2f0c:	andmi	r2, fp, pc, lsl r0
    2f10:	blcs	fffd2f64 <sg_chk_n_print3@plt+0xfffd234c>
    2f14:	blls	1f6fb8 <sg_chk_n_print3@plt+0x1f63a0>
    2f18:	bls	20b320 <sg_chk_n_print3@plt+0x20a708>
    2f1c:	movwcc	fp, #6683	; 0x1a1b
    2f20:	cmpmi	r9, r2, lsl sl
    2f24:	smlabtcc	r0, r5, r9, lr
    2f28:	blmi	8daff8 <sg_chk_n_print3@plt+0x8da3e0>
    2f2c:	bvs	6d4120 <sg_chk_n_print3@plt+0x6d3508>
    2f30:	ldrmi	fp, [ip], -r3, ror #18
    2f34:	blmi	7d57c0 <sg_chk_n_print3@plt+0x7d4ba8>
    2f38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2f3c:	blls	3dcfac <sg_chk_n_print3@plt+0x3dc394>
    2f40:	teqle	r1, sl, asr r0
    2f44:	andslt	r4, r1, r0, lsr #12
    2f48:	mvnshi	lr, #12386304	; 0xbd0000
    2f4c:	ldmib	r5, {r0, r1, r4, r5, fp, sp, lr}^
    2f50:	ldmdami	fp, {r8, r9, sl, sp, lr}
    2f54:	ldrtmi	r9, [r2], -r2, lsl #6
    2f58:	stmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
    2f5c:	ldrbtmi	r6, [r8], #-1792	; 0xfffff900
    2f60:	stc	7, cr15, [lr, #1012]	; 0x3f4
    2f64:			; <UNDEFINED> instruction: 0x2120e7e6
    2f68:	tstls	r1, r8, lsr r6
    2f6c:	movwcs	r2, #512	; 0x200
    2f70:			; <UNDEFINED> instruction: 0xf8cd4621
    2f74:	strls	r8, [r2], #-12
    2f78:	andls	pc, r0, sp, asr #17
    2f7c:	stcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    2f80:	ldm	r9, {r7, r8, fp, ip, sp, pc}
    2f84:	blge	102f98 <sg_chk_n_print3@plt+0x102380>
    2f88:	stm	r3, {r0, r3, r9, fp, ip, pc}
    2f8c:	blt	442fa0 <sg_chk_n_print3@plt+0x442388>
    2f90:	blt	a9bac <sg_chk_n_print3@plt+0xa8f94>
    2f94:	movwcc	fp, #6683	; 0x1a1b
    2f98:			; <UNDEFINED> instruction: 0xf142602b
    2f9c:	rsbvs	r0, sl, r0, lsl #4
    2fa0:			; <UNDEFINED> instruction: 0xe7c26031
    2fa4:	strb	r4, [r5, r4, lsl #12]
    2fa8:	stcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    2fac:	andeq	r3, r1, lr, asr r1
    2fb0:	andeq	r3, r1, r8, asr r0
    2fb4:	andeq	r0, r0, ip, asr #1
    2fb8:	andeq	r3, r1, r8, ror #1
    2fbc:	andeq	r2, r1, r4, ror #31
    2fc0:	andeq	r1, r0, lr, lsl #19
    2fc4:	svcmi	0x00f0e92d
    2fc8:	strmi	fp, [ip], pc, lsr #1
    2fcc:	blls	e6e838 <sg_chk_n_print3@plt+0xe6dc20>
    2fd0:			; <UNDEFINED> instruction: 0xf8cd2401
    2fd4:			; <UNDEFINED> instruction: 0x4605c01c
    2fd8:	ldrdgt	pc, [r4, #143]	; 0x8f
    2fdc:	movwls	r4, #5680	; 0x1630
    2fe0:	ldrbtmi	r9, [ip], #774	; 0x306
    2fe4:	smlalshi	pc, r0, sp, r8	; <UNPREDICTABLE>
    2fe8:	ldrdls	pc, [r0], #141	; 0x8d	; <UNPREDICTABLE>
    2fec:	smlals	pc, r4, sp, r8	; <UNPREDICTABLE>
    2ff0:	svcls	0x003b4b6c
    2ff4:	vmlshi.f16	s28, s7, s26	; <UNPREDICTABLE>
    2ff8:			; <UNDEFINED> instruction: 0xf8cd4690
    2ffc:	strls	r9, [r2], #-0
    3000:			; <UNDEFINED> instruction: 0xf85c4639
    3004:			; <UNDEFINED> instruction: 0xf89d3003
    3008:	ldmdavs	fp, {r3, r4, r5, r6, r7, sp, pc}
    300c:			; <UNDEFINED> instruction: 0xf04f932d
    3010:			; <UNDEFINED> instruction: 0xf8dd0300
    3014:			; <UNDEFINED> instruction: 0xf7ffb0fc
    3018:	blls	1c231c <sg_chk_n_print3@plt+0x1c1704>
    301c:			; <UNDEFINED> instruction: 0xf0402800
    3020:	strmi	r8, [r1], -r6, lsl #1
    3024:	stmdage	fp, {r3, r4, r5, r9, sp}
    3028:	ldc	7, cr15, [r6, #1012]	; 0x3f4
    302c:	cmpcs	r3, sl, lsr fp
    3030:	eorvc	pc, ip, sp, lsl #17
    3034:	blx	e8876 <sg_chk_n_print3@plt+0xe7c5e>
    3038:			; <UNDEFINED> instruction: 0xf06ff208
    303c:	stmib	sp, {r0, r8, r9}^
    3040:	andls	r1, ip, #603979776	; 0x24000000
    3044:	svceq	0x0000f1ba
    3048:	movtcs	sp, #68	; 0x44
    304c:	rsbcs	pc, r0, #81788928	; 0x4e00000
    3050:	eorcc	pc, sp, sp, lsl #17
    3054:			; <UNDEFINED> instruction: 0xf8cdab1d
    3058:	movwls	r9, #61512	; 0xf048
    305c:	stmib	sp, {r2, r8, r9, sp}^
    3060:	blmi	144bca8 <sg_chk_n_print3@plt+0x144b090>
    3064:	bvs	6d4258 <sg_chk_n_print3@plt+0x6d3640>
    3068:			; <UNDEFINED> instruction: 0xdc682b02
    306c:	and	sl, sl, r9, lsl #28
    3070:	stcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    3074:	blcs	2dd088 <sg_chk_n_print3@plt+0x2dc470>
    3078:	blcs	132ce0 <sg_chk_n_print3@plt+0x1320c8>
    307c:	addhi	pc, r7, r0, asr #32
    3080:			; <UNDEFINED> instruction: 0xf7fd2001
    3084:			; <UNDEFINED> instruction: 0x4632ecf0
    3088:	orrcs	pc, r5, r2, asr #4
    308c:			; <UNDEFINED> instruction: 0xf7fd4628
    3090:	stmdacs	r0, {r4, r8, sl, fp, sp, lr, pc}
    3094:	blmi	117a04c <sg_chk_n_print3@plt+0x1179434>
    3098:	bvs	6d428c <sg_chk_n_print3@plt+0x6d3674>
    309c:			; <UNDEFINED> instruction: 0xdc632b02
    30a0:			; <UNDEFINED> instruction: 0xf7fd4630
    30a4:	stmdacs	r3, {r1, r6, r8, sl, fp, sp, lr, pc}
    30a8:	stcle	6, cr4, [r5], #-16
    30ac:	stcle	8, cr2, [r5], {1}
    30b0:	cmple	pc, r0, lsl #16
    30b4:	mulmi	r0, fp, r8
    30b8:			; <UNDEFINED> instruction: 0xd12f2c00
    30bc:	blmi	e559b4 <sg_chk_n_print3@plt+0xe54d9c>
    30c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    30c4:	blls	b5d134 <sg_chk_n_print3@plt+0xb5c51c>
    30c8:	qdsuble	r4, sl, r7
    30cc:	eorlt	r4, pc, r0, lsr #12
    30d0:	svchi	0x00f0e8bd
    30d4:			; <UNDEFINED> instruction: 0xf64e9b07
    30d8:			; <UNDEFINED> instruction: 0xf89b2160
    30dc:			; <UNDEFINED> instruction: 0xf8cd2000
    30e0:	movwls	r9, #53320	; 0xd048
    30e4:			; <UNDEFINED> instruction: 0xf88d2340
    30e8:	blge	74f1a4 <sg_chk_n_print3@plt+0x74e58c>
    30ec:	smlabtcc	pc, sp, r9, lr	; <UNPREDICTABLE>
    30f0:	adcsle	r2, r6, r0, lsl #20
    30f4:			; <UNDEFINED> instruction: 0xe7b49411
    30f8:	teqle	fp, r5, lsl r8
    30fc:	ldrtmi	r4, [r1], -sp, lsr #22
    3100:	ldrbtmi	r4, [fp], #-2093	; 0xfffff7d3
    3104:	bvs	6942ec <sg_chk_n_print3@plt+0x6936d4>
    3108:	svclt	0x00d42a01
    310c:	andcs	r2, r1, #0, 4
    3110:	stc	7, cr15, [r2, #1012]	; 0x3f4
    3114:	mulmi	r0, fp, r8
    3118:	sbcle	r2, pc, r0, lsl #24
    311c:	strcs	r9, [r0], #-2840	; 0xfffff4e8
    3120:	movweq	pc, #24579	; 0x6003	; <UNPREDICTABLE>
    3124:	svclt	0x00182b02
    3128:	andmi	pc, r0, fp, lsl #17
    312c:	stmdami	r3!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    3130:			; <UNDEFINED> instruction: 0xf8cd464a
    3134:	ldrbtmi	r8, [r8], #-0
    3138:	stc	7, cr15, [r2], #1012	; 0x3f4
    313c:	stmdami	r0!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    3140:			; <UNDEFINED> instruction: 0xf7fd4478
    3144:	svccs	0x0000ec9e
    3148:	ldcmi	13, cr13, [lr], {9}
    314c:	ldrbtmi	r4, [ip], #-1079	; 0xfffffbc9
    3150:	blne	811b0 <sg_chk_n_print3@plt+0x80598>
    3154:			; <UNDEFINED> instruction: 0xf7fd4620
    3158:	adcsmi	lr, lr, #148, 24	; 0x9400
    315c:	ldmdami	sl, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    3160:			; <UNDEFINED> instruction: 0xf7fd4478
    3164:	str	lr, [r1, lr, lsl #25]
    3168:	ldmdbls	r7, {r3, r4, fp, lr}
    316c:			; <UNDEFINED> instruction: 0xf7fd4478
    3170:	ldr	lr, [r5, r8, lsl #25]
    3174:			; <UNDEFINED> instruction: 0x46314b16
    3178:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
    317c:	bvs	694364 <sg_chk_n_print3@plt+0x69374c>
    3180:	svclt	0x00d42a01
    3184:	andcs	r2, r1, #0, 4
    3188:	stcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    318c:	ldmdami	r2, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    3190:	ldrbtcc	pc, [pc], #79	; 3198 <sg_chk_n_print3@plt+0x2580>	; <UNPREDICTABLE>
    3194:			; <UNDEFINED> instruction: 0xf7fd4478
    3198:	str	lr, [pc, r0, lsl #25]
    319c:	stcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    31a0:	andeq	r2, r1, sl, lsr pc
    31a4:	andeq	r0, r0, ip, asr #1
    31a8:			; <UNDEFINED> instruction: 0x00012fb0
    31ac:	andeq	r2, r1, ip, ror pc
    31b0:	andeq	r2, r1, ip, asr lr
    31b4:	andeq	r2, r1, r2, lsl pc
    31b8:	andeq	r1, r0, r4, lsl #17
    31bc:	andeq	r1, r0, lr, ror #15
    31c0:	andeq	r1, r0, r8, lsl r8
    31c4:	andeq	r1, r0, sl, lsl r8
    31c8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    31cc:	andeq	r1, r0, r4, lsl #16
    31d0:	muleq	r1, sl, lr
    31d4:	andeq	r1, r0, r0, lsr #16
    31d8:	andeq	r1, r0, r0, lsl r8
    31dc:	mvnsmi	lr, #737280	; 0xb4000
    31e0:			; <UNDEFINED> instruction: 0xf8dfb0ad
    31e4:	ldfged	f6, [r7, #-640]	; 0xfffffd80
    31e8:	ldrsbhi	pc, [r0], #141	; 0x8d	; <UNPREDICTABLE>
    31ec:			; <UNDEFINED> instruction: 0xf8dd4604
    31f0:	ldrbtmi	r9, [lr], #212	; 0xd4
    31f4:			; <UNDEFINED> instruction: 0xc190f8df
    31f8:			; <UNDEFINED> instruction: 0xf89d4628
    31fc:			; <UNDEFINED> instruction: 0xf89d30e0
    3200:	cdpls	0, 3, cr7, cr7, cr4, {7}
    3204:	andhi	pc, r0, sp, asr #17
    3208:	andls	pc, r4, sp, asr #17
    320c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3210:			; <UNDEFINED> instruction: 0xf8dc4631
    3214:			; <UNDEFINED> instruction: 0xf8cdc000
    3218:			; <UNDEFINED> instruction: 0xf04fc0ac
    321c:	movwls	r0, #15360	; 0x3c00
    3220:	movwcs	r9, #1796	; 0x704
    3224:	ldrmi	r9, [r7], -r2, lsl #6
    3228:	blx	fedc122e <sg_chk_n_print3@plt+0xfedc0616>
    322c:			; <UNDEFINED> instruction: 0xf0402800
    3230:	strmi	r8, [r1], -r9, lsl #1
    3234:	stmdage	r9, {r3, r4, r5, r9, sp}
    3238:	stc	7, cr15, [lr], {253}	; 0xfd
    323c:	cmpcs	r3, r6, lsr fp
    3240:	stceq	0, cr15, [r2], {111}	; 0x6f
    3244:	rsbcs	pc, r0, lr, asr #12
    3248:	blx	e766e <sg_chk_n_print3@plt+0xe6a56>
    324c:	blmi	1400e70 <sg_chk_n_print3@plt+0x1400258>
    3250:			; <UNDEFINED> instruction: 0xf88d2104
    3254:	ldrbtmi	r6, [fp], #-36	; 0xffffffdc
    3258:			; <UNDEFINED> instruction: 0xf8cd950c
    325c:	bvs	6a3364 <sg_chk_n_print3@plt+0x6a274c>
    3260:	strls	r2, [sl, -r0, asr #6]
    3264:			; <UNDEFINED> instruction: 0xf88d2a02
    3268:			; <UNDEFINED> instruction: 0xf8cd3025
    326c:	blge	6f32f4 <sg_chk_n_print3@plt+0x6f26dc>
    3270:	stmib	sp, {r0, r1, r2, r3, r8, ip, pc}^
    3274:	mcrrle	0, 0, r3, r4, cr13
    3278:	and	sl, r9, r7, lsl #26
    327c:	stcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    3280:	blcs	2dd294 <sg_chk_n_print3@plt+0x2dc67c>
    3284:	blcs	132eec <sg_chk_n_print3@plt+0x1322d4>
    3288:	andcs	sp, r1, r2, ror r1
    328c:	bl	ffac1288 <sg_chk_n_print3@plt+0xffac0670>
    3290:	vmax.s8	d20, d2, d26
    3294:	strtmi	r2, [r0], -r5, lsl #3
    3298:	stc	7, cr15, [sl], {253}	; 0xfd
    329c:	blle	ffb4d2a4 <sg_chk_n_print3@plt+0xffb4c68c>
    32a0:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    32a4:	blcs	9db18 <sg_chk_n_print3@plt+0x9cf00>
    32a8:	strtmi	sp, [r8], -r0, asr #24
    32ac:	ldc	7, cr15, [ip], #-1012	; 0xfffffc0c
    32b0:	strmi	r2, [r4], -r3, lsl #16
    32b4:	stmdacs	r1, {r1, r2, r4, sl, fp, ip, lr, pc}
    32b8:	stmdacs	r0, {r3, sl, fp, ip, lr, pc}
    32bc:	bmi	d777f0 <sg_chk_n_print3@plt+0xd76bd8>
    32c0:	blls	50c2c8 <sg_chk_n_print3@plt+0x50b6b0>
    32c4:	cfldrdvs	mvd4, [r1], {122}	; 0x7a
    32c8:	ldrbvs	r4, [r3], #-1035	; 0xfffffbf5
    32cc:	blmi	b95b9c <sg_chk_n_print3@plt+0xb94f84>
    32d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    32d4:	blls	add344 <sg_chk_n_print3@plt+0xadc72c>
    32d8:	cmple	r0, sl, asr r0
    32dc:	eorlt	r4, sp, r0, lsr #12
    32e0:	mvnshi	lr, #12386304	; 0xbd0000
    32e4:	teqle	r6, r5, lsl r8
    32e8:	strtmi	r4, [r9], -ip, lsr #22
    32ec:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
    32f0:	bvs	6944d8 <sg_chk_n_print3@plt+0x6938c0>
    32f4:	svclt	0x00d42a01
    32f8:	andcs	r2, r1, #0, 4
    32fc:	stc	7, cr15, [ip], {253}	; 0xfd
    3300:	stmdami	r8!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3304:			; <UNDEFINED> instruction: 0xf7fd4478
    3308:	vmovcs.16	d16[0], lr
    330c:	svcmi	0x0026dd09
    3310:	ldrbtmi	r4, [pc], #-1070	; 3318 <sg_chk_n_print3@plt+0x2700>
    3314:	blne	81370 <sg_chk_n_print3@plt+0x80758>
    3318:			; <UNDEFINED> instruction: 0xf7fd4638
    331c:	adcmi	lr, lr, #182272	; 0x2c800
    3320:	stmdami	r2!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    3324:			; <UNDEFINED> instruction: 0xf7fd4478
    3328:	str	lr, [r5, ip, lsr #23]!
    332c:	ldmdbls	r5, {r5, fp, lr}
    3330:			; <UNDEFINED> instruction: 0xf7fd4478
    3334:	strtmi	lr, [r8], -r6, lsr #23
    3338:	bl	ffdc1334 <sg_chk_n_print3@plt+0xffdc071c>
    333c:	strmi	r2, [r4], -r3, lsl #16
    3340:			; <UNDEFINED> instruction: 0xe7cfddb9
    3344:			; <UNDEFINED> instruction: 0x4642481b
    3348:	strls	r4, [r0, -fp, asr #12]
    334c:	strcs	r4, [r1], #-1144	; 0xfffffb88
    3350:	bl	fe5c134c <sg_chk_n_print3@plt+0xfe5c0734>
    3354:	blmi	63d244 <sg_chk_n_print3@plt+0x63c62c>
    3358:	ldmdami	r8, {r0, r3, r5, r9, sl, lr}
    335c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    3360:	bcs	5dbd0 <sg_chk_n_print3@plt+0x5cfb8>
    3364:	andcs	fp, r0, #212, 30	; 0x350
    3368:			; <UNDEFINED> instruction: 0xf7fd2201
    336c:	sbfx	lr, r6, #24, #14
    3370:			; <UNDEFINED> instruction: 0xf04f4813
    3374:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    3378:	bl	fe3c1374 <sg_chk_n_print3@plt+0xfe3c075c>
    337c:			; <UNDEFINED> instruction: 0xf7fde7a6
    3380:	svclt	0x0000eb78
    3384:	andeq	r2, r1, sl, lsr #26
    3388:	andeq	r0, r0, ip, asr #1
    338c:			; <UNDEFINED> instruction: 0x00012dbe
    3390:	andeq	r2, r1, r2, ror sp
    3394:	andeq	r2, r1, r0, asr sp
    3398:	andeq	r2, r1, ip, asr #24
    339c:	andeq	r2, r1, r6, lsr #26
    33a0:	andeq	r1, r0, ip, lsl r7
    33a4:	strdeq	r1, [r0], -r8
    33a8:	andeq	r1, r0, r6, asr r6
    33ac:	andeq	r0, r0, ip, lsl #24
    33b0:	andeq	r1, r0, r0, asr #12
    33b4:	andeq	r1, r0, r8, ror r6
    33b8:			; <UNDEFINED> instruction: 0x00012cb8
    33bc:	andeq	r1, r0, r2, asr #13
    33c0:			; <UNDEFINED> instruction: 0x000016b2
    33c4:	andeq	r0, r0, r0
    33c8:	svclt	0x00081e4a
    33cc:			; <UNDEFINED> instruction: 0xf0c04770
    33d0:	addmi	r8, r8, #36, 2
    33d4:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    33d8:			; <UNDEFINED> instruction: 0xf0004211
    33dc:	blx	fec23840 <sg_chk_n_print3@plt+0xfec22c28>
    33e0:	blx	fec801e8 <sg_chk_n_print3@plt+0xfec7f5d0>
    33e4:	bl	fe8bfdf0 <sg_chk_n_print3@plt+0xfe8bf1d8>
    33e8:			; <UNDEFINED> instruction: 0xf1c30303
    33ec:	andge	r0, r4, #2080374784	; 0x7c000000
    33f0:	movwne	lr, #15106	; 0x3b02
    33f4:	andeq	pc, r0, #79	; 0x4f
    33f8:	svclt	0x0000469f
    33fc:	andhi	pc, r0, pc, lsr #7
    3400:	svcvc	0x00c1ebb0
    3404:	bl	10b300c <sg_chk_n_print3@plt+0x10b23f4>
    3408:	svclt	0x00280202
    340c:	sbcvc	lr, r1, r0, lsr #23
    3410:	svcvc	0x0081ebb0
    3414:	bl	10b301c <sg_chk_n_print3@plt+0x10b2404>
    3418:	svclt	0x00280202
    341c:	addvc	lr, r1, r0, lsr #23
    3420:	svcvc	0x0041ebb0
    3424:	bl	10b302c <sg_chk_n_print3@plt+0x10b2414>
    3428:	svclt	0x00280202
    342c:	subvc	lr, r1, r0, lsr #23
    3430:	svcvc	0x0001ebb0
    3434:	bl	10b303c <sg_chk_n_print3@plt+0x10b2424>
    3438:	svclt	0x00280202
    343c:	andvc	lr, r1, r0, lsr #23
    3440:	svcvs	0x00c1ebb0
    3444:	bl	10b304c <sg_chk_n_print3@plt+0x10b2434>
    3448:	svclt	0x00280202
    344c:	sbcvs	lr, r1, r0, lsr #23
    3450:	svcvs	0x0081ebb0
    3454:	bl	10b305c <sg_chk_n_print3@plt+0x10b2444>
    3458:	svclt	0x00280202
    345c:	addvs	lr, r1, r0, lsr #23
    3460:	svcvs	0x0041ebb0
    3464:	bl	10b306c <sg_chk_n_print3@plt+0x10b2454>
    3468:	svclt	0x00280202
    346c:	subvs	lr, r1, r0, lsr #23
    3470:	svcvs	0x0001ebb0
    3474:	bl	10b307c <sg_chk_n_print3@plt+0x10b2464>
    3478:	svclt	0x00280202
    347c:	andvs	lr, r1, r0, lsr #23
    3480:	svcpl	0x00c1ebb0
    3484:	bl	10b308c <sg_chk_n_print3@plt+0x10b2474>
    3488:	svclt	0x00280202
    348c:	sbcpl	lr, r1, r0, lsr #23
    3490:	svcpl	0x0081ebb0
    3494:	bl	10b309c <sg_chk_n_print3@plt+0x10b2484>
    3498:	svclt	0x00280202
    349c:	addpl	lr, r1, r0, lsr #23
    34a0:	svcpl	0x0041ebb0
    34a4:	bl	10b30ac <sg_chk_n_print3@plt+0x10b2494>
    34a8:	svclt	0x00280202
    34ac:	subpl	lr, r1, r0, lsr #23
    34b0:	svcpl	0x0001ebb0
    34b4:	bl	10b30bc <sg_chk_n_print3@plt+0x10b24a4>
    34b8:	svclt	0x00280202
    34bc:	andpl	lr, r1, r0, lsr #23
    34c0:	svcmi	0x00c1ebb0
    34c4:	bl	10b30cc <sg_chk_n_print3@plt+0x10b24b4>
    34c8:	svclt	0x00280202
    34cc:	sbcmi	lr, r1, r0, lsr #23
    34d0:	svcmi	0x0081ebb0
    34d4:	bl	10b30dc <sg_chk_n_print3@plt+0x10b24c4>
    34d8:	svclt	0x00280202
    34dc:	addmi	lr, r1, r0, lsr #23
    34e0:	svcmi	0x0041ebb0
    34e4:	bl	10b30ec <sg_chk_n_print3@plt+0x10b24d4>
    34e8:	svclt	0x00280202
    34ec:	submi	lr, r1, r0, lsr #23
    34f0:	svcmi	0x0001ebb0
    34f4:	bl	10b30fc <sg_chk_n_print3@plt+0x10b24e4>
    34f8:	svclt	0x00280202
    34fc:	andmi	lr, r1, r0, lsr #23
    3500:	svccc	0x00c1ebb0
    3504:	bl	10b310c <sg_chk_n_print3@plt+0x10b24f4>
    3508:	svclt	0x00280202
    350c:	sbccc	lr, r1, r0, lsr #23
    3510:	svccc	0x0081ebb0
    3514:	bl	10b311c <sg_chk_n_print3@plt+0x10b2504>
    3518:	svclt	0x00280202
    351c:	addcc	lr, r1, r0, lsr #23
    3520:	svccc	0x0041ebb0
    3524:	bl	10b312c <sg_chk_n_print3@plt+0x10b2514>
    3528:	svclt	0x00280202
    352c:	subcc	lr, r1, r0, lsr #23
    3530:	svccc	0x0001ebb0
    3534:	bl	10b313c <sg_chk_n_print3@plt+0x10b2524>
    3538:	svclt	0x00280202
    353c:	andcc	lr, r1, r0, lsr #23
    3540:	svccs	0x00c1ebb0
    3544:	bl	10b314c <sg_chk_n_print3@plt+0x10b2534>
    3548:	svclt	0x00280202
    354c:	sbccs	lr, r1, r0, lsr #23
    3550:	svccs	0x0081ebb0
    3554:	bl	10b315c <sg_chk_n_print3@plt+0x10b2544>
    3558:	svclt	0x00280202
    355c:	addcs	lr, r1, r0, lsr #23
    3560:	svccs	0x0041ebb0
    3564:	bl	10b316c <sg_chk_n_print3@plt+0x10b2554>
    3568:	svclt	0x00280202
    356c:	subcs	lr, r1, r0, lsr #23
    3570:	svccs	0x0001ebb0
    3574:	bl	10b317c <sg_chk_n_print3@plt+0x10b2564>
    3578:	svclt	0x00280202
    357c:	andcs	lr, r1, r0, lsr #23
    3580:	svcne	0x00c1ebb0
    3584:	bl	10b318c <sg_chk_n_print3@plt+0x10b2574>
    3588:	svclt	0x00280202
    358c:	sbcne	lr, r1, r0, lsr #23
    3590:	svcne	0x0081ebb0
    3594:	bl	10b319c <sg_chk_n_print3@plt+0x10b2584>
    3598:	svclt	0x00280202
    359c:	addne	lr, r1, r0, lsr #23
    35a0:	svcne	0x0041ebb0
    35a4:	bl	10b31ac <sg_chk_n_print3@plt+0x10b2594>
    35a8:	svclt	0x00280202
    35ac:	subne	lr, r1, r0, lsr #23
    35b0:	svcne	0x0001ebb0
    35b4:	bl	10b31bc <sg_chk_n_print3@plt+0x10b25a4>
    35b8:	svclt	0x00280202
    35bc:	andne	lr, r1, r0, lsr #23
    35c0:	svceq	0x00c1ebb0
    35c4:	bl	10b31cc <sg_chk_n_print3@plt+0x10b25b4>
    35c8:	svclt	0x00280202
    35cc:	sbceq	lr, r1, r0, lsr #23
    35d0:	svceq	0x0081ebb0
    35d4:	bl	10b31dc <sg_chk_n_print3@plt+0x10b25c4>
    35d8:	svclt	0x00280202
    35dc:	addeq	lr, r1, r0, lsr #23
    35e0:	svceq	0x0041ebb0
    35e4:	bl	10b31ec <sg_chk_n_print3@plt+0x10b25d4>
    35e8:	svclt	0x00280202
    35ec:	subeq	lr, r1, r0, lsr #23
    35f0:	svceq	0x0001ebb0
    35f4:	bl	10b31fc <sg_chk_n_print3@plt+0x10b25e4>
    35f8:	svclt	0x00280202
    35fc:	andeq	lr, r1, r0, lsr #23
    3600:			; <UNDEFINED> instruction: 0x47704610
    3604:	andcs	fp, r1, ip, lsl #30
    3608:	ldrbmi	r2, [r0, -r0]!
    360c:			; <UNDEFINED> instruction: 0xf281fab1
    3610:	andseq	pc, pc, #-2147483600	; 0x80000030
    3614:			; <UNDEFINED> instruction: 0xf002fa20
    3618:	tstlt	r8, r0, ror r7
    361c:	rscscc	pc, pc, pc, asr #32
    3620:	bllt	1cbf628 <sg_chk_n_print3@plt+0x1cbea10>
    3624:	rscsle	r2, r8, r0, lsl #18
    3628:	andmi	lr, r3, sp, lsr #18
    362c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    3630:			; <UNDEFINED> instruction: 0x4006e8bd
    3634:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    3638:	smlatbeq	r3, r1, fp, lr
    363c:	svclt	0x00004770
    3640:			; <UNDEFINED> instruction: 0xf0002900
    3644:	b	fe023b44 <sg_chk_n_print3@plt+0xfe022f2c>
    3648:	svclt	0x00480c01
    364c:	cdpne	2, 4, cr4, cr10, cr9, {2}
    3650:	tsthi	pc, r0	; <UNPREDICTABLE>
    3654:	svclt	0x00480003
    3658:	addmi	r4, fp, #805306372	; 0x30000004
    365c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    3660:			; <UNDEFINED> instruction: 0xf0004211
    3664:	blx	fece3af8 <sg_chk_n_print3@plt+0xfece2ee0>
    3668:	blx	fec8007c <sg_chk_n_print3@plt+0xfec7f464>
    366c:	bl	fe83f878 <sg_chk_n_print3@plt+0xfe83ec60>
    3670:			; <UNDEFINED> instruction: 0xf1c20202
    3674:	andge	r0, r4, pc, lsl r2
    3678:	andne	lr, r2, #0, 22
    367c:	andeq	pc, r0, pc, asr #32
    3680:	svclt	0x00004697
    3684:	andhi	pc, r0, pc, lsr #7
    3688:	svcvc	0x00c1ebb3
    368c:	bl	1033294 <sg_chk_n_print3@plt+0x103267c>
    3690:	svclt	0x00280000
    3694:	bicvc	lr, r1, #166912	; 0x28c00
    3698:	svcvc	0x0081ebb3
    369c:	bl	10332a4 <sg_chk_n_print3@plt+0x103268c>
    36a0:	svclt	0x00280000
    36a4:	orrvc	lr, r1, #166912	; 0x28c00
    36a8:	svcvc	0x0041ebb3
    36ac:	bl	10332b4 <sg_chk_n_print3@plt+0x103269c>
    36b0:	svclt	0x00280000
    36b4:	movtvc	lr, #7075	; 0x1ba3
    36b8:	svcvc	0x0001ebb3
    36bc:	bl	10332c4 <sg_chk_n_print3@plt+0x10326ac>
    36c0:	svclt	0x00280000
    36c4:	movwvc	lr, #7075	; 0x1ba3
    36c8:	svcvs	0x00c1ebb3
    36cc:	bl	10332d4 <sg_chk_n_print3@plt+0x10326bc>
    36d0:	svclt	0x00280000
    36d4:	bicvs	lr, r1, #166912	; 0x28c00
    36d8:	svcvs	0x0081ebb3
    36dc:	bl	10332e4 <sg_chk_n_print3@plt+0x10326cc>
    36e0:	svclt	0x00280000
    36e4:	orrvs	lr, r1, #166912	; 0x28c00
    36e8:	svcvs	0x0041ebb3
    36ec:	bl	10332f4 <sg_chk_n_print3@plt+0x10326dc>
    36f0:	svclt	0x00280000
    36f4:	movtvs	lr, #7075	; 0x1ba3
    36f8:	svcvs	0x0001ebb3
    36fc:	bl	1033304 <sg_chk_n_print3@plt+0x10326ec>
    3700:	svclt	0x00280000
    3704:	movwvs	lr, #7075	; 0x1ba3
    3708:	svcpl	0x00c1ebb3
    370c:	bl	1033314 <sg_chk_n_print3@plt+0x10326fc>
    3710:	svclt	0x00280000
    3714:	bicpl	lr, r1, #166912	; 0x28c00
    3718:	svcpl	0x0081ebb3
    371c:	bl	1033324 <sg_chk_n_print3@plt+0x103270c>
    3720:	svclt	0x00280000
    3724:	orrpl	lr, r1, #166912	; 0x28c00
    3728:	svcpl	0x0041ebb3
    372c:	bl	1033334 <sg_chk_n_print3@plt+0x103271c>
    3730:	svclt	0x00280000
    3734:	movtpl	lr, #7075	; 0x1ba3
    3738:	svcpl	0x0001ebb3
    373c:	bl	1033344 <sg_chk_n_print3@plt+0x103272c>
    3740:	svclt	0x00280000
    3744:	movwpl	lr, #7075	; 0x1ba3
    3748:	svcmi	0x00c1ebb3
    374c:	bl	1033354 <sg_chk_n_print3@plt+0x103273c>
    3750:	svclt	0x00280000
    3754:	bicmi	lr, r1, #166912	; 0x28c00
    3758:	svcmi	0x0081ebb3
    375c:	bl	1033364 <sg_chk_n_print3@plt+0x103274c>
    3760:	svclt	0x00280000
    3764:	orrmi	lr, r1, #166912	; 0x28c00
    3768:	svcmi	0x0041ebb3
    376c:	bl	1033374 <sg_chk_n_print3@plt+0x103275c>
    3770:	svclt	0x00280000
    3774:	movtmi	lr, #7075	; 0x1ba3
    3778:	svcmi	0x0001ebb3
    377c:	bl	1033384 <sg_chk_n_print3@plt+0x103276c>
    3780:	svclt	0x00280000
    3784:	movwmi	lr, #7075	; 0x1ba3
    3788:	svccc	0x00c1ebb3
    378c:	bl	1033394 <sg_chk_n_print3@plt+0x103277c>
    3790:	svclt	0x00280000
    3794:	biccc	lr, r1, #166912	; 0x28c00
    3798:	svccc	0x0081ebb3
    379c:	bl	10333a4 <sg_chk_n_print3@plt+0x103278c>
    37a0:	svclt	0x00280000
    37a4:	orrcc	lr, r1, #166912	; 0x28c00
    37a8:	svccc	0x0041ebb3
    37ac:	bl	10333b4 <sg_chk_n_print3@plt+0x103279c>
    37b0:	svclt	0x00280000
    37b4:	movtcc	lr, #7075	; 0x1ba3
    37b8:	svccc	0x0001ebb3
    37bc:	bl	10333c4 <sg_chk_n_print3@plt+0x10327ac>
    37c0:	svclt	0x00280000
    37c4:	movwcc	lr, #7075	; 0x1ba3
    37c8:	svccs	0x00c1ebb3
    37cc:	bl	10333d4 <sg_chk_n_print3@plt+0x10327bc>
    37d0:	svclt	0x00280000
    37d4:	biccs	lr, r1, #166912	; 0x28c00
    37d8:	svccs	0x0081ebb3
    37dc:	bl	10333e4 <sg_chk_n_print3@plt+0x10327cc>
    37e0:	svclt	0x00280000
    37e4:	orrcs	lr, r1, #166912	; 0x28c00
    37e8:	svccs	0x0041ebb3
    37ec:	bl	10333f4 <sg_chk_n_print3@plt+0x10327dc>
    37f0:	svclt	0x00280000
    37f4:	movtcs	lr, #7075	; 0x1ba3
    37f8:	svccs	0x0001ebb3
    37fc:	bl	1033404 <sg_chk_n_print3@plt+0x10327ec>
    3800:	svclt	0x00280000
    3804:	movwcs	lr, #7075	; 0x1ba3
    3808:	svcne	0x00c1ebb3
    380c:	bl	1033414 <sg_chk_n_print3@plt+0x10327fc>
    3810:	svclt	0x00280000
    3814:	bicne	lr, r1, #166912	; 0x28c00
    3818:	svcne	0x0081ebb3
    381c:	bl	1033424 <sg_chk_n_print3@plt+0x103280c>
    3820:	svclt	0x00280000
    3824:	orrne	lr, r1, #166912	; 0x28c00
    3828:	svcne	0x0041ebb3
    382c:	bl	1033434 <sg_chk_n_print3@plt+0x103281c>
    3830:	svclt	0x00280000
    3834:	movtne	lr, #7075	; 0x1ba3
    3838:	svcne	0x0001ebb3
    383c:	bl	1033444 <sg_chk_n_print3@plt+0x103282c>
    3840:	svclt	0x00280000
    3844:	movwne	lr, #7075	; 0x1ba3
    3848:	svceq	0x00c1ebb3
    384c:	bl	1033454 <sg_chk_n_print3@plt+0x103283c>
    3850:	svclt	0x00280000
    3854:	biceq	lr, r1, #166912	; 0x28c00
    3858:	svceq	0x0081ebb3
    385c:	bl	1033464 <sg_chk_n_print3@plt+0x103284c>
    3860:	svclt	0x00280000
    3864:	orreq	lr, r1, #166912	; 0x28c00
    3868:	svceq	0x0041ebb3
    386c:	bl	1033474 <sg_chk_n_print3@plt+0x103285c>
    3870:	svclt	0x00280000
    3874:	movteq	lr, #7075	; 0x1ba3
    3878:	svceq	0x0001ebb3
    387c:	bl	1033484 <sg_chk_n_print3@plt+0x103286c>
    3880:	svclt	0x00280000
    3884:	movweq	lr, #7075	; 0x1ba3
    3888:	svceq	0x0000f1bc
    388c:	submi	fp, r0, #72, 30	; 0x120
    3890:	b	fe715658 <sg_chk_n_print3@plt+0xfe714a40>
    3894:	svclt	0x00480f00
    3898:	ldrbmi	r4, [r0, -r0, asr #4]!
    389c:	andcs	fp, r0, r8, lsr pc
    38a0:	b	13f34b8 <sg_chk_n_print3@plt+0x13f28a0>
    38a4:			; <UNDEFINED> instruction: 0xf04070ec
    38a8:	ldrbmi	r0, [r0, -r1]!
    38ac:			; <UNDEFINED> instruction: 0xf281fab1
    38b0:	andseq	pc, pc, #-2147483600	; 0x80000030
    38b4:	svceq	0x0000f1bc
    38b8:			; <UNDEFINED> instruction: 0xf002fa23
    38bc:	submi	fp, r0, #72, 30	; 0x120
    38c0:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    38c4:			; <UNDEFINED> instruction: 0xf06fbfc8
    38c8:	svclt	0x00b84000
    38cc:	andmi	pc, r0, pc, asr #32
    38d0:	blt	6bf8d8 <sg_chk_n_print3@plt+0x6becc0>
    38d4:	rscsle	r2, r4, r0, lsl #18
    38d8:	andmi	lr, r3, sp, lsr #18
    38dc:	mrc2	7, 5, pc, cr3, cr15, {7}
    38e0:			; <UNDEFINED> instruction: 0x4006e8bd
    38e4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    38e8:	smlatbeq	r3, r1, fp, lr
    38ec:	svclt	0x00004770
    38f0:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    38f4:	svclt	0x0000e002
    38f8:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    38fc:	b	13f0dc4 <sg_chk_n_print3@plt+0x13f01ac>
    3900:	b	13c4a0c <sg_chk_n_print3@plt+0x13c3df4>
    3904:	b	fe504e18 <sg_chk_n_print3@plt+0xfe504200>
    3908:	svclt	0x00080f05
    390c:	svceq	0x0002ea90
    3910:	b	1533594 <sg_chk_n_print3@plt+0x153297c>
    3914:	b	154691c <sg_chk_n_print3@plt+0x1545d04>
    3918:	b	1fc6928 <sg_chk_n_print3@plt+0x1fc5d10>
    391c:	b	1fdaab4 <sg_chk_n_print3@plt+0x1fd9e9c>
    3920:			; <UNDEFINED> instruction: 0xf0005c65
    3924:	b	13e3cb4 <sg_chk_n_print3@plt+0x13e309c>
    3928:	bl	ff518a80 <sg_chk_n_print3@plt+0xff517e68>
    392c:	svclt	0x00b85555
    3930:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    3934:	b	fe0149ec <sg_chk_n_print3@plt+0xfe013dd4>
    3938:	b	fe044148 <sg_chk_n_print3@plt+0xfe043530>
    393c:	b	fe084550 <sg_chk_n_print3@plt+0xfe083938>
    3940:	b	fe0c3948 <sg_chk_n_print3@plt+0xfe0c2d30>
    3944:	b	fe003d50 <sg_chk_n_print3@plt+0xfe003138>
    3948:	b	fe044158 <sg_chk_n_print3@plt+0xfe043540>
    394c:	ldccs	3, cr0, [r6, #-12]!
    3950:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    3954:	svcmi	0x0000f011
    3958:	tstcc	r1, pc, asr #20
    395c:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    3960:	tstcc	r1, ip, asr #20
    3964:	submi	sp, r0, #2
    3968:	cmpeq	r1, r1, ror #22
    396c:	svcmi	0x0000f013
    3970:	movwcc	lr, #14927	; 0x3a4f
    3974:	tstcc	r3, #76, 20	; 0x4c000
    3978:	subsmi	sp, r2, #2
    397c:	movteq	lr, #15203	; 0x3b63
    3980:	svceq	0x0005ea94
    3984:	adchi	pc, r7, r0
    3988:	streq	pc, [r1], #-420	; 0xfffffe5c
    398c:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    3990:	blx	ba5cc <sg_chk_n_print3@plt+0xb99b4>
    3994:	blx	8c29d4 <sg_chk_n_print3@plt+0x8c1dbc>
    3998:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    399c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    39a0:	vpmax.s8	d15, d14, d3
    39a4:	blx	10c9bac <sg_chk_n_print3@plt+0x10c8f94>
    39a8:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    39ac:			; <UNDEFINED> instruction: 0xf1a5e00e
    39b0:			; <UNDEFINED> instruction: 0xf10e0520
    39b4:	bcs	4723c <sg_chk_n_print3@plt+0x46624>
    39b8:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    39bc:			; <UNDEFINED> instruction: 0xf04cbf28
    39c0:	blx	10c69d0 <sg_chk_n_print3@plt+0x10c5db8>
    39c4:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    39c8:	mvnvc	lr, r1, asr fp
    39cc:	strmi	pc, [r0, #-1]
    39d0:			; <UNDEFINED> instruction: 0xf04fd507
    39d4:			; <UNDEFINED> instruction: 0xf1dc0e00
    39d8:	bl	1f869e0 <sg_chk_n_print3@plt+0x1f85dc8>
    39dc:	bl	1b839e4 <sg_chk_n_print3@plt+0x1b82dcc>
    39e0:			; <UNDEFINED> instruction: 0xf5b10101
    39e4:	tstle	fp, #128, 30	; 0x200
    39e8:	svcne	0x0000f5b1
    39ec:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    39f0:	eorseq	lr, r0, pc, asr sl
    39f4:			; <UNDEFINED> instruction: 0x0c3cea4f
    39f8:	streq	pc, [r1], #-260	; 0xfffffefc
    39fc:	subpl	lr, r4, #323584	; 0x4f000
    3a00:	svceq	0x0080f512
    3a04:	addshi	pc, sl, r0, lsl #1
    3a08:	svcmi	0x0000f1bc
    3a0c:	b	17f3634 <sg_chk_n_print3@plt+0x17f2a1c>
    3a10:			; <UNDEFINED> instruction: 0xf1500c50
    3a14:	bl	1043a1c <sg_chk_n_print3@plt+0x1042e04>
    3a18:	b	1057e30 <sg_chk_n_print3@plt+0x1057218>
    3a1c:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    3a20:	mcrreq	10, 5, lr, ip, cr15
    3a24:	bl	1053f2c <sg_chk_n_print3@plt+0x1053314>
    3a28:	stfccs	f0, [r1], {1}
    3a2c:			; <UNDEFINED> instruction: 0xf5b1bf28
    3a30:	rscle	r1, r9, #128, 30	; 0x200
    3a34:	svceq	0x0000f091
    3a38:	strmi	fp, [r1], -r4, lsl #30
    3a3c:	blx	fec4ba44 <sg_chk_n_print3@plt+0xfec4ae2c>
    3a40:	svclt	0x0008f381
    3a44:			; <UNDEFINED> instruction: 0xf1a33320
    3a48:			; <UNDEFINED> instruction: 0xf1b3030b
    3a4c:	ble	3042d4 <sg_chk_n_print3@plt+0x3036bc>
    3a50:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    3a54:	ldfeqd	f7, [r4], {2}
    3a58:	andeq	pc, ip, #-2147483600	; 0x80000030
    3a5c:			; <UNDEFINED> instruction: 0xf00cfa01
    3a60:			; <UNDEFINED> instruction: 0xf102fa21
    3a64:			; <UNDEFINED> instruction: 0xf102e00c
    3a68:	svclt	0x00d80214
    3a6c:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    3a70:			; <UNDEFINED> instruction: 0xf102fa01
    3a74:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    3a78:	b	10739f0 <sg_chk_n_print3@plt+0x1072dd8>
    3a7c:	addsmi	r0, r0, ip, lsl #2
    3a80:	svclt	0x00a21ae4
    3a84:	tstpl	r4, r1, lsl #22
    3a88:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    3a8c:	streq	lr, [r4], #-2671	; 0xfffff591
    3a90:	ble	712b14 <sg_chk_n_print3@plt+0x711efc>
    3a94:	cfstrsle	mvf3, [lr], {12}
    3a98:	ldreq	pc, [r4], #-260	; 0xfffffefc
    3a9c:	eoreq	pc, r0, #196, 2	; 0x31
    3aa0:			; <UNDEFINED> instruction: 0xf004fa20
    3aa4:	vpmax.u8	d15, d2, d1
    3aa8:	andeq	lr, r3, r0, asr #20
    3aac:	vpmax.u8	d15, d4, d17
    3ab0:	tsteq	r3, r5, asr #20
    3ab4:			; <UNDEFINED> instruction: 0xf1c4bd30
    3ab8:			; <UNDEFINED> instruction: 0xf1c4040c
    3abc:	blx	804344 <sg_chk_n_print3@plt+0x80372c>
    3ac0:	blx	7fad0 <sg_chk_n_print3@plt+0x7eeb8>
    3ac4:	b	10406dc <sg_chk_n_print3@plt+0x103fac4>
    3ac8:	strtmi	r0, [r9], -r3
    3acc:	blx	872f94 <sg_chk_n_print3@plt+0x87237c>
    3ad0:	strtmi	pc, [r9], -r4
    3ad4:			; <UNDEFINED> instruction: 0xf094bd30
    3ad8:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    3adc:	svclt	0x00061380
    3ae0:	orrne	pc, r0, r1, lsl #9
    3ae4:	cfstrscc	mvf3, [r1, #-4]
    3ae8:	b	1ffd828 <sg_chk_n_print3@plt+0x1ffcc10>
    3aec:	svclt	0x00185c64
    3af0:			; <UNDEFINED> instruction: 0x5c65ea7f
    3af4:	b	fe537ba0 <sg_chk_n_print3@plt+0xfe536f88>
    3af8:	svclt	0x00080f05
    3afc:	svceq	0x0002ea90
    3b00:	b	1537b1c <sg_chk_n_print3@plt+0x1536f04>
    3b04:	svclt	0x00040c00
    3b08:			; <UNDEFINED> instruction: 0x46104619
    3b0c:	b	fe472fd4 <sg_chk_n_print3@plt+0xfe4723bc>
    3b10:	svclt	0x001e0f03
    3b14:	andcs	r2, r0, r0, lsl #2
    3b18:	b	17f2fe0 <sg_chk_n_print3@plt+0x17f23c8>
    3b1c:	tstle	r5, r4, asr ip
    3b20:	cmpmi	r9, r0, asr #32
    3b24:			; <UNDEFINED> instruction: 0xf041bf28
    3b28:	ldflts	f4, [r0, #-0]
    3b2c:	streq	pc, [r0], #1300	; 0x514
    3b30:			; <UNDEFINED> instruction: 0xf501bf3c
    3b34:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    3b38:	strmi	pc, [r0, #-1]
    3b3c:	mvnsmi	pc, r5, asr #32
    3b40:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    3b44:	andeq	pc, r0, pc, asr #32
    3b48:	b	1ff3010 <sg_chk_n_print3@plt+0x1ff23f8>
    3b4c:	svclt	0x001a5c64
    3b50:			; <UNDEFINED> instruction: 0x46104619
    3b54:			; <UNDEFINED> instruction: 0x5c65ea7f
    3b58:			; <UNDEFINED> instruction: 0x460bbf1c
    3b5c:	b	141536c <sg_chk_n_print3@plt+0x1414754>
    3b60:	svclt	0x00063401
    3b64:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    3b68:	svceq	0x0003ea91
    3b6c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    3b70:	svclt	0x0000bd30
    3b74:	svceq	0x0000f090
    3b78:	tstcs	r0, r4, lsl #30
    3b7c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    3b80:	strvs	pc, [r0], #1103	; 0x44f
    3b84:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    3b88:	streq	pc, [r0, #-79]	; 0xffffffb1
    3b8c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    3b90:	svclt	0x0000e750
    3b94:	svceq	0x0000f090
    3b98:	tstcs	r0, r4, lsl #30
    3b9c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    3ba0:	strvs	pc, [r0], #1103	; 0x44f
    3ba4:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    3ba8:	strmi	pc, [r0, #-16]
    3bac:	submi	fp, r0, #72, 30	; 0x120
    3bb0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    3bb4:	svclt	0x0000e73e
    3bb8:	b	13c3cc8 <sg_chk_n_print3@plt+0x13c30b0>
    3bbc:	b	13c434c <sg_chk_n_print3@plt+0x13c3734>
    3bc0:	b	13c408c <sg_chk_n_print3@plt+0x13c3474>
    3bc4:	svclt	0x001f7002
    3bc8:	cmnmi	pc, #18	; <UNPREDICTABLE>
    3bcc:	svcmi	0x007ff093
    3bd0:	msrpl	SPSR_, r1, lsl #1
    3bd4:			; <UNDEFINED> instruction: 0xf0324770
    3bd8:	svclt	0x0008427f
    3bdc:			; <UNDEFINED> instruction: 0xf0934770
    3be0:	svclt	0x00044f7f
    3be4:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    3be8:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    3bec:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    3bf0:	strmi	pc, [r0, #-1]
    3bf4:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    3bf8:	svclt	0x0000e71c
    3bfc:	andeq	lr, r1, #80, 20	; 0x50000
    3c00:	ldrbmi	fp, [r0, -r8, lsl #30]!
    3c04:			; <UNDEFINED> instruction: 0xf04fb530
    3c08:	and	r0, sl, r0, lsl #10
    3c0c:	andeq	lr, r1, #80, 20	; 0x50000
    3c10:	ldrbmi	fp, [r0, -r8, lsl #30]!
    3c14:			; <UNDEFINED> instruction: 0xf011b530
    3c18:	strle	r4, [r2, #-1280]	; 0xfffffb00
    3c1c:	bl	1854524 <sg_chk_n_print3@plt+0x185390c>
    3c20:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    3c24:			; <UNDEFINED> instruction: 0xf1046480
    3c28:	b	17c4cf8 <sg_chk_n_print3@plt+0x17c40e0>
    3c2c:			; <UNDEFINED> instruction: 0xf43f5c91
    3c30:			; <UNDEFINED> instruction: 0xf04faed8
    3c34:	b	17c4448 <sg_chk_n_print3@plt+0x17c3830>
    3c38:	svclt	0x00180cdc
    3c3c:	b	17d0450 <sg_chk_n_print3@plt+0x17cf838>
    3c40:	svclt	0x00180cdc
    3c44:	bl	90458 <sg_chk_n_print3@plt+0x8f840>
    3c48:			; <UNDEFINED> instruction: 0xf1c202dc
    3c4c:	blx	48d4 <sg_chk_n_print3@plt+0x3cbc>
    3c50:	blx	842c64 <sg_chk_n_print3@plt+0x84204c>
    3c54:	blx	7fc64 <sg_chk_n_print3@plt+0x7f04c>
    3c58:	b	104346c <sg_chk_n_print3@plt+0x1042854>
    3c5c:	blx	843c9c <sg_chk_n_print3@plt+0x843084>
    3c60:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    3c64:	svclt	0x0000e6bd
    3c68:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3c6c:	svclt	0x00be2900
    3c70:			; <UNDEFINED> instruction: 0xf04f2000
    3c74:	and	r4, r6, r0, lsl #2
    3c78:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3c7c:			; <UNDEFINED> instruction: 0xf06fbf1c
    3c80:			; <UNDEFINED> instruction: 0xf04f4100
    3c84:			; <UNDEFINED> instruction: 0xf00030ff
    3c88:			; <UNDEFINED> instruction: 0xf1adb83f
    3c8c:	stmdb	sp!, {r3, sl, fp}^
    3c90:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    3c94:	blcs	3a8c0 <sg_chk_n_print3@plt+0x39ca8>
    3c98:			; <UNDEFINED> instruction: 0xf000db1a
    3c9c:			; <UNDEFINED> instruction: 0xf8ddf83b
    3ca0:	ldmib	sp, {r2, sp, lr, pc}^
    3ca4:	andlt	r2, r4, r2, lsl #6
    3ca8:	submi	r4, r0, #112, 14	; 0x1c00000
    3cac:	cmpeq	r1, r1, ror #22
    3cb0:	blle	6ce8b8 <sg_chk_n_print3@plt+0x6cdca0>
    3cb4:			; <UNDEFINED> instruction: 0xf82ef000
    3cb8:	ldrd	pc, [r4], -sp
    3cbc:	movwcs	lr, #10717	; 0x29dd
    3cc0:	submi	fp, r0, #4
    3cc4:	cmpeq	r1, r1, ror #22
    3cc8:	bl	18d4618 <sg_chk_n_print3@plt+0x18d3a00>
    3ccc:	ldrbmi	r0, [r0, -r3, asr #6]!
    3cd0:	bl	18d4620 <sg_chk_n_print3@plt+0x18d3a08>
    3cd4:			; <UNDEFINED> instruction: 0xf0000343
    3cd8:			; <UNDEFINED> instruction: 0xf8ddf81d
    3cdc:	ldmib	sp, {r2, sp, lr, pc}^
    3ce0:	andlt	r2, r4, r2, lsl #6
    3ce4:	bl	18545ec <sg_chk_n_print3@plt+0x18539d4>
    3ce8:	ldrbmi	r0, [r0, -r1, asr #2]!
    3cec:	bl	18d463c <sg_chk_n_print3@plt+0x18d3a24>
    3cf0:			; <UNDEFINED> instruction: 0xf0000343
    3cf4:			; <UNDEFINED> instruction: 0xf8ddf80f
    3cf8:	ldmib	sp, {r2, sp, lr, pc}^
    3cfc:	andlt	r2, r4, r2, lsl #6
    3d00:	bl	18d4650 <sg_chk_n_print3@plt+0x18d3a38>
    3d04:	ldrbmi	r0, [r0, -r3, asr #6]!
    3d08:			; <UNDEFINED> instruction: 0xf04fb502
    3d0c:			; <UNDEFINED> instruction: 0xf7fc0008
    3d10:	stclt	14, cr14, [r2, #-488]	; 0xfffffe18
    3d14:	svclt	0x00084299
    3d18:	push	{r4, r7, r9, lr}
    3d1c:			; <UNDEFINED> instruction: 0x46044ff0
    3d20:	andcs	fp, r0, r8, lsr pc
    3d24:			; <UNDEFINED> instruction: 0xf8dd460d
    3d28:	svclt	0x0038c024
    3d2c:	cmnle	fp, #1048576	; 0x100000
    3d30:			; <UNDEFINED> instruction: 0x46994690
    3d34:			; <UNDEFINED> instruction: 0xf283fab3
    3d38:	rsbsle	r2, r0, r0, lsl #22
    3d3c:			; <UNDEFINED> instruction: 0xf385fab5
    3d40:	rsble	r2, r8, r0, lsl #26
    3d44:			; <UNDEFINED> instruction: 0xf1a21ad2
    3d48:	blx	2475d0 <sg_chk_n_print3@plt+0x2469b8>
    3d4c:	blx	24295c <sg_chk_n_print3@plt+0x241d44>
    3d50:			; <UNDEFINED> instruction: 0xf1c2f30e
    3d54:	b	12c59dc <sg_chk_n_print3@plt+0x12c4dc4>
    3d58:	blx	a0696c <sg_chk_n_print3@plt+0xa05d54>
    3d5c:	b	1300980 <sg_chk_n_print3@plt+0x12ffd68>
    3d60:	blx	206974 <sg_chk_n_print3@plt+0x205d5c>
    3d64:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    3d68:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3d6c:	andcs	fp, r0, ip, lsr pc
    3d70:	movwle	r4, #42497	; 0xa601
    3d74:	bl	fed0bd80 <sg_chk_n_print3@plt+0xfed0b168>
    3d78:	blx	4da8 <sg_chk_n_print3@plt+0x4190>
    3d7c:	blx	8401bc <sg_chk_n_print3@plt+0x83f5a4>
    3d80:	bl	19809a4 <sg_chk_n_print3@plt+0x197fd8c>
    3d84:	tstmi	r9, #46137344	; 0x2c00000
    3d88:	bcs	13fd0 <sg_chk_n_print3@plt+0x133b8>
    3d8c:	b	13f7e84 <sg_chk_n_print3@plt+0x13f726c>
    3d90:	b	13c5f00 <sg_chk_n_print3@plt+0x13c52e8>
    3d94:	b	1206308 <sg_chk_n_print3@plt+0x12056f0>
    3d98:	ldrmi	r7, [r6], -fp, asr #17
    3d9c:	bl	fed3bdd0 <sg_chk_n_print3@plt+0xfed3b1b8>
    3da0:	bl	19449c8 <sg_chk_n_print3@plt+0x1943db0>
    3da4:	ldmne	fp, {r0, r3, r9, fp}^
    3da8:	beq	2bead8 <sg_chk_n_print3@plt+0x2bdec0>
    3dac:			; <UNDEFINED> instruction: 0xf14a1c5c
    3db0:	cfsh32cc	mvfx0, mvfx1, #0
    3db4:	strbmi	sp, [sp, #-7]
    3db8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3dbc:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    3dc0:	adfccsz	f4, f1, #5.0
    3dc4:	blx	1785a8 <sg_chk_n_print3@plt+0x177990>
    3dc8:	blx	9419ec <sg_chk_n_print3@plt+0x940dd4>
    3dcc:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    3dd0:	vseleq.f32	s30, s28, s11
    3dd4:	blx	94a1dc <sg_chk_n_print3@plt+0x9495c4>
    3dd8:	b	1101de8 <sg_chk_n_print3@plt+0x11011d0>
    3ddc:			; <UNDEFINED> instruction: 0xf1a2040e
    3de0:			; <UNDEFINED> instruction: 0xf1c20720
    3de4:	blx	20566c <sg_chk_n_print3@plt+0x204a54>
    3de8:	blx	1409f8 <sg_chk_n_print3@plt+0x13fde0>
    3dec:	blx	141a10 <sg_chk_n_print3@plt+0x140df8>
    3df0:	b	1100600 <sg_chk_n_print3@plt+0x10ff9e8>
    3df4:	blx	904a18 <sg_chk_n_print3@plt+0x903e00>
    3df8:	bl	1181618 <sg_chk_n_print3@plt+0x1180a00>
    3dfc:	teqmi	r3, #1073741824	; 0x40000000
    3e00:	strbmi	r1, [r5], -r0, lsl #21
    3e04:	tsteq	r3, r1, ror #22
    3e08:	svceq	0x0000f1bc
    3e0c:	stmib	ip, {r0, ip, lr, pc}^
    3e10:	pop	{r8, sl, lr}
    3e14:	blx	fed27ddc <sg_chk_n_print3@plt+0xfed271c4>
    3e18:	msrcc	CPSR_, #132, 6	; 0x10000002
    3e1c:	blx	fee3dc6c <sg_chk_n_print3@plt+0xfee3d054>
    3e20:	blx	fed80848 <sg_chk_n_print3@plt+0xfed7fc30>
    3e24:	eorcc	pc, r0, #335544322	; 0x14000002
    3e28:	orrle	r2, fp, r0, lsl #26
    3e2c:	svclt	0x0000e7f3
    3e30:	mvnsmi	lr, #737280	; 0xb4000
    3e34:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3e38:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3e3c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3e40:	ldcl	7, cr15, [r0, #1008]	; 0x3f0
    3e44:	blne	1d95040 <sg_chk_n_print3@plt+0x1d94428>
    3e48:	strhle	r1, [sl], -r6
    3e4c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3e50:	svccc	0x0004f855
    3e54:	strbmi	r3, [sl], -r1, lsl #8
    3e58:	ldrtmi	r4, [r8], -r1, asr #12
    3e5c:	adcmi	r4, r6, #152, 14	; 0x2600000
    3e60:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3e64:	svclt	0x000083f8
    3e68:	ldrdeq	r1, [r1], -r2
    3e6c:	andeq	r1, r1, r8, asr #31
    3e70:	svclt	0x00004770

Disassembly of section .fini:

00003e74 <.fini>:
    3e74:	push	{r3, lr}
    3e78:	pop	{r3, pc}
