library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity ToogleAbrir is
	generic (clkDelay : positive := 50000000)
	port ( clk			:	in		std_logic;
				d			:	in		std_logic;
				q			: 	out	std_logic);
end ToogleAbrir;

architecture Behavioral of ToogleAbrir is
	signal s_counter : natural range 1 to (clkDelay) := 1;
begin

	process(clk)
	begin
		if (rising_edge(clk)) then
			if(d = '1') then
				q <= '1';
			s_counter <= s_counter + 1;
			if(s_counter = clkDelay) then
				s_counter <= 1;
				q <= '0';
		end if;
	end process;

	
end Behavioral;