Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Dec 29 01:39:47 2016
| Host         : TheGreatOne running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AutoBreakSystem_control_sets_placed.rpt
| Design       : AutoBreakSystem
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           14 |
| Yes          | No                    | No                     |              40 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------+----------------------+------------------+----------------+
|    Clock Signal    |       Enable Signal      |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+--------------------------+----------------------+------------------+----------------+
| ~clk_en_0          |                          |                      |                1 |              2 |
|  mt/clk_en_reg_n_0 |                          |                      |                1 |              2 |
|  clk_en            |                          |                      |                2 |              3 |
|  clk_en_0          |                          | usd/state[3]_i_1_n_0 |                1 |              4 |
| ~clk_en_0          | usd/nextState[3]_i_1_n_0 |                      |                2 |              4 |
| ~clk_en            |                          |                      |                2 |              5 |
| ~clk_en_0          | usd/loop[15]_i_2_n_0     | usd/loop[15]_i_1_n_0 |                5 |             16 |
| ~clk_en_0          | usd/distance[15]_i_1_n_0 |                      |                6 |             16 |
| ~clk_en_0          | usd/distance1_i_1_n_0    |                      |                8 |             20 |
|  clk_IBUF_BUFG     |                          | mt/clear             |                6 |             21 |
|  clk_IBUF_BUFG     |                          | count[25]_i_1_n_0    |                7 |             25 |
|  clk_IBUF_BUFG     |                          |                      |               11 |             31 |
+--------------------+--------------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


