===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 37.1397 seconds

  ----Wall Time----  ----Name----
    4.1655 ( 11.2%)  FIR Parser
   17.7870 ( 47.9%)  'firrtl.circuit' Pipeline
    1.4742 (  4.0%)    'firrtl.module' Pipeline
    1.3137 (  3.5%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1605 (  0.4%)      LowerCHIRRTLPass
    0.1150 (  0.3%)    InferWidths
    0.7938 (  2.1%)    InferResets
    0.0227 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0952 (  0.3%)    WireDFT
    0.1017 (  0.3%)    PrefixModules
    0.8268 (  2.2%)    LowerFIRRTLTypes
    7.3900 ( 19.9%)    'firrtl.module' Pipeline
    0.8738 (  2.4%)      ExpandWhens
    0.0251 (  0.1%)      RemoveResets
    6.1087 ( 16.4%)      Canonicalizer
    0.3823 (  1.0%)      InferReadWrite
    0.5938 (  1.6%)    Inliner
    1.1967 (  3.2%)    IMConstProp
    0.0366 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0356 (  0.1%)    BlackBoxReader
    0.0356 (  0.1%)      (A) circt::firrtl::InstanceGraph
    4.2897 ( 11.6%)    'firrtl.module' Pipeline
    4.2897 ( 11.6%)      Canonicalizer
    0.4387 (  1.2%)    RemoveUnusedPorts
    0.0353 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4359 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.4097 ( 11.9%)  LowerFIRRTLToHW
    0.0351 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    7.3245 ( 19.7%)  'hw.module' Pipeline
    1.0534 (  2.8%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    4.8416 ( 13.0%)    Canonicalizer
    0.6232 (  1.7%)    HWCleanup
    0.0742 (  0.2%)    HWLegalizeModules
    0.7320 (  2.0%)    PrettifyVerilog
    3.4505 (  9.3%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   37.1397 (100.0%)  Total

{
  totalTime: 37.173,
  maxMemory: 721076224
}
