/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright 2017-2019 NXP
 *
 */

#ifndef __IMX8_REGS_H__
#define __IMX8_REGS_H__

#define GICD_BASE	0x38800000
#define GICR_BASE	0x38880000
#define UART1_BASE	0x30860000
#define UART2_BASE	0x30890000
#define UART3_BASE	0x30880000
#define UART4_BASE	0x30A60000
#define TZASC_BASE	0x32F80000
#define CAAM_BASE	0x30900000
#define OCOTP_BASE  0x30350000
#define ANATOP_BASE 0x30360000
#define SNVS_BASE   0x30370000

#define SW_INFO_B1	0x40
#define SW_B1_MAGIC	0xff0055aa

#endif /* __IMX8_REGS_H__ */
