// Seed: 1392973366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3 & id_4;
  if (1'b0) always id_1 <= #1 id_4;
  wire id_5, id_6;
  wire id_7;
  tri  id_8 = id_3;
  wire id_9, id_10;
  module_0(
      id_2, id_6, id_5, id_9
  );
endmodule
