Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Apr 15 03:58:22 2022
| Host         : LAPTOP-L8ODNIU0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MAC_array_timing_summary_routed.rpt -pb MAC_array_timing_summary_routed.pb -rpx MAC_array_timing_summary_routed.rpx -warn_on_violation
| Design       : MAC_array
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.759      -40.653                     68                  464       -0.486      -61.296                    132                  464        4.500        0.000                       0                   133  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.759      -40.653                     68                  332       -0.486      -61.296                    132                  332        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      2.444        0.000                      0                  132        0.123        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           68  Failing Endpoints,  Worst Slack       -0.759ns,  Total Violation      -40.653ns
Hold  :          132  Failing Endpoints,  Worst Slack       -0.486ns,  Total Violation      -61.296ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.759ns  (required time - arrival time)
  Source:                 mac_unit21/accumulator_reg/data_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sout21[12]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 3.059ns (63.962%)  route 1.724ns (36.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.638     4.941    mac_unit21/accumulator_reg/CLK
    SLICE_X65Y39         FDCE                                         r  mac_unit21/accumulator_reg/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.456     5.397 r  mac_unit21/accumulator_reg/data_out_reg[12]/Q
                         net (fo=2, routed)           1.724     7.121    sout21_OBUF[12]
    T1                   OBUF (Prop_obuf_I_O)         2.603     9.724 r  sout21_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.724    sout21[12]
    T1                                                                r  sout21[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                 -0.759    

Slack (VIOLATED) :        -0.743ns  (required time - arrival time)
  Source:                 mac_unit22/accumulator_reg/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sout22[9]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 3.114ns (65.080%)  route 1.671ns (34.920%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.619     4.922    mac_unit22/accumulator_reg/CLK
    SLICE_X64Y86         FDCE                                         r  mac_unit22/accumulator_reg/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     5.440 r  mac_unit22/accumulator_reg/data_out_reg[9]/Q
                         net (fo=2, routed)           1.671     7.111    sout22_OBUF[9]
    J3                   OBUF (Prop_obuf_I_O)         2.596     9.707 r  sout22_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.707    sout22[9]
    J3                                                                r  sout22[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                 -0.743    

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 mac_unit12/accumulator_reg/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sout12[4]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 3.073ns (64.605%)  route 1.684ns (35.395%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.638     4.941    mac_unit12/accumulator_reg/CLK
    SLICE_X1Y39          FDCE                                         r  mac_unit12/accumulator_reg/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.456     5.397 r  mac_unit12/accumulator_reg/data_out_reg[4]/Q
                         net (fo=2, routed)           1.684     7.081    sout12_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         2.617     9.698 r  sout12_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.698    sout12[4]
    J19                                                               r  sout12[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (VIOLATED) :        -0.731ns  (required time - arrival time)
  Source:                 mac_unit21/accumulator_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sout21[1]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 3.059ns (64.103%)  route 1.713ns (35.897%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.620     4.923    mac_unit21/accumulator_reg/CLK
    SLICE_X65Y24         FDCE                                         r  mac_unit21/accumulator_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.456     5.379 r  mac_unit21/accumulator_reg/data_out_reg[1]/Q
                         net (fo=2, routed)           1.713     7.092    sout21_OBUF[1]
    W4                   OBUF (Prop_obuf_I_O)         2.603     9.696 r  sout21_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.696    sout21[1]
    W4                                                                r  sout21[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                 -0.731    

Slack (VIOLATED) :        -0.728ns  (required time - arrival time)
  Source:                 mac_unit12/accumulator_reg/data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sout12[14]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 3.077ns (64.784%)  route 1.673ns (35.216%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.640     4.943    mac_unit12/accumulator_reg/CLK
    SLICE_X1Y46          FDCE                                         r  mac_unit12/accumulator_reg/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.399 r  mac_unit12/accumulator_reg/data_out_reg[14]/Q
                         net (fo=2, routed)           1.673     7.072    sout12_OBUF[14]
    D19                  OBUF (Prop_obuf_I_O)         2.621     9.693 r  sout12_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.693    sout12[14]
    D19                                                               r  sout12[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                 -0.728    

Slack (VIOLATED) :        -0.724ns  (required time - arrival time)
  Source:                 mac_unit21/accumulator_reg/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sout21[9]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 3.072ns (64.701%)  route 1.676ns (35.299%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.637     4.940    mac_unit21/accumulator_reg/CLK
    SLICE_X65Y38         FDCE                                         r  mac_unit21/accumulator_reg/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.456     5.396 r  mac_unit21/accumulator_reg/data_out_reg[9]/Q
                         net (fo=2, routed)           1.676     7.072    sout21_OBUF[9]
    W2                   OBUF (Prop_obuf_I_O)         2.616     9.689 r  sout21_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.689    sout21[9]
    W2                                                                r  sout21[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                 -0.724    

Slack (VIOLATED) :        -0.719ns  (required time - arrival time)
  Source:                 mac_unit22/accumulator_reg/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sout22[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 3.067ns (64.201%)  route 1.710ns (35.799%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.604     4.907    mac_unit22/accumulator_reg/CLK
    SLICE_X65Y74         FDCE                                         r  mac_unit22/accumulator_reg/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDCE (Prop_fdce_C_Q)         0.456     5.363 r  mac_unit22/accumulator_reg/data_out_reg[0]/Q
                         net (fo=2, routed)           1.710     7.073    sout22_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         2.611     9.684 r  sout22_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.684    sout22[0]
    P3                                                                r  sout22[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -0.719    

Slack (VIOLATED) :        -0.713ns  (required time - arrival time)
  Source:                 mac_unit21/accumulator_reg/data_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sout21[15]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 3.062ns (64.669%)  route 1.673ns (35.331%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.640     4.943    mac_unit21/accumulator_reg/CLK
    SLICE_X65Y46         FDCE                                         r  mac_unit21/accumulator_reg/data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.456     5.399 r  mac_unit21/accumulator_reg/data_out_reg[15]/Q
                         net (fo=2, routed)           1.673     7.072    sout21_OBUF[15]
    T2                   OBUF (Prop_obuf_I_O)         2.606     9.678 r  sout21_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.678    sout21[15]
    T2                                                                r  sout21[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                 -0.713    

Slack (VIOLATED) :        -0.700ns  (required time - arrival time)
  Source:                 mac_unit22/accumulator_reg/data_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sout22[10]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 3.070ns (64.734%)  route 1.673ns (35.266%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.619     4.922    mac_unit22/accumulator_reg/CLK
    SLICE_X65Y86         FDCE                                         r  mac_unit22/accumulator_reg/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.456     5.378 r  mac_unit22/accumulator_reg/data_out_reg[10]/Q
                         net (fo=2, routed)           1.673     7.050    sout22_OBUF[10]
    L1                   OBUF (Prop_obuf_I_O)         2.614     9.665 r  sout22_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.665    sout22[10]
    L1                                                                r  sout22[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 -0.700    

Slack (VIOLATED) :        -0.694ns  (required time - arrival time)
  Source:                 mac_unit22/accumulator_reg/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sout22[8]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 3.059ns (64.582%)  route 1.678ns (35.418%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.619     4.922    mac_unit22/accumulator_reg/CLK
    SLICE_X65Y86         FDCE                                         r  mac_unit22/accumulator_reg/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.456     5.378 r  mac_unit22/accumulator_reg/data_out_reg[8]/Q
                         net (fo=2, routed)           1.678     7.056    sout22_OBUF[8]
    K3                   OBUF (Prop_obuf_I_O)         2.603     9.659 r  sout22_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.659    sout22[8]
    K3                                                                r  sout22[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                 -0.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.486ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit11/w_reg/data_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.189ns (11.476%)  route 1.455ns (88.524%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.653     1.643    mac_unit11/w_reg/CLK
    SLICE_X2Y38          FDCE                                         r  mac_unit11/w_reg/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.866     2.111    mac_unit11/w_reg/CLK
    SLICE_X2Y38          FDCE                                         r  mac_unit11/w_reg/data_out_reg[3]/C
                         clock pessimism              0.000     2.111    
                         clock uncertainty            0.035     2.146    
    SLICE_X2Y38          FDCE (Hold_fdce_C_CE)       -0.016     2.130    mac_unit11/w_reg/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                 -0.486    

Slack (VIOLATED) :        -0.486ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit12/a_reg/data_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.189ns (11.476%)  route 1.455ns (88.524%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.653     1.643    mac_unit12/a_reg/CLK
    SLICE_X2Y39          FDCE                                         r  mac_unit12/a_reg/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.866     2.111    mac_unit12/a_reg/CLK
    SLICE_X2Y39          FDCE                                         r  mac_unit12/a_reg/data_out_reg[6]/C
                         clock pessimism              0.000     2.111    
                         clock uncertainty            0.035     2.146    
    SLICE_X2Y39          FDCE (Hold_fdce_C_CE)       -0.016     2.130    mac_unit12/a_reg/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                 -0.486    

Slack (VIOLATED) :        -0.486ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit12/a_reg/data_out_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.189ns (11.476%)  route 1.455ns (88.524%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.653     1.643    mac_unit12/a_reg/CLK
    SLICE_X2Y39          FDCE                                         r  mac_unit12/a_reg/data_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.866     2.111    mac_unit12/a_reg/CLK
    SLICE_X2Y39          FDCE                                         r  mac_unit12/a_reg/data_out_reg[7]/C
                         clock pessimism              0.000     2.111    
                         clock uncertainty            0.035     2.146    
    SLICE_X2Y39          FDCE (Hold_fdce_C_CE)       -0.016     2.130    mac_unit12/a_reg/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                 -0.486    

Slack (VIOLATED) :        -0.486ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit21/accumulator_reg/data_out_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.189ns (11.476%)  route 1.455ns (88.524%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.653     1.643    mac_unit21/accumulator_reg/CLK
    SLICE_X64Y38         FDCE                                         r  mac_unit21/accumulator_reg/data_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.866     2.111    mac_unit21/accumulator_reg/CLK
    SLICE_X64Y38         FDCE                                         r  mac_unit21/accumulator_reg/data_out_reg[8]/C
                         clock pessimism              0.000     2.111    
                         clock uncertainty            0.035     2.146    
    SLICE_X64Y38         FDCE (Hold_fdce_C_CE)       -0.016     2.130    mac_unit21/accumulator_reg/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                 -0.486    

Slack (VIOLATED) :        -0.486ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit12/a_reg/data_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.189ns (11.490%)  route 1.453ns (88.510%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.651     1.641    mac_unit12/a_reg/CLK
    SLICE_X6Y39          FDCE                                         r  mac_unit12/a_reg/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.864     2.109    mac_unit12/a_reg/CLK
    SLICE_X6Y39          FDCE                                         r  mac_unit12/a_reg/data_out_reg[0]/C
                         clock pessimism              0.000     2.109    
                         clock uncertainty            0.035     2.144    
    SLICE_X6Y39          FDCE (Hold_fdce_C_CE)       -0.016     2.128    mac_unit12/a_reg/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                 -0.486    

Slack (VIOLATED) :        -0.485ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit21/a_reg/data_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.189ns (11.490%)  route 1.453ns (88.510%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.651     1.641    mac_unit21/a_reg/CLK
    SLICE_X64Y35         FDCE                                         r  mac_unit21/a_reg/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.863     2.108    mac_unit21/a_reg/CLK
    SLICE_X64Y35         FDCE                                         r  mac_unit21/a_reg/data_out_reg[1]/C
                         clock pessimism              0.000     2.108    
                         clock uncertainty            0.035     2.143    
    SLICE_X64Y35         FDCE (Hold_fdce_C_CE)       -0.016     2.127    mac_unit21/a_reg/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                 -0.485    

Slack (VIOLATED) :        -0.485ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit21/a_reg/data_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.189ns (11.490%)  route 1.453ns (88.510%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.651     1.641    mac_unit21/a_reg/CLK
    SLICE_X64Y35         FDCE                                         r  mac_unit21/a_reg/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.863     2.108    mac_unit21/a_reg/CLK
    SLICE_X64Y35         FDCE                                         r  mac_unit21/a_reg/data_out_reg[2]/C
                         clock pessimism              0.000     2.108    
                         clock uncertainty            0.035     2.143    
    SLICE_X64Y35         FDCE (Hold_fdce_C_CE)       -0.016     2.127    mac_unit21/a_reg/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                 -0.485    

Slack (VIOLATED) :        -0.485ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit22/accumulator_reg/data_out_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.189ns (11.531%)  route 1.447ns (88.469%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.645     1.636    mac_unit22/accumulator_reg/CLK
    SLICE_X64Y86         FDCE                                         r  mac_unit22/accumulator_reg/data_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.856     2.101    mac_unit22/accumulator_reg/CLK
    SLICE_X64Y86         FDCE                                         r  mac_unit22/accumulator_reg/data_out_reg[9]/C
                         clock pessimism              0.000     2.101    
                         clock uncertainty            0.035     2.137    
    SLICE_X64Y86         FDCE (Hold_fdce_C_CE)       -0.016     2.121    mac_unit22/accumulator_reg/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                 -0.485    

Slack (VIOLATED) :        -0.484ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit21/w_reg/data_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.189ns (11.668%)  route 1.428ns (88.332%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.626     1.616    mac_unit21/w_reg/CLK
    SLICE_X56Y38         FDCE                                         r  mac_unit21/w_reg/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.837     2.082    mac_unit21/w_reg/CLK
    SLICE_X56Y38         FDCE                                         r  mac_unit21/w_reg/data_out_reg[3]/C
                         clock pessimism              0.000     2.082    
                         clock uncertainty            0.035     2.117    
    SLICE_X56Y38         FDCE (Hold_fdce_C_CE)       -0.016     2.101    mac_unit21/w_reg/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                 -0.484    

Slack (VIOLATED) :        -0.484ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit22/w_reg/data_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.189ns (11.776%)  route 1.413ns (88.224%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.611     1.602    mac_unit22/w_reg/CLK
    SLICE_X54Y70         FDCE                                         r  mac_unit22/w_reg/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.822     2.066    mac_unit22/w_reg/CLK
    SLICE_X54Y70         FDCE                                         r  mac_unit22/w_reg/data_out_reg[1]/C
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.035     2.102    
    SLICE_X54Y70         FDCE (Hold_fdce_C_CE)       -0.016     2.086    mac_unit22/w_reg/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                 -0.484    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22     mac_unit11/a_reg/data_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22     mac_unit11/a_reg/data_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22     mac_unit11/a_reg/data_out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22     mac_unit11/a_reg/data_out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22     mac_unit11/a_reg/data_out_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22     mac_unit11/a_reg/data_out_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22     mac_unit11/a_reg/data_out_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22     mac_unit11/a_reg/data_out_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43     mac_unit11/w_reg/data_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38     mac_unit12/w_reg/data_out_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38     mac_unit12/w_reg/data_out_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    mac_unit21/accumulator_reg/data_out_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y32    mac_unit21/accumulator_reg/data_out_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37    mac_unit21/accumulator_reg/data_out_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y74    mac_unit22/a_reg/data_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y74    mac_unit22/a_reg/data_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42     mac_unit11/w_reg/data_out_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     mac_unit12/accumulator_reg/data_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     mac_unit12/accumulator_reg/data_out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     mac_unit11/w_reg/data_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     mac_unit12/w_reg/data_out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     mac_unit12/w_reg/data_out_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     mac_unit12/w_reg/data_out_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     mac_unit12/w_reg/data_out_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     mac_unit12/w_reg/data_out_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46    mac_unit21/accumulator_reg/data_out_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48    mac_unit21/accumulator_reg/data_out_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24    mac_unit21/accumulator_reg/data_out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    mac_unit21/accumulator_reg/data_out_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit22/w_reg/data_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.050ns  (logic 0.935ns (9.304%)  route 9.115ns (90.696%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.600ns
  Clock Path Skew:        4.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 14.534 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.600     1.600    
    C15                                               0.000     1.600 f  rst (IN)
                         net (fo=0)                   0.000     1.600    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.935     2.535 f  rst_IBUF_inst/O
                         net (fo=132, routed)         9.115    11.650    mac_unit22/w_reg/AR[0]
    SLICE_X58Y74         FDCE                                         f  mac_unit22/w_reg/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.488    14.534    mac_unit22/w_reg/CLK
    SLICE_X58Y74         FDCE                                         r  mac_unit22/w_reg/data_out_reg[5]/C
                         clock pessimism              0.000    14.534    
                         clock uncertainty           -0.035    14.499    
    SLICE_X58Y74         FDCE (Recov_fdce_C_CLR)     -0.405    14.094    mac_unit22/w_reg/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit22/w_reg/data_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.045ns  (logic 0.935ns (9.308%)  route 9.110ns (90.692%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.600ns
  Clock Path Skew:        4.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 14.534 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.600     1.600    
    C15                                               0.000     1.600 f  rst (IN)
                         net (fo=0)                   0.000     1.600    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.935     2.535 f  rst_IBUF_inst/O
                         net (fo=132, routed)         9.110    11.645    mac_unit22/w_reg/AR[0]
    SLICE_X59Y74         FDCE                                         f  mac_unit22/w_reg/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.488    14.534    mac_unit22/w_reg/CLK
    SLICE_X59Y74         FDCE                                         r  mac_unit22/w_reg/data_out_reg[3]/C
                         clock pessimism              0.000    14.534    
                         clock uncertainty           -0.035    14.499    
    SLICE_X59Y74         FDCE (Recov_fdce_C_CLR)     -0.405    14.094    mac_unit22/w_reg/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit22/a_reg/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 0.935ns (9.657%)  route 8.748ns (90.343%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.600ns
  Clock Path Skew:        4.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 14.534 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.600     1.600    
    C15                                               0.000     1.600 f  rst (IN)
                         net (fo=0)                   0.000     1.600    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.935     2.535 f  rst_IBUF_inst/O
                         net (fo=132, routed)         8.748    11.283    mac_unit22/a_reg/AR[0]
    SLICE_X61Y74         FDCE                                         f  mac_unit22/a_reg/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.488    14.534    mac_unit22/a_reg/CLK
    SLICE_X61Y74         FDCE                                         r  mac_unit22/a_reg/data_out_reg[0]/C
                         clock pessimism              0.000    14.534    
                         clock uncertainty           -0.035    14.499    
    SLICE_X61Y74         FDCE (Recov_fdce_C_CLR)     -0.405    14.094    mac_unit22/a_reg/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit22/a_reg/data_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 0.935ns (9.657%)  route 8.748ns (90.343%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.600ns
  Clock Path Skew:        4.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 14.534 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.600     1.600    
    C15                                               0.000     1.600 f  rst (IN)
                         net (fo=0)                   0.000     1.600    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.935     2.535 f  rst_IBUF_inst/O
                         net (fo=132, routed)         8.748    11.283    mac_unit22/a_reg/AR[0]
    SLICE_X61Y74         FDCE                                         f  mac_unit22/a_reg/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.488    14.534    mac_unit22/a_reg/CLK
    SLICE_X61Y74         FDCE                                         r  mac_unit22/a_reg/data_out_reg[1]/C
                         clock pessimism              0.000    14.534    
                         clock uncertainty           -0.035    14.499    
    SLICE_X61Y74         FDCE (Recov_fdce_C_CLR)     -0.405    14.094    mac_unit22/a_reg/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit22/a_reg/data_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 0.935ns (9.657%)  route 8.748ns (90.343%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.600ns
  Clock Path Skew:        4.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 14.534 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.600     1.600    
    C15                                               0.000     1.600 f  rst (IN)
                         net (fo=0)                   0.000     1.600    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.935     2.535 f  rst_IBUF_inst/O
                         net (fo=132, routed)         8.748    11.283    mac_unit22/a_reg/AR[0]
    SLICE_X61Y74         FDCE                                         f  mac_unit22/a_reg/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.488    14.534    mac_unit22/a_reg/CLK
    SLICE_X61Y74         FDCE                                         r  mac_unit22/a_reg/data_out_reg[2]/C
                         clock pessimism              0.000    14.534    
                         clock uncertainty           -0.035    14.499    
    SLICE_X61Y74         FDCE (Recov_fdce_C_CLR)     -0.405    14.094    mac_unit22/a_reg/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit22/a_reg/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 0.935ns (9.657%)  route 8.748ns (90.343%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.600ns
  Clock Path Skew:        4.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 14.534 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.600     1.600    
    C15                                               0.000     1.600 f  rst (IN)
                         net (fo=0)                   0.000     1.600    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.935     2.535 f  rst_IBUF_inst/O
                         net (fo=132, routed)         8.748    11.283    mac_unit22/a_reg/AR[0]
    SLICE_X61Y74         FDCE                                         f  mac_unit22/a_reg/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.488    14.534    mac_unit22/a_reg/CLK
    SLICE_X61Y74         FDCE                                         r  mac_unit22/a_reg/data_out_reg[6]/C
                         clock pessimism              0.000    14.534    
                         clock uncertainty           -0.035    14.499    
    SLICE_X61Y74         FDCE (Recov_fdce_C_CLR)     -0.405    14.094    mac_unit22/a_reg/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit22/a_reg/data_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.534ns  (logic 0.935ns (9.807%)  route 8.599ns (90.193%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.600ns
  Clock Path Skew:        4.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 14.536 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.600     1.600    
    C15                                               0.000     1.600 f  rst (IN)
                         net (fo=0)                   0.000     1.600    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.935     2.535 f  rst_IBUF_inst/O
                         net (fo=132, routed)         8.599    11.134    mac_unit22/a_reg/AR[0]
    SLICE_X61Y73         FDCE                                         f  mac_unit22/a_reg/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.490    14.536    mac_unit22/a_reg/CLK
    SLICE_X61Y73         FDCE                                         r  mac_unit22/a_reg/data_out_reg[4]/C
                         clock pessimism              0.000    14.536    
                         clock uncertainty           -0.035    14.501    
    SLICE_X61Y73         FDCE (Recov_fdce_C_CLR)     -0.405    14.096    mac_unit22/a_reg/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit22/a_reg/data_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.534ns  (logic 0.935ns (9.807%)  route 8.599ns (90.193%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.600ns
  Clock Path Skew:        4.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 14.536 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.600     1.600    
    C15                                               0.000     1.600 f  rst (IN)
                         net (fo=0)                   0.000     1.600    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.935     2.535 f  rst_IBUF_inst/O
                         net (fo=132, routed)         8.599    11.134    mac_unit22/a_reg/AR[0]
    SLICE_X61Y73         FDCE                                         f  mac_unit22/a_reg/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.490    14.536    mac_unit22/a_reg/CLK
    SLICE_X61Y73         FDCE                                         r  mac_unit22/a_reg/data_out_reg[5]/C
                         clock pessimism              0.000    14.536    
                         clock uncertainty           -0.035    14.501    
    SLICE_X61Y73         FDCE (Recov_fdce_C_CLR)     -0.405    14.096    mac_unit22/a_reg/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit22/a_reg/data_out_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 0.935ns (10.107%)  route 8.316ns (89.893%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.600ns
  Clock Path Skew:        4.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 14.534 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.600     1.600    
    C15                                               0.000     1.600 f  rst (IN)
                         net (fo=0)                   0.000     1.600    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.935     2.535 f  rst_IBUF_inst/O
                         net (fo=132, routed)         8.316    10.851    mac_unit22/a_reg/AR[0]
    SLICE_X61Y75         FDCE                                         f  mac_unit22/a_reg/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.488    14.534    mac_unit22/a_reg/CLK
    SLICE_X61Y75         FDCE                                         r  mac_unit22/a_reg/data_out_reg[7]/C
                         clock pessimism              0.000    14.534    
                         clock uncertainty           -0.035    14.499    
    SLICE_X61Y75         FDCE (Recov_fdce_C_CLR)     -0.405    14.094    mac_unit22/a_reg/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit22/w_reg/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 0.935ns (10.271%)  route 8.169ns (89.729%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.600ns
  Clock Path Skew:        4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.600     1.600    
    C15                                               0.000     1.600 f  rst (IN)
                         net (fo=0)                   0.000     1.600    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.935     2.535 f  rst_IBUF_inst/O
                         net (fo=132, routed)         8.169    10.704    mac_unit22/w_reg/AR[0]
    SLICE_X57Y74         FDCE                                         f  mac_unit22/w_reg/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.423    14.469    mac_unit22/w_reg/CLK
    SLICE_X57Y74         FDCE                                         r  mac_unit22/w_reg/data_out_reg[0]/C
                         clock pessimism              0.000    14.469    
                         clock uncertainty           -0.035    14.434    
    SLICE_X57Y74         FDCE (Recov_fdce_C_CLR)     -0.405    14.029    mac_unit22/w_reg/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  3.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit11/accumulator_reg/data_out_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.802ns (20.684%)  route 3.075ns (79.316%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    C15                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.802     1.802 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.075     4.876    mac_unit11/accumulator_reg/AR[0]
    SLICE_X1Y27          FDCE                                         f  mac_unit11/accumulator_reg/data_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.623     4.926    mac_unit11/accumulator_reg/CLK
    SLICE_X1Y27          FDCE                                         r  mac_unit11/accumulator_reg/data_out_reg[11]/C
                         clock pessimism              0.000     4.926    
                         clock uncertainty            0.035     4.962    
    SLICE_X1Y27          FDCE (Remov_fdce_C_CLR)     -0.208     4.754    mac_unit11/accumulator_reg/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.754    
                         arrival time                           4.876    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit11/w_reg/data_out_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.802ns (20.493%)  route 3.111ns (79.507%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    C15                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.802     1.802 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.111     4.912    mac_unit11/w_reg/AR[0]
    SLICE_X4Y42          FDCE                                         f  mac_unit11/w_reg/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.636     4.939    mac_unit11/w_reg/CLK
    SLICE_X4Y42          FDCE                                         r  mac_unit11/w_reg/data_out_reg[4]/C
                         clock pessimism              0.000     4.939    
                         clock uncertainty            0.035     4.975    
    SLICE_X4Y42          FDCE (Remov_fdce_C_CLR)     -0.208     4.767    mac_unit11/w_reg/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.767    
                         arrival time                           4.912    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit12/accumulator_reg/data_out_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.802ns (20.437%)  route 3.121ns (79.563%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    C15                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.802     1.802 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.121     4.923    mac_unit12/accumulator_reg/AR[0]
    SLICE_X1Y35          FDCE                                         f  mac_unit12/accumulator_reg/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.635     4.938    mac_unit12/accumulator_reg/CLK
    SLICE_X1Y35          FDCE                                         r  mac_unit12/accumulator_reg/data_out_reg[2]/C
                         clock pessimism              0.000     4.938    
                         clock uncertainty            0.035     4.974    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.208     4.766    mac_unit12/accumulator_reg/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.766    
                         arrival time                           4.923    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit12/accumulator_reg/data_out_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.802ns (20.370%)  route 3.134ns (79.630%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    C15                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.802     1.802 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.134     4.936    mac_unit12/accumulator_reg/AR[0]
    SLICE_X1Y43          FDCE                                         f  mac_unit12/accumulator_reg/data_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.640     4.943    mac_unit12/accumulator_reg/CLK
    SLICE_X1Y43          FDCE                                         r  mac_unit12/accumulator_reg/data_out_reg[10]/C
                         clock pessimism              0.000     4.943    
                         clock uncertainty            0.035     4.979    
    SLICE_X1Y43          FDCE (Remov_fdce_C_CLR)     -0.208     4.771    mac_unit12/accumulator_reg/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.771    
                         arrival time                           4.936    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit11/w_reg/data_out_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.802ns (20.348%)  route 3.139ns (79.652%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    C15                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.802     1.802 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.139     4.940    mac_unit11/w_reg/AR[0]
    SLICE_X0Y43          FDCE                                         f  mac_unit11/w_reg/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.640     4.943    mac_unit11/w_reg/CLK
    SLICE_X0Y43          FDCE                                         r  mac_unit11/w_reg/data_out_reg[0]/C
                         clock pessimism              0.000     4.943    
                         clock uncertainty            0.035     4.979    
    SLICE_X0Y43          FDCE (Remov_fdce_C_CLR)     -0.208     4.771    mac_unit11/w_reg/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.771    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit11/w_reg/data_out_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.802ns (20.348%)  route 3.139ns (79.652%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    C15                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.802     1.802 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.139     4.940    mac_unit11/w_reg/AR[0]
    SLICE_X0Y43          FDCE                                         f  mac_unit11/w_reg/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.640     4.943    mac_unit11/w_reg/CLK
    SLICE_X0Y43          FDCE                                         r  mac_unit11/w_reg/data_out_reg[2]/C
                         clock pessimism              0.000     4.943    
                         clock uncertainty            0.035     4.979    
    SLICE_X0Y43          FDCE (Remov_fdce_C_CLR)     -0.208     4.771    mac_unit11/w_reg/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.771    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit11/accumulator_reg/data_out_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.802ns (20.247%)  route 3.158ns (79.753%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    C15                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.802     1.802 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.158     4.960    mac_unit11/accumulator_reg/AR[0]
    SLICE_X1Y20          FDCE                                         f  mac_unit11/accumulator_reg/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.627     4.930    mac_unit11/accumulator_reg/CLK
    SLICE_X1Y20          FDCE                                         r  mac_unit11/accumulator_reg/data_out_reg[4]/C
                         clock pessimism              0.000     4.930    
                         clock uncertainty            0.035     4.966    
    SLICE_X1Y20          FDCE (Remov_fdce_C_CLR)     -0.208     4.758    mac_unit11/accumulator_reg/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.758    
                         arrival time                           4.960    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit11/accumulator_reg/data_out_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.802ns (20.036%)  route 3.200ns (79.964%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    C15                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.802     1.802 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.200     5.002    mac_unit11/accumulator_reg/AR[0]
    SLICE_X1Y28          FDCE                                         f  mac_unit11/accumulator_reg/data_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.626     4.929    mac_unit11/accumulator_reg/CLK
    SLICE_X1Y28          FDCE                                         r  mac_unit11/accumulator_reg/data_out_reg[12]/C
                         clock pessimism              0.000     4.929    
                         clock uncertainty            0.035     4.965    
    SLICE_X1Y28          FDCE (Remov_fdce_C_CLR)     -0.208     4.757    mac_unit11/accumulator_reg/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.757    
                         arrival time                           5.002    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit12/accumulator_reg/data_out_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.802ns (19.853%)  route 3.237ns (80.147%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    C15                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.802     1.802 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.237     5.039    mac_unit12/accumulator_reg/AR[0]
    SLICE_X1Y36          FDCE                                         f  mac_unit12/accumulator_reg/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.635     4.938    mac_unit12/accumulator_reg/CLK
    SLICE_X1Y36          FDCE                                         r  mac_unit12/accumulator_reg/data_out_reg[3]/C
                         clock pessimism              0.000     4.938    
                         clock uncertainty            0.035     4.974    
    SLICE_X1Y36          FDCE (Remov_fdce_C_CLR)     -0.208     4.766    mac_unit12/accumulator_reg/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.766    
                         arrival time                           5.039    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_unit12/accumulator_reg/data_out_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.802ns (19.790%)  route 3.250ns (80.210%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    C15                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    C15                  IBUF (Prop_ibuf_I_O)         0.802     1.802 f  rst_IBUF_inst/O
                         net (fo=132, routed)         3.250     5.051    mac_unit12/accumulator_reg/AR[0]
    SLICE_X1Y44          FDCE                                         f  mac_unit12/accumulator_reg/data_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.640     4.943    mac_unit12/accumulator_reg/CLK
    SLICE_X1Y44          FDCE                                         r  mac_unit12/accumulator_reg/data_out_reg[11]/C
                         clock pessimism              0.000     4.943    
                         clock uncertainty            0.035     4.979    
    SLICE_X1Y44          FDCE (Remov_fdce_C_CLR)     -0.208     4.771    mac_unit12/accumulator_reg/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.771    
                         arrival time                           5.051    
  -------------------------------------------------------------------
                         slack                                  0.281    





