#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001cb8bc66c90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001cb8bc68ab0 .scope module, "tb_computer" "tb_computer" 3 21;
 .timescale -9 -10;
P_000001cb8bc43670 .param/l "m" 0 3 23, +C4<00000000000000000000000000000101>;
P_000001cb8bc436a8 .param/l "n" 0 3 22, +C4<00000000000000000000000000100000>;
v000001cb8bcf0d40_0 .net "clk", 0 0, v000001cb8bcef4b0_0;  1 drivers
v000001cb8bcf1920_0 .var "clk_enable", 0 0;
v000001cb8bcf1ec0_0 .net "dataadr", 31 0, v000001cb8bc7db70_0;  1 drivers
v000001cb8bcf11a0_0 .var "firstTest", 0 0;
v000001cb8bcf0520_0 .net "memwrite", 0 0, L_000001cb8bcf08e0;  1 drivers
v000001cb8bcf1880_0 .var "reset", 0 0;
v000001cb8bcf1ba0_0 .var "secondTest", 0 0;
v000001cb8bcf00c0_0 .net "writedata", 31 0, L_000001cb8bcf0f20;  1 drivers
S_000001cb8bc68c40 .scope module, "dut" "computer" 3 33, 4 22 0, S_000001cb8bc68ab0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
P_000001cb8bc36d80 .param/l "n" 0 4 23, +C4<00000000000000000000000000100000>;
v000001cb8bceef10_0 .net "clk", 0 0, v000001cb8bcef4b0_0;  alias, 1 drivers
v000001cb8bceec90_0 .net "dataadr", 31 0, v000001cb8bc7db70_0;  alias, 1 drivers
v000001cb8bcef2d0_0 .net "instr", 31 0, L_000001cb8bce9550;  1 drivers
v000001cb8bceed30_0 .net "memwrite", 0 0, L_000001cb8bcf08e0;  alias, 1 drivers
v000001cb8bcef370_0 .net "pc", 31 0, v000001cb8bc7d350_0;  1 drivers
v000001cb8bceedd0_0 .net "readdata", 31 0, L_000001cb8bce98d0;  1 drivers
v000001cb8bceee70_0 .net "reset", 0 0, v000001cb8bcf1880_0;  1 drivers
v000001cb8bcef410_0 .net "writedata", 31 0, L_000001cb8bcf0f20;  alias, 1 drivers
L_000001cb8bd4b2e0 .part v000001cb8bc7d350_0, 2, 6;
S_000001cb8bbe0870 .scope module, "compfart" "cpu" 4 39, 5 21 0, S_000001cb8bc68c40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
P_000001cb8bc36ec0 .param/l "n" 0 5 22, +C4<00000000000000000000000000100000>;
v000001cb8bcee470_0 .net "alucontrol", 2 0, v000001cb8bc4bec0_0;  1 drivers
v000001cb8bcee6f0_0 .net "aluout", 31 0, v000001cb8bc7db70_0;  alias, 1 drivers
v000001cb8bcee330_0 .net "alusrc", 0 0, L_000001cb8bcf1c40;  1 drivers
v000001cb8bcefeb0_0 .net "clk", 0 0, v000001cb8bcef4b0_0;  alias, 1 drivers
v000001cb8bcee790_0 .net "instr", 31 0, L_000001cb8bce9550;  alias, 1 drivers
v000001cb8bcef870_0 .net "jump", 1 0, L_000001cb8bcf0ac0;  1 drivers
v000001cb8bcee970_0 .net "memtoreg", 1 0, L_000001cb8bcf19c0;  1 drivers
v000001cb8bcef230_0 .net "memwrite", 0 0, L_000001cb8bcf08e0;  alias, 1 drivers
v000001cb8bcef7d0_0 .net "pc", 31 0, v000001cb8bc7d350_0;  alias, 1 drivers
v000001cb8bcef9b0_0 .net "pcsrc", 0 0, L_000001cb8bce90f0;  1 drivers
v000001cb8bcee1f0_0 .net "readdata", 31 0, L_000001cb8bce98d0;  alias, 1 drivers
v000001cb8bcef190_0 .net "regdst", 1 0, L_000001cb8bcf0fc0;  1 drivers
v000001cb8bcefaf0_0 .net "regwrite", 0 0, L_000001cb8bcf1f60;  1 drivers
v000001cb8bceff50_0 .net "reset", 0 0, v000001cb8bcf1880_0;  alias, 1 drivers
v000001cb8bcef690_0 .net "writedata", 31 0, L_000001cb8bcf0f20;  alias, 1 drivers
v000001cb8bcef730_0 .net "zero", 0 0, L_000001cb8bcf07a0;  1 drivers
L_000001cb8bcf1560 .part L_000001cb8bce9550, 26, 6;
L_000001cb8bcf0200 .part L_000001cb8bce9550, 0, 6;
S_000001cb8bbe0a00 .scope module, "c" "controller" 5 42, 6 20 0, S_000001cb8bbe0870;
 .timescale -9 -10;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 2 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 2 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 2 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
P_000001cb8bc37280 .param/l "n" 0 6 21, +C4<00000000000000000000000000100000>;
L_000001cb8bce90f0 .functor AND 1, L_000001cb8bcf0160, L_000001cb8bcf07a0, C4<1>, C4<1>;
v000001cb8bc4d2c0_0 .net "alucontrol", 2 0, v000001cb8bc4bec0_0;  alias, 1 drivers
v000001cb8bc4bf60_0 .net "aluop", 1 0, L_000001cb8bcf02a0;  1 drivers
v000001cb8bc4c8c0_0 .net "alusrc", 0 0, L_000001cb8bcf1c40;  alias, 1 drivers
v000001cb8bc4c500_0 .net "branch", 0 0, L_000001cb8bcf0160;  1 drivers
v000001cb8bc4ca00_0 .net "funct", 5 0, L_000001cb8bcf0200;  1 drivers
v000001cb8bc4d680_0 .net "jump", 1 0, L_000001cb8bcf0ac0;  alias, 1 drivers
v000001cb8bc4d720_0 .net "memtoreg", 1 0, L_000001cb8bcf19c0;  alias, 1 drivers
v000001cb8bc4d7c0_0 .net "memwrite", 0 0, L_000001cb8bcf08e0;  alias, 1 drivers
v000001cb8bc4d900_0 .net "op", 5 0, L_000001cb8bcf1560;  1 drivers
v000001cb8bc4d9a0_0 .net "pcsrc", 0 0, L_000001cb8bce90f0;  alias, 1 drivers
v000001cb8bc4c1e0_0 .net "regdst", 1 0, L_000001cb8bcf0fc0;  alias, 1 drivers
v000001cb8bc4da40_0 .net "regwrite", 0 0, L_000001cb8bcf1f60;  alias, 1 drivers
v000001cb8bc4caa0_0 .net "zero", 0 0, L_000001cb8bcf07a0;  alias, 1 drivers
S_000001cb8bbe0b90 .scope module, "ad" "aludec" 6 44, 7 19 0, S_000001cb8bbe0a00;
 .timescale -9 -10;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
P_000001cb8bc379c0 .param/l "n" 0 7 20, +C4<00000000000000000000000000100000>;
v000001cb8bc4bec0_0 .var "alucontrol", 2 0;
v000001cb8bc4db80_0 .net "aluop", 1 0, L_000001cb8bcf02a0;  alias, 1 drivers
v000001cb8bc4d540_0 .net "funct", 5 0, L_000001cb8bcf0200;  alias, 1 drivers
E_000001cb8bc37c80 .event edge, v000001cb8bc4db80_0, v000001cb8bc4d540_0;
S_000001cb8bbd1800 .scope module, "md" "maindec" 6 42, 8 17 0, S_000001cb8bbe0a00;
 .timescale -9 -10;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 2 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 2 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 2 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
    .port_info 9 /INPUT 6 "funct";
P_000001cb8bc37cc0 .param/l "n" 0 8 18, +C4<00000000000000000000000000100000>;
v000001cb8bc4d5e0_0 .net *"_ivl_10", 11 0, v000001cb8bc4cbe0_0;  1 drivers
v000001cb8bc4c0a0_0 .net "aluop", 1 0, L_000001cb8bcf02a0;  alias, 1 drivers
v000001cb8bc4d860_0 .net "alusrc", 0 0, L_000001cb8bcf1c40;  alias, 1 drivers
v000001cb8bc4cb40_0 .net "branch", 0 0, L_000001cb8bcf0160;  alias, 1 drivers
v000001cb8bc4cbe0_0 .var "controls", 11 0;
v000001cb8bc4c140_0 .net "funct", 5 0, L_000001cb8bcf0200;  alias, 1 drivers
v000001cb8bc4c640_0 .net "jump", 1 0, L_000001cb8bcf0ac0;  alias, 1 drivers
v000001cb8bc4d220_0 .net "memtoreg", 1 0, L_000001cb8bcf19c0;  alias, 1 drivers
v000001cb8bc4cc80_0 .net "memwrite", 0 0, L_000001cb8bcf08e0;  alias, 1 drivers
v000001cb8bc4d040_0 .net "op", 5 0, L_000001cb8bcf1560;  alias, 1 drivers
v000001cb8bc4d0e0_0 .net "regdst", 1 0, L_000001cb8bcf0fc0;  alias, 1 drivers
v000001cb8bc4c460_0 .net "regwrite", 0 0, L_000001cb8bcf1f60;  alias, 1 drivers
E_000001cb8bc37f80 .event edge, v000001cb8bc4d040_0, v000001cb8bc4d540_0;
L_000001cb8bcf1f60 .part v000001cb8bc4cbe0_0, 11, 1;
L_000001cb8bcf0fc0 .part v000001cb8bc4cbe0_0, 9, 2;
L_000001cb8bcf1c40 .part v000001cb8bc4cbe0_0, 8, 1;
L_000001cb8bcf0160 .part v000001cb8bc4cbe0_0, 7, 1;
L_000001cb8bcf08e0 .part v000001cb8bc4cbe0_0, 6, 1;
L_000001cb8bcf19c0 .part v000001cb8bc4cbe0_0, 4, 2;
L_000001cb8bcf0ac0 .part v000001cb8bc4cbe0_0, 2, 2;
L_000001cb8bcf02a0 .part v000001cb8bc4cbe0_0, 0, 2;
S_000001cb8bbd1990 .scope module, "dp" "datapath" 5 47, 9 27 0, S_000001cb8bbe0870;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 2 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 2 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
P_000001cb8bc37fc0 .param/l "n" 0 9 28, +C4<00000000000000000000000000100000>;
v000001cb8bcebcb0_0 .net *"_ivl_3", 3 0, L_000001cb8bcf0b60;  1 drivers
v000001cb8bcea630_0 .net *"_ivl_5", 25 0, L_000001cb8bcf17e0;  1 drivers
L_000001cb8bcf2118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb8bceb850_0 .net/2u *"_ivl_6", 1 0, L_000001cb8bcf2118;  1 drivers
v000001cb8bceb170_0 .net "alucontrol", 2 0, v000001cb8bc4bec0_0;  alias, 1 drivers
v000001cb8bcea3b0_0 .net "aluout", 31 0, v000001cb8bc7db70_0;  alias, 1 drivers
v000001cb8bcea810_0 .net "alusrc", 0 0, L_000001cb8bcf1c40;  alias, 1 drivers
v000001cb8bcea950_0 .net "clk", 0 0, v000001cb8bcef4b0_0;  alias, 1 drivers
v000001cb8bceba30_0 .net "instr", 31 0, L_000001cb8bce9550;  alias, 1 drivers
v000001cb8bceaa90_0 .net "jump", 1 0, L_000001cb8bcf0ac0;  alias, 1 drivers
v000001cb8bcea9f0_0 .net "memtoreg", 1 0, L_000001cb8bcf19c0;  alias, 1 drivers
v000001cb8bceaef0_0 .net "pc", 31 0, v000001cb8bc7d350_0;  alias, 1 drivers
v000001cb8bcea6d0_0 .net "pcbranch", 31 0, L_000001cb8bcf0340;  1 drivers
v000001cb8bceb0d0_0 .net "pcnext", 31 0, v000001cb8bc7dd50_0;  1 drivers
v000001cb8bceab30_0 .net "pcnextbr", 31 0, L_000001cb8bcf0480;  1 drivers
v000001cb8bceb350_0 .net "pcplus4", 31 0, L_000001cb8bcf03e0;  1 drivers
v000001cb8bceb490_0 .net "pcsrc", 0 0, L_000001cb8bce90f0;  alias, 1 drivers
v000001cb8bceb530_0 .net "readdata", 31 0, L_000001cb8bce98d0;  alias, 1 drivers
v000001cb8bcebad0_0 .net "regdst", 1 0, L_000001cb8bcf0fc0;  alias, 1 drivers
v000001cb8bceeb50_0 .net "regwrite", 0 0, L_000001cb8bcf1f60;  alias, 1 drivers
v000001cb8bcee0b0_0 .net "reset", 0 0, v000001cb8bcf1880_0;  alias, 1 drivers
v000001cb8bcefb90_0 .net "result", 31 0, v000001cb8bc7d530_0;  1 drivers
v000001cb8bcee3d0_0 .net "signimm", 31 0, L_000001cb8bcf0e80;  1 drivers
v000001cb8bcee150_0 .net "signimmsh", 31 0, L_000001cb8bcf1600;  1 drivers
v000001cb8bcee510_0 .net "srca", 31 0, L_000001cb8bcf1ce0;  1 drivers
v000001cb8bceeab0_0 .net "srcb", 31 0, L_000001cb8bcf0840;  1 drivers
v000001cb8bcef5f0_0 .net "writedata", 31 0, L_000001cb8bcf0f20;  alias, 1 drivers
v000001cb8bceefb0_0 .net "writereg", 4 0, v000001cb8bceb2b0_0;  1 drivers
v000001cb8bcef0f0_0 .net "zero", 0 0, L_000001cb8bcf07a0;  alias, 1 drivers
L_000001cb8bcf0b60 .part L_000001cb8bcf03e0, 28, 4;
L_000001cb8bcf17e0 .part L_000001cb8bce9550, 0, 26;
L_000001cb8bcf1a60 .concat [ 2 26 4 0], L_000001cb8bcf2118, L_000001cb8bcf17e0, L_000001cb8bcf0b60;
L_000001cb8bcf1740 .part L_000001cb8bce9550, 21, 5;
L_000001cb8bcf1100 .part L_000001cb8bce9550, 16, 5;
L_000001cb8bcf12e0 .part L_000001cb8bce9550, 16, 5;
L_000001cb8bcf0660 .part L_000001cb8bce9550, 11, 5;
L_000001cb8bcf0700 .part L_000001cb8bce9550, 0, 16;
S_000001cb8bbe4f70 .scope module, "alu" "alu" 9 71, 10 18 0, S_000001cb8bbd1990;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 3 "alucontrol";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zero";
P_000001cb8bc39200 .param/l "n" 0 10 19, +C4<00000000000000000000000000100000>;
L_000001cb8bce9a90 .functor NOT 32, L_000001cb8bcf0840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb8bc4bd80_0 .var "HiLo", 63 0;
L_000001cb8bcf24c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb8bc4be20_0 .net/2u *"_ivl_0", 31 0, L_000001cb8bcf24c0;  1 drivers
v000001cb8bc4c000_0 .net *"_ivl_10", 31 0, L_000001cb8bd4ce60;  1 drivers
v000001cb8bc4c5a0_0 .net *"_ivl_13", 0 0, L_000001cb8bd4bb00;  1 drivers
v000001cb8bc4c6e0_0 .net *"_ivl_14", 31 0, L_000001cb8bd4ca00;  1 drivers
L_000001cb8bcf2508 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb8bc7e890_0 .net *"_ivl_17", 30 0, L_000001cb8bcf2508;  1 drivers
v000001cb8bc7e610_0 .net *"_ivl_18", 31 0, L_000001cb8bd4bce0;  1 drivers
v000001cb8bc7cbd0_0 .net *"_ivl_5", 0 0, L_000001cb8bd4b240;  1 drivers
v000001cb8bc7ca90_0 .net *"_ivl_6", 31 0, L_000001cb8bce9a90;  1 drivers
v000001cb8bc7dad0_0 .net "a", 31 0, L_000001cb8bcf1ce0;  alias, 1 drivers
v000001cb8bc7d5d0_0 .net "alucontrol", 2 0, v000001cb8bc4bec0_0;  alias, 1 drivers
v000001cb8bc7cb30_0 .net "b", 31 0, L_000001cb8bcf0840;  alias, 1 drivers
v000001cb8bc7e6b0_0 .net "clock", 0 0, v000001cb8bcef4b0_0;  alias, 1 drivers
v000001cb8bc7ddf0_0 .net "condinvb", 31 0, L_000001cb8bd4c1e0;  1 drivers
v000001cb8bc7db70_0 .var "result", 31 0;
v000001cb8bc7e1b0_0 .net "sumSlt", 0 0, L_000001cb8bd4b420;  1 drivers
v000001cb8bc7cdb0_0 .net "zero", 0 0, L_000001cb8bcf07a0;  alias, 1 drivers
E_000001cb8bc39500 .event negedge, v000001cb8bc7e6b0_0;
E_000001cb8bc38b80 .event edge, v000001cb8bc4bec0_0, v000001cb8bc7cb30_0, v000001cb8bc7dad0_0;
L_000001cb8bcf07a0 .cmp/eq 32, v000001cb8bc7db70_0, L_000001cb8bcf24c0;
L_000001cb8bd4b240 .part v000001cb8bc4bec0_0, 2, 1;
L_000001cb8bd4c1e0 .functor MUXZ 32, L_000001cb8bcf0840, L_000001cb8bce9a90, L_000001cb8bd4b240, C4<>;
L_000001cb8bd4ce60 .arith/sum 32, L_000001cb8bcf1ce0, L_000001cb8bd4c1e0;
L_000001cb8bd4bb00 .part v000001cb8bc4bec0_0, 2, 1;
L_000001cb8bd4ca00 .concat [ 1 31 0 0], L_000001cb8bd4bb00, L_000001cb8bcf2508;
L_000001cb8bd4bce0 .arith/sum 32, L_000001cb8bd4ce60, L_000001cb8bd4ca00;
L_000001cb8bd4b420 .part L_000001cb8bd4bce0, 0, 1;
S_000001cb8bbe5210 .scope module, "immsh" "sl2" 9 58, 11 18 0, S_000001cb8bbd1990;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "Y";
P_000001cb8bc38f40 .param/l "n" 0 11 19, +C4<00000000000000000000000000100000>;
v000001cb8bc7e750_0 .net "A", 31 0, L_000001cb8bcf0e80;  alias, 1 drivers
v000001cb8bc7d8f0_0 .net "Y", 31 0, L_000001cb8bcf1600;  alias, 1 drivers
v000001cb8bc7e390_0 .net *"_ivl_1", 29 0, L_000001cb8bcf1e20;  1 drivers
L_000001cb8bcf20d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb8bc7d850_0 .net/2u *"_ivl_2", 1 0, L_000001cb8bcf20d0;  1 drivers
L_000001cb8bcf1e20 .part L_000001cb8bcf0e80, 0, 30;
L_000001cb8bcf1600 .concat [ 2 30 0 0], L_000001cb8bcf20d0, L_000001cb8bcf1e20;
S_000001cb8bbe3df0 .scope module, "pcadd1" "adder" 9 57, 12 19 0, S_000001cb8bbd1990;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Y";
P_000001cb8bc3b300 .param/l "n" 0 12 20, +C4<00000000000000000000000000100000>;
v000001cb8bc7d030_0 .net "A", 31 0, v000001cb8bc7d350_0;  alias, 1 drivers
L_000001cb8bcf2088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001cb8bc7dc10_0 .net "B", 31 0, L_000001cb8bcf2088;  1 drivers
v000001cb8bc7d990_0 .net "Y", 31 0, L_000001cb8bcf03e0;  alias, 1 drivers
L_000001cb8bcf03e0 .arith/sum 32, v000001cb8bc7d350_0, L_000001cb8bcf2088;
S_000001cb8bbe3f80 .scope module, "pcadd2" "adder" 9 59, 12 19 0, S_000001cb8bbd1990;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Y";
P_000001cb8bc3ab80 .param/l "n" 0 12 20, +C4<00000000000000000000000000100000>;
v000001cb8bc7de90_0 .net "A", 31 0, L_000001cb8bcf03e0;  alias, 1 drivers
v000001cb8bc7da30_0 .net "B", 31 0, L_000001cb8bcf1600;  alias, 1 drivers
v000001cb8bc7cc70_0 .net "Y", 31 0, L_000001cb8bcf0340;  alias, 1 drivers
L_000001cb8bcf0340 .arith/sum 32, L_000001cb8bcf03e0, L_000001cb8bcf1600;
S_000001cb8bbe4110 .scope module, "pcbrmux" "mux2" 9 60, 13 18 0, S_000001cb8bbd1990;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "D0";
    .port_info 1 /INPUT 32 "D1";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_000001cb8bc3b800 .param/l "n" 0 13 19, +C4<00000000000000000000000000100000>;
v000001cb8bc7dcb0_0 .net "D0", 31 0, L_000001cb8bcf03e0;  alias, 1 drivers
v000001cb8bc7ce50_0 .net "D1", 31 0, L_000001cb8bcf0340;  alias, 1 drivers
v000001cb8bc7df30_0 .net "S", 0 0, L_000001cb8bce90f0;  alias, 1 drivers
v000001cb8bc7cef0_0 .net "Y", 31 0, L_000001cb8bcf0480;  alias, 1 drivers
L_000001cb8bcf0480 .functor MUXZ 32, L_000001cb8bcf03e0, L_000001cb8bcf0340, L_000001cb8bce90f0, C4<>;
S_000001cb8bbfe1a0 .scope module, "pcmux" "mux4" 9 61, 13 33 0, S_000001cb8bbd1990;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "D0";
    .port_info 1 /INPUT 32 "D1";
    .port_info 2 /INPUT 32 "D2";
    .port_info 3 /INPUT 32 "D3";
    .port_info 4 /INPUT 2 "S";
    .port_info 5 /OUTPUT 32 "Y";
P_000001cb8bc3b180 .param/l "n" 0 13 34, +C4<00000000000000000000000000100000>;
v000001cb8bc7e250_0 .net "D0", 31 0, L_000001cb8bcf0480;  alias, 1 drivers
v000001cb8bc7e110_0 .net "D1", 31 0, L_000001cb8bcf1a60;  1 drivers
v000001cb8bc7cd10_0 .net "D2", 31 0, L_000001cb8bce98d0;  alias, 1 drivers
L_000001cb8bcf2160 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001cb8bc7e7f0_0 .net "D3", 31 0, L_000001cb8bcf2160;  1 drivers
v000001cb8bc7cf90_0 .net "S", 1 0, L_000001cb8bcf0ac0;  alias, 1 drivers
v000001cb8bc7dd50_0 .var "Y", 31 0;
E_000001cb8bc3b580/0 .event edge, v000001cb8bc4c640_0, v000001cb8bc7cef0_0, v000001cb8bc7e110_0, v000001cb8bc7cd10_0;
E_000001cb8bc3b580/1 .event edge, v000001cb8bc7e7f0_0;
E_000001cb8bc3b580 .event/or E_000001cb8bc3b580/0, E_000001cb8bc3b580/1;
S_000001cb8bce6ce0 .scope module, "pcreg" "dff" 9 56, 14 19 0, S_000001cb8bbd1990;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_000001cb8bc3b900 .param/l "n" 0 14 20, +C4<00000000000000000000000000100000>;
v000001cb8bc7d0d0_0 .net "CLOCK", 0 0, v000001cb8bcef4b0_0;  alias, 1 drivers
v000001cb8bc7c9f0_0 .net "D", 31 0, v000001cb8bc7dd50_0;  alias, 1 drivers
v000001cb8bc7d350_0 .var "Q", 31 0;
v000001cb8bc7e430_0 .net "RESET", 0 0, v000001cb8bcf1880_0;  alias, 1 drivers
E_000001cb8bc3b500 .event posedge, v000001cb8bc7e430_0, v000001cb8bc7e6b0_0;
S_000001cb8bce6830 .scope module, "resmux" "mux4" 9 66, 13 33 0, S_000001cb8bbd1990;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "D0";
    .port_info 1 /INPUT 32 "D1";
    .port_info 2 /INPUT 32 "D2";
    .port_info 3 /INPUT 32 "D3";
    .port_info 4 /INPUT 2 "S";
    .port_info 5 /OUTPUT 32 "Y";
P_000001cb8bc3abc0 .param/l "n" 0 13 34, +C4<00000000000000000000000000100000>;
v000001cb8bc7d170_0 .net "D0", 31 0, v000001cb8bc7db70_0;  alias, 1 drivers
v000001cb8bc7d210_0 .net "D1", 31 0, L_000001cb8bce98d0;  alias, 1 drivers
v000001cb8bc7d2b0_0 .net "D2", 31 0, L_000001cb8bcf03e0;  alias, 1 drivers
L_000001cb8bcf2478 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001cb8bc7d3f0_0 .net "D3", 31 0, L_000001cb8bcf2478;  1 drivers
v000001cb8bc7d490_0 .net "S", 1 0, L_000001cb8bcf19c0;  alias, 1 drivers
v000001cb8bc7d530_0 .var "Y", 31 0;
E_000001cb8bc3b680/0 .event edge, v000001cb8bc4d220_0, v000001cb8bc7db70_0, v000001cb8bc7cd10_0, v000001cb8bc7d990_0;
E_000001cb8bc3b680/1 .event edge, v000001cb8bc7d3f0_0;
E_000001cb8bc3b680 .event/or E_000001cb8bc3b680/0, E_000001cb8bc3b680/1;
S_000001cb8bce66a0 .scope module, "rf" "regfile" 9 64, 15 18 0, S_000001cb8bbd1990;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
P_000001cb8bc437f0 .param/l "n" 0 15 20, +C4<00000000000000000000000000100000>;
P_000001cb8bc43828 .param/l "r" 0 15 20, +C4<00000000000000000000000000000101>;
v000001cb8bc7dfd0_0 .net *"_ivl_0", 31 0, L_000001cb8bcf1420;  1 drivers
v000001cb8bc7d670_0 .net *"_ivl_10", 6 0, L_000001cb8bcf0980;  1 drivers
L_000001cb8bcf2238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb8bc7d710_0 .net *"_ivl_13", 1 0, L_000001cb8bcf2238;  1 drivers
L_000001cb8bcf2280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb8bc7d7b0_0 .net/2u *"_ivl_14", 31 0, L_000001cb8bcf2280;  1 drivers
v000001cb8bc7e070_0 .net *"_ivl_18", 31 0, L_000001cb8bcf14c0;  1 drivers
L_000001cb8bcf22c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb8bc7e2f0_0 .net *"_ivl_21", 26 0, L_000001cb8bcf22c8;  1 drivers
L_000001cb8bcf2310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb8bc7e4d0_0 .net/2u *"_ivl_22", 31 0, L_000001cb8bcf2310;  1 drivers
v000001cb8bc7e570_0 .net *"_ivl_24", 0 0, L_000001cb8bcf05c0;  1 drivers
v000001cb8bcebf30_0 .net *"_ivl_26", 31 0, L_000001cb8bcf1060;  1 drivers
v000001cb8bcebd50_0 .net *"_ivl_28", 6 0, L_000001cb8bcf1240;  1 drivers
L_000001cb8bcf21a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb8bceb670_0 .net *"_ivl_3", 26 0, L_000001cb8bcf21a8;  1 drivers
L_000001cb8bcf2358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb8bcebe90_0 .net *"_ivl_31", 1 0, L_000001cb8bcf2358;  1 drivers
L_000001cb8bcf23a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb8bcebb70_0 .net/2u *"_ivl_32", 31 0, L_000001cb8bcf23a0;  1 drivers
L_000001cb8bcf21f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb8bcead10_0 .net/2u *"_ivl_4", 31 0, L_000001cb8bcf21f0;  1 drivers
v000001cb8bcea4f0_0 .net *"_ivl_6", 0 0, L_000001cb8bcf16a0;  1 drivers
v000001cb8bcea090_0 .net *"_ivl_8", 31 0, L_000001cb8bcf1b00;  1 drivers
v000001cb8bceb210_0 .net "clk", 0 0, v000001cb8bcef4b0_0;  alias, 1 drivers
v000001cb8bcea590_0 .net "ra1", 4 0, L_000001cb8bcf1740;  1 drivers
v000001cb8bceb3f0_0 .net "ra2", 4 0, L_000001cb8bcf1100;  1 drivers
v000001cb8bcea130_0 .net "rd1", 31 0, L_000001cb8bcf1ce0;  alias, 1 drivers
v000001cb8bceadb0_0 .net "rd2", 31 0, L_000001cb8bcf0f20;  alias, 1 drivers
v000001cb8bcea770 .array "rf", 0 31, 31 0;
v000001cb8bcebc10_0 .net "wa3", 4 0, v000001cb8bceb2b0_0;  alias, 1 drivers
v000001cb8bceb8f0_0 .net "wd3", 31 0, v000001cb8bc7d530_0;  alias, 1 drivers
v000001cb8bcea8b0_0 .net "we3", 0 0, L_000001cb8bcf1f60;  alias, 1 drivers
E_000001cb8bc3b940 .event posedge, v000001cb8bc7e6b0_0;
L_000001cb8bcf1420 .concat [ 5 27 0 0], L_000001cb8bcf1740, L_000001cb8bcf21a8;
L_000001cb8bcf16a0 .cmp/ne 32, L_000001cb8bcf1420, L_000001cb8bcf21f0;
L_000001cb8bcf1b00 .array/port v000001cb8bcea770, L_000001cb8bcf0980;
L_000001cb8bcf0980 .concat [ 5 2 0 0], L_000001cb8bcf1740, L_000001cb8bcf2238;
L_000001cb8bcf1ce0 .functor MUXZ 32, L_000001cb8bcf2280, L_000001cb8bcf1b00, L_000001cb8bcf16a0, C4<>;
L_000001cb8bcf14c0 .concat [ 5 27 0 0], L_000001cb8bcf1100, L_000001cb8bcf22c8;
L_000001cb8bcf05c0 .cmp/ne 32, L_000001cb8bcf14c0, L_000001cb8bcf2310;
L_000001cb8bcf1060 .array/port v000001cb8bcea770, L_000001cb8bcf1240;
L_000001cb8bcf1240 .concat [ 5 2 0 0], L_000001cb8bcf1100, L_000001cb8bcf2358;
L_000001cb8bcf0f20 .functor MUXZ 32, L_000001cb8bcf23a0, L_000001cb8bcf1060, L_000001cb8bcf05c0, C4<>;
S_000001cb8bce6510 .scope module, "se" "signext" 9 67, 16 18 0, S_000001cb8bbd1990;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /OUTPUT 32 "Y";
P_000001cb8bc42f70 .param/l "i" 0 16 19, +C4<00000000000000000000000000010000>;
P_000001cb8bc42fa8 .param/l "n" 0 16 19, +C4<00000000000000000000000000100000>;
v000001cb8bcea450_0 .net "A", 15 0, L_000001cb8bcf0700;  1 drivers
v000001cb8bcea1d0_0 .net "Y", 31 0, L_000001cb8bcf0e80;  alias, 1 drivers
v000001cb8bcebdf0_0 .net *"_ivl_1", 0 0, L_000001cb8bcf1d80;  1 drivers
v000001cb8bcea270_0 .net *"_ivl_2", 31 0, L_000001cb8bcf0a20;  1 drivers
v000001cb8bceabd0_0 .net *"_ivl_4", 47 0, L_000001cb8bcf1380;  1 drivers
L_000001cb8bcf1d80 .part L_000001cb8bcf0700, 15, 1;
LS_000001cb8bcf0a20_0_0 .concat [ 1 1 1 1], L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80;
LS_000001cb8bcf0a20_0_4 .concat [ 1 1 1 1], L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80;
LS_000001cb8bcf0a20_0_8 .concat [ 1 1 1 1], L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80;
LS_000001cb8bcf0a20_0_12 .concat [ 1 1 1 1], L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80;
LS_000001cb8bcf0a20_0_16 .concat [ 1 1 1 1], L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80;
LS_000001cb8bcf0a20_0_20 .concat [ 1 1 1 1], L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80;
LS_000001cb8bcf0a20_0_24 .concat [ 1 1 1 1], L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80;
LS_000001cb8bcf0a20_0_28 .concat [ 1 1 1 1], L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80, L_000001cb8bcf1d80;
LS_000001cb8bcf0a20_1_0 .concat [ 4 4 4 4], LS_000001cb8bcf0a20_0_0, LS_000001cb8bcf0a20_0_4, LS_000001cb8bcf0a20_0_8, LS_000001cb8bcf0a20_0_12;
LS_000001cb8bcf0a20_1_4 .concat [ 4 4 4 4], LS_000001cb8bcf0a20_0_16, LS_000001cb8bcf0a20_0_20, LS_000001cb8bcf0a20_0_24, LS_000001cb8bcf0a20_0_28;
L_000001cb8bcf0a20 .concat [ 16 16 0 0], LS_000001cb8bcf0a20_1_0, LS_000001cb8bcf0a20_1_4;
L_000001cb8bcf1380 .concat [ 16 32 0 0], L_000001cb8bcf0700, L_000001cb8bcf0a20;
L_000001cb8bcf0e80 .part L_000001cb8bcf1380, 0, 32;
S_000001cb8bce69c0 .scope module, "srcbmux" "mux2" 9 70, 13 18 0, S_000001cb8bbd1990;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "D0";
    .port_info 1 /INPUT 32 "D1";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_000001cb8bc3b8c0 .param/l "n" 0 13 19, +C4<00000000000000000000000000100000>;
v000001cb8bceaf90_0 .net "D0", 31 0, L_000001cb8bcf0f20;  alias, 1 drivers
v000001cb8bceb710_0 .net "D1", 31 0, L_000001cb8bcf0e80;  alias, 1 drivers
v000001cb8bceac70_0 .net "S", 0 0, L_000001cb8bcf1c40;  alias, 1 drivers
v000001cb8bceb990_0 .net "Y", 31 0, L_000001cb8bcf0840;  alias, 1 drivers
L_000001cb8bcf0840 .functor MUXZ 32, L_000001cb8bcf0f20, L_000001cb8bcf0e80, L_000001cb8bcf1c40, C4<>;
S_000001cb8bce61f0 .scope module, "wrmux" "mux4" 9 65, 13 33 0, S_000001cb8bbd1990;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "D0";
    .port_info 1 /INPUT 5 "D1";
    .port_info 2 /INPUT 5 "D2";
    .port_info 3 /INPUT 5 "D3";
    .port_info 4 /INPUT 2 "S";
    .port_info 5 /OUTPUT 5 "Y";
P_000001cb8bc3b980 .param/l "n" 0 13 34, +C4<00000000000000000000000000000101>;
v000001cb8bceb7b0_0 .net "D0", 4 0, L_000001cb8bcf12e0;  1 drivers
v000001cb8bceae50_0 .net "D1", 4 0, L_000001cb8bcf0660;  1 drivers
L_000001cb8bcf23e8 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v000001cb8bcea310_0 .net "D2", 4 0, L_000001cb8bcf23e8;  1 drivers
L_000001cb8bcf2430 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v000001cb8bceb5d0_0 .net "D3", 4 0, L_000001cb8bcf2430;  1 drivers
v000001cb8bceb030_0 .net "S", 1 0, L_000001cb8bcf0fc0;  alias, 1 drivers
v000001cb8bceb2b0_0 .var "Y", 4 0;
E_000001cb8bc3b640/0 .event edge, v000001cb8bc4d0e0_0, v000001cb8bceb7b0_0, v000001cb8bceae50_0, v000001cb8bcea310_0;
E_000001cb8bc3b640/1 .event edge, v000001cb8bceb5d0_0;
E_000001cb8bc3b640 .event/or E_000001cb8bc3b640/0, E_000001cb8bc3b640/1;
S_000001cb8bce6b50 .scope module, "dmem" "dmem" 4 43, 17 18 0, S_000001cb8bc68c40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "writedata";
    .port_info 4 /OUTPUT 32 "readdata";
P_000001cb8bc436f0 .param/l "n" 0 17 20, +C4<00000000000000000000000000100000>;
P_000001cb8bc43728 .param/l "r" 0 17 20, +C4<00000000000000000000000000000110>;
L_000001cb8bce98d0 .functor BUFZ 32, L_000001cb8bd4b560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb8bcef050 .array "RAM", 63 0, 31 0;
v000001cb8bcee5b0_0 .net *"_ivl_0", 31 0, L_000001cb8bd4b560;  1 drivers
v000001cb8bcee830_0 .net *"_ivl_3", 29 0, L_000001cb8bd4b7e0;  1 drivers
v000001cb8bcee290_0 .net "addr", 31 0, v000001cb8bc7db70_0;  alias, 1 drivers
v000001cb8bcef910_0 .net "clk", 0 0, v000001cb8bcef4b0_0;  alias, 1 drivers
v000001cb8bcefa50_0 .net "readdata", 31 0, L_000001cb8bce98d0;  alias, 1 drivers
v000001cb8bcee650_0 .net "write_enable", 0 0, L_000001cb8bcf08e0;  alias, 1 drivers
v000001cb8bcefc30_0 .net "writedata", 31 0, L_000001cb8bcf0f20;  alias, 1 drivers
L_000001cb8bd4b560 .array/port v000001cb8bcef050, L_000001cb8bd4b7e0;
L_000001cb8bd4b7e0 .part v000001cb8bc7db70_0, 2, 30;
S_000001cb8bce6060 .scope module, "imem" "imem" 4 41, 18 18 0, S_000001cb8bc68c40;
 .timescale -9 -10;
    .port_info 0 /INPUT 6 "addr";
    .port_info 1 /OUTPUT 32 "readdata";
P_000001cb8bc42ff0 .param/l "n" 0 18 20, +C4<00000000000000000000000000100000>;
P_000001cb8bc43028 .param/l "r" 0 18 20, +C4<00000000000000000000000000000110>;
L_000001cb8bce9550 .functor BUFZ 32, L_000001cb8bd4c280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb8bcee8d0 .array "RAM", 63 0, 31 0;
v000001cb8bceea10_0 .net *"_ivl_0", 31 0, L_000001cb8bd4c280;  1 drivers
v000001cb8bceebf0_0 .net *"_ivl_2", 7 0, L_000001cb8bd4b600;  1 drivers
L_000001cb8bcf2550 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb8bcefcd0_0 .net *"_ivl_5", 1 0, L_000001cb8bcf2550;  1 drivers
v000001cb8bcefe10_0 .net "addr", 5 0, L_000001cb8bd4b2e0;  1 drivers
v000001cb8bcefd70_0 .net "readdata", 31 0, L_000001cb8bce9550;  alias, 1 drivers
L_000001cb8bd4c280 .array/port v000001cb8bcee8d0, L_000001cb8bd4b600;
L_000001cb8bd4b600 .concat [ 6 2 0 0], L_000001cb8bd4b2e0, L_000001cb8bcf2550;
S_000001cb8bce6e70 .scope module, "dut1" "clock" 3 35, 19 18 0, S_000001cb8bc68ab0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "ENABLE";
    .port_info 1 /OUTPUT 1 "CLOCK";
P_000001cb8bc3ac40 .param/l "ticks" 0 19 19, +C4<00000000000000000000000000001010>;
v000001cb8bcef4b0_0 .var "CLOCK", 0 0;
v000001cb8bcef550_0 .net "ENABLE", 0 0, v000001cb8bcf1920_0;  1 drivers
v000001cb8bcf0de0_0 .var/real "clock_off", 0 0;
v000001cb8bcf0c00_0 .var/real "clock_on", 0 0;
v000001cb8bcf0ca0_0 .var "start_clock", 0 0;
E_000001cb8bc3b540 .event edge, v000001cb8bcf0ca0_0;
E_000001cb8bc3b100/0 .event negedge, v000001cb8bcef550_0;
E_000001cb8bc3b100/1 .event posedge, v000001cb8bcef550_0;
E_000001cb8bc3b100 .event/or E_000001cb8bc3b100/0, E_000001cb8bc3b100/1;
    .scope S_000001cb8bbd1800;
T_0 ;
    %wait E_000001cb8bc37f80;
    %load/vec4 v000001cb8bc4d040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 4095, 4095, 12;
    %assign/vec4 v000001cb8bc4cbe0_0, 0;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v000001cb8bc4c140_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 8, 0, 12;
    %assign/vec4 v000001cb8bc4cbe0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 2562, 0, 12;
    %assign/vec4 v000001cb8bc4cbe0_0, 0;
T_0.12 ;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 2320, 0, 12;
    %assign/vec4 v000001cb8bc4cbe0_0, 0;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 320, 0, 12;
    %assign/vec4 v000001cb8bc4cbe0_0, 0;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 2304, 0, 12;
    %assign/vec4 v000001cb8bc4cbe0_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 2304, 0, 12;
    %assign/vec4 v000001cb8bc4cbe0_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 129, 0, 12;
    %assign/vec4 v000001cb8bc4cbe0_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 131, 0, 12;
    %assign/vec4 v000001cb8bc4cbe0_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 4, 0, 12;
    %assign/vec4 v000001cb8bc4cbe0_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 3108, 0, 12;
    %assign/vec4 v000001cb8bc4cbe0_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cb8bbe0b90;
T_1 ;
    %wait E_000001cb8bc37c80;
    %load/vec4 v000001cb8bc4db80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %load/vec4 v000001cb8bc4d540_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v000001cb8bc4bec0_0, 0;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cb8bc4bec0_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001cb8bc4bec0_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cb8bc4bec0_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cb8bc4bec0_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001cb8bc4bec0_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001cb8bc4bec0_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001cb8bc4bec0_0, 0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cb8bc4bec0_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001cb8bc4bec0_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001cb8bc4bec0_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001cb8bce6ce0;
T_2 ;
    %wait E_000001cb8bc3b500;
    %load/vec4 v000001cb8bc7e430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cb8bc7d350_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001cb8bc7c9f0_0;
    %assign/vec4 v000001cb8bc7d350_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001cb8bbfe1a0;
T_3 ;
    %wait E_000001cb8bc3b580;
    %load/vec4 v000001cb8bc7cf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v000001cb8bc7e250_0;
    %store/vec4 v000001cb8bc7dd50_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v000001cb8bc7e110_0;
    %store/vec4 v000001cb8bc7dd50_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000001cb8bc7cd10_0;
    %store/vec4 v000001cb8bc7dd50_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000001cb8bc7e7f0_0;
    %store/vec4 v000001cb8bc7dd50_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001cb8bce66a0;
T_4 ;
    %wait E_000001cb8bc3b940;
    %load/vec4 v000001cb8bcea8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001cb8bceb8f0_0;
    %load/vec4 v000001cb8bcebc10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb8bcea770, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cb8bce61f0;
T_5 ;
    %wait E_000001cb8bc3b640;
    %load/vec4 v000001cb8bceb030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001cb8bceb7b0_0;
    %store/vec4 v000001cb8bceb2b0_0, 0, 5;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v000001cb8bceae50_0;
    %store/vec4 v000001cb8bceb2b0_0, 0, 5;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001cb8bcea310_0;
    %store/vec4 v000001cb8bceb2b0_0, 0, 5;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000001cb8bceb5d0_0;
    %store/vec4 v000001cb8bceb2b0_0, 0, 5;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001cb8bce6830;
T_6 ;
    %wait E_000001cb8bc3b680;
    %load/vec4 v000001cb8bc7d490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v000001cb8bc7d170_0;
    %store/vec4 v000001cb8bc7d530_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v000001cb8bc7d210_0;
    %store/vec4 v000001cb8bc7d530_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v000001cb8bc7d2b0_0;
    %store/vec4 v000001cb8bc7d530_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v000001cb8bc7d3f0_0;
    %store/vec4 v000001cb8bc7d530_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001cb8bbe4f70;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001cb8bc4bd80_0, 0, 64;
    %end;
    .thread T_7;
    .scope S_000001cb8bbe4f70;
T_8 ;
    %wait E_000001cb8bc38b80;
    %load/vec4 v000001cb8bc7d5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v000001cb8bc7dad0_0;
    %load/vec4 v000001cb8bc7cb30_0;
    %and;
    %store/vec4 v000001cb8bc7db70_0, 0, 32;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v000001cb8bc7dad0_0;
    %load/vec4 v000001cb8bc7cb30_0;
    %or;
    %store/vec4 v000001cb8bc7db70_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v000001cb8bc7dad0_0;
    %load/vec4 v000001cb8bc7cb30_0;
    %add;
    %store/vec4 v000001cb8bc7db70_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v000001cb8bc7dad0_0;
    %load/vec4 v000001cb8bc7cb30_0;
    %or;
    %inv;
    %store/vec4 v000001cb8bc7db70_0, 0, 32;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v000001cb8bc7dad0_0;
    %load/vec4 v000001cb8bc7cb30_0;
    %sub;
    %store/vec4 v000001cb8bc7db70_0, 0, 32;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v000001cb8bc7dad0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001cb8bc7cb30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_8.7, 4;
    %load/vec4 v000001cb8bc7cb30_0;
    %load/vec4 v000001cb8bc7dad0_0;
    %cmp/u;
    %jmp/0xz  T_8.9, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001cb8bc7db70_0, 0, 32;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cb8bc7db70_0, 0, 32;
T_8.10 ;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v000001cb8bc7dad0_0;
    %load/vec4 v000001cb8bc7cb30_0;
    %cmp/u;
    %jmp/0xz  T_8.11, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001cb8bc7db70_0, 0, 32;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cb8bc7db70_0, 0, 32;
T_8.12 ;
T_8.8 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001cb8bbe4f70;
T_9 ;
    %wait E_000001cb8bc39500;
    %load/vec4 v000001cb8bc7d5d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001cb8bc7dad0_0;
    %pad/u 64;
    %load/vec4 v000001cb8bc7cb30_0;
    %pad/u 64;
    %mul;
    %store/vec4 v000001cb8bc4bd80_0, 0, 64;
    %jmp T_9.1;
T_9.1 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001cb8bce6060;
T_10 ;
    %vpi_call/w 18 35 "$readmemh", "mips-simple_exe", v000001cb8bcee8d0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001cb8bce6b50;
T_11 ;
    %wait E_000001cb8bc3b940;
    %load/vec4 v000001cb8bcee650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001cb8bcefc30_0;
    %load/vec4 v000001cb8bcee290_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb8bcef050, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001cb8bce6e70;
T_12 ;
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v000001cb8bcf0c00_0;
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v000001cb8bcf0de0_0;
    %end;
    .thread T_12, $init;
    .scope S_000001cb8bce6e70;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb8bcef4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb8bcf0ca0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000001cb8bce6e70;
T_14 ;
    %wait E_000001cb8bc3b100;
    %load/vec4 v000001cb8bcef550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb8bcf0ca0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb8bcf0ca0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001cb8bce6e70;
T_15 ;
    %wait E_000001cb8bc3b540;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb8bcef4b0_0, 0, 1;
T_15.0 ;
    %load/vec4 v000001cb8bcf0ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_15.1, 8;
    %load/real v000001cb8bcf0de0_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb8bcef4b0_0, 0, 1;
    %load/real v000001cb8bcf0c00_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb8bcef4b0_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb8bcef4b0_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001cb8bc68ab0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb8bcf11a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb8bcf1ba0_0, 0, 1;
    %vpi_call/w 3 41 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call/w 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cb8bc68c40, v000001cb8bcf0d40_0, v000001cb8bcf1880_0, v000001cb8bcf00c0_0, v000001cb8bcf1ec0_0, v000001cb8bcf0520_0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_000001cb8bc68ab0;
T_17 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb8bcf1920_0, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb8bcf1880_0, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb8bcf1880_0, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb8bcf1920_0, 0;
    %end;
    .thread T_17;
    .scope S_000001cb8bc68ab0;
T_18 ;
    %wait E_000001cb8bc3b940;
    %vpi_call/w 3 52 "$display", "+" {0 0 0};
    %vpi_call/w 3 53 "$display", "\011+instr = 0x%h", v000001cb8bcef2d0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "\011+op = 0b%6b", v000001cb8bc4d900_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "\011+controls = 0b%9b", v000001cb8bc4cbe0_0 {0 0 0};
    %vpi_call/w 3 56 "$display", "\011+funct = 0b%6b", v000001cb8bc4d540_0 {0 0 0};
    %vpi_call/w 3 57 "$display", "\011+aluop = 0b%2b", v000001cb8bc4db80_0 {0 0 0};
    %vpi_call/w 3 58 "$display", "\011+alucontrol = 0b%3b", v000001cb8bc4bec0_0 {0 0 0};
    %vpi_call/w 3 59 "$display", "\011+alu result = 0x%8h", v000001cb8bc7db70_0 {0 0 0};
    %vpi_call/w 3 60 "$display", "\011+HiLo = 0x%8h", v000001cb8bc4bd80_0 {0 0 0};
    %vpi_call/w 3 61 "$display", "\011+$gpr1 = 0x%4h", &A<v000001cb8bcea770, 1> {0 0 0};
    %vpi_call/w 3 62 "$display", "\011+$gpr2 = 0x%4h", &A<v000001cb8bcea770, 2> {0 0 0};
    %vpi_call/w 3 63 "$display", "\011+$gpr3 = 0x%4h", &A<v000001cb8bcea770, 3> {0 0 0};
    %vpi_call/w 3 64 "$display", "\011+$gpr4 = 0x%4h", &A<v000001cb8bcea770, 4> {0 0 0};
    %vpi_call/w 3 65 "$display", "\011+$a0 = 0x%4h", &A<v000001cb8bcea770, 5> {0 0 0};
    %vpi_call/w 3 66 "$display", "\011+$a1 = 0x%4h", &A<v000001cb8bcea770, 6> {0 0 0};
    %vpi_call/w 3 67 "$display", "\011+$a2 = 0x%4h", &A<v000001cb8bcea770, 7> {0 0 0};
    %vpi_call/w 3 68 "$display", "\011+$t0 = 0x%4h", &A<v000001cb8bcea770, 8> {0 0 0};
    %vpi_call/w 3 69 "$display", "\011+$t1 = 0x%4h", &A<v000001cb8bcea770, 9> {0 0 0};
    %vpi_call/w 3 70 "$display", "\011+$t2 = 0x%4h", &A<v000001cb8bcea770, 10> {0 0 0};
    %vpi_call/w 3 71 "$display", "\011+$t3 = 0x%4h", &A<v000001cb8bcea770, 11> {0 0 0};
    %vpi_call/w 3 72 "$display", "\011+$v0 = 0x%4h", &A<v000001cb8bcea770, 12> {0 0 0};
    %vpi_call/w 3 73 "$display", "\011+$v1 = 0x%4h", &A<v000001cb8bcea770, 13> {0 0 0};
    %vpi_call/w 3 74 "$display", "\011+$sp = 0x%4h", &A<v000001cb8bcea770, 14> {0 0 0};
    %vpi_call/w 3 75 "$display", "\011+$ra = 0x%4h", &A<v000001cb8bcea770, 15> {0 0 0};
    %vpi_call/w 3 77 "$display", "\011+regfile -- ra1 = %d", v000001cb8bcea590_0 {0 0 0};
    %vpi_call/w 3 78 "$display", "\011+regfile -- ra2 = %d", v000001cb8bceb3f0_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "\011+regfile -- we3 = %d", v000001cb8bcea8b0_0 {0 0 0};
    %vpi_call/w 3 80 "$display", "\011+regfile -- wa3 = %d", v000001cb8bcebc10_0 {0 0 0};
    %vpi_call/w 3 81 "$display", "\011+regfile -- wd3 = %d", v000001cb8bceb8f0_0 {0 0 0};
    %vpi_call/w 3 82 "$display", "\011+regfile -- rd1 = %d", v000001cb8bcea130_0 {0 0 0};
    %vpi_call/w 3 83 "$display", "\011+regfile -- rd2 = %d", v000001cb8bceadb0_0 {0 0 0};
    %vpi_call/w 3 84 "$display", "\011+RAM[%4d] = %4d", v000001cb8bcee290_0, v000001cb8bcefa50_0 {0 0 0};
    %vpi_call/w 3 85 "$display", "\011+PC = %d", v000001cb8bceaef0_0 {0 0 0};
    %vpi_call/w 3 86 "$display", "\011+memtoreg %h memwrite %h branch %h alusrc %h regdst %h regwrite %h jump %h", v000001cb8bc4d220_0, v000001cb8bc4cc80_0, v000001cb8bc4cb40_0, v000001cb8bc4d860_0, v000001cb8bc4d0e0_0, v000001cb8bc4c460_0, v000001cb8bc4c640_0 {0 0 0};
    %vpi_call/w 3 89 "$display", "\011+rewritedata %h dataadr %h memwrite %h", v000001cb8bcf00c0_0, v000001cb8bcf1ec0_0, v000001cb8bcf0520_0 {0 0 0};
    %jmp T_18;
    .thread T_18;
    .scope S_000001cb8bc68ab0;
T_19 ;
    %wait E_000001cb8bc39500;
    %vpi_call/w 3 94 "$display", "-" {0 0 0};
    %vpi_call/w 3 95 "$display", "\011-instr = 0x%h", v000001cb8bcef2d0_0 {0 0 0};
    %vpi_call/w 3 96 "$display", "\011-op = 0b%6b", v000001cb8bc4d900_0 {0 0 0};
    %vpi_call/w 3 97 "$display", "\011-controls = 0b%9b", v000001cb8bc4cbe0_0 {0 0 0};
    %vpi_call/w 3 98 "$display", "\011-funct = 0b%6b", v000001cb8bc4d540_0 {0 0 0};
    %vpi_call/w 3 99 "$display", "\011-aluop = 0b%2b", v000001cb8bc4db80_0 {0 0 0};
    %vpi_call/w 3 100 "$display", "\011-alucontrol = 0b%3b", v000001cb8bc4bec0_0 {0 0 0};
    %vpi_call/w 3 101 "$display", "\011-alu result = 0x%8h", v000001cb8bc7db70_0 {0 0 0};
    %vpi_call/w 3 102 "$display", "\011-HiLo = 0x%8h", v000001cb8bc4bd80_0 {0 0 0};
    %vpi_call/w 3 103 "$display", "\011+$gpr1 = 0x%4h", &A<v000001cb8bcea770, 1> {0 0 0};
    %vpi_call/w 3 104 "$display", "\011+$gpr2 = 0x%4h", &A<v000001cb8bcea770, 2> {0 0 0};
    %vpi_call/w 3 105 "$display", "\011+$gpr3 = 0x%4h", &A<v000001cb8bcea770, 3> {0 0 0};
    %vpi_call/w 3 106 "$display", "\011+$gpr4 = 0x%4h", &A<v000001cb8bcea770, 4> {0 0 0};
    %vpi_call/w 3 107 "$display", "\011+$a0 = 0x%4h", &A<v000001cb8bcea770, 5> {0 0 0};
    %vpi_call/w 3 108 "$display", "\011+$a1 = 0x%4h", &A<v000001cb8bcea770, 6> {0 0 0};
    %vpi_call/w 3 109 "$display", "\011+$a2 = 0x%4h", &A<v000001cb8bcea770, 7> {0 0 0};
    %vpi_call/w 3 110 "$display", "\011+$t0 = 0x%4h", &A<v000001cb8bcea770, 8> {0 0 0};
    %vpi_call/w 3 111 "$display", "\011+$t1 = 0x%4h", &A<v000001cb8bcea770, 9> {0 0 0};
    %vpi_call/w 3 112 "$display", "\011+$t2 = 0x%4h", &A<v000001cb8bcea770, 10> {0 0 0};
    %vpi_call/w 3 113 "$display", "\011+$t3 = 0x%4h", &A<v000001cb8bcea770, 11> {0 0 0};
    %vpi_call/w 3 114 "$display", "\011+$v0 = 0x%4h", &A<v000001cb8bcea770, 12> {0 0 0};
    %vpi_call/w 3 115 "$display", "\011+$v1 = 0x%4h", &A<v000001cb8bcea770, 13> {0 0 0};
    %vpi_call/w 3 116 "$display", "\011+$sp = 0x%4h", &A<v000001cb8bcea770, 14> {0 0 0};
    %vpi_call/w 3 117 "$display", "\011+$ra = 0x%4h", &A<v000001cb8bcea770, 15> {0 0 0};
    %vpi_call/w 3 118 "$display", "\011-regfile -- ra1 = %d", v000001cb8bcea590_0 {0 0 0};
    %vpi_call/w 3 119 "$display", "\011-regfile -- ra2 = %d", v000001cb8bceb3f0_0 {0 0 0};
    %vpi_call/w 3 120 "$display", "\011-regfile -- we3 = %d", v000001cb8bcea8b0_0 {0 0 0};
    %vpi_call/w 3 121 "$display", "\011-regfile -- wa3 = %d", v000001cb8bcebc10_0 {0 0 0};
    %vpi_call/w 3 122 "$display", "\011-regfile -- wd3 = %d", v000001cb8bceb8f0_0 {0 0 0};
    %vpi_call/w 3 123 "$display", "\011-regfile -- rd1 = %d", v000001cb8bcea130_0 {0 0 0};
    %vpi_call/w 3 124 "$display", "\011-regfile -- rd2 = %d", v000001cb8bceadb0_0 {0 0 0};
    %vpi_call/w 3 125 "$display", "\011-RAM[%4d] = %4d", v000001cb8bcee290_0, v000001cb8bcefa50_0 {0 0 0};
    %vpi_call/w 3 126 "$display", "\011-PC = %d", v000001cb8bceaef0_0 {0 0 0};
    %vpi_call/w 3 127 "$display", "\011-memtoreg %h memwrite %h branch %h alusrc %h regdst %h regwrite %h jump %h", v000001cb8bc4d220_0, v000001cb8bc4cc80_0, v000001cb8bc4cb40_0, v000001cb8bc4d860_0, v000001cb8bc4d0e0_0, v000001cb8bc4c460_0, v000001cb8bc4c640_0 {0 0 0};
    %vpi_call/w 3 130 "$display", "writedata %h dataadr %h memwrite %h", v000001cb8bcf00c0_0, v000001cb8bcf1ec0_0, v000001cb8bcf0520_0 {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cb8bcef050, 4;
    %cmpi/e 202113034, 0, 32;
    %jmp/0xz  T_19.0, 6;
    %vpi_call/w 3 134 "$display", "Successfully wrote 0x%4h at RAM[%3d]", 32'sb00000000000000000000000000000001, 32'b00001100000011000000000000001010 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb8bcf11a0_0, 0, 1;
T_19.0 ;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cb8bcef050, 4;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.2, 6;
    %vpi_call/w 3 140 "$display", "Successfully wrote 0x%4h at RAM[%3d]", 32'sb00000000000000000000000000111111, 32'sb00000000000000000000000000000000 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb8bcf1ba0_0, 0, 1;
T_19.2 ;
    %load/vec4 v000001cb8bcf0520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v000001cb8bcf1ec0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001cb8bcf00c0_0;
    %pushi/vec4 202113034, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %vpi_call/w 3 147 "$display", "Successfully wrote 0x%4h at RAM[%3d]", v000001cb8bcf00c0_0, v000001cb8bcf1ec0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb8bcf11a0_0, 0, 1;
T_19.6 ;
    %load/vec4 v000001cb8bcf1ec0_0;
    %pushi/vec4 63, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001cb8bcf00c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %vpi_call/w 3 153 "$display", "Successfully wrote 0x%4h at RAM[%3d]", v000001cb8bcf00c0_0, v000001cb8bcf1ec0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb8bcf1ba0_0, 0, 1;
    %load/vec4 v000001cb8bcf1ec0_0;
    %pushi/vec4 60, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001cb8bcf00c0_0;
    %pushi/vec4 28, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %vpi_call/w 3 156 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 157 "$finish" {0 0 0};
T_19.10 ;
T_19.8 ;
    %load/vec4 v000001cb8bcf1ec0_0;
    %cmpi/ne 63, 0, 32;
    %jmp/0xz  T_19.12, 6;
    %vpi_call/w 3 162 "$display", "Simulation failed" {0 0 0};
T_19.12 ;
T_19.4 ;
    %load/vec4 v000001cb8bceaef0_0;
    %cmpi/u 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.14, 5;
    %vpi_call/w 3 168 "$finish" {0 0 0};
T_19.14 ;
    %load/vec4 v000001cb8bcf11a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001cb8bcf1ba0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %vpi_call/w 3 172 "$display", "Program successfully completed" {0 0 0};
    %delay 100, 0;
T_19.16 ;
    %load/vec4 v000001cb8bcf11a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_19.18, 6;
    %vpi_call/w 3 177 "$display", "Program test 1 unsuccessful" {0 0 0};
    %delay 100, 0;
T_19.18 ;
    %load/vec4 v000001cb8bcf1ba0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_19.20, 6;
    %vpi_call/w 3 182 "$display", "Program test 2 unsuccessful" {0 0 0};
    %delay 100, 0;
    %vpi_call/w 3 184 "$finish" {0 0 0};
T_19.20 ;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "tb_computer.sv";
    "./../computer/computer.sv";
    "./../cpu/cpu.sv";
    "./../controller/controller.sv";
    "./../aludec/aludec.sv";
    "./../maindec/maindec.sv";
    "./../datapath/datapath.sv";
    "./../alu/alu.sv";
    "./../sl2/sl2.sv";
    "./../adder/adder.sv";
    "./../mux2/mux2.sv";
    "./../dff/dff.sv";
    "./../regfile/regfile.sv";
    "./../signext/signext.sv";
    "./../dmem/dmem.sv";
    "./../imem/imem.sv";
    "./../clock/clock.sv";
