Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 27 11:12:40 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (138)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (138)
--------------------------------
 There are 138 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.669        0.000                      0                 4827        0.096        0.000                      0                 4827        4.020        0.000                       0                  3229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.669        0.000                      0                 4827        0.096        0.000                      0                 4827        4.020        0.000                       0                  3229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 3.909ns (41.779%)  route 5.447ns (58.221%))
  Logic Levels:           22  (CARRY4=16 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.006    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.329 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.329    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[63]
    SLICE_X82Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y42         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  0.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_reg_905_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/din0_buf1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X91Y47         FDRE                                         r  bd_0_i/hls_inst/inst/mul_reg_905_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_reg_905_reg[37]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/din0_buf1_reg[63]_0[37]
    SLICE_X90Y47         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/din0_buf1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.432     0.432    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/ap_clk
    SLICE_X90Y47         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/din0_buf1_reg[37]/C
                         clock pessimism              0.000     0.432    
    SLICE_X90Y47         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/din0_buf1_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y17   bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U4/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X62Y35  bd_0_i/hls_inst/inst/sitodp_64ns_64_6_no_dsp_1_U6/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X62Y35  bd_0_i/hls_inst/inst/sitodp_64ns_64_6_no_dsp_1_U6/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK



