Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jun 11 18:29:56 2023
| Host         : Dell-G5-SE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NanoProcessor_timing_summary_routed.rpt -pb NanoProcessor_timing_summary_routed.pb -rpx NanoProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : NanoProcessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: InsDec_0/RegSel_1_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: InsDec_0/RegSel_1_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: InsDec_0/RegSel_1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: PC_0/D_FF0/Q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: PC_0/D_FF1/Q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: PC_0/D_FF2/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PC_0/Slow_Clk0/Clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegBank_A/Reg_1/Q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegBank_A/Reg_1/Q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegBank_A/Reg_1/Q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegBank_A/Reg_1/Q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegBank_A/Reg_2/Q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegBank_A/Reg_2/Q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegBank_A/Reg_2/Q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegBank_A/Reg_2/Q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegBank_A/Reg_7/Q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegBank_A/Reg_7/Q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegBank_A/Reg_7/Q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegBank_A/Reg_7/Q_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: RegBank_A/SlowClock/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.273        0.000                      0                  130        0.249        0.000                      0                  130        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.273        0.000                      0                  130        0.249        0.000                      0                  130        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 PC_0/Slow_Clk0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_0/Slow_Clk0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.828ns (19.583%)  route 3.400ns (80.417%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.551     5.072    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  PC_0/Slow_Clk0/count_reg[28]/Q
                         net (fo=2, routed)           0.861     6.389    PC_0/Slow_Clk0/count_reg_n_0_[28]
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.513 f  PC_0/Slow_Clk0/count[31]_i_8__0/O
                         net (fo=1, routed)           0.335     6.848    PC_0/Slow_Clk0/count[31]_i_8__0_n_0
    SLICE_X56Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.972 f  PC_0/Slow_Clk0/count[31]_i_4__0/O
                         net (fo=3, routed)           0.996     7.968    PC_0/Slow_Clk0/count[31]_i_4__0_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.092 r  PC_0/Slow_Clk0/count[31]_i_1__0/O
                         net (fo=31, routed)          1.208     9.300    PC_0/Slow_Clk0/count[31]_i_1__0_n_0
    SLICE_X57Y25         FDRE                                         r  PC_0/Slow_Clk0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.436    14.777    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  PC_0/Slow_Clk0/count_reg[29]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y25         FDRE (Setup_fdre_C_R)       -0.429    14.573    PC_0/Slow_Clk0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 PC_0/Slow_Clk0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_0/Slow_Clk0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.828ns (19.583%)  route 3.400ns (80.417%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.551     5.072    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  PC_0/Slow_Clk0/count_reg[28]/Q
                         net (fo=2, routed)           0.861     6.389    PC_0/Slow_Clk0/count_reg_n_0_[28]
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.513 f  PC_0/Slow_Clk0/count[31]_i_8__0/O
                         net (fo=1, routed)           0.335     6.848    PC_0/Slow_Clk0/count[31]_i_8__0_n_0
    SLICE_X56Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.972 f  PC_0/Slow_Clk0/count[31]_i_4__0/O
                         net (fo=3, routed)           0.996     7.968    PC_0/Slow_Clk0/count[31]_i_4__0_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.092 r  PC_0/Slow_Clk0/count[31]_i_1__0/O
                         net (fo=31, routed)          1.208     9.300    PC_0/Slow_Clk0/count[31]_i_1__0_n_0
    SLICE_X57Y25         FDRE                                         r  PC_0/Slow_Clk0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.436    14.777    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  PC_0/Slow_Clk0/count_reg[30]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y25         FDRE (Setup_fdre_C_R)       -0.429    14.573    PC_0/Slow_Clk0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 PC_0/Slow_Clk0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_0/Slow_Clk0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.828ns (19.583%)  route 3.400ns (80.417%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.551     5.072    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  PC_0/Slow_Clk0/count_reg[28]/Q
                         net (fo=2, routed)           0.861     6.389    PC_0/Slow_Clk0/count_reg_n_0_[28]
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.513 f  PC_0/Slow_Clk0/count[31]_i_8__0/O
                         net (fo=1, routed)           0.335     6.848    PC_0/Slow_Clk0/count[31]_i_8__0_n_0
    SLICE_X56Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.972 f  PC_0/Slow_Clk0/count[31]_i_4__0/O
                         net (fo=3, routed)           0.996     7.968    PC_0/Slow_Clk0/count[31]_i_4__0_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.092 r  PC_0/Slow_Clk0/count[31]_i_1__0/O
                         net (fo=31, routed)          1.208     9.300    PC_0/Slow_Clk0/count[31]_i_1__0_n_0
    SLICE_X57Y25         FDRE                                         r  PC_0/Slow_Clk0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.436    14.777    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  PC_0/Slow_Clk0/count_reg[31]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y25         FDRE (Setup_fdre_C_R)       -0.429    14.573    PC_0/Slow_Clk0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 RegBank_A/SlowClock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegBank_A/SlowClock/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.431%)  route 3.225ns (79.569%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.559     5.080    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  RegBank_A/SlowClock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RegBank_A/SlowClock/count_reg[4]/Q
                         net (fo=2, routed)           0.833     6.370    RegBank_A/SlowClock/count[4]
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.494 f  RegBank_A/SlowClock/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.088    RegBank_A/SlowClock/count[31]_i_7_n_0
    SLICE_X52Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  RegBank_A/SlowClock/count[31]_i_3/O
                         net (fo=3, routed)           0.973     8.185    RegBank_A/SlowClock/count[31]_i_3_n_0
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.309 r  RegBank_A/SlowClock/count[31]_i_1/O
                         net (fo=31, routed)          0.824     9.133    RegBank_A/SlowClock/count[31]_i_1_n_0
    SLICE_X53Y22         FDRE                                         r  RegBank_A/SlowClock/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.438    14.779    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  RegBank_A/SlowClock/count_reg[13]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    RegBank_A/SlowClock/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 RegBank_A/SlowClock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegBank_A/SlowClock/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.431%)  route 3.225ns (79.569%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.559     5.080    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  RegBank_A/SlowClock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RegBank_A/SlowClock/count_reg[4]/Q
                         net (fo=2, routed)           0.833     6.370    RegBank_A/SlowClock/count[4]
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.494 f  RegBank_A/SlowClock/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.088    RegBank_A/SlowClock/count[31]_i_7_n_0
    SLICE_X52Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  RegBank_A/SlowClock/count[31]_i_3/O
                         net (fo=3, routed)           0.973     8.185    RegBank_A/SlowClock/count[31]_i_3_n_0
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.309 r  RegBank_A/SlowClock/count[31]_i_1/O
                         net (fo=31, routed)          0.824     9.133    RegBank_A/SlowClock/count[31]_i_1_n_0
    SLICE_X53Y22         FDRE                                         r  RegBank_A/SlowClock/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.438    14.779    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  RegBank_A/SlowClock/count_reg[14]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    RegBank_A/SlowClock/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 RegBank_A/SlowClock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegBank_A/SlowClock/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.431%)  route 3.225ns (79.569%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.559     5.080    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  RegBank_A/SlowClock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RegBank_A/SlowClock/count_reg[4]/Q
                         net (fo=2, routed)           0.833     6.370    RegBank_A/SlowClock/count[4]
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.494 f  RegBank_A/SlowClock/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.088    RegBank_A/SlowClock/count[31]_i_7_n_0
    SLICE_X52Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  RegBank_A/SlowClock/count[31]_i_3/O
                         net (fo=3, routed)           0.973     8.185    RegBank_A/SlowClock/count[31]_i_3_n_0
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.309 r  RegBank_A/SlowClock/count[31]_i_1/O
                         net (fo=31, routed)          0.824     9.133    RegBank_A/SlowClock/count[31]_i_1_n_0
    SLICE_X53Y22         FDRE                                         r  RegBank_A/SlowClock/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.438    14.779    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  RegBank_A/SlowClock/count_reg[15]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    RegBank_A/SlowClock/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 RegBank_A/SlowClock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegBank_A/SlowClock/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.431%)  route 3.225ns (79.569%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.559     5.080    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  RegBank_A/SlowClock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  RegBank_A/SlowClock/count_reg[4]/Q
                         net (fo=2, routed)           0.833     6.370    RegBank_A/SlowClock/count[4]
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.494 f  RegBank_A/SlowClock/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.088    RegBank_A/SlowClock/count[31]_i_7_n_0
    SLICE_X52Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  RegBank_A/SlowClock/count[31]_i_3/O
                         net (fo=3, routed)           0.973     8.185    RegBank_A/SlowClock/count[31]_i_3_n_0
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.309 r  RegBank_A/SlowClock/count[31]_i_1/O
                         net (fo=31, routed)          0.824     9.133    RegBank_A/SlowClock/count[31]_i_1_n_0
    SLICE_X53Y22         FDRE                                         r  RegBank_A/SlowClock/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.438    14.779    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  RegBank_A/SlowClock/count_reg[16]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    RegBank_A/SlowClock/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 PC_0/Slow_Clk0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_0/Slow_Clk0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.828ns (20.400%)  route 3.231ns (79.600%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.551     5.072    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  PC_0/Slow_Clk0/count_reg[28]/Q
                         net (fo=2, routed)           0.861     6.389    PC_0/Slow_Clk0/count_reg_n_0_[28]
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.513 f  PC_0/Slow_Clk0/count[31]_i_8__0/O
                         net (fo=1, routed)           0.335     6.848    PC_0/Slow_Clk0/count[31]_i_8__0_n_0
    SLICE_X56Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.972 f  PC_0/Slow_Clk0/count[31]_i_4__0/O
                         net (fo=3, routed)           0.996     7.968    PC_0/Slow_Clk0/count[31]_i_4__0_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.092 r  PC_0/Slow_Clk0/count[31]_i_1__0/O
                         net (fo=31, routed)          1.039     9.131    PC_0/Slow_Clk0/count[31]_i_1__0_n_0
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.436    14.777    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[25]/C
                         clock pessimism              0.295    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X57Y24         FDRE (Setup_fdre_C_R)       -0.429    14.608    PC_0/Slow_Clk0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 PC_0/Slow_Clk0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_0/Slow_Clk0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.828ns (20.400%)  route 3.231ns (79.600%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.551     5.072    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  PC_0/Slow_Clk0/count_reg[28]/Q
                         net (fo=2, routed)           0.861     6.389    PC_0/Slow_Clk0/count_reg_n_0_[28]
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.513 f  PC_0/Slow_Clk0/count[31]_i_8__0/O
                         net (fo=1, routed)           0.335     6.848    PC_0/Slow_Clk0/count[31]_i_8__0_n_0
    SLICE_X56Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.972 f  PC_0/Slow_Clk0/count[31]_i_4__0/O
                         net (fo=3, routed)           0.996     7.968    PC_0/Slow_Clk0/count[31]_i_4__0_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.092 r  PC_0/Slow_Clk0/count[31]_i_1__0/O
                         net (fo=31, routed)          1.039     9.131    PC_0/Slow_Clk0/count[31]_i_1__0_n_0
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.436    14.777    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[26]/C
                         clock pessimism              0.295    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X57Y24         FDRE (Setup_fdre_C_R)       -0.429    14.608    PC_0/Slow_Clk0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 PC_0/Slow_Clk0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_0/Slow_Clk0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.828ns (20.400%)  route 3.231ns (79.600%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.551     5.072    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  PC_0/Slow_Clk0/count_reg[28]/Q
                         net (fo=2, routed)           0.861     6.389    PC_0/Slow_Clk0/count_reg_n_0_[28]
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.513 f  PC_0/Slow_Clk0/count[31]_i_8__0/O
                         net (fo=1, routed)           0.335     6.848    PC_0/Slow_Clk0/count[31]_i_8__0_n_0
    SLICE_X56Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.972 f  PC_0/Slow_Clk0/count[31]_i_4__0/O
                         net (fo=3, routed)           0.996     7.968    PC_0/Slow_Clk0/count[31]_i_4__0_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.092 r  PC_0/Slow_Clk0/count[31]_i_1__0/O
                         net (fo=31, routed)          1.039     9.131    PC_0/Slow_Clk0/count[31]_i_1__0_n_0
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.436    14.777    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[27]/C
                         clock pessimism              0.295    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X57Y24         FDRE (Setup_fdre_C_R)       -0.429    14.608    PC_0/Slow_Clk0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 RegBank_A/SlowClock/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegBank_A/SlowClock/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.558     1.441    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  RegBank_A/SlowClock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  RegBank_A/SlowClock/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.780    RegBank_A/SlowClock/count[0]
    SLICE_X52Y19         LUT1 (Prop_lut1_I0_O)        0.043     1.823 r  RegBank_A/SlowClock/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    RegBank_A/SlowClock/count_0[0]
    SLICE_X52Y19         FDRE                                         r  RegBank_A/SlowClock/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.827     1.954    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  RegBank_A/SlowClock/count_reg[0]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X52Y19         FDRE (Hold_fdre_C_D)         0.133     1.574    RegBank_A/SlowClock/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PC_0/Slow_Clk0/Clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_0/Slow_Clk0/Clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.559     1.442    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  PC_0/Slow_Clk0/Clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  PC_0/Slow_Clk0/Clk_out_reg/Q
                         net (fo=4, routed)           0.175     1.781    PC_0/Slow_Clk0/Q_reg
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  PC_0/Slow_Clk0/Clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    PC_0/Slow_Clk0/Clk_out_i_1__0_n_0
    SLICE_X56Y20         FDRE                                         r  PC_0/Slow_Clk0/Clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.826     1.953    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  PC_0/Slow_Clk0/Clk_out_reg/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y20         FDRE (Hold_fdre_C_D)         0.120     1.562    PC_0/Slow_Clk0/Clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PC_0/Slow_Clk0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_0/Slow_Clk0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.556     1.439    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  PC_0/Slow_Clk0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  PC_0/Slow_Clk0/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.700    PC_0/Slow_Clk0/count_reg_n_0_[24]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  PC_0/Slow_Clk0/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.808    PC_0/Slow_Clk0/count0_carry__4_n_4
    SLICE_X57Y23         FDRE                                         r  PC_0/Slow_Clk0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.822     1.949    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  PC_0/Slow_Clk0/count_reg[24]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.105     1.544    PC_0/Slow_Clk0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 RegBank_A/SlowClock/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegBank_A/SlowClock/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.556     1.439    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  RegBank_A/SlowClock/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  RegBank_A/SlowClock/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.700    RegBank_A/SlowClock/count[16]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  RegBank_A/SlowClock/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.808    RegBank_A/SlowClock/data0[16]
    SLICE_X53Y22         FDRE                                         r  RegBank_A/SlowClock/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.824     1.951    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  RegBank_A/SlowClock/count_reg[16]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    RegBank_A/SlowClock/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 RegBank_A/SlowClock/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegBank_A/SlowClock/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.554     1.437    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  RegBank_A/SlowClock/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  RegBank_A/SlowClock/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.698    RegBank_A/SlowClock/count[20]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  RegBank_A/SlowClock/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.806    RegBank_A/SlowClock/data0[20]
    SLICE_X53Y23         FDRE                                         r  RegBank_A/SlowClock/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.822     1.949    RegBank_A/SlowClock/Clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  RegBank_A/SlowClock/count_reg[20]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    RegBank_A/SlowClock/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PC_0/Slow_Clk0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_0/Slow_Clk0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.559     1.442    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  PC_0/Slow_Clk0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  PC_0/Slow_Clk0/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.703    PC_0/Slow_Clk0/count_reg_n_0_[12]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  PC_0/Slow_Clk0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.811    PC_0/Slow_Clk0/count0_carry__1_n_4
    SLICE_X57Y20         FDRE                                         r  PC_0/Slow_Clk0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.826     1.953    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  PC_0/Slow_Clk0/count_reg[12]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y20         FDRE (Hold_fdre_C_D)         0.105     1.547    PC_0/Slow_Clk0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PC_0/Slow_Clk0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_0/Slow_Clk0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.560     1.443    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  PC_0/Slow_Clk0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  PC_0/Slow_Clk0/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.704    PC_0/Slow_Clk0/count_reg_n_0_[8]
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  PC_0/Slow_Clk0/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.812    PC_0/Slow_Clk0/count0_carry__0_n_4
    SLICE_X57Y19         FDRE                                         r  PC_0/Slow_Clk0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.827     1.954    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  PC_0/Slow_Clk0/count_reg[8]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.105     1.548    PC_0/Slow_Clk0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PC_0/Slow_Clk0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_0/Slow_Clk0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.558     1.441    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  PC_0/Slow_Clk0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  PC_0/Slow_Clk0/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.702    PC_0/Slow_Clk0/count_reg_n_0_[20]
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  PC_0/Slow_Clk0/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.810    PC_0/Slow_Clk0/count0_carry__3_n_4
    SLICE_X57Y22         FDRE                                         r  PC_0/Slow_Clk0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.824     1.951    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  PC_0/Slow_Clk0/count_reg[20]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X57Y22         FDRE (Hold_fdre_C_D)         0.105     1.546    PC_0/Slow_Clk0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PC_0/Slow_Clk0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_0/Slow_Clk0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.555     1.438    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  PC_0/Slow_Clk0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.699    PC_0/Slow_Clk0/count_reg_n_0_[28]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  PC_0/Slow_Clk0/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.807    PC_0/Slow_Clk0/count0_carry__5_n_4
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.821     1.948    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  PC_0/Slow_Clk0/count_reg[28]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.105     1.543    PC_0/Slow_Clk0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PC_0/Slow_Clk0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_0/Slow_Clk0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.561     1.444    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  PC_0/Slow_Clk0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  PC_0/Slow_Clk0/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.705    PC_0/Slow_Clk0/count_reg_n_0_[4]
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  PC_0/Slow_Clk0/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.813    PC_0/Slow_Clk0/count0_carry_n_4
    SLICE_X57Y18         FDRE                                         r  PC_0/Slow_Clk0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.828     1.955    PC_0/Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  PC_0/Slow_Clk0/count_reg[4]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X57Y18         FDRE (Hold_fdre_C_D)         0.105     1.549    PC_0/Slow_Clk0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y20   PC_0/Slow_Clk0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y18   PC_0/Slow_Clk0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20   PC_0/Slow_Clk0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20   PC_0/Slow_Clk0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20   PC_0/Slow_Clk0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   PC_0/Slow_Clk0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   PC_0/Slow_Clk0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   PC_0/Slow_Clk0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   PC_0/Slow_Clk0/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y18   PC_0/Slow_Clk0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   PC_0/Slow_Clk0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   PC_0/Slow_Clk0/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   PC_0/Slow_Clk0/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y18   PC_0/Slow_Clk0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   PC_0/Slow_Clk0/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   PC_0/Slow_Clk0/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   PC_0/Slow_Clk0/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   PC_0/Slow_Clk0/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   PC_0/Slow_Clk0/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   PC_0/Slow_Clk0/clk_status_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   PC_0/Slow_Clk0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   PC_0/Slow_Clk0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   PC_0/Slow_Clk0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   PC_0/Slow_Clk0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   PC_0/Slow_Clk0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   PC_0/Slow_Clk0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   PC_0/Slow_Clk0/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   PC_0/Slow_Clk0/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   PC_0/Slow_Clk0/count_reg[18]/C



