 <html> 
  <head>
    <script type="text/javascript" src="file:///C:\lscc\radiant\2024.1\synpbase\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///C:\lscc\radiant\2024.1\synpbase\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="impl_1-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">proj_1 (impl_1)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#compilerReport1" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#compilerReport10" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#mapperReport21" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#mapperReport22" target="srrFrame" title="">Clock Summary</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#clockReport23" target="srrFrame" title="">Clock Conversion</a>  </li></ul></li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#mapperReport34" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#mapperReport35" target="srrFrame" title="">Compile Point Summary</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#timingReport36" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#performanceSummary37" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#clockRelationships38" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#interfaceInfo39" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#clockReport40" target="srrFrame" title="">Clock: clk_125_in</a>  
<ul  >
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#startingSlack81" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#endingSlack82" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#worstPaths83" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#clockReport44" target="srrFrame" title="">Clock: cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#clockReport48" target="srrFrame" title="">Clock: cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#clockReport52" target="srrFrame" title="">Clock: lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#clockReport56" target="srrFrame" title="">Clock: osc0_ipgen_lscc_osc_400s_40s_40_LAV-AT_LAV-AT-E70ES1|clk_out_o_inferred_clock</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#clockReport60" target="srrFrame" title="">Clock: pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#clockReport64" target="srrFrame" title="">Clock: pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#clockReport68" target="srrFrame" title="">Clock: pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos_o_inferred_clock</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#clockReport72" target="srrFrame" title="">Clock: pll0_ipgen_lscc_pll_Z262_layer0|clkout_testclk_o_inferred_clock</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#clockReport76" target="srrFrame" title="">Clock: soc_golden_gsrd|rgmii_rxc_i</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#clockReport80" target="srrFrame" title="">Clock: System</a>  </li></ul></li></ul></li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_srr.htm#resourceUsage85" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_cck_rpt.tgl" target="srrFrame" title="">Constraint Checker Report (11:52 18-Sep)</a>  
<ul  >
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_cck_rpt.htm#UnconstrainedStartEndPointsCCK86" target="srrFrame" title="">Unconstrained Start/End Points</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_cck_rpt.htm#InapplicableconstraintsCCK87" target="srrFrame" title="">Inapplicable constraints</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_cck_rpt.htm#ApplicableConstraintsWithIssuesCCK88" target="srrFrame" title="">Applicable constraints with issues</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_cck_rpt.htm#ConstraintsWithMatchingWildcardExpressionsCCK89" target="srrFrame" title="">Constraints with matching wildcard expressions</a>  </li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_cck_rpt.htm#LibraryReportCCK90" target="srrFrame" title="">Library Report</a>  </li></ul></li></ul></li>
<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Place and Route -  </b> 
<ul rel="open">
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\soc_golden_gsrd_impl_1_twr.htm" target="srrFrame" title="">Timing Report (11:39 18-Sep)</a>  </li></ul></li>
<li><a href="file:///C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\syntmp\stdout_log.htm" target="srrFrame" title="">Session Log (11:52 18-Sep)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("impl_1-menu")</script>

  </body>
 </html>