{:input (genetic.crossover/dumb-crossover 1734878380 (genetic.representation/genetic-representation "examples/57913.FED53366.blif") (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_9_10_11, \\wire1_:missing_11 , wire2_15, wire25_17, wire26_17);\n  wire \\:missing_edge ;\n  input wire0_9_10_11;\n  wire wire0_9_10_11;\n  wire \\wire11_34_36_:missing ;\n  wire \\wire11_35_:missing ;\n  wire wire11_37;\n  wire wire11_42;\n  wire \\wire11_9_10_:missing ;\n  wire \\wire11_:missing_46 ;\n  wire wire12_13;\n  wire wire18_23;\n  input \\wire1_:missing_11 ;\n  wire \\wire1_:missing_11 ;\n  wire wire20;\n  wire wire21;\n  output wire25_17;\n  wire wire25_17;\n  output wire26_17;\n  wire wire26_17;\n  wire wire29_17;\n  wire \\wire29_:missing ;\n  input wire2_15;\n  wire wire2_15;\n  wire \\wire30_:missing ;\n  wire wire31_39;\n  wire wire31_40;\n  wire wire32_40;\n  wire \\wire32_:missing ;\n  wire \\wire33_17_:missing ;\n  wire wire34_35;\n  wire wire35_41;\n  wire \\wire38_39_:missing_20 ;\n  wire \\wire38_39_:missing_41 ;\n  wire wire38_44;\n  wire \\wire3_17_:missing_21 ;\n  wire \\wire40_:missing_38 ;\n  wire wire47_50;\n  wire wire48;\n  wire wire49;\n  wire wire5_17;\n  wire \\wire5_:missing ;\n  wire wire6_19;\n  wire wire7_17;\n  wire \\wire7_:missing ;\n  wire wire8_22;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_12_14 ;\n  wire \\wire:missing_12_15 ;\n  wire \\wire:missing_13_38 ;\n  wire \\wire:missing_17_24 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_37_50 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 2'h1 >> wire5_17;\n  assign \\wire:missing_edge  = 2'h1 >> wire6_19;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire29_:missing  = 2'h1 >> wire29_17;\n  assign \\wire30_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire31_40 = 2'h1 >> wire31_39;\n  assign \\wire32_:missing  = 2'h1 >> wire32_40;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire33_17_:missing ;\n  assign wire34_35 = 4'h6 >> { \\wire:missing_edge , \\wire11_34_36_:missing  };\n  assign wire35_41 = 4'h6 >> { \\wire11_35_:missing , wire34_35 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire11_34_36_:missing  };\n  assign \\wire7_:missing  = 2'h1 >> wire7_17;\n  assign \\wire:missing_37_50  = 4'h8 >> { \\wire:missing_edge , wire11_37 };\n  assign \\wire:missing_13_38  = 4'h6 >> { \\wire38_39_:missing_20 , \\wire38_39_:missing_41  };\n  assign wire31_39 = 4'h8 >> { \\wire38_39_:missing_20 , \\wire38_39_:missing_41  };\n  assign wire32_40 = 4'h6 >> { wire31_40, \\wire40_:missing_38  };\n  assign wire8_22 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire9_:missing  = 4'h6 >> { \\wire11_9_10_:missing , wire0_9_10_11 };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire11_9_10_:missing , wire0_9_10_11 };\n  assign \\wire11_9_10_:missing  = 4'h8 >> { \\wire1_:missing_11 , wire0_9_10_11 };\n  assign wire12_13 = 4'h8 >> { \\wire:missing_12_15 , \\wire:missing_12_14  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_13_38 , wire12_13 };\n  assign \\wire3_17_:missing_21  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire47_50 = \\wire:missing_37_50 ;\n  assign wire49 = \\wire:missing_edge ;\n  assign wire48 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire47_50;\n  assign \\wire:missing_edge  = \\wire11_:missing_46 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_44  = wire38_44;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire11_42;\n  assign \\wire38_39_:missing_41  = wire35_41;\n  assign \\wire:missing_edge  = \\wire:missing_17_24 ;\n  assign wire18_23 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire8_22;\n  assign wire21 = \\wire3_17_:missing_21 ;\n  assign wire20 = \\wire:missing_edge ;\n  assign wire6_19 = \\wire:missing_edge ;\n  assign \\wire:missing_18  = wire18_23;\n  assign \\wire:missing_17_24  = \\wire3_17_:missing_21 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_12_15  = wire2_15;\n  assign \\wire:missing_12_14  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:3.1-106.10\" *)\nmodule postsynth(wire0_9_10_11, \\wire1_:missing_11 , wire2_15, wire25_17, wire26_17);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:5.9-5.22\" *)\n  input wire0_9_10_11;\n  wire wire0_9_10_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:10.8-10.17\" *)\n  wire wire11_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:12.8-12.27\" *)\n  wire \\wire11_:missing_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:14.8-14.17\" *)\n  wire wire18_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:15.9-15.27\" *)\n  input \\wire1_:missing_11 ;\n  wire \\wire1_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:17.8-17.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:18.8-18.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:19.10-19.19\" *)\n  output wire25_17;\n  wire wire25_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:21.10-21.19\" *)\n  output wire26_17;\n  wire wire26_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:25.9-25.17\" *)\n  input wire2_15;\n  wire wire2_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:27.8-27.24\" *)\n  wire \\wire30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:38.8-38.29\" *)\n  wire \\wire3_17_:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:40.8-40.17\" *)\n  wire wire47_50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:41.8-41.14\" *)\n  wire wire48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:42.8-42.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:45.8-45.16\" *)\n  wire wire6_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:48.8-48.16\" *)\n  wire wire8_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:51.8-51.27\" *)\n  wire \\wire:missing_12_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:52.8-52.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_12_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:54.8-54.27\" *)\n  wire \\wire:missing_17_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:55.8-55.24\" *)\n  wire \\wire:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:56.8-56.27\" *)\n  wire \\wire:missing_37_50 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/96B0EE09.v:58.8-58.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_42 = 1'h0;\n  assign \\wire11_:missing_46  = 1'h0;\n  assign wire18_23 = 1'h0;\n  assign wire20 = 1'h0;\n  assign wire21 = 1'h1;\n  assign wire25_17 = 1'hx;\n  assign wire26_17 = 1'hx;\n  assign \\wire30_:missing  = 1'h1;\n  assign \\wire3_17_:missing_21  = 1'h1;\n  assign wire47_50 = 1'h0;\n  assign wire48 = 1'h0;\n  assign wire49 = 1'h0;\n  assign wire6_19 = 1'h0;\n  assign wire8_22 = 1'h0;\n  assign \\wire:missing_12_14  = 1'h0;\n  assign \\wire:missing_12_15  = wire2_15;\n  assign \\wire:missing_17_24  = 1'h0;\n  assign \\wire:missing_18  = 1'h0;\n  assign \\wire:missing_37_50  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:38:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c/src/top.v'.\nSBY  1:38:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] Copy '/tmp/fuzzmount2DDF5D8C/96B0EE09.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c/src/96B0EE09.v'.\nSBY  1:38:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] Copy '/tmp/fuzzmount2DDF5D8C/96B0EE09.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c/src/96B0EE09.post.v'.\nSBY  1:38:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] engine_0: abc pdr\nSBY  1:38:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:38:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] base: Warning: Wire presynth.\\wire26_17 is used but has no driver.\nSBY  1:38:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] base: Warning: Wire presynth.\\wire25_17 is used but has no driver.\nSBY  1:38:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] base: finished (returncode=0)\nSBY  1:38:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] aig: Warning: Wire presynth.\\wire26_17 is used but has no driver.\nSBY  1:38:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] aig: Warning: Wire presynth.\\wire25_17 is used but has no driver.\nSBY  1:38:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] aig: finished (returncode=0)\nSBY  1:38:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:38:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:38:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] engine_0: Warning: The network has no constraints.\nSBY  1:38:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:38:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] engine_0: finished (returncode=0)\nSBY  1:38:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] engine_0: Status returned by engine: FAIL\nSBY  1:38:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:38:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:38:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:38:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c'.\nSBY  1:38:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5mvix23c] DONE (FAIL, rc=2)\n", :err ""}}}