###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-05.ucsd.edu)
#  Generated on:      Sat Mar  8 16:42:16 2025
#  Design:            sram_w8
#  Command:           report_timing -max_paths 10 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory0_reg_31_/CP 
Endpoint:   memory0_reg_31_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.166
- Setup                         0.126
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.040
- Arrival Time                  1.802
= Slack Time                    0.238
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] v       |        |       |   0.200 |    0.438 | 
     | U728            | A3 v -> ZN ^ | NR3D0  | 0.063 |   0.262 |    0.500 | 
     | FE_OFC8_n916    | I ^ -> Z ^   | CKBD3  | 0.286 |   0.549 |    0.786 | 
     | FE_OFC9_n916    | I ^ -> Z ^   | CKBD3  | 0.343 |   0.892 |    1.130 | 
     | U729            | A1 ^ -> ZN ^ | INR2D0 | 0.316 |   1.208 |    1.445 | 
     | FE_OFC26_N212   | I ^ -> Z ^   | CKBD6  | 0.267 |   1.474 |    1.712 | 
     | FE_OFC27_N212   | I ^ -> Z ^   | CKBD4  | 0.297 |   1.771 |    2.009 | 
     | memory0_reg_31_ | E ^          | EDFQD1 | 0.031 |   1.802 |    2.040 | 
     +----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory0_reg_66_/CP 
Endpoint:   memory0_reg_66_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.166
- Setup                         0.126
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.040
- Arrival Time                  1.802
= Slack Time                    0.238
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] v       |        |       |   0.200 |    0.438 | 
     | U728            | A3 v -> ZN ^ | NR3D0  | 0.063 |   0.263 |    0.500 | 
     | FE_OFC8_n916    | I ^ -> Z ^   | CKBD3  | 0.286 |   0.549 |    0.787 | 
     | FE_OFC9_n916    | I ^ -> Z ^   | CKBD3  | 0.343 |   0.892 |    1.130 | 
     | U729            | A1 ^ -> ZN ^ | INR2D0 | 0.316 |   1.208 |    1.445 | 
     | FE_OFC26_N212   | I ^ -> Z ^   | CKBD6  | 0.267 |   1.475 |    1.712 | 
     | FE_OFC27_N212   | I ^ -> Z ^   | CKBD4  | 0.297 |   1.771 |    2.009 | 
     | memory0_reg_66_ | E ^          | EDFQD1 | 0.031 |   1.802 |    2.040 | 
     +----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory0_reg_68_/CP 
Endpoint:   memory0_reg_68_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.166
- Setup                         0.126
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.040
- Arrival Time                  1.802
= Slack Time                    0.238
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] v       |        |       |   0.200 |    0.438 | 
     | U728            | A3 v -> ZN ^ | NR3D0  | 0.063 |   0.262 |    0.500 | 
     | FE_OFC8_n916    | I ^ -> Z ^   | CKBD3  | 0.286 |   0.549 |    0.787 | 
     | FE_OFC9_n916    | I ^ -> Z ^   | CKBD3  | 0.343 |   0.892 |    1.130 | 
     | U729            | A1 ^ -> ZN ^ | INR2D0 | 0.316 |   1.208 |    1.446 | 
     | FE_OFC26_N212   | I ^ -> Z ^   | CKBD6  | 0.267 |   1.474 |    1.712 | 
     | FE_OFC27_N212   | I ^ -> Z ^   | CKBD4  | 0.297 |   1.771 |    2.009 | 
     | memory0_reg_68_ | E ^          | EDFQD1 | 0.031 |   1.802 |    2.040 | 
     +----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory0_reg_75_/CP 
Endpoint:   memory0_reg_75_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.166
- Setup                         0.126
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.040
- Arrival Time                  1.802
= Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] v       |        |       |   0.200 |    0.439 | 
     | U728            | A3 v -> ZN ^ | NR3D0  | 0.063 |   0.262 |    0.501 | 
     | FE_OFC8_n916    | I ^ -> Z ^   | CKBD3  | 0.286 |   0.549 |    0.787 | 
     | FE_OFC9_n916    | I ^ -> Z ^   | CKBD3  | 0.343 |   0.892 |    1.131 | 
     | U729            | A1 ^ -> ZN ^ | INR2D0 | 0.316 |   1.208 |    1.446 | 
     | FE_OFC26_N212   | I ^ -> Z ^   | CKBD6  | 0.267 |   1.474 |    1.713 | 
     | FE_OFC27_N212   | I ^ -> Z ^   | CKBD4  | 0.297 |   1.771 |    2.010 | 
     | memory0_reg_75_ | E ^          | EDFQD1 | 0.031 |   1.802 |    2.040 | 
     +----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory0_reg_76_/CP 
Endpoint:   memory0_reg_76_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.166
- Setup                         0.126
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.040
- Arrival Time                  1.802
= Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] v       |        |       |   0.200 |    0.439 | 
     | U728            | A3 v -> ZN ^ | NR3D0  | 0.063 |   0.262 |    0.501 | 
     | FE_OFC8_n916    | I ^ -> Z ^   | CKBD3  | 0.286 |   0.549 |    0.787 | 
     | FE_OFC9_n916    | I ^ -> Z ^   | CKBD3  | 0.343 |   0.892 |    1.131 | 
     | U729            | A1 ^ -> ZN ^ | INR2D0 | 0.316 |   1.208 |    1.446 | 
     | FE_OFC26_N212   | I ^ -> Z ^   | CKBD6  | 0.267 |   1.474 |    1.713 | 
     | FE_OFC27_N212   | I ^ -> Z ^   | CKBD4  | 0.297 |   1.771 |    2.010 | 
     | memory0_reg_76_ | E ^          | EDFQD1 | 0.031 |   1.802 |    2.040 | 
     +----------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin memory0_reg_17_/CP 
Endpoint:   memory0_reg_17_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.161
- Setup                         0.128
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.033
- Arrival Time                  1.793
= Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] v       |        |       |   0.200 |    0.441 | 
     | U728            | A3 v -> ZN ^ | NR3D0  | 0.063 |   0.263 |    0.503 | 
     | FE_OFC8_n916    | I ^ -> Z ^   | CKBD3  | 0.286 |   0.549 |    0.790 | 
     | FE_OFC9_n916    | I ^ -> Z ^   | CKBD3  | 0.343 |   0.892 |    1.133 | 
     | U729            | A1 ^ -> ZN ^ | INR2D0 | 0.316 |   1.208 |    1.448 | 
     | FE_OFC26_N212   | I ^ -> Z ^   | CKBD6  | 0.267 |   1.475 |    1.715 | 
     | FE_OFC27_N212   | I ^ -> Z ^   | CKBD4  | 0.297 |   1.771 |    2.012 | 
     | memory0_reg_17_ | E ^          | EDFQD1 | 0.022 |   1.793 |    2.033 | 
     +----------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin memory0_reg_12_/CP 
Endpoint:   memory0_reg_12_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.168
- Setup                         0.124
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.044
- Arrival Time                  1.803
= Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] v       |        |       |   0.200 |    0.441 | 
     | U728            | A3 v -> ZN ^ | NR3D0  | 0.063 |   0.263 |    0.504 | 
     | FE_OFC8_n916    | I ^ -> Z ^   | CKBD3  | 0.286 |   0.549 |    0.790 | 
     | FE_OFC9_n916    | I ^ -> Z ^   | CKBD3  | 0.343 |   0.892 |    1.133 | 
     | U729            | A1 ^ -> ZN ^ | INR2D0 | 0.316 |   1.208 |    1.449 | 
     | FE_OFC26_N212   | I ^ -> Z ^   | CKBD6  | 0.267 |   1.475 |    1.716 | 
     | FE_OFC27_N212   | I ^ -> Z ^   | CKBD4  | 0.297 |   1.771 |    2.012 | 
     | memory0_reg_12_ | E ^          | EDFQD1 | 0.031 |   1.803 |    2.044 | 
     +----------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin memory0_reg_6_/CP 
Endpoint:   memory0_reg_6_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]             (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.162
- Setup                         0.128
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.034
- Arrival Time                  1.793
= Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                |              |        |       |  Time   |   Time   | 
     |----------------+--------------+--------+-------+---------+----------| 
     |                | A[0] v       |        |       |   0.200 |    0.442 | 
     | U728           | A3 v -> ZN ^ | NR3D0  | 0.063 |   0.262 |    0.504 | 
     | FE_OFC8_n916   | I ^ -> Z ^   | CKBD3  | 0.286 |   0.549 |    0.790 | 
     | FE_OFC9_n916   | I ^ -> Z ^   | CKBD3  | 0.343 |   0.892 |    1.134 | 
     | U729           | A1 ^ -> ZN ^ | INR2D0 | 0.316 |   1.208 |    1.449 | 
     | FE_OFC26_N212  | I ^ -> Z ^   | CKBD6  | 0.267 |   1.474 |    1.716 | 
     | FE_OFC27_N212  | I ^ -> Z ^   | CKBD4  | 0.297 |   1.771 |    2.013 | 
     | memory0_reg_6_ | E ^          | EDFQD1 | 0.022 |   1.793 |    2.034 | 
     +---------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin memory0_reg_30_/CP 
Endpoint:   memory0_reg_30_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.169
- Setup                         0.124
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.045
- Arrival Time                  1.803
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] v       |        |       |   0.200 |    0.443 | 
     | U728            | A3 v -> ZN ^ | NR3D0  | 0.063 |   0.263 |    0.505 | 
     | FE_OFC8_n916    | I ^ -> Z ^   | CKBD3  | 0.286 |   0.549 |    0.791 | 
     | FE_OFC9_n916    | I ^ -> Z ^   | CKBD3  | 0.343 |   0.892 |    1.135 | 
     | U729            | A1 ^ -> ZN ^ | INR2D0 | 0.316 |   1.208 |    1.450 | 
     | FE_OFC26_N212   | I ^ -> Z ^   | CKBD6  | 0.267 |   1.475 |    1.717 | 
     | FE_OFC27_N212   | I ^ -> Z ^   | CKBD4  | 0.297 |   1.771 |    2.014 | 
     | memory0_reg_30_ | E ^          | EDFQD1 | 0.031 |   1.803 |    2.045 | 
     +----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin memory0_reg_25_/CP 
Endpoint:   memory0_reg_25_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.169
- Setup                         0.124
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.045
- Arrival Time                  1.803
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] v       |        |       |   0.200 |    0.443 | 
     | U728            | A3 v -> ZN ^ | NR3D0  | 0.063 |   0.262 |    0.505 | 
     | FE_OFC8_n916    | I ^ -> Z ^   | CKBD3  | 0.286 |   0.549 |    0.792 | 
     | FE_OFC9_n916    | I ^ -> Z ^   | CKBD3  | 0.343 |   0.892 |    1.135 | 
     | U729            | A1 ^ -> ZN ^ | INR2D0 | 0.316 |   1.208 |    1.450 | 
     | FE_OFC26_N212   | I ^ -> Z ^   | CKBD6  | 0.267 |   1.474 |    1.717 | 
     | FE_OFC27_N212   | I ^ -> Z ^   | CKBD4  | 0.297 |   1.771 |    2.014 | 
     | memory0_reg_25_ | E ^          | EDFQD1 | 0.031 |   1.803 |    2.045 | 
     +----------------------------------------------------------------------+ 

