---
id: IEEE1212-1991
title:
- content: IEEE Standard Control and Status Register (CSR) Architecture for Microcomputer
    Buses
  format: text/plain
  type: main
link:
- content: https://ieeexplore.ieee.org/document/182896
  type: src
type: standard
docid:
- id: IEEE 1212-1991
  type: IEEE
  primary: true
- id: IEEE 1212â„¢-1991
  type: IEEE
  scope: trademark
  primary: true
- id: 978-0-7381-4336-1
  type: ISBN
- id: 10.1109/IEEESTD.1992.106981
  type: DOI
docnumber: IEEE 1212-1991
date:
- type: created
  value: '1992'
- type: published
  value: '2019-04-05'
- type: issued
  value: '1991-12-05'
contributor:
- organization:
    name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
    contact:
    - address:
        city: New York
        country: USA
  role:
  - publisher
revdate: '2019-04-05'
language:
- en
script:
- Latn
abstract:
- content: Superseded by IEEE Std 1212-2001 A common bus architecture (which includes
    functional components&#8212;modules, nodes, and units&#8212;and their address
    space, transaction set, CSRs, and configuration information) suitable for both
    parallel and serial buses is provided in this standard. Bus bridges are enabled
    by the architecture, but their details are beyond its scope. Configuration information
    is self-administered by vendors and organizations based upon IEEE Registration
    Authority company_id.
  language:
  - en
  script:
  - Latn
  format: text/plain
docstatus:
  stage:
    value: Superseded
copyright:
- owner:
  - name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
  from: '1992'
relation:
- type: obsoletedBy
  bibitem:
    id: IEEE1212-2001
    docid:
    - id: IEEE 1212-2001
      type: IEEE
      primary: true
    formattedref:
      content: IEEE 1212-2001
      format: text/plain
fetched: '2022-10-02'
keyword:
- content: Standards
- content: Data buses
- content: CSR
- content: architecture
- content: bus
- content: standard
- content: interoperability
- content: microprocessors
- content: node
- content: registers
- content: sets
editorialgroup:
  committee:
  - Microprocessor Standards Committee of the IEEE Computer Society
ics:
- code: '35.200'
  text: Interface and interconnection equipment
