Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Wed Oct 24 11:52:10 2018
| Host             : tj-mac running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file unity_excercise_design_1_wrapper_power_routed.rpt -pb unity_excercise_design_1_wrapper_power_summary_routed.pb -rpx unity_excercise_design_1_wrapper_power_routed.rpx
| Design           : unity_excercise_design_1_wrapper
| Device           : xc7z010clg225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.891        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.782        |
| Device Static (W)        | 0.109        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 74.7         |
| Junction Temperature (C) | 35.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |        7 |       --- |             --- |
| Slice Logic              |     0.003 |     3263 |       --- |             --- |
|   LUT as Logic           |     0.003 |     1519 |     17600 |            8.63 |
|   Register               |    <0.001 |     1020 |     35200 |            2.90 |
|   CARRY4                 |    <0.001 |       39 |      4400 |            0.89 |
|   LUT as Distributed RAM |    <0.001 |       68 |      6000 |            1.13 |
|   F7/F8 Muxes            |    <0.001 |        6 |     17600 |            0.03 |
|   LUT as Shift Register  |    <0.001 |       47 |      6000 |            0.78 |
|   Others                 |     0.000 |      229 |       --- |             --- |
| Signals                  |     0.003 |     2498 |       --- |             --- |
| Block RAM                |     0.002 |        1 |        60 |            1.67 |
| MMCM                     |     0.117 |        1 |         2 |           50.00 |
| I/O                      |     0.007 |        7 |        54 |           12.96 |
| PS7                      |     0.646 |        1 |       --- |             --- |
| Static Power             |     0.109 |          |           |                 |
| Total                    |     0.891 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.012 |      0.005 |
| Vccaux    |       1.800 |     0.071 |       0.065 |      0.007 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.631 |       0.609 |      0.022 |
| Vccpaux   |       1.800 |     0.011 |       0.001 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                      | Constraint (ns) |
+------------+-----------------------------------------------------------------------------+-----------------+
| CLKFBIN    | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/CLKFBIN              |             5.0 |
| clk_fpga_0 | unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_fpga_1 | unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             5.0 |
| clk_uart   | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart             |            10.4 |
| unity_clk  | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk            |            20.0 |
+------------+-----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| unity_excercise_design_1_wrapper                                            |     0.782 |
|   unity_excercise_design_1_i                                                |     0.775 |
|     axi_uartlite_0                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         UARTLITE_CORE_I                                                     |    <0.001 |
|           BAUD_RATE_I                                                       |    <0.001 |
|           UARTLITE_RX_I                                                     |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
|           UARTLITE_TX_I                                                     |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
|     pl_top_0                                                                |     0.125 |
|       U0                                                                    |     0.125 |
|         BLINK                                                               |     0.001 |
|         UNITY_TOP                                                           |     0.124 |
|           UNITY                                                             |     0.124 |
|             uart_wb_link_inst                                               |     0.006 |
|               uart_gab_link_inst                                            |     0.006 |
|                 gab_link_al_fsm_inst                                        |     0.003 |
|                   SUB_GEN.subscription_manager_inst                         |    <0.001 |
|                     SG_GEN[0].sg                                            |    <0.001 |
|                       ram_reg_0_15_0_0                                      |    <0.001 |
|                       ram_reg_0_15_1_1                                      |    <0.001 |
|                       ram_reg_0_15_2_2                                      |    <0.001 |
|                       ram_reg_0_15_3_3                                      |    <0.001 |
|                       ram_reg_0_15_4_4                                      |    <0.001 |
|                       ram_reg_0_15_5_5                                      |    <0.001 |
|                     SG_GEN[1].sg                                            |    <0.001 |
|                       ram_reg_0_15_0_0                                      |    <0.001 |
|                       ram_reg_0_15_1_1                                      |    <0.001 |
|                       ram_reg_0_15_2_2                                      |    <0.001 |
|                       ram_reg_0_15_3_3                                      |    <0.001 |
|                       ram_reg_0_15_4_4                                      |    <0.001 |
|                       ram_reg_0_15_5_5                                      |    <0.001 |
|                     synct_strobe_gen_inst                                   |    <0.001 |
|                 uart_gab_link_dl_inst                                       |     0.002 |
|                   FULL_DL_RX_GEN.dual_rxfifo_mux_inst                       |    <0.001 |
|                     fifo_1_inst                                             |    <0.001 |
|                       fifo_ctrl_inst                                        |    <0.001 |
|                         read_ctrl                                           |    <0.001 |
|                         write_ctrl                                          |    <0.001 |
|                       regfile                                               |    <0.001 |
|                         RAM_reg_0_63_0_2                                    |    <0.001 |
|                         RAM_reg_0_63_3_5                                    |    <0.001 |
|                         RAM_reg_0_63_6_8                                    |    <0.001 |
|                     fifo_2_inst                                             |    <0.001 |
|                       fifo_ctrl_inst                                        |    <0.001 |
|                         read_ctrl                                           |    <0.001 |
|                         write_ctrl                                          |    <0.001 |
|                       regfile                                               |    <0.001 |
|                         RAM_reg_0_63_0_2                                    |    <0.001 |
|                         RAM_reg_0_63_3_5                                    |    <0.001 |
|                         RAM_reg_0_63_6_8                                    |    <0.001 |
|                   FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst               |    <0.001 |
|                     CHECKSUM_CRC_GEN.checksum_crc8                          |    <0.001 |
|                   FULL_DL_TX_GEN.txfifo_a_inst                              |    <0.001 |
|                     fifo_ctrl_inst                                          |    <0.001 |
|                       read_ctrl                                             |    <0.001 |
|                       write_ctrl                                            |    <0.001 |
|                     regfile                                                 |    <0.001 |
|                       RAM_reg_0_15_0_5                                      |    <0.001 |
|                       RAM_reg_0_15_6_8                                      |    <0.001 |
|                   FULL_DL_TX_GEN.txfifo_b_inst                              |    <0.001 |
|                     fifo_ctrl_inst                                          |    <0.001 |
|                       read_ctrl                                             |    <0.001 |
|                       write_ctrl                                            |    <0.001 |
|                     regfile                                                 |    <0.001 |
|                       RAM_reg_0_3_0_5                                       |    <0.001 |
|                       RAM_reg_0_3_6_7                                       |    <0.001 |
|                   uart_gab_link_dl_ascii_dec_inst                           |    <0.001 |
|                   uart_gab_link_dl_ascii_enc_inst                           |    <0.001 |
|                   uart_gab_link_dl_tx_fsm_inst                              |    <0.001 |
|                     CHECKSUM_CRC_GEN.checksum_crc8                          |    <0.001 |
|                 uart_inst                                                   |     0.001 |
|                   baudrate_gen_inst                                         |    <0.001 |
|                   rx_fifo_inst                                              |    <0.001 |
|                     fifo_ctrl_inst                                          |    <0.001 |
|                       read_ctrl                                             |    <0.001 |
|                       synchdepth_2p.sync_r_ptr                              |    <0.001 |
|                       synchdepth_2p.sync_w_ptr                              |    <0.001 |
|                       write_ctrl                                            |    <0.001 |
|                     regfile                                                 |    <0.001 |
|                       RAM_reg_0_3_0_5                                       |    <0.001 |
|                       RAM_reg_0_3_6_7                                       |    <0.001 |
|                   tx_fifo_inst                                              |    <0.001 |
|                     fifo_ctrl_inst                                          |    <0.001 |
|                       read_ctrl                                             |    <0.001 |
|                       synchdepth_2p.sync_r_ptr                              |    <0.001 |
|                       synchdepth_2p.sync_w_ptr                              |    <0.001 |
|                       write_ctrl                                            |    <0.001 |
|                     regfile                                                 |    <0.001 |
|                       RAM_reg_0_3_0_5                                       |    <0.001 |
|                       RAM_reg_0_3_6_7                                       |    <0.001 |
|                   uart_rx_inst                                              |    <0.001 |
|                   uart_tx_inst                                              |    <0.001 |
|               wb_mst_ctrl_inst                                              |    <0.001 |
|             wb_mem_inst                                                     |     0.002 |
|               ram_rwrw_inst                                                 |     0.002 |
|               wb_slv_mem_ctrl_inst                                          |    <0.001 |
|     processing_system7_0                                                    |     0.647 |
|       inst                                                                  |     0.647 |
|     ps7_0_axi_periph                                                        |     0.002 |
|       s00_couplers                                                          |     0.002 |
|         auto_pc                                                             |     0.002 |
|           inst                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.002 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |    <0.001 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|     rst_ps7_0_50M                                                           |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


