/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [21:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  reg [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~celloutsig_0_17z[18];
  assign celloutsig_0_7z = ~celloutsig_0_2z;
  assign celloutsig_1_9z = celloutsig_1_8z >= { celloutsig_1_7z[4:2], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_8z[3:1], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_1z } >= { celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z } >= { celloutsig_0_0z[2:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_10z[12], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z } >= in_data[78:54];
  assign celloutsig_0_12z = { celloutsig_0_10z[8:0], celloutsig_0_11z } >= { celloutsig_0_0z[3:0], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_6z = { in_data[143], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z } <= { celloutsig_1_2z[1], celloutsig_1_2z };
  assign celloutsig_0_4z = in_data[56:29] <= { in_data[87:61], celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_13z[2], celloutsig_0_0z, celloutsig_0_5z } <= { celloutsig_0_10z[9:4], celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[24:6], celloutsig_0_1z } <= { in_data[45:36], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[135:132] && in_data[173:170];
  assign celloutsig_1_5z = ! { in_data[175:171], celloutsig_1_2z };
  assign celloutsig_0_5z = ! { celloutsig_0_0z[3:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_1z = ! { in_data[66:63], celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[156:152] | { in_data[160], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z } | { celloutsig_1_2z[4:1], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[101:98] | { celloutsig_1_7z[2:0], celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[160], celloutsig_1_6z, celloutsig_1_6z } | { celloutsig_1_17z[3:2], celloutsig_1_18z };
  assign celloutsig_0_10z = { in_data[16:12], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_8z } | { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_8z } | { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_33z = celloutsig_0_13z[2] & celloutsig_0_1z;
  assign celloutsig_1_1z = in_data[188] & celloutsig_1_0z;
  assign celloutsig_1_3z = celloutsig_1_2z[3] & in_data[174];
  assign celloutsig_0_6z = celloutsig_0_0z[3] & in_data[42];
  assign celloutsig_1_10z = { celloutsig_1_2z[1], celloutsig_1_5z, celloutsig_1_1z } - { celloutsig_1_7z[3], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_9z = ~((celloutsig_0_1z & celloutsig_0_0z[4]) | celloutsig_0_7z);
  assign celloutsig_0_15z = ~((celloutsig_0_9z & celloutsig_0_5z) | celloutsig_0_12z);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_0z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[47:43];
  always_latch
    if (!clkin_data[64]) celloutsig_1_17z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_17z = in_data[178:175];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_17z = 22'h000000;
    else if (clkin_data[0]) celloutsig_0_17z = { celloutsig_0_10z[7:0], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_3z = ~((in_data[76] & celloutsig_0_2z) | (celloutsig_0_1z & celloutsig_0_2z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & in_data[96]) | (celloutsig_1_2z[3] & celloutsig_1_3z));
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
