Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr  4 16:31:47 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_reactionTimer_methodology_drc_routed.rpt -pb TOP_reactionTimer_methodology_drc_routed.pb -rpx TOP_reactionTimer_methodology_drc_routed.rpx
| Design       : TOP_reactionTimer
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on in_enable relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on in_reset relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on out_vgaB[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on out_vgaB[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on out_vgaB[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on out_vgaB[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on out_vgaG[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on out_vgaG[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on out_vgaG[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on out_vgaG[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on out_vgaHs relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on out_vgaR[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on out_vgaR[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on out_vgaR[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on out_vgaR[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on out_vgaVs relative to clock(s) CLK100MHZ
Related violations: <none>


