<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2016.05.18.13:46:37"
 outputDirectory="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5AGXFB3H4F35C4"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="4_H4"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_CONTROL_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_CONTROL_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_CONTROL_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_ENET_BASE_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_ENET_BASE_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_ENET_BASE_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_100" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_100_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_125_control" kind="clock" start="0">
   <property name="clockRate" value="125000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_125_control_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_125_enet_base_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="clk_125_enet_base_in_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="clk_50" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_50_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="mm_bridge_0_s0" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="524288" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_50" />
   <property name="associatedReset" value="reset_50" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="4" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="mm_bridge_0_s0_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="mm_bridge_0_s0_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="mm_bridge_0_s0_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="mm_bridge_0_s0_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
   <port
       name="mm_bridge_0_s0_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="mm_bridge_0_s0_address"
       direction="input"
       role="address"
       width="19" />
   <port name="mm_bridge_0_s0_write" direction="input" role="write" width="1" />
   <port name="mm_bridge_0_s0_read" direction="input" role="read" width="1" />
   <port
       name="mm_bridge_0_s0_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="mm_bridge_0_s0_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="reset_100" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_100_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="reset_125_control" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="reset_125_control_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="reset_50" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_50_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="tse_sgdma_rx_csr_irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="tse_w_sfp.mm_bridge_0_s0" />
   <property name="associatedClock" value="clk_100" />
   <property name="associatedReset" value="reset_50" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="tse_sgdma_rx_csr_irq_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface name="tse_sgdma_rx_m_write" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_100" />
   <property name="associatedReset" value="reset_50" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="true" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="writeWaitTime" value="0" />
   <port
       name="tse_sgdma_rx_m_write_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="tse_sgdma_rx_m_write_address"
       direction="output"
       role="address"
       width="32" />
   <port
       name="tse_sgdma_rx_m_write_write"
       direction="output"
       role="write"
       width="1" />
   <port
       name="tse_sgdma_rx_m_write_writedata"
       direction="output"
       role="writedata"
       width="32" />
   <port
       name="tse_sgdma_rx_m_write_byteenable"
       direction="output"
       role="byteenable"
       width="4" />
  </interface>
  <interface name="tse_sgdma_tx_csr_irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="tse_w_sfp.mm_bridge_0_s0" />
   <property name="associatedClock" value="clk_100" />
   <property name="associatedReset" value="reset_50" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="tse_sgdma_tx_csr_irq_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface name="tse_sgdma_tx_m_read" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_100" />
   <property name="associatedReset" value="reset_50" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="writeWaitTime" value="0" />
   <port
       name="tse_sgdma_tx_m_read_readdata"
       direction="input"
       role="readdata"
       width="32" />
   <port
       name="tse_sgdma_tx_m_read_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="tse_sgdma_tx_m_read_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="tse_sgdma_tx_m_read_address"
       direction="output"
       role="address"
       width="32" />
   <port
       name="tse_sgdma_tx_m_read_read"
       direction="output"
       role="read"
       width="1" />
  </interface>
  <interface name="tse_sgdma_tx_out" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk_100" />
   <property name="associatedReset" value="reset_50" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port
       name="tse_sgdma_tx_out_data"
       direction="output"
       role="data"
       width="32" />
   <port
       name="tse_sgdma_tx_out_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="tse_sgdma_tx_out_ready"
       direction="input"
       role="ready"
       width="1" />
   <port
       name="tse_sgdma_tx_out_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port
       name="tse_sgdma_tx_out_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="tse_sgdma_tx_out_empty"
       direction="output"
       role="empty"
       width="2" />
  </interface>
  <interface name="tse_tse_mac_mac_mdio_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tse_tse_mac_mac_mdio_connection_mdc"
       direction="output"
       role="mdc"
       width="1" />
   <port
       name="tse_tse_mac_mac_mdio_connection_mdio_in"
       direction="input"
       role="mdio_in"
       width="1" />
   <port
       name="tse_tse_mac_mac_mdio_connection_mdio_out"
       direction="output"
       role="mdio_out"
       width="1" />
   <port
       name="tse_tse_mac_mac_mdio_connection_mdio_oen"
       direction="output"
       role="mdio_oen"
       width="1" />
  </interface>
  <interface name="tse_tse_mac_mac_misc_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tse_tse_mac_mac_misc_connection_xon_gen"
       direction="input"
       role="xon_gen"
       width="1" />
   <port
       name="tse_tse_mac_mac_misc_connection_xoff_gen"
       direction="input"
       role="xoff_gen"
       width="1" />
   <port
       name="tse_tse_mac_mac_misc_connection_ff_tx_crc_fwd"
       direction="input"
       role="ff_tx_crc_fwd"
       width="1" />
   <port
       name="tse_tse_mac_mac_misc_connection_ff_tx_septy"
       direction="output"
       role="ff_tx_septy"
       width="1" />
   <port
       name="tse_tse_mac_mac_misc_connection_tx_ff_uflow"
       direction="output"
       role="tx_ff_uflow"
       width="1" />
   <port
       name="tse_tse_mac_mac_misc_connection_ff_tx_a_full"
       direction="output"
       role="ff_tx_a_full"
       width="1" />
   <port
       name="tse_tse_mac_mac_misc_connection_ff_tx_a_empty"
       direction="output"
       role="ff_tx_a_empty"
       width="1" />
   <port
       name="tse_tse_mac_mac_misc_connection_rx_err_stat"
       direction="output"
       role="rx_err_stat"
       width="18" />
   <port
       name="tse_tse_mac_mac_misc_connection_rx_frm_type"
       direction="output"
       role="rx_frm_type"
       width="4" />
   <port
       name="tse_tse_mac_mac_misc_connection_ff_rx_dsav"
       direction="output"
       role="ff_rx_dsav"
       width="1" />
   <port
       name="tse_tse_mac_mac_misc_connection_ff_rx_a_full"
       direction="output"
       role="ff_rx_a_full"
       width="1" />
   <port
       name="tse_tse_mac_mac_misc_connection_ff_rx_a_empty"
       direction="output"
       role="ff_rx_a_empty"
       width="1" />
  </interface>
  <interface name="tse_tse_mac_serdes_control_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tse_tse_mac_serdes_control_connection_sd_loopback"
       direction="output"
       role="sd_loopback"
       width="1" />
   <port
       name="tse_tse_mac_serdes_control_connection_powerdown"
       direction="output"
       role="powerdown"
       width="1" />
  </interface>
  <interface name="tse_tse_mac_status_led_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tse_tse_mac_status_led_connection_crs"
       direction="output"
       role="crs"
       width="1" />
   <port
       name="tse_tse_mac_status_led_connection_link"
       direction="output"
       role="link"
       width="1" />
   <port
       name="tse_tse_mac_status_led_connection_panel_link"
       direction="output"
       role="panel_link"
       width="1" />
   <port
       name="tse_tse_mac_status_led_connection_col"
       direction="output"
       role="col"
       width="1" />
   <port
       name="tse_tse_mac_status_led_connection_an"
       direction="output"
       role="an"
       width="1" />
   <port
       name="tse_tse_mac_status_led_connection_char_err"
       direction="output"
       role="char_err"
       width="1" />
   <port
       name="tse_tse_mac_status_led_connection_disp_err"
       direction="output"
       role="disp_err"
       width="1" />
  </interface>
  <interface name="tse_tse_mac_tbi_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tse_tse_mac_tbi_connection_rx_clk"
       direction="input"
       role="rx_clk"
       width="1" />
   <port
       name="tse_tse_mac_tbi_connection_tx_clk"
       direction="input"
       role="tx_clk"
       width="1" />
   <port
       name="tse_tse_mac_tbi_connection_rx_d"
       direction="input"
       role="rx_d"
       width="10" />
   <port
       name="tse_tse_mac_tbi_connection_tx_d"
       direction="output"
       role="tx_d"
       width="10" />
  </interface>
  <interface name="tse_tse_mac_transmit" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk_100" />
   <property name="associatedReset" value="reset_50" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port
       name="tse_tse_mac_transmit_data"
       direction="input"
       role="data"
       width="32" />
   <port
       name="tse_tse_mac_transmit_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port
       name="tse_tse_mac_transmit_error"
       direction="input"
       role="error"
       width="1" />
   <port
       name="tse_tse_mac_transmit_empty"
       direction="input"
       role="empty"
       width="2" />
   <port
       name="tse_tse_mac_transmit_ready"
       direction="output"
       role="ready"
       width="1" />
   <port
       name="tse_tse_mac_transmit_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="tse_tse_mac_transmit_valid"
       direction="input"
       role="valid"
       width="1" />
  </interface>
  <interface name="xcvr" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="xcvr_ethernet_tx_ready"
       direction="output"
       role="ethernet_tx_ready"
       width="1" />
   <port
       name="xcvr_ethernet_rx_ready"
       direction="output"
       role="ethernet_rx_ready"
       width="1" />
   <port
       name="xcvr_xcvr_clk_pll_locked"
       direction="output"
       role="xcvr_clk_pll_locked"
       width="1" />
   <port name="xcvr_SFP_TX" direction="output" role="SFP_TX" width="1" />
   <port name="xcvr_SFP_RX" direction="input" role="SFP_RX" width="1" />
   <port
       name="xcvr_tbi_tx_clkout"
       direction="output"
       role="tbi_tx_clkout"
       width="1" />
   <port
       name="xcvr_tbi_rx_clkout"
       direction="output"
       role="tbi_rx_clkout"
       width="1" />
   <port name="xcvr_tbi_tx_d" direction="input" role="tbi_tx_d" width="10" />
   <port name="xcvr_tbi_rx_d" direction="output" role="tbi_rx_d" width="10" />
   <port
       name="xcvr_rx_is_lockedtoref"
       direction="output"
       role="rx_is_lockedtoref"
       width="1" />
   <port
       name="xcvr_rx_is_lockedtodata"
       direction="output"
       role="rx_is_lockedtodata"
       width="1" />
   <port
       name="xcvr_rx_signaldetect"
       direction="output"
       role="rx_signaldetect"
       width="1" />
   <port
       name="xcvr_tx_forceelecidle"
       direction="input"
       role="tx_forceelecidle"
       width="1" />
   <port name="xcvr_busy" direction="output" role="busy" width="1" />
   <port
       name="xcvr_tx_cal_busy"
       direction="output"
       role="tx_cal_busy"
       width="1" />
   <port
       name="xcvr_rx_cal_busy"
       direction="output"
       role="rx_cal_busy"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="tse_w_sfp:1.0:AUTO_CLK_100_CLOCK_DOMAIN=-1,AUTO_CLK_100_CLOCK_RATE=-1,AUTO_CLK_100_RESET_DOMAIN=-1,AUTO_CLK_125_CONTROL_CLOCK_DOMAIN=-1,AUTO_CLK_125_CONTROL_CLOCK_RATE=-1,AUTO_CLK_125_CONTROL_RESET_DOMAIN=-1,AUTO_CLK_125_ENET_BASE_IN_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_125_ENET_BASE_IN_CLK_CLOCK_RATE=-1,AUTO_CLK_125_ENET_BASE_IN_CLK_RESET_DOMAIN=-1,AUTO_CLK_50_CLOCK_DOMAIN=-1,AUTO_CLK_50_CLOCK_RATE=-1,AUTO_CLK_50_RESET_DOMAIN=-1,AUTO_DEVICE=5AGXFB3H4F35C4,AUTO_DEVICE_FAMILY=Arria V,AUTO_DEVICE_SPEEDGRADE=4_H4,AUTO_GENERATION_ID=1463604372,AUTO_UNIQUE_ID=(clock_source:14.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:14.1:clockFrequency=125000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(clock_source:14.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:14.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=19,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Arria V,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=19,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=19,USE_AUTO_ADDRESS_WIDTH=1)(tse_w_sgdma:1.0:AUTO_CLK_100_CLOCK_DOMAIN=1,AUTO_CLK_100_CLOCK_RATE=100000000,AUTO_CLK_100_RESET_DOMAIN=1,AUTO_CLK_50_CLOCK_DOMAIN=6,AUTO_CLK_50_CLOCK_RATE=50000000,AUTO_CLK_50_RESET_DOMAIN=6,AUTO_DEVICE=5AGXFB3H4F35C4,AUTO_DEVICE_FAMILY=Arria V,AUTO_DEVICE_SPEEDGRADE=4_H4,AUTO_GENERATION_ID=1463604372,AUTO_UNIQUE_ID=tse_w_sfp_tse,LEGACY_ITEMS_SUSBSYTEM_ENABLED=0,VME_FIFO_SUBSYSTEM_ENABLED=0(clock_source:14.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(clock_source:14.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_avalon_onchip_memory2:14.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=tse_w_sfp_tse_descriptor_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=tse_w_sfp_tse_descriptor_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_data_width=32,deviceFamily=Arria V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,initMemContent=true,initializationFileName=descriptor_memory,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_mm_bridge:14.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=13,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Arria V,BURSTCOUNT_WIDTH=3,DATA_WIDTH=32,HDL_ADDR_WIDTH=13,LINEWRAPBURSTS=0,MAX_BURST_SIZE=4,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=13,USE_AUTO_ADDRESS_WIDTH=1)(altera_avalon_sgdma:14.1:actualDataTransferFIFODepth=64,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=4,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Arria V,emptyWidth=2,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=false,hasWriteBlock=true,internalFIFODepth=2,readBlockDataWidth=32,readBurstcountWidth=4,sinkErrorWidth=6,sourceErrorWidth=0,symbolsPerBeat=4,transferMode=STREAM_TO_MEMORY,writeBurstcountWidth=4)(altera_avalon_sgdma:14.1:actualDataTransferFIFODepth=64,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=4,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Arria V,emptyWidth=2,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=true,hasWriteBlock=false,internalFIFODepth=2,readBlockDataWidth=32,readBurstcountWidth=4,sinkErrorWidth=0,sourceErrorWidth=0,symbolsPerBeat=4,transferMode=MEMORY_TO_STREAM,writeBurstcountWidth=4)(altera_eth_tse:14.1:AUTO_DEVICE=5AGXFB3H4F35C4,AUTO_DEVICE_SPEEDGRADE=4_H4,core_variation=MAC_PCS,core_version=3585,dev_version=3585,deviceFamily=ARRIAV,deviceFamilyName=Arria V,eg_addr=11,eg_fifo=2048,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=true,enable_hd_logic=false,enable_lgth_check=true,enable_mac_flow_ctrl=true,enable_mac_vlan=false,enable_magic_detect=false,enable_padding=true,enable_ptp_1step=false,enable_sgmii=true,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=false,gbit_only=true,ifGMII=MII_GMII,ing_addr=11,ing_fifo=2048,isUseMAC=true,isUsePCS=true,max_channels=1,mbit_only=true,mdio_clk_div=100,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=false,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=false,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=true,use_misc_ports=true(altera_eth_tse_mac:14.1:CORE_VERSION=3585,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=ARRIAV,EG_ADDR=11,EG_FIFO=2048,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=true,ENABLE_HD_LOGIC=false,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=true,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=false,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=11,ING_FIFO=2048,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=100,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=false,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=true,ifGMII=MII_GMII,use_misc_ports=true)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_eth_tse_avalon_arbiter:14.1:MAC_ONLY=false,MAX_CHANNELS=1,SLAVE_ADDR_WIDTH=8)(altera_eth_tse_pcs:14.1:DEV_VERSION=3585,ENABLE_CLK_SHARING=false,ENABLE_ECC=false,ENABLE_SGMII=true,PHY_IDENTIFIER=0,SYNCHRONIZER_DEPTH=3,connect_to_mac=true,enable_hd_logic=false,enable_use_internal_fifo=true)(clock:14.1:)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.1:)(reset:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x1000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x1440,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x1400,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:))(av_sfp_xcvr_w_reconfig:1.0:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x00040000,defaultConnection=false)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)"
   instancePathKey="tse_w_sfp"
   kind="tse_w_sfp"
   version="1.0"
   name="tse_w_sfp">
  <parameter name="AUTO_CLK_125_CONTROL_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1463604372" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_100_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="4_H4" />
  <parameter name="AUTO_CLK_50_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="5AGXFB3H4F35C4" />
  <parameter name="AUTO_CLK_100_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_50_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_100_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_125_CONTROL_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_125_CONTROL_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_50_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_125_ENET_BASE_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_125_ENET_BASE_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_125_ENET_BASE_IN_CLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/tse_w_sfp.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_descriptor_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_descriptor_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_sgdma_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_sgdma_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_tse_mac.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_quad_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_quad_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_avalon_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_align_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dec10b8b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dec_func.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_enc8b10b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_autoneg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_carrier_sense.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sgmii_clk_div.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sgmii_clk_enable.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_encapsulation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_encapsulation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_encapsulation_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pcs_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pcs_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_rx_if_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_tx_if_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sgmii_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_colision_detect.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_fifo_rd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_rx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_sgmii.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_sgmii_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_tx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_pcs_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x_strx_gx.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_pcs.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/av_sfp.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge.v" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sgdma.qsys" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs/altera_eth_tse_pcs_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="D:/altera/14.1/ip/altera/primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/av_sfp_xcvr_w_reconfig_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 0 starting:tse_w_sfp "tse_w_sfp"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>8</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0.m0 and mm_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces xcvr_avalon_slave_translator.avalon_anti_slave_0 and xcvr.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tse_avalon_slave_translator.avalon_anti_slave_0 and tse.avalon_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>15</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>18</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>19</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>26</b> modules, <b>82</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>32</b> modules, <b>115</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>22</b> connections]]></message>
   <message level="Debug" culprit="tse_w_sfp"><![CDATA["<b>tse_w_sfp</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp"><![CDATA["<b>tse_w_sfp</b>" reuses <b>tse_w_sgdma</b> "<b>submodules/tse_w_sfp_tse</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp"><![CDATA["<b>tse_w_sfp</b>" reuses <b>av_sfp_xcvr_w_reconfig</b> "<b>submodules/av_sfp</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp"><![CDATA["<b>tse_w_sfp</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/tse_w_sfp_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp"><![CDATA["<b>tse_w_sfp</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp"><![CDATA["<b>tse_w_sfp</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 5 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 4 starting:tse_w_sgdma "submodules/tse_w_sfp_tse"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>7</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_rx.descriptor_read and sgdma_rx_descriptor_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_tx.descriptor_read and sgdma_tx_descriptor_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_rx.descriptor_write and sgdma_rx_descriptor_write_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_tx.descriptor_write and sgdma_tx_descriptor_write_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_to_tse_mac.m0 and mm_bridge_to_tse_mac_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces descriptor_memory_s1_translator.avalon_anti_slave_0 and descriptor_memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tse_mac_control_port_translator.avalon_anti_slave_0 and tse_mac.control_port</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_tx_csr_translator.avalon_anti_slave_0 and sgdma_tx.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_rx_csr_translator.avalon_anti_slave_0 and sgdma_rx.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>34</b> modules, <b>132</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>43</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>44</b> modules, <b>163</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>48</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_004.src0 and cmd_mux.sink4</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_004.src2 and cmd_mux_002.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_004.src3 and cmd_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src4 and rsp_mux_004.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_004.sink2</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_004.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>71</b> modules, <b>239</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_pipeline_transform"><![CDATA[After transform: <b>81</b> modules, <b>269</b> connections]]></message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>85</b> modules, <b>358</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>8</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.023s/0.030s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>9</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>12</b> modules, <b>38</b> connections]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/tse_w_sfp_tse_descriptor_memory</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_avalon_sgdma</b> "<b>submodules/tse_w_sfp_tse_sgdma_rx</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_avalon_sgdma</b> "<b>submodules/tse_w_sfp_tse_sgdma_tx</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_eth_tse</b> "<b>submodules/tse_w_sfp_tse_tse_mac</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/tse_w_sfp_tse_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="tse"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>tse_w_sgdma</b> "<b>tse</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 29 starting:altera_avalon_onchip_memory2 "submodules/tse_w_sfp_tse_descriptor_memory"</message>
   <message level="Info" culprit="descriptor_memory">Starting RTL generation for module 'tse_w_sfp_tse_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory">  Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=tse_w_sfp_tse_descriptor_memory --dir=D:/temp/alt6939_8345839535023851039.dir/0030_descriptor_memory_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt6939_8345839535023851039.dir/0030_descriptor_memory_gen//tse_w_sfp_tse_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="descriptor_memory">Done RTL generation for module 'tse_w_sfp_tse_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory"><![CDATA["<b>tse</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>descriptor_memory</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 5 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 27 starting:altera_avalon_sgdma "submodules/tse_w_sfp_tse_sgdma_rx"</message>
   <message level="Info" culprit="sgdma_rx">Starting RTL generation for module 'tse_w_sfp_tse_sgdma_rx'</message>
   <message level="Info" culprit="sgdma_rx">  Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=tse_w_sfp_tse_sgdma_rx --dir=D:/temp/alt6939_8345839535023851039.dir/0031_sgdma_rx_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt6939_8345839535023851039.dir/0031_sgdma_rx_gen//tse_w_sfp_tse_sgdma_rx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma_rx">Done RTL generation for module 'tse_w_sfp_tse_sgdma_rx'</message>
   <message level="Info" culprit="sgdma_rx"><![CDATA["<b>tse</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma_rx</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 26 starting:altera_avalon_sgdma "submodules/tse_w_sfp_tse_sgdma_tx"</message>
   <message level="Info" culprit="sgdma_tx">Starting RTL generation for module 'tse_w_sfp_tse_sgdma_tx'</message>
   <message level="Info" culprit="sgdma_tx">  Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=tse_w_sfp_tse_sgdma_tx --dir=D:/temp/alt6939_8345839535023851039.dir/0032_sgdma_tx_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt6939_8345839535023851039.dir/0032_sgdma_tx_gen//tse_w_sfp_tse_sgdma_tx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma_tx">Done RTL generation for module 'tse_w_sfp_tse_sgdma_tx'</message>
   <message level="Info" culprit="sgdma_tx"><![CDATA["<b>tse</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma_tx</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 25 starting:altera_eth_tse "submodules/tse_w_sfp_tse_tse_mac"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>21</b> connections]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_eth_tse_avalon_arbiter</b> "<b>submodules/altera_eth_tse_avalon_arbiter</b>"]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_eth_tse_pcs</b> "<b>submodules/altera_eth_tse_pcs</b>"]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="tse_mac"><![CDATA["<b>tse</b>" instantiated <b>altera_eth_tse</b> "<b>tse_mac</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 79 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>tse_mac</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 78 starting:altera_eth_tse_avalon_arbiter "submodules/altera_eth_tse_avalon_arbiter"</message>
   <message level="Info" culprit="avalon_arbiter"><![CDATA["<b>tse_mac</b>" instantiated <b>altera_eth_tse_avalon_arbiter</b> "<b>avalon_arbiter</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 77 starting:altera_eth_tse_pcs "submodules/altera_eth_tse_pcs"</message>
   <message level="Info" culprit="i_tse_pcs_0"><![CDATA["<b>tse_mac</b>" instantiated <b>altera_eth_tse_pcs</b> "<b>i_tse_pcs_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_false_path_marker.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_13.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_24.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_34.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_1246.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gray_cnt.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_altsyncram.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_bin_cnt.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ph_calculator.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_gen.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x10.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x14.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x2.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x23.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x36.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x40.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x30.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_status_crosser.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 31 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 29 starting:altera_mm_interconnect "submodules/tse_w_sfp_tse_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>tse</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 99 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="xcvr_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>xcvr_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 97 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 96 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="xcvr_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>xcvr_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 95 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="xcvr_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>xcvr_avalon_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 48 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 44 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 43 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 42 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 88 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 38 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="descriptor_memory_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>descriptor_memory_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 34 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 30 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux_004"</message>
   <message level="Info" culprit="cmd_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 29 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 28 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 25 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 24 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 21 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 17 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux_004"</message>
   <message level="Info" culprit="rsp_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 16 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 10 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 102 starting:altera_avalon_st_adapter "submodules/tse_w_sfp_tse_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>tse</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 0 starting:timing_adapter "submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 31 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 12 starting:av_sfp_xcvr_w_reconfig "submodules/av_sfp"</message>
   <message level="Info" culprit="xcvr"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>av_sfp_xcvr_w_reconfig</b> "<b>xcvr</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 11 starting:altera_mm_interconnect "submodules/tse_w_sfp_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>27</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 99 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="xcvr_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>xcvr_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 97 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 96 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="xcvr_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>xcvr_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 95 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="xcvr_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>xcvr_avalon_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 91 starting:altera_merlin_router "submodules/tse_w_sfp_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 90 starting:altera_merlin_router "submodules/tse_w_sfp_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 88 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 87 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 86 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 84 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 83 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 82 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 81 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 31 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:14.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=19,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Arria V,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=19,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=19,USE_AUTO_ADDRESS_WIDTH=1"
   instancePathKey="tse_w_sfp:.:mm_bridge_0"
   kind="altera_avalon_mm_bridge"
   version="14.1"
   name="altera_avalon_mm_bridge">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp" as="mm_bridge_0" />
  <instantiator instantiator="tse_w_sfp_tse" as="mm_bridge_to_tse_mac" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 5 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="tse_w_sgdma:1.0:AUTO_CLK_100_CLOCK_DOMAIN=1,AUTO_CLK_100_CLOCK_RATE=100000000,AUTO_CLK_100_RESET_DOMAIN=1,AUTO_CLK_50_CLOCK_DOMAIN=6,AUTO_CLK_50_CLOCK_RATE=50000000,AUTO_CLK_50_RESET_DOMAIN=6,AUTO_DEVICE=5AGXFB3H4F35C4,AUTO_DEVICE_FAMILY=Arria V,AUTO_DEVICE_SPEEDGRADE=4_H4,AUTO_GENERATION_ID=1463604372,AUTO_UNIQUE_ID=tse_w_sfp_tse,LEGACY_ITEMS_SUSBSYTEM_ENABLED=0,VME_FIFO_SUBSYSTEM_ENABLED=0(clock_source:14.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(clock_source:14.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_avalon_onchip_memory2:14.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=tse_w_sfp_tse_descriptor_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=tse_w_sfp_tse_descriptor_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_data_width=32,deviceFamily=Arria V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,initMemContent=true,initializationFileName=descriptor_memory,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_mm_bridge:14.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=13,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Arria V,BURSTCOUNT_WIDTH=3,DATA_WIDTH=32,HDL_ADDR_WIDTH=13,LINEWRAPBURSTS=0,MAX_BURST_SIZE=4,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=13,USE_AUTO_ADDRESS_WIDTH=1)(altera_avalon_sgdma:14.1:actualDataTransferFIFODepth=64,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=4,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Arria V,emptyWidth=2,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=false,hasWriteBlock=true,internalFIFODepth=2,readBlockDataWidth=32,readBurstcountWidth=4,sinkErrorWidth=6,sourceErrorWidth=0,symbolsPerBeat=4,transferMode=STREAM_TO_MEMORY,writeBurstcountWidth=4)(altera_avalon_sgdma:14.1:actualDataTransferFIFODepth=64,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=4,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Arria V,emptyWidth=2,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=true,hasWriteBlock=false,internalFIFODepth=2,readBlockDataWidth=32,readBurstcountWidth=4,sinkErrorWidth=0,sourceErrorWidth=0,symbolsPerBeat=4,transferMode=MEMORY_TO_STREAM,writeBurstcountWidth=4)(altera_eth_tse:14.1:AUTO_DEVICE=5AGXFB3H4F35C4,AUTO_DEVICE_SPEEDGRADE=4_H4,core_variation=MAC_PCS,core_version=3585,dev_version=3585,deviceFamily=ARRIAV,deviceFamilyName=Arria V,eg_addr=11,eg_fifo=2048,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=true,enable_hd_logic=false,enable_lgth_check=true,enable_mac_flow_ctrl=true,enable_mac_vlan=false,enable_magic_detect=false,enable_padding=true,enable_ptp_1step=false,enable_sgmii=true,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=false,gbit_only=true,ifGMII=MII_GMII,ing_addr=11,ing_fifo=2048,isUseMAC=true,isUsePCS=true,max_channels=1,mbit_only=true,mdio_clk_div=100,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=false,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=false,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=true,use_misc_ports=true(altera_eth_tse_mac:14.1:CORE_VERSION=3585,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=ARRIAV,EG_ADDR=11,EG_FIFO=2048,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=true,ENABLE_HD_LOGIC=false,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=true,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=false,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=11,ING_FIFO=2048,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=100,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=false,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=true,ifGMII=MII_GMII,use_misc_ports=true)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_eth_tse_avalon_arbiter:14.1:MAC_ONLY=false,MAX_CHANNELS=1,SLAVE_ADDR_WIDTH=8)(altera_eth_tse_pcs:14.1:DEV_VERSION=3585,ENABLE_CLK_SHARING=false,ENABLE_ECC=false,ENABLE_SGMII=true,PHY_IDENTIFIER=0,SYNCHRONIZER_DEPTH=3,connect_to_mac=true,enable_hd_logic=false,enable_use_internal_fifo=true)(clock:14.1:)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.1:)(reset:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x1000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x1440,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x1400,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)"
   instancePathKey="tse_w_sfp:.:tse"
   kind="tse_w_sgdma"
   version="1.0"
   name="tse_w_sfp_tse">
  <parameter name="AUTO_GENERATION_ID" value="1463604372" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_100_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_UNIQUE_ID" value="tse_w_sfp_tse" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="4_H4" />
  <parameter name="AUTO_CLK_50_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE" value="5AGXFB3H4F35C4" />
  <parameter name="VME_FIFO_SUBSYSTEM_ENABLED" value="0" />
  <parameter name="AUTO_CLK_100_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_50_CLOCK_DOMAIN" value="6" />
  <parameter name="AUTO_CLK_100_CLOCK_RATE" value="100000000" />
  <parameter name="LEGACY_ITEMS_SUSBSYTEM_ENABLED" value="0" />
  <parameter name="AUTO_CLK_50_RESET_DOMAIN" value="6" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_descriptor_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_descriptor_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_sgdma_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_sgdma_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_tse_mac.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_quad_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_quad_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_avalon_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_align_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dec10b8b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dec_func.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_enc8b10b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_autoneg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_carrier_sense.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sgmii_clk_div.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sgmii_clk_enable.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_encapsulation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_encapsulation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_encapsulation_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pcs_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pcs_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_rx_if_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_tx_if_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sgmii_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_colision_detect.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_fifo_rd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_rx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_sgmii.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_sgmii_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_tx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_pcs_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x_strx_gx.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_pcs.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sgdma.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs/altera_eth_tse_pcs_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="D:/altera/14.1/ip/altera/primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="tse_w_sfp" as="tse" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 4 starting:tse_w_sgdma "submodules/tse_w_sfp_tse"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>7</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_rx.descriptor_read and sgdma_rx_descriptor_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_tx.descriptor_read and sgdma_tx_descriptor_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_rx.descriptor_write and sgdma_rx_descriptor_write_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_tx.descriptor_write and sgdma_tx_descriptor_write_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_to_tse_mac.m0 and mm_bridge_to_tse_mac_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces descriptor_memory_s1_translator.avalon_anti_slave_0 and descriptor_memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tse_mac_control_port_translator.avalon_anti_slave_0 and tse_mac.control_port</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_tx_csr_translator.avalon_anti_slave_0 and sgdma_tx.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_rx_csr_translator.avalon_anti_slave_0 and sgdma_rx.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>34</b> modules, <b>132</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>43</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>44</b> modules, <b>163</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>48</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_004.src0 and cmd_mux.sink4</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_004.src2 and cmd_mux_002.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_004.src3 and cmd_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src4 and rsp_mux_004.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_004.sink2</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_004.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>71</b> modules, <b>239</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_pipeline_transform"><![CDATA[After transform: <b>81</b> modules, <b>269</b> connections]]></message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>85</b> modules, <b>358</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>8</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.023s/0.030s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>9</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>12</b> modules, <b>38</b> connections]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/tse_w_sfp_tse_descriptor_memory</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_avalon_sgdma</b> "<b>submodules/tse_w_sfp_tse_sgdma_rx</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_avalon_sgdma</b> "<b>submodules/tse_w_sfp_tse_sgdma_tx</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_eth_tse</b> "<b>submodules/tse_w_sfp_tse_tse_mac</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/tse_w_sfp_tse_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="tse"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>tse_w_sgdma</b> "<b>tse</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 29 starting:altera_avalon_onchip_memory2 "submodules/tse_w_sfp_tse_descriptor_memory"</message>
   <message level="Info" culprit="descriptor_memory">Starting RTL generation for module 'tse_w_sfp_tse_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory">  Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=tse_w_sfp_tse_descriptor_memory --dir=D:/temp/alt6939_8345839535023851039.dir/0030_descriptor_memory_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt6939_8345839535023851039.dir/0030_descriptor_memory_gen//tse_w_sfp_tse_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="descriptor_memory">Done RTL generation for module 'tse_w_sfp_tse_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory"><![CDATA["<b>tse</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>descriptor_memory</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 5 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 27 starting:altera_avalon_sgdma "submodules/tse_w_sfp_tse_sgdma_rx"</message>
   <message level="Info" culprit="sgdma_rx">Starting RTL generation for module 'tse_w_sfp_tse_sgdma_rx'</message>
   <message level="Info" culprit="sgdma_rx">  Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=tse_w_sfp_tse_sgdma_rx --dir=D:/temp/alt6939_8345839535023851039.dir/0031_sgdma_rx_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt6939_8345839535023851039.dir/0031_sgdma_rx_gen//tse_w_sfp_tse_sgdma_rx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma_rx">Done RTL generation for module 'tse_w_sfp_tse_sgdma_rx'</message>
   <message level="Info" culprit="sgdma_rx"><![CDATA["<b>tse</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma_rx</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 26 starting:altera_avalon_sgdma "submodules/tse_w_sfp_tse_sgdma_tx"</message>
   <message level="Info" culprit="sgdma_tx">Starting RTL generation for module 'tse_w_sfp_tse_sgdma_tx'</message>
   <message level="Info" culprit="sgdma_tx">  Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=tse_w_sfp_tse_sgdma_tx --dir=D:/temp/alt6939_8345839535023851039.dir/0032_sgdma_tx_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt6939_8345839535023851039.dir/0032_sgdma_tx_gen//tse_w_sfp_tse_sgdma_tx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma_tx">Done RTL generation for module 'tse_w_sfp_tse_sgdma_tx'</message>
   <message level="Info" culprit="sgdma_tx"><![CDATA["<b>tse</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma_tx</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 25 starting:altera_eth_tse "submodules/tse_w_sfp_tse_tse_mac"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>21</b> connections]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_eth_tse_avalon_arbiter</b> "<b>submodules/altera_eth_tse_avalon_arbiter</b>"]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_eth_tse_pcs</b> "<b>submodules/altera_eth_tse_pcs</b>"]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="tse_mac"><![CDATA["<b>tse</b>" instantiated <b>altera_eth_tse</b> "<b>tse_mac</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 79 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>tse_mac</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 78 starting:altera_eth_tse_avalon_arbiter "submodules/altera_eth_tse_avalon_arbiter"</message>
   <message level="Info" culprit="avalon_arbiter"><![CDATA["<b>tse_mac</b>" instantiated <b>altera_eth_tse_avalon_arbiter</b> "<b>avalon_arbiter</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 77 starting:altera_eth_tse_pcs "submodules/altera_eth_tse_pcs"</message>
   <message level="Info" culprit="i_tse_pcs_0"><![CDATA["<b>tse_mac</b>" instantiated <b>altera_eth_tse_pcs</b> "<b>i_tse_pcs_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_false_path_marker.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_13.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_24.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_34.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_1246.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gray_cnt.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_altsyncram.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_bin_cnt.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ph_calculator.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_gen.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x10.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x14.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x2.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x23.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x36.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x40.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x30.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_status_crosser.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 31 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 29 starting:altera_mm_interconnect "submodules/tse_w_sfp_tse_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>tse</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 99 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="xcvr_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>xcvr_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 97 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 96 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="xcvr_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>xcvr_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 95 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="xcvr_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>xcvr_avalon_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 48 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 44 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 43 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 42 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 88 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 38 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="descriptor_memory_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>descriptor_memory_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 34 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 30 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux_004"</message>
   <message level="Info" culprit="cmd_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 29 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 28 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 25 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 24 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 21 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 17 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux_004"</message>
   <message level="Info" culprit="rsp_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 16 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 10 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 102 starting:altera_avalon_st_adapter "submodules/tse_w_sfp_tse_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>tse</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 0 starting:timing_adapter "submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 31 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="av_sfp_xcvr_w_reconfig:1.0:"
   instancePathKey="tse_w_sfp:.:xcvr"
   kind="av_sfp_xcvr_w_reconfig"
   version="1.0"
   name="av_sfp">
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/av_sfp.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/av_sfp_xcvr_w_reconfig_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp" as="xcvr" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 12 starting:av_sfp_xcvr_w_reconfig "submodules/av_sfp"</message>
   <message level="Info" culprit="xcvr"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>av_sfp_xcvr_w_reconfig</b> "<b>xcvr</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:14.1:AUTO_DEVICE=5AGXFB3H4F35C4,AUTO_DEVICE_FAMILY=Arria V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {19};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {xcvr_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {xcvr_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {xcvr_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {xcvr_avalon_slave_translator} {UAV_ADDRESS_W} {19};set_instance_parameter_value {xcvr_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tse_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tse_avalon_slave_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {tse_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {tse_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tse_avalon_slave_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_avalon_slave_translator} {UAV_ADDRESS_W} {19};set_instance_parameter_value {tse_avalon_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {tse_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tse_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {tse_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {tse_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tse_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tse_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {75};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {75};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {73};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {73};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {72};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {72};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {54};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {55};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {91};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;xcvr_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;tse_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000042000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {xcvr_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BURST_SIZE_H} {69};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BURST_SIZE_L} {67};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_TRANS_LOCK} {59};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BEGIN_BURST} {74};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BURSTWRAP_H} {66};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BURSTWRAP_L} {66};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BYTE_CNT_H} {65};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BYTE_CNT_L} {61};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_ADDR_H} {54};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {55};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_TRANS_POSTED} {56};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_TRANS_READ} {58};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_SRC_ID_L} {76};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {xcvr_avalon_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {xcvr_avalon_slave_agent} {ST_DATA_W} {91};set_instance_parameter_value {xcvr_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {xcvr_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {xcvr_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {xcvr_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {xcvr_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {xcvr_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {xcvr_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {xcvr_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {xcvr_avalon_slave_agent} {ID} {1};set_instance_parameter_value {xcvr_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {xcvr_avalon_slave_agent} {USE_WRITERESPONSE} {0};add_instance {xcvr_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {xcvr_avalon_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tse_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BURST_SIZE_H} {69};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BURST_SIZE_L} {67};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_TRANS_LOCK} {59};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BEGIN_BURST} {74};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BURSTWRAP_H} {66};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BURSTWRAP_L} {66};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BYTE_CNT_H} {65};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BYTE_CNT_L} {61};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_ADDR_H} {54};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {55};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_TRANS_POSTED} {56};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_TRANS_READ} {58};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_SRC_ID_L} {76};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tse_avalon_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {tse_avalon_slave_agent} {ST_DATA_W} {91};set_instance_parameter_value {tse_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_avalon_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {tse_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tse_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tse_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tse_avalon_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {tse_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tse_avalon_slave_agent} {ID} {0};set_instance_parameter_value {tse_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_avalon_slave_agent} {USE_WRITERESPONSE} {0};add_instance {tse_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40000 };set_instance_parameter_value {router} {END_ADDRESS} {0x40000 0x42000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {54};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {router} {PKT_TRANS_READ} {58};set_instance_parameter_value {router} {ST_DATA_W} {91};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {54};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {58};set_instance_parameter_value {router_001} {ST_DATA_W} {91};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {54};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {58};set_instance_parameter_value {router_002} {ST_DATA_W} {91};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {77};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {76};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {65};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {61};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {56};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {91};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {59};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {59};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {59};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {91};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {91};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {xcvr_reset_for_125_mhz_control_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {xcvr_reset_for_125_mhz_control_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {xcvr_reset_for_125_mhz_control_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {xcvr_reset_for_125_mhz_control_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {xcvr_reset_for_125_mhz_control_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {tse_reset_50_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {tse_reset_50_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {tse_reset_50_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {tse_reset_50_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {tse_reset_50_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {xcvr_avalon_slave_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {xcvr_avalon_slave_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {xcvr_avalon_slave_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {xcvr_avalon_slave_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {xcvr_avalon_slave_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {xcvr_avalon_slave_agent.m0} {xcvr_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {xcvr_avalon_slave_agent.m0/xcvr_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {xcvr_avalon_slave_agent.m0/xcvr_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {xcvr_avalon_slave_agent.m0/xcvr_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {xcvr_avalon_slave_agent.rf_source} {xcvr_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {xcvr_avalon_slave_agent_rsp_fifo.out} {xcvr_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {xcvr_avalon_slave_agent.rdata_fifo_src} {xcvr_avalon_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {xcvr_avalon_slave_agent_rdata_fifo.out} {xcvr_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {xcvr_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/xcvr_avalon_slave_agent.cp} {qsys_mm.command};add_connection {tse_avalon_slave_agent.m0} {tse_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tse_avalon_slave_agent.m0/tse_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tse_avalon_slave_agent.m0/tse_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tse_avalon_slave_agent.m0/tse_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tse_avalon_slave_agent.rf_source} {tse_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {tse_avalon_slave_agent_rsp_fifo.out} {tse_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {tse_avalon_slave_agent.rdata_fifo_src} {tse_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {tse_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/tse_avalon_slave_agent.cp} {qsys_mm.command};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {xcvr_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {xcvr_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {tse_avalon_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {tse_avalon_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {tse_avalon_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {tse_avalon_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {tse_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {xcvr_avalon_slave_translator.reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {xcvr_avalon_slave_agent.clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {xcvr_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {xcvr_avalon_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_avalon_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_avalon_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_reset_50_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {xcvr_avalon_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {xcvr_avalon_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {xcvr_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {xcvr_avalon_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {xcvr_reset_for_125_mhz_control_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {xcvr_avalon_slave_translator_reset_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {tse_reset_50_reset_bridge_in_reset} {reset} {slave};set_interface_property {tse_reset_50_reset_bridge_in_reset} {EXPORT_OF} {tse_reset_50_reset_bridge.in_reset};add_interface {xcvr_avalon_slave_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {xcvr_avalon_slave_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {xcvr_avalon_slave_translator_reset_reset_bridge.in_reset};add_interface {xcvr_reset_for_125_mhz_control_reset_bridge_in_reset} {reset} {slave};set_interface_property {xcvr_reset_for_125_mhz_control_reset_bridge_in_reset} {EXPORT_OF} {xcvr_reset_for_125_mhz_control_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {tse_avalon_slave} {avalon} {master};set_interface_property {tse_avalon_slave} {EXPORT_OF} {tse_avalon_slave_translator.avalon_anti_slave_0};add_interface {xcvr_avalon_slave} {avalon} {master};set_interface_property {xcvr_avalon_slave} {EXPORT_OF} {xcvr_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};set_module_assignment {interconnect_id.tse.avalon_slave} {0};set_module_assignment {interconnect_id.xcvr.avalon_slave} {1};(altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;xcvr_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;tse_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000042000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),PKT_ADDR_H=54,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=72,PKT_ADDR_SIDEBAND_L=72,PKT_BEGIN_BURST=74,PKT_BURSTWRAP_H=66,PKT_BURSTWRAP_L=66,PKT_BURST_SIZE_H=69,PKT_BURST_SIZE_L=67,PKT_BURST_TYPE_H=71,PKT_BURST_TYPE_L=70,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=61,PKT_CACHE_H=85,PKT_CACHE_L=82,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=73,PKT_DATA_SIDEBAND_L=73,PKT_DEST_ID_H=77,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_QOS_H=75,PKT_QOS_L=75,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=76,PKT_SRC_ID_L=76,PKT_THREAD_ID_H=78,PKT_THREAD_ID_L=78,PKT_TRANS_COMPRESSED_READ=55,PKT_TRANS_EXCLUSIVE=60,PKT_TRANS_LOCK=59,PKT_TRANS_POSTED=56,PKT_TRANS_READ=58,PKT_TRANS_WRITE=57,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=91,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),PKT_ADDR_H=54,PKT_ADDR_L=36,PKT_BEGIN_BURST=74,PKT_BURSTWRAP_H=66,PKT_BURSTWRAP_L=66,PKT_BURST_SIZE_H=69,PKT_BURST_SIZE_L=67,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=61,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=76,PKT_SRC_ID_L=76,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=55,PKT_TRANS_LOCK=59,PKT_TRANS_POSTED=56,PKT_TRANS_READ=58,PKT_TRANS_WRITE=57,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),PKT_ADDR_H=54,PKT_ADDR_L=36,PKT_BEGIN_BURST=74,PKT_BURSTWRAP_H=66,PKT_BURSTWRAP_L=66,PKT_BURST_SIZE_H=69,PKT_BURST_SIZE_L=67,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=61,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=76,PKT_SRC_ID_L=76,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=55,PKT_TRANS_LOCK=59,PKT_TRANS_POSTED=56,PKT_TRANS_READ=58,PKT_TRANS_WRITE=57,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:14.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x40000,0x42000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=54,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=77,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=58,PKT_TRANS_WRITE=57,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x40000:both:1:0:0:1,0:10:0x40000:0x42000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000,ST_CHANNEL_W=2,ST_DATA_W=91,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=54,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=77,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=58,PKT_TRANS_WRITE=57,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=54,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=77,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=58,PKT_TRANS_WRITE=57,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:14.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=61,PKT_DEST_ID_H=77,PKT_DEST_ID_L=77,PKT_SRC_ID_H=76,PKT_SRC_ID_L=76,PKT_THREAD_ID_H=78,PKT_THREAD_ID_L=78,PKT_TRANS_POSTED=56,PKT_TRANS_WRITE=57,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=91,VALID_WIDTH=2)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=91,VALID_WIDTH=2)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=59,ST_CHANNEL_W=2,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=59,ST_CHANNEL_W=2,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=59,ST_CHANNEL_W=2,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:14.1:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=91,CHANNEL_WIDTH=2,DATA_WIDTH=91,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.1:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=91,CHANNEL_WIDTH=2,DATA_WIDTH=91,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="14.1"
   name="tse_w_sfp_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5AGXFB3H4F35C4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {19};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {xcvr_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {xcvr_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {xcvr_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {xcvr_avalon_slave_translator} {UAV_ADDRESS_W} {19};set_instance_parameter_value {xcvr_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {xcvr_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tse_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tse_avalon_slave_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {tse_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {tse_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tse_avalon_slave_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_avalon_slave_translator} {UAV_ADDRESS_W} {19};set_instance_parameter_value {tse_avalon_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {tse_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {tse_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tse_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {tse_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {tse_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tse_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tse_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tse_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {75};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {75};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {73};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {73};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {72};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {72};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {54};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {55};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {91};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;xcvr_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;tse_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000042000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {xcvr_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BURST_SIZE_H} {69};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BURST_SIZE_L} {67};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_TRANS_LOCK} {59};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BEGIN_BURST} {74};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BURSTWRAP_H} {66};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BURSTWRAP_L} {66};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BYTE_CNT_H} {65};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BYTE_CNT_L} {61};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_ADDR_H} {54};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {55};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_TRANS_POSTED} {56};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_TRANS_READ} {58};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_SRC_ID_L} {76};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {xcvr_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {xcvr_avalon_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {xcvr_avalon_slave_agent} {ST_DATA_W} {91};set_instance_parameter_value {xcvr_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {xcvr_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {xcvr_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {xcvr_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {xcvr_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {xcvr_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {xcvr_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {xcvr_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {xcvr_avalon_slave_agent} {ID} {1};set_instance_parameter_value {xcvr_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {xcvr_avalon_slave_agent} {USE_WRITERESPONSE} {0};add_instance {xcvr_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {xcvr_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {xcvr_avalon_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {xcvr_avalon_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tse_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BURST_SIZE_H} {69};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BURST_SIZE_L} {67};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_TRANS_LOCK} {59};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BEGIN_BURST} {74};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BURSTWRAP_H} {66};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BURSTWRAP_L} {66};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BYTE_CNT_H} {65};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BYTE_CNT_L} {61};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_ADDR_H} {54};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {55};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_TRANS_POSTED} {56};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_TRANS_READ} {58};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_SRC_ID_L} {76};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {tse_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tse_avalon_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {tse_avalon_slave_agent} {ST_DATA_W} {91};set_instance_parameter_value {tse_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_avalon_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {tse_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tse_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tse_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tse_avalon_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {tse_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tse_avalon_slave_agent} {ID} {0};set_instance_parameter_value {tse_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_avalon_slave_agent} {USE_WRITERESPONSE} {0};add_instance {tse_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tse_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40000 };set_instance_parameter_value {router} {END_ADDRESS} {0x40000 0x42000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {54};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {router} {PKT_TRANS_READ} {58};set_instance_parameter_value {router} {ST_DATA_W} {91};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {54};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {58};set_instance_parameter_value {router_001} {ST_DATA_W} {91};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {54};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {58};set_instance_parameter_value {router_002} {ST_DATA_W} {91};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {77};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {76};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {65};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {61};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {56};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {57};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {91};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {59};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {59};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {59};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {91};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {91};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {xcvr_reset_for_125_mhz_control_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {xcvr_reset_for_125_mhz_control_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {xcvr_reset_for_125_mhz_control_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {xcvr_reset_for_125_mhz_control_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {xcvr_reset_for_125_mhz_control_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {tse_reset_50_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {tse_reset_50_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {tse_reset_50_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {tse_reset_50_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {tse_reset_50_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {xcvr_avalon_slave_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {xcvr_avalon_slave_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {xcvr_avalon_slave_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {xcvr_avalon_slave_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {xcvr_avalon_slave_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {xcvr_avalon_slave_agent.m0} {xcvr_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {xcvr_avalon_slave_agent.m0/xcvr_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {xcvr_avalon_slave_agent.m0/xcvr_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {xcvr_avalon_slave_agent.m0/xcvr_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {xcvr_avalon_slave_agent.rf_source} {xcvr_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {xcvr_avalon_slave_agent_rsp_fifo.out} {xcvr_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {xcvr_avalon_slave_agent.rdata_fifo_src} {xcvr_avalon_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {xcvr_avalon_slave_agent_rdata_fifo.out} {xcvr_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {xcvr_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/xcvr_avalon_slave_agent.cp} {qsys_mm.command};add_connection {tse_avalon_slave_agent.m0} {tse_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tse_avalon_slave_agent.m0/tse_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tse_avalon_slave_agent.m0/tse_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tse_avalon_slave_agent.m0/tse_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tse_avalon_slave_agent.rf_source} {tse_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {tse_avalon_slave_agent_rsp_fifo.out} {tse_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {tse_avalon_slave_agent.rdata_fifo_src} {tse_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {tse_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/tse_avalon_slave_agent.cp} {qsys_mm.command};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {xcvr_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {xcvr_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {tse_avalon_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {tse_avalon_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {tse_avalon_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {tse_avalon_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {tse_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {xcvr_avalon_slave_translator.reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {xcvr_avalon_slave_agent.clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {xcvr_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {xcvr_avalon_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {xcvr_avalon_slave_translator_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_avalon_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_avalon_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_reset_50_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {xcvr_avalon_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {xcvr_avalon_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {xcvr_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {xcvr_avalon_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {xcvr_reset_for_125_mhz_control_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {xcvr_avalon_slave_translator_reset_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {tse_reset_50_reset_bridge_in_reset} {reset} {slave};set_interface_property {tse_reset_50_reset_bridge_in_reset} {EXPORT_OF} {tse_reset_50_reset_bridge.in_reset};add_interface {xcvr_avalon_slave_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {xcvr_avalon_slave_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {xcvr_avalon_slave_translator_reset_reset_bridge.in_reset};add_interface {xcvr_reset_for_125_mhz_control_reset_bridge_in_reset} {reset} {slave};set_interface_property {xcvr_reset_for_125_mhz_control_reset_bridge_in_reset} {EXPORT_OF} {xcvr_reset_for_125_mhz_control_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {tse_avalon_slave} {avalon} {master};set_interface_property {tse_avalon_slave} {EXPORT_OF} {tse_avalon_slave_translator.avalon_anti_slave_0};add_interface {xcvr_avalon_slave} {avalon} {master};set_interface_property {xcvr_avalon_slave} {EXPORT_OF} {xcvr_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};set_module_assignment {interconnect_id.tse.avalon_slave} {0};set_module_assignment {interconnect_id.xcvr.avalon_slave} {1};" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </childSourceFiles>
  <instantiator instantiator="tse_w_sfp" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 11 starting:altera_mm_interconnect "submodules/tse_w_sfp_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>27</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 99 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="xcvr_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>xcvr_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 97 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 96 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="xcvr_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>xcvr_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 95 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="xcvr_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>xcvr_avalon_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 91 starting:altera_merlin_router "submodules/tse_w_sfp_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 90 starting:altera_merlin_router "submodules/tse_w_sfp_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 88 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 87 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 86 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 84 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 83 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 82 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 81 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:14.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="tse_w_sfp:.:rst_controller"
   kind="altera_reset_controller"
   version="14.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp" as="rst_controller,rst_controller_001" />
  <instantiator instantiator="tse_w_sfp_tse" as="rst_controller,rst_controller_001" />
  <instantiator
     instantiator="tse_w_sfp_tse_tse_mac"
     as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 31 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:14.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=tse_w_sfp_tse_descriptor_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=tse_w_sfp_tse_descriptor_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_data_width=32,deviceFamily=Arria V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,initMemContent=true,initializationFileName=descriptor_memory,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="tse_w_sfp:.:tse:.:descriptor_memory"
   kind="altera_avalon_onchip_memory2"
   version="14.1"
   name="tse_w_sfp_tse_descriptor_memory">
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="tse_w_sfp_tse_descriptor_memory" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="10" />
  <parameter
     name="derived_init_file_name"
     value="tse_w_sfp_tse_descriptor_memory.hex" />
  <parameter name="initializationFileName" value="descriptor_memory" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Arria V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4096" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_descriptor_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_descriptor_memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse" as="descriptor_memory" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 29 starting:altera_avalon_onchip_memory2 "submodules/tse_w_sfp_tse_descriptor_memory"</message>
   <message level="Info" culprit="descriptor_memory">Starting RTL generation for module 'tse_w_sfp_tse_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory">  Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=tse_w_sfp_tse_descriptor_memory --dir=D:/temp/alt6939_8345839535023851039.dir/0030_descriptor_memory_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt6939_8345839535023851039.dir/0030_descriptor_memory_gen//tse_w_sfp_tse_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="descriptor_memory">Done RTL generation for module 'tse_w_sfp_tse_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory"><![CDATA["<b>tse</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>descriptor_memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sgdma:14.1:actualDataTransferFIFODepth=64,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=4,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Arria V,emptyWidth=2,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=false,hasWriteBlock=true,internalFIFODepth=2,readBlockDataWidth=32,readBurstcountWidth=4,sinkErrorWidth=6,sourceErrorWidth=0,symbolsPerBeat=4,transferMode=STREAM_TO_MEMORY,writeBurstcountWidth=4"
   instancePathKey="tse_w_sfp:.:tse:.:sgdma_rx"
   kind="altera_avalon_sgdma"
   version="14.1"
   name="tse_w_sfp_tse_sgdma_rx">
  <parameter name="deviceFamilyString" value="Arria V" />
  <parameter name="actualDataTransferFIFODepth" value="64" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="byteEnableWidth" value="4" />
  <parameter name="readBlockDataWidth" value="32" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="emptyWidth" value="2" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="hasReadBlock" value="false" />
  <parameter name="sourceErrorWidth" value="0" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="transferMode" value="STREAM_TO_MEMORY" />
  <parameter name="symbolsPerBeat" value="4" />
  <parameter name="addressWidth" value="32" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="writeBurstcountWidth" value="4" />
  <parameter name="hasWriteBlock" value="true" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="sinkErrorWidth" value="6" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="commandFIFODataWidth" value="104" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_sgdma_rx.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse" as="sgdma_rx" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 27 starting:altera_avalon_sgdma "submodules/tse_w_sfp_tse_sgdma_rx"</message>
   <message level="Info" culprit="sgdma_rx">Starting RTL generation for module 'tse_w_sfp_tse_sgdma_rx'</message>
   <message level="Info" culprit="sgdma_rx">  Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=tse_w_sfp_tse_sgdma_rx --dir=D:/temp/alt6939_8345839535023851039.dir/0031_sgdma_rx_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt6939_8345839535023851039.dir/0031_sgdma_rx_gen//tse_w_sfp_tse_sgdma_rx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma_rx">Done RTL generation for module 'tse_w_sfp_tse_sgdma_rx'</message>
   <message level="Info" culprit="sgdma_rx"><![CDATA["<b>tse</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma_rx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sgdma:14.1:actualDataTransferFIFODepth=64,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=4,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Arria V,emptyWidth=2,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=true,hasWriteBlock=false,internalFIFODepth=2,readBlockDataWidth=32,readBurstcountWidth=4,sinkErrorWidth=0,sourceErrorWidth=0,symbolsPerBeat=4,transferMode=MEMORY_TO_STREAM,writeBurstcountWidth=4"
   instancePathKey="tse_w_sfp:.:tse:.:sgdma_tx"
   kind="altera_avalon_sgdma"
   version="14.1"
   name="tse_w_sfp_tse_sgdma_tx">
  <parameter name="deviceFamilyString" value="Arria V" />
  <parameter name="actualDataTransferFIFODepth" value="64" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="byteEnableWidth" value="4" />
  <parameter name="readBlockDataWidth" value="32" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="emptyWidth" value="2" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="hasReadBlock" value="true" />
  <parameter name="sourceErrorWidth" value="0" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="transferMode" value="MEMORY_TO_STREAM" />
  <parameter name="symbolsPerBeat" value="4" />
  <parameter name="addressWidth" value="32" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="writeBurstcountWidth" value="4" />
  <parameter name="hasWriteBlock" value="false" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="sinkErrorWidth" value="0" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="commandFIFODataWidth" value="104" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_sgdma_tx.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse" as="sgdma_tx" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 26 starting:altera_avalon_sgdma "submodules/tse_w_sfp_tse_sgdma_tx"</message>
   <message level="Info" culprit="sgdma_tx">Starting RTL generation for module 'tse_w_sfp_tse_sgdma_tx'</message>
   <message level="Info" culprit="sgdma_tx">  Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=tse_w_sfp_tse_sgdma_tx --dir=D:/temp/alt6939_8345839535023851039.dir/0032_sgdma_tx_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt6939_8345839535023851039.dir/0032_sgdma_tx_gen//tse_w_sfp_tse_sgdma_tx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma_tx">Done RTL generation for module 'tse_w_sfp_tse_sgdma_tx'</message>
   <message level="Info" culprit="sgdma_tx"><![CDATA["<b>tse</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma_tx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse:14.1:AUTO_DEVICE=5AGXFB3H4F35C4,AUTO_DEVICE_SPEEDGRADE=4_H4,core_variation=MAC_PCS,core_version=3585,dev_version=3585,deviceFamily=ARRIAV,deviceFamilyName=Arria V,eg_addr=11,eg_fifo=2048,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=true,enable_hd_logic=false,enable_lgth_check=true,enable_mac_flow_ctrl=true,enable_mac_vlan=false,enable_magic_detect=false,enable_padding=true,enable_ptp_1step=false,enable_sgmii=true,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=false,gbit_only=true,ifGMII=MII_GMII,ing_addr=11,ing_fifo=2048,isUseMAC=true,isUsePCS=true,max_channels=1,mbit_only=true,mdio_clk_div=100,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=false,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=false,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=true,use_misc_ports=true(altera_eth_tse_mac:14.1:CORE_VERSION=3585,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=ARRIAV,EG_ADDR=11,EG_FIFO=2048,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=true,ENABLE_HD_LOGIC=false,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=true,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=false,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=11,ING_FIFO=2048,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=100,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=false,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=true,ifGMII=MII_GMII,use_misc_ports=true)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_eth_tse_avalon_arbiter:14.1:MAC_ONLY=false,MAX_CHANNELS=1,SLAVE_ADDR_WIDTH=8)(altera_eth_tse_pcs:14.1:DEV_VERSION=3585,ENABLE_CLK_SHARING=false,ENABLE_ECC=false,ENABLE_SGMII=true,PHY_IDENTIFIER=0,SYNCHRONIZER_DEPTH=3,connect_to_mac=true,enable_hd_logic=false,enable_use_internal_fifo=true)(clock:14.1:)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.1:)(reset:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="tse_w_sfp:.:tse:.:tse_mac"
   kind="altera_eth_tse"
   version="14.1"
   name="tse_w_sfp_tse_tse_mac">
  <parameter name="enable_clk_sharing" value="false" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="mdio_clk_div" value="100" />
  <parameter name="gbit_only" value="true" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="enable_mac_flow_ctrl" value="true" />
  <parameter name="enable_ecc" value="false" />
  <parameter name="enable_magic_detect" value="false" />
  <parameter name="synchronizer_depth" value="3" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="enable_hd_logic" value="false" />
  <parameter name="phyip_en_synce_support" value="false" />
  <parameter name="ena_hash" value="false" />
  <parameter name="phyip_pll_base_data_rate" value="1250 Mbps" />
  <parameter name="nf_phyip_rcfg_enable" value="false" />
  <parameter name="reduced_interface_ena" value="false" />
  <parameter name="deviceFamily" value="ARRIAV" />
  <parameter name="core_version" value="3585" />
  <parameter name="useMDIO" value="true" />
  <parameter name="mbit_only" value="true" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="AUTO_DEVICE" value="5AGXFB3H4F35C4" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="nf_lvds_iopll_num_channels" value="4" />
  <parameter name="core_variation" value="MAC_PCS" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="isUseMAC" value="true" />
  <parameter name="ifGMII" value="MII_GMII" />
  <parameter name="eg_fifo" value="2048" />
  <parameter name="max_channels" value="1" />
  <parameter name="phyip_pll_type" value="CMU" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="deviceFamilyName" value="Arria V" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="ing_addr" value="11" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="reduced_control" value="false" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="enable_sgmii" value="true" />
  <parameter name="eg_addr" value="11" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="4_H4" />
  <parameter name="enable_gmii_loopback" value="true" />
  <parameter name="enable_padding" value="true" />
  <parameter name="dev_version" value="3585" />
  <parameter name="transceiver_type" value="NONE" />
  <parameter name="isUsePCS" value="true" />
  <parameter name="enable_lgth_check" value="true" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="ing_fifo" value="2048" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_tse_mac.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_quad_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_quad_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_avalon_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_align_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dec10b8b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dec_func.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_enc8b10b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_autoneg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_carrier_sense.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sgmii_clk_div.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sgmii_clk_enable.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_encapsulation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_encapsulation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_encapsulation_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pcs_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pcs_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_rx_if_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_tx_if_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sgmii_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_colision_detect.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_fifo_rd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_rx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_sgmii.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_sgmii_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_tx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_pcs_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x_strx_gx.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_pcs.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs/altera_eth_tse_pcs_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="tse_w_sfp_tse" as="tse_mac" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 25 starting:altera_eth_tse "submodules/tse_w_sfp_tse_tse_mac"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>21</b> connections]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_eth_tse_avalon_arbiter</b> "<b>submodules/altera_eth_tse_avalon_arbiter</b>"]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_eth_tse_pcs</b> "<b>submodules/altera_eth_tse_pcs</b>"]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="tse_mac"><![CDATA["<b>tse_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="tse_mac"><![CDATA["<b>tse</b>" instantiated <b>altera_eth_tse</b> "<b>tse_mac</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 79 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>tse_mac</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 78 starting:altera_eth_tse_avalon_arbiter "submodules/altera_eth_tse_avalon_arbiter"</message>
   <message level="Info" culprit="avalon_arbiter"><![CDATA["<b>tse_mac</b>" instantiated <b>altera_eth_tse_avalon_arbiter</b> "<b>avalon_arbiter</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 77 starting:altera_eth_tse_pcs "submodules/altera_eth_tse_pcs"</message>
   <message level="Info" culprit="i_tse_pcs_0"><![CDATA["<b>tse_mac</b>" instantiated <b>altera_eth_tse_pcs</b> "<b>i_tse_pcs_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_false_path_marker.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_13.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_24.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_34.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_1246.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gray_cnt.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_altsyncram.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_bin_cnt.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ph_calculator.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_gen.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x10.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x14.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x2.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x23.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x36.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x40.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x30.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_status_crosser.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 31 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>tse_w_sfp</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:14.1:AUTO_DEVICE=5AGXFB3H4F35C4,AUTO_DEVICE_FAMILY=Arria V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {sgdma_rx_descriptor_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {sgdma_tx_descriptor_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {sgdma_rx_descriptor_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {sgdma_tx_descriptor_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {mm_bridge_to_tse_mac_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {descriptor_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tse_mac_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tse_mac_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {tse_mac_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {tse_mac_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tse_mac_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tse_mac_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_mac_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_mac_control_port_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {tse_mac_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_mac_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {tse_mac_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tse_mac_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_READ} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tse_mac_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_mac_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tse_mac_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tse_mac_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_mac_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tse_mac_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sgdma_tx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sgdma_rx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sgdma_rx_descriptor_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ID} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_tx_descriptor_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ID} {3};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_rx_descriptor_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ID} {2};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_tx_descriptor_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ID} {4};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {USE_WRITERESPONSE} {0};add_instance {mm_bridge_to_tse_mac_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_QOS_H} {88};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_QOS_L} {88};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {ST_DATA_W} {108};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;tse_mac_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001440&quot;
   end=&quot;0x00000000000001480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001400&quot;
   end=&quot;0x00000000000001440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {USE_WRITERESPONSE} {0};add_instance {descriptor_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_DATA_W} {108};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {descriptor_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {ID} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_WRITERESPONSE} {0};add_instance {descriptor_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {descriptor_memory_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tse_mac_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tse_mac_control_port_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {tse_mac_control_port_agent} {ST_DATA_W} {108};set_instance_parameter_value {tse_mac_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_mac_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_mac_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_mac_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tse_mac_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tse_mac_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tse_mac_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tse_mac_control_port_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tse_mac_control_port_agent} {ID} {3};set_instance_parameter_value {tse_mac_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_mac_control_port_agent} {USE_WRITERESPONSE} {0};add_instance {tse_mac_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tse_mac_control_port_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_tx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sgdma_tx_csr_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_tx_csr_agent} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_tx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sgdma_tx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sgdma_tx_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sgdma_tx_csr_agent} {ID} {2};set_instance_parameter_value {sgdma_tx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_tx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_tx_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_rx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sgdma_rx_csr_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_rx_csr_agent} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_rx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sgdma_rx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sgdma_rx_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sgdma_rx_csr_agent} {ID} {1};set_instance_parameter_value {sgdma_rx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_rx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_rx_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x1000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {108};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {108};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x1000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {108};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x1000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {108};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 3 1 2 };set_instance_parameter_value {router_004} {CHANNEL_ID} {0001 0010 1000 0100 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x1000 0x1400 0x1440 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x1000 0x1400 0x1440 0x1480 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {108};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 3 2 4 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {00001 00010 00100 01000 10000 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {read read write write both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {108};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {108};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {108};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {108};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_to_tse_mac_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_DEST_ID_L} {92};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_SRC_ID_H} {91};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {MAX_BURST_LENGTH} {4};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {29};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {ST_DATA_W} {108};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {REORDER} {0};add_instance {descriptor_memory_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {ST_DATA_W} {108};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {OUT_BURSTWRAP_H} {79};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {tse_mac_control_port_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {ST_DATA_W} {108};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {OUT_BURSTWRAP_H} {79};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sgdma_tx_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {OUT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sgdma_rx_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {OUT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {5};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {async_fifo} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_001} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_002} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_002} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {async_fifo_002} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_002} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_002} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_002} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_002} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_003} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_003} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {async_fifo_003} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_003} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_003} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_003} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_003} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_003} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_004} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_004} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {async_fifo_004} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_004} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_004} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_004} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_004} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_004} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_005} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_005} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {async_fifo_005} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_005} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_005} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_005} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_005} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_005} {EXPLICIT_MAXCHANNEL} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {5};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};add_instance {sgdma_rx_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sgdma_rx_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sgdma_rx_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sgdma_rx_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sgdma_rx_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mm_bridge_to_tse_mac_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_to_tse_mac_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_to_tse_mac_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_100_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {sgdma_rx_descriptor_read_translator.avalon_universal_master_0} {sgdma_rx_descriptor_read_agent.av} {avalon};set_connection_parameter_value {sgdma_rx_descriptor_read_translator.avalon_universal_master_0/sgdma_rx_descriptor_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_descriptor_read_translator.avalon_universal_master_0/sgdma_rx_descriptor_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_descriptor_read_translator.avalon_universal_master_0/sgdma_rx_descriptor_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {sgdma_rx_descriptor_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/sgdma_rx_descriptor_read_agent.rp} {qsys_mm.response};add_connection {sgdma_tx_descriptor_read_translator.avalon_universal_master_0} {sgdma_tx_descriptor_read_agent.av} {avalon};set_connection_parameter_value {sgdma_tx_descriptor_read_translator.avalon_universal_master_0/sgdma_tx_descriptor_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_descriptor_read_translator.avalon_universal_master_0/sgdma_tx_descriptor_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_descriptor_read_translator.avalon_universal_master_0/sgdma_tx_descriptor_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {sgdma_tx_descriptor_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/sgdma_tx_descriptor_read_agent.rp} {qsys_mm.response};add_connection {sgdma_rx_descriptor_write_translator.avalon_universal_master_0} {sgdma_rx_descriptor_write_agent.av} {avalon};set_connection_parameter_value {sgdma_rx_descriptor_write_translator.avalon_universal_master_0/sgdma_rx_descriptor_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_descriptor_write_translator.avalon_universal_master_0/sgdma_rx_descriptor_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_descriptor_write_translator.avalon_universal_master_0/sgdma_rx_descriptor_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {sgdma_rx_descriptor_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/sgdma_rx_descriptor_write_agent.rp} {qsys_mm.response};add_connection {sgdma_tx_descriptor_write_translator.avalon_universal_master_0} {sgdma_tx_descriptor_write_agent.av} {avalon};set_connection_parameter_value {sgdma_tx_descriptor_write_translator.avalon_universal_master_0/sgdma_tx_descriptor_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_descriptor_write_translator.avalon_universal_master_0/sgdma_tx_descriptor_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_descriptor_write_translator.avalon_universal_master_0/sgdma_tx_descriptor_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {sgdma_tx_descriptor_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/sgdma_tx_descriptor_write_agent.rp} {qsys_mm.response};add_connection {mm_bridge_to_tse_mac_m0_translator.avalon_universal_master_0} {mm_bridge_to_tse_mac_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_to_tse_mac_m0_translator.avalon_universal_master_0/mm_bridge_to_tse_mac_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_to_tse_mac_m0_translator.avalon_universal_master_0/mm_bridge_to_tse_mac_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_to_tse_mac_m0_translator.avalon_universal_master_0/mm_bridge_to_tse_mac_m0_agent.av} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.m0} {descriptor_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.rf_source} {descriptor_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {descriptor_memory_s1_agent_rsp_fifo.out} {descriptor_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {descriptor_memory_s1_agent.rdata_fifo_src} {descriptor_memory_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {descriptor_memory_s1_agent_rdata_fifo.out} {descriptor_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {tse_mac_control_port_agent.m0} {tse_mac_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tse_mac_control_port_agent.m0/tse_mac_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tse_mac_control_port_agent.m0/tse_mac_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tse_mac_control_port_agent.m0/tse_mac_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tse_mac_control_port_agent.rf_source} {tse_mac_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {tse_mac_control_port_agent_rsp_fifo.out} {tse_mac_control_port_agent.rf_sink} {avalon_streaming};add_connection {tse_mac_control_port_agent.rdata_fifo_src} {tse_mac_control_port_agent_rdata_fifo.in} {avalon_streaming};add_connection {tse_mac_control_port_agent_rdata_fifo.out} {tse_mac_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sgdma_tx_csr_agent.m0} {sgdma_tx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sgdma_tx_csr_agent.m0/sgdma_tx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_csr_agent.m0/sgdma_tx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_csr_agent.m0/sgdma_tx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sgdma_tx_csr_agent.rf_source} {sgdma_tx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sgdma_tx_csr_agent_rsp_fifo.out} {sgdma_tx_csr_agent.rf_sink} {avalon_streaming};add_connection {sgdma_tx_csr_agent.rdata_fifo_src} {sgdma_tx_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {sgdma_tx_csr_agent_rdata_fifo.out} {sgdma_tx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sgdma_rx_csr_agent.m0} {sgdma_rx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sgdma_rx_csr_agent.m0/sgdma_rx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_csr_agent.m0/sgdma_rx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_csr_agent.m0/sgdma_rx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sgdma_rx_csr_agent.rf_source} {sgdma_rx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sgdma_rx_csr_agent_rsp_fifo.out} {sgdma_rx_csr_agent.rf_sink} {avalon_streaming};add_connection {sgdma_rx_csr_agent.rdata_fifo_src} {sgdma_rx_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {sgdma_rx_csr_agent_rdata_fifo.out} {sgdma_rx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sgdma_rx_descriptor_read_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {sgdma_rx_descriptor_read_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {sgdma_tx_descriptor_read_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sgdma_tx_descriptor_read_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {sgdma_rx_descriptor_write_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sgdma_rx_descriptor_write_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {sgdma_tx_descriptor_write_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sgdma_tx_descriptor_write_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {mm_bridge_to_tse_mac_m0_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_to_tse_mac_m0_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_005.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_004.src} {mm_bridge_to_tse_mac_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_004.src/mm_bridge_to_tse_mac_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_to_tse_mac_m0_limiter.rsp_src} {mm_bridge_to_tse_mac_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_to_tse_mac_m0_limiter.rsp_src/mm_bridge_to_tse_mac_m0_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {descriptor_memory_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/descriptor_memory_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {tse_mac_control_port_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/tse_mac_control_port_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {sgdma_tx_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/sgdma_tx_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {sgdma_rx_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sgdma_rx_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.command};add_connection {cmd_demux_004.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux_004.sink1} {qsys_mm.response};add_connection {cmd_demux_004.src0} {async_fifo.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/async_fifo.in} {qsys_mm.command};add_connection {async_fifo.out} {cmd_mux.sink4} {avalon_streaming};preview_set_connection_tag {async_fifo.out/cmd_mux.sink4} {qsys_mm.command};add_connection {cmd_demux_004.src2} {async_fifo_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src2/async_fifo_001.in} {qsys_mm.command};add_connection {async_fifo_001.out} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_001.out/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src3} {async_fifo_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src3/async_fifo_002.in} {qsys_mm.command};add_connection {async_fifo_002.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_002.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {rsp_demux.src4} {async_fifo_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src4/async_fifo_003.in} {qsys_mm.response};add_connection {async_fifo_003.out} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_003.out/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {async_fifo_004.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/async_fifo_004.in} {qsys_mm.response};add_connection {async_fifo_004.out} {rsp_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {async_fifo_004.out/rsp_mux_004.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {async_fifo_005.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/async_fifo_005.in} {qsys_mm.response};add_connection {async_fifo_005.out} {rsp_mux_004.sink3} {avalon_streaming};preview_set_connection_tag {async_fifo_005.out/rsp_mux_004.sink3} {qsys_mm.response};add_connection {mm_bridge_to_tse_mac_m0_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {mm_bridge_to_tse_mac_m0_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux_004.sink} {qsys_mm.command};add_connection {rsp_mux_004.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {mm_bridge_to_tse_mac_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/mm_bridge_to_tse_mac_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {descriptor_memory_s1_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {descriptor_memory_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {descriptor_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/descriptor_memory_s1_agent.cp} {qsys_mm.command};add_connection {descriptor_memory_s1_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {descriptor_memory_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_005.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_005.sink} {qsys_mm.response};add_connection {tse_mac_control_port_burst_adapter.source0} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {tse_mac_control_port_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.command};add_connection {agent_pipeline_002.source0} {tse_mac_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/tse_mac_control_port_agent.cp} {qsys_mm.command};add_connection {tse_mac_control_port_agent.rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {tse_mac_control_port_agent.rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_006.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_006.sink} {qsys_mm.response};add_connection {sgdma_tx_csr_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {sgdma_tx_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {sgdma_tx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_004.source0/sgdma_tx_csr_agent.cp} {qsys_mm.command};add_connection {sgdma_tx_csr_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {sgdma_tx_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_007.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_005.source0/router_007.sink} {qsys_mm.response};add_connection {sgdma_rx_csr_burst_adapter.source0} {agent_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {sgdma_rx_csr_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {sgdma_rx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_006.source0/sgdma_rx_csr_agent.cp} {qsys_mm.command};add_connection {sgdma_rx_csr_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {sgdma_rx_csr_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_008.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_007.source0/router_008.sink} {qsys_mm.response};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_read_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_read_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_write_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_write_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {descriptor_memory_s1_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_csr_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_csr_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_read_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_read_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_write_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_write_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {descriptor_memory_s1_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {descriptor_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {descriptor_memory_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_csr_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_csr_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {descriptor_memory_s1_burst_adapter.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_csr_burst_adapter.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_csr_burst_adapter.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {async_fifo_002.out_clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {async_fifo_003.in_clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {async_fifo_004.in_clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {async_fifo_005.in_clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {mm_bridge_to_tse_mac_m0_translator.reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {tse_mac_control_port_translator.reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {mm_bridge_to_tse_mac_m0_agent.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {tse_mac_control_port_agent.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {tse_mac_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {tse_mac_control_port_agent_rdata_fifo.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {mm_bridge_to_tse_mac_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {tse_mac_control_port_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {async_fifo_002.in_clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {async_fifo_003.out_clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {async_fifo_004.out_clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {async_fifo_005.out_clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_read_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_read_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_write_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_write_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_csr_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_csr_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_read_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_read_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_write_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_write_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_csr_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_csr_agent_rdata_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_csr_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_csr_agent_rdata_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_burst_adapter.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_csr_burst_adapter.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_csr_burst_adapter.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {async_fifo_002.out_clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {async_fifo_003.in_clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {async_fifo_004.in_clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {async_fifo_005.in_clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_reset_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_to_tse_mac_m0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_mac_control_port_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_to_tse_mac_m0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_mac_control_port_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_mac_control_port_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_mac_control_port_agent_rdata_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_to_tse_mac_m0_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_mac_control_port_burst_adapter.cr0} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {async_fifo_002.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {async_fifo_003.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {async_fifo_004.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {async_fifo_005.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_to_tse_mac_reset_reset_bridge.clk} {clock};add_interface {clk_100_clk} {clock} {slave};set_interface_property {clk_100_clk} {EXPORT_OF} {clk_100_clk_clock_bridge.in_clk};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mm_bridge_to_tse_mac_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_to_tse_mac_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_to_tse_mac_reset_reset_bridge.in_reset};add_interface {sgdma_rx_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sgdma_rx_reset_reset_bridge_in_reset} {EXPORT_OF} {sgdma_rx_reset_reset_bridge.in_reset};add_interface {mm_bridge_to_tse_mac_m0} {avalon} {slave};set_interface_property {mm_bridge_to_tse_mac_m0} {EXPORT_OF} {mm_bridge_to_tse_mac_m0_translator.avalon_anti_master_0};add_interface {sgdma_rx_descriptor_read} {avalon} {slave};set_interface_property {sgdma_rx_descriptor_read} {EXPORT_OF} {sgdma_rx_descriptor_read_translator.avalon_anti_master_0};add_interface {sgdma_rx_descriptor_write} {avalon} {slave};set_interface_property {sgdma_rx_descriptor_write} {EXPORT_OF} {sgdma_rx_descriptor_write_translator.avalon_anti_master_0};add_interface {sgdma_tx_descriptor_read} {avalon} {slave};set_interface_property {sgdma_tx_descriptor_read} {EXPORT_OF} {sgdma_tx_descriptor_read_translator.avalon_anti_master_0};add_interface {sgdma_tx_descriptor_write} {avalon} {slave};set_interface_property {sgdma_tx_descriptor_write} {EXPORT_OF} {sgdma_tx_descriptor_write_translator.avalon_anti_master_0};add_interface {descriptor_memory_s1} {avalon} {master};set_interface_property {descriptor_memory_s1} {EXPORT_OF} {descriptor_memory_s1_translator.avalon_anti_slave_0};add_interface {sgdma_rx_csr} {avalon} {master};set_interface_property {sgdma_rx_csr} {EXPORT_OF} {sgdma_rx_csr_translator.avalon_anti_slave_0};add_interface {sgdma_tx_csr} {avalon} {master};set_interface_property {sgdma_tx_csr} {EXPORT_OF} {sgdma_tx_csr_translator.avalon_anti_slave_0};add_interface {tse_mac_control_port} {avalon} {master};set_interface_property {tse_mac_control_port} {EXPORT_OF} {tse_mac_control_port_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.descriptor_memory.s1} {0};set_module_assignment {interconnect_id.mm_bridge_to_tse_mac.m0} {0};set_module_assignment {interconnect_id.sgdma_rx.csr} {1};set_module_assignment {interconnect_id.sgdma_rx.descriptor_read} {1};set_module_assignment {interconnect_id.sgdma_rx.descriptor_write} {2};set_module_assignment {interconnect_id.sgdma_tx.csr} {2};set_module_assignment {interconnect_id.sgdma_tx.descriptor_read} {3};set_module_assignment {interconnect_id.sgdma_tx.descriptor_write} {4};set_module_assignment {interconnect_id.tse_mac.control_port} {3};(altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;tse_mac_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001440&quot;
   end=&quot;0x00000000000001480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001400&quot;
   end=&quot;0x00000000000001440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x1000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x1000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x1000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x1000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x1000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x1000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x1000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x1000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=0001,0010,1000,0100,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,3,1,2,END_ADDRESS=0x1000,0x1400,0x1440,0x1480,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:0001:0x0:0x1000:both:1:0:0:1,3:0010:0x1000:0x1400:both:1:0:0:1,1:1000:0x1400:0x1440:both:1:0:0:1,2:0100:0x1440:0x1480:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x1000,0x1400,0x1440,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,both,both)(altera_merlin_router:14.1:CHANNEL_ID=00001,00010,00100,01000,10000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,3,2,4,0,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=1:00001:0x0:0x0:read:1:0:0:1,3:00010:0x0:0x0:read:1:0:0:1,2:00100:0x0:0x0:write:1:0:0:1,4:01000:0x0:0x0:write:1:0:0:1,0:10000:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=read,read,write,write,both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:14.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=4,MAX_OUTSTANDING_RESPONSES=29,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_SRC_ID_H=91,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_burst_adapter:14.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=79,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=5,ST_DATA_W=108)(altera_merlin_burst_adapter:14.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=79,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=5,ST_DATA_W=108)(altera_merlin_burst_adapter:14.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=79,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=5,ST_DATA_W=108)(altera_merlin_burst_adapter:14.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=79,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=5,ST_DATA_W=108)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_avalon_dc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_st_pipeline_stage:14.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:14.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:14.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:14.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:14.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:14.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:14.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:14.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:14.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:14.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="14.1"
   name="tse_w_sfp_tse_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5AGXFB3H4F35C4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {sgdma_rx_descriptor_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {sgdma_tx_descriptor_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {sgdma_rx_descriptor_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {sgdma_tx_descriptor_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {mm_bridge_to_tse_mac_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {descriptor_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tse_mac_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tse_mac_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {tse_mac_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {tse_mac_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tse_mac_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tse_mac_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_mac_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_mac_control_port_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {tse_mac_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_mac_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {tse_mac_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tse_mac_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_READ} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tse_mac_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_mac_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tse_mac_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_mac_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tse_mac_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tse_mac_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_mac_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tse_mac_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tse_mac_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sgdma_tx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sgdma_rx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sgdma_rx_descriptor_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ID} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_tx_descriptor_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ID} {3};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_rx_descriptor_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ID} {2};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_tx_descriptor_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ID} {4};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {USE_WRITERESPONSE} {0};add_instance {mm_bridge_to_tse_mac_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_QOS_H} {88};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_QOS_L} {88};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {ST_DATA_W} {108};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;tse_mac_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001440&quot;
   end=&quot;0x00000000000001480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001400&quot;
   end=&quot;0x00000000000001440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_agent} {USE_WRITERESPONSE} {0};add_instance {descriptor_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_DATA_W} {108};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {descriptor_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {ID} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_WRITERESPONSE} {0};add_instance {descriptor_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {descriptor_memory_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {descriptor_memory_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tse_mac_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {tse_mac_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tse_mac_control_port_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {tse_mac_control_port_agent} {ST_DATA_W} {108};set_instance_parameter_value {tse_mac_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_mac_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_mac_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_mac_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tse_mac_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tse_mac_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tse_mac_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tse_mac_control_port_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tse_mac_control_port_agent} {ID} {3};set_instance_parameter_value {tse_mac_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_mac_control_port_agent} {USE_WRITERESPONSE} {0};add_instance {tse_mac_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tse_mac_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tse_mac_control_port_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tse_mac_control_port_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_tx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sgdma_tx_csr_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_tx_csr_agent} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_tx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sgdma_tx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sgdma_tx_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sgdma_tx_csr_agent} {ID} {2};set_instance_parameter_value {sgdma_tx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_tx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_tx_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_tx_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_rx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sgdma_rx_csr_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_rx_csr_agent} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_rx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sgdma_rx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sgdma_rx_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sgdma_rx_csr_agent} {ID} {1};set_instance_parameter_value {sgdma_rx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_rx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_rx_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_rx_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x1000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {108};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {108};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x1000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {108};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x1000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {108};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 3 1 2 };set_instance_parameter_value {router_004} {CHANNEL_ID} {0001 0010 1000 0100 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x1000 0x1400 0x1440 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x1000 0x1400 0x1440 0x1480 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {108};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 3 2 4 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {00001 00010 00100 01000 10000 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {read read write write both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {108};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {108};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {108};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {108};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_to_tse_mac_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_DEST_ID_L} {92};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_SRC_ID_H} {91};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {MAX_BURST_LENGTH} {4};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {29};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {ST_DATA_W} {108};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_to_tse_mac_m0_limiter} {REORDER} {0};add_instance {descriptor_memory_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {ST_DATA_W} {108};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {OUT_BURSTWRAP_H} {79};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {descriptor_memory_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {tse_mac_control_port_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {ST_DATA_W} {108};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {OUT_BURSTWRAP_H} {79};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {tse_mac_control_port_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sgdma_tx_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {OUT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sgdma_tx_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sgdma_rx_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {ST_DATA_W} {108};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {OUT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sgdma_rx_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {5};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {async_fifo} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_001} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_002} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_002} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {async_fifo_002} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_002} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_002} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_002} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_002} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_003} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_003} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {async_fifo_003} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_003} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_003} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_003} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_003} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_003} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_004} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_004} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {async_fifo_004} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_004} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_004} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_004} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_004} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_004} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_005} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_005} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {async_fifo_005} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_005} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_005} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_005} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_005} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_005} {EXPLICIT_MAXCHANNEL} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {5};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};add_instance {sgdma_rx_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sgdma_rx_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sgdma_rx_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sgdma_rx_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sgdma_rx_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mm_bridge_to_tse_mac_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_to_tse_mac_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_to_tse_mac_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_to_tse_mac_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_to_tse_mac_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_100_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {sgdma_rx_descriptor_read_translator.avalon_universal_master_0} {sgdma_rx_descriptor_read_agent.av} {avalon};set_connection_parameter_value {sgdma_rx_descriptor_read_translator.avalon_universal_master_0/sgdma_rx_descriptor_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_descriptor_read_translator.avalon_universal_master_0/sgdma_rx_descriptor_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_descriptor_read_translator.avalon_universal_master_0/sgdma_rx_descriptor_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {sgdma_rx_descriptor_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/sgdma_rx_descriptor_read_agent.rp} {qsys_mm.response};add_connection {sgdma_tx_descriptor_read_translator.avalon_universal_master_0} {sgdma_tx_descriptor_read_agent.av} {avalon};set_connection_parameter_value {sgdma_tx_descriptor_read_translator.avalon_universal_master_0/sgdma_tx_descriptor_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_descriptor_read_translator.avalon_universal_master_0/sgdma_tx_descriptor_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_descriptor_read_translator.avalon_universal_master_0/sgdma_tx_descriptor_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {sgdma_tx_descriptor_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/sgdma_tx_descriptor_read_agent.rp} {qsys_mm.response};add_connection {sgdma_rx_descriptor_write_translator.avalon_universal_master_0} {sgdma_rx_descriptor_write_agent.av} {avalon};set_connection_parameter_value {sgdma_rx_descriptor_write_translator.avalon_universal_master_0/sgdma_rx_descriptor_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_descriptor_write_translator.avalon_universal_master_0/sgdma_rx_descriptor_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_descriptor_write_translator.avalon_universal_master_0/sgdma_rx_descriptor_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {sgdma_rx_descriptor_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/sgdma_rx_descriptor_write_agent.rp} {qsys_mm.response};add_connection {sgdma_tx_descriptor_write_translator.avalon_universal_master_0} {sgdma_tx_descriptor_write_agent.av} {avalon};set_connection_parameter_value {sgdma_tx_descriptor_write_translator.avalon_universal_master_0/sgdma_tx_descriptor_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_descriptor_write_translator.avalon_universal_master_0/sgdma_tx_descriptor_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_descriptor_write_translator.avalon_universal_master_0/sgdma_tx_descriptor_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {sgdma_tx_descriptor_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/sgdma_tx_descriptor_write_agent.rp} {qsys_mm.response};add_connection {mm_bridge_to_tse_mac_m0_translator.avalon_universal_master_0} {mm_bridge_to_tse_mac_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_to_tse_mac_m0_translator.avalon_universal_master_0/mm_bridge_to_tse_mac_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_to_tse_mac_m0_translator.avalon_universal_master_0/mm_bridge_to_tse_mac_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_to_tse_mac_m0_translator.avalon_universal_master_0/mm_bridge_to_tse_mac_m0_agent.av} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.m0} {descriptor_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.rf_source} {descriptor_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {descriptor_memory_s1_agent_rsp_fifo.out} {descriptor_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {descriptor_memory_s1_agent.rdata_fifo_src} {descriptor_memory_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {descriptor_memory_s1_agent_rdata_fifo.out} {descriptor_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {tse_mac_control_port_agent.m0} {tse_mac_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tse_mac_control_port_agent.m0/tse_mac_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tse_mac_control_port_agent.m0/tse_mac_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tse_mac_control_port_agent.m0/tse_mac_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tse_mac_control_port_agent.rf_source} {tse_mac_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {tse_mac_control_port_agent_rsp_fifo.out} {tse_mac_control_port_agent.rf_sink} {avalon_streaming};add_connection {tse_mac_control_port_agent.rdata_fifo_src} {tse_mac_control_port_agent_rdata_fifo.in} {avalon_streaming};add_connection {tse_mac_control_port_agent_rdata_fifo.out} {tse_mac_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sgdma_tx_csr_agent.m0} {sgdma_tx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sgdma_tx_csr_agent.m0/sgdma_tx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_csr_agent.m0/sgdma_tx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_csr_agent.m0/sgdma_tx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sgdma_tx_csr_agent.rf_source} {sgdma_tx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sgdma_tx_csr_agent_rsp_fifo.out} {sgdma_tx_csr_agent.rf_sink} {avalon_streaming};add_connection {sgdma_tx_csr_agent.rdata_fifo_src} {sgdma_tx_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {sgdma_tx_csr_agent_rdata_fifo.out} {sgdma_tx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sgdma_rx_csr_agent.m0} {sgdma_rx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sgdma_rx_csr_agent.m0/sgdma_rx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_csr_agent.m0/sgdma_rx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_csr_agent.m0/sgdma_rx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sgdma_rx_csr_agent.rf_source} {sgdma_rx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sgdma_rx_csr_agent_rsp_fifo.out} {sgdma_rx_csr_agent.rf_sink} {avalon_streaming};add_connection {sgdma_rx_csr_agent.rdata_fifo_src} {sgdma_rx_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {sgdma_rx_csr_agent_rdata_fifo.out} {sgdma_rx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sgdma_rx_descriptor_read_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {sgdma_rx_descriptor_read_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {sgdma_tx_descriptor_read_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sgdma_tx_descriptor_read_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {sgdma_rx_descriptor_write_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sgdma_rx_descriptor_write_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {sgdma_tx_descriptor_write_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sgdma_tx_descriptor_write_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {mm_bridge_to_tse_mac_m0_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_to_tse_mac_m0_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_005.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_004.src} {mm_bridge_to_tse_mac_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_004.src/mm_bridge_to_tse_mac_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_to_tse_mac_m0_limiter.rsp_src} {mm_bridge_to_tse_mac_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_to_tse_mac_m0_limiter.rsp_src/mm_bridge_to_tse_mac_m0_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {descriptor_memory_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/descriptor_memory_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {tse_mac_control_port_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/tse_mac_control_port_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {sgdma_tx_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/sgdma_tx_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {sgdma_rx_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sgdma_rx_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.command};add_connection {cmd_demux_004.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux_004.sink1} {qsys_mm.response};add_connection {cmd_demux_004.src0} {async_fifo.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/async_fifo.in} {qsys_mm.command};add_connection {async_fifo.out} {cmd_mux.sink4} {avalon_streaming};preview_set_connection_tag {async_fifo.out/cmd_mux.sink4} {qsys_mm.command};add_connection {cmd_demux_004.src2} {async_fifo_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src2/async_fifo_001.in} {qsys_mm.command};add_connection {async_fifo_001.out} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_001.out/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src3} {async_fifo_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src3/async_fifo_002.in} {qsys_mm.command};add_connection {async_fifo_002.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_002.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {rsp_demux.src4} {async_fifo_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src4/async_fifo_003.in} {qsys_mm.response};add_connection {async_fifo_003.out} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_003.out/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {async_fifo_004.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/async_fifo_004.in} {qsys_mm.response};add_connection {async_fifo_004.out} {rsp_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {async_fifo_004.out/rsp_mux_004.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {async_fifo_005.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/async_fifo_005.in} {qsys_mm.response};add_connection {async_fifo_005.out} {rsp_mux_004.sink3} {avalon_streaming};preview_set_connection_tag {async_fifo_005.out/rsp_mux_004.sink3} {qsys_mm.response};add_connection {mm_bridge_to_tse_mac_m0_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {mm_bridge_to_tse_mac_m0_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux_004.sink} {qsys_mm.command};add_connection {rsp_mux_004.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {mm_bridge_to_tse_mac_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/mm_bridge_to_tse_mac_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {descriptor_memory_s1_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {descriptor_memory_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {descriptor_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/descriptor_memory_s1_agent.cp} {qsys_mm.command};add_connection {descriptor_memory_s1_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {descriptor_memory_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_005.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_005.sink} {qsys_mm.response};add_connection {tse_mac_control_port_burst_adapter.source0} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {tse_mac_control_port_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.command};add_connection {agent_pipeline_002.source0} {tse_mac_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/tse_mac_control_port_agent.cp} {qsys_mm.command};add_connection {tse_mac_control_port_agent.rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {tse_mac_control_port_agent.rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_006.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_006.sink} {qsys_mm.response};add_connection {sgdma_tx_csr_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {sgdma_tx_csr_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {sgdma_tx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_004.source0/sgdma_tx_csr_agent.cp} {qsys_mm.command};add_connection {sgdma_tx_csr_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {sgdma_tx_csr_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_007.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_005.source0/router_007.sink} {qsys_mm.response};add_connection {sgdma_rx_csr_burst_adapter.source0} {agent_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {sgdma_rx_csr_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {sgdma_rx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_006.source0/sgdma_rx_csr_agent.cp} {qsys_mm.command};add_connection {sgdma_rx_csr_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {sgdma_rx_csr_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_008.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_007.source0/router_008.sink} {qsys_mm.response};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_read_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_read_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_write_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_write_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {descriptor_memory_s1_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_csr_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_csr_translator.reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_read_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_read_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_write_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_write_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {descriptor_memory_s1_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {descriptor_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {descriptor_memory_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_csr_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_csr_agent.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {descriptor_memory_s1_burst_adapter.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_tx_csr_burst_adapter.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {sgdma_rx_csr_burst_adapter.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {async_fifo_002.out_clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {async_fifo_003.in_clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {async_fifo_004.in_clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {async_fifo_005.in_clk_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {sgdma_rx_reset_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {mm_bridge_to_tse_mac_m0_translator.reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {tse_mac_control_port_translator.reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {mm_bridge_to_tse_mac_m0_agent.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {tse_mac_control_port_agent.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {tse_mac_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {tse_mac_control_port_agent_rdata_fifo.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {mm_bridge_to_tse_mac_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {tse_mac_control_port_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {async_fifo_002.in_clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {async_fifo_003.out_clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {async_fifo_004.out_clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {async_fifo_005.out_clk_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {mm_bridge_to_tse_mac_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_read_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_read_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_write_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_write_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_csr_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_csr_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_read_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_read_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_write_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_write_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_csr_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_csr_agent_rdata_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_csr_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_csr_agent_rdata_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_burst_adapter.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_tx_csr_burst_adapter.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_csr_burst_adapter.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {async_fifo_002.out_clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {async_fifo_003.in_clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {async_fifo_004.in_clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {async_fifo_005.in_clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sgdma_rx_reset_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_to_tse_mac_m0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_mac_control_port_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_to_tse_mac_m0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_mac_control_port_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_mac_control_port_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_mac_control_port_agent_rdata_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_to_tse_mac_m0_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {tse_mac_control_port_burst_adapter.cr0} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {async_fifo_002.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {async_fifo_003.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {async_fifo_004.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {async_fifo_005.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_bridge_to_tse_mac_reset_reset_bridge.clk} {clock};add_interface {clk_100_clk} {clock} {slave};set_interface_property {clk_100_clk} {EXPORT_OF} {clk_100_clk_clock_bridge.in_clk};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mm_bridge_to_tse_mac_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_to_tse_mac_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_to_tse_mac_reset_reset_bridge.in_reset};add_interface {sgdma_rx_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sgdma_rx_reset_reset_bridge_in_reset} {EXPORT_OF} {sgdma_rx_reset_reset_bridge.in_reset};add_interface {mm_bridge_to_tse_mac_m0} {avalon} {slave};set_interface_property {mm_bridge_to_tse_mac_m0} {EXPORT_OF} {mm_bridge_to_tse_mac_m0_translator.avalon_anti_master_0};add_interface {sgdma_rx_descriptor_read} {avalon} {slave};set_interface_property {sgdma_rx_descriptor_read} {EXPORT_OF} {sgdma_rx_descriptor_read_translator.avalon_anti_master_0};add_interface {sgdma_rx_descriptor_write} {avalon} {slave};set_interface_property {sgdma_rx_descriptor_write} {EXPORT_OF} {sgdma_rx_descriptor_write_translator.avalon_anti_master_0};add_interface {sgdma_tx_descriptor_read} {avalon} {slave};set_interface_property {sgdma_tx_descriptor_read} {EXPORT_OF} {sgdma_tx_descriptor_read_translator.avalon_anti_master_0};add_interface {sgdma_tx_descriptor_write} {avalon} {slave};set_interface_property {sgdma_tx_descriptor_write} {EXPORT_OF} {sgdma_tx_descriptor_write_translator.avalon_anti_master_0};add_interface {descriptor_memory_s1} {avalon} {master};set_interface_property {descriptor_memory_s1} {EXPORT_OF} {descriptor_memory_s1_translator.avalon_anti_slave_0};add_interface {sgdma_rx_csr} {avalon} {master};set_interface_property {sgdma_rx_csr} {EXPORT_OF} {sgdma_rx_csr_translator.avalon_anti_slave_0};add_interface {sgdma_tx_csr} {avalon} {master};set_interface_property {sgdma_tx_csr} {EXPORT_OF} {sgdma_tx_csr_translator.avalon_anti_slave_0};add_interface {tse_mac_control_port} {avalon} {master};set_interface_property {tse_mac_control_port} {EXPORT_OF} {tse_mac_control_port_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.descriptor_memory.s1} {0};set_module_assignment {interconnect_id.mm_bridge_to_tse_mac.m0} {0};set_module_assignment {interconnect_id.sgdma_rx.csr} {1};set_module_assignment {interconnect_id.sgdma_rx.descriptor_read} {1};set_module_assignment {interconnect_id.sgdma_rx.descriptor_write} {2};set_module_assignment {interconnect_id.sgdma_tx.csr} {2};set_module_assignment {interconnect_id.sgdma_tx.descriptor_read} {3};set_module_assignment {interconnect_id.sgdma_tx.descriptor_write} {4};set_module_assignment {interconnect_id.tse_mac.control_port} {3};" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="D:/altera/14.1/ip/altera/primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="tse_w_sfp_tse" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 29 starting:altera_mm_interconnect "submodules/tse_w_sfp_tse_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>78</b> modules, <b>252</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>tse</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 99 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="xcvr_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>xcvr_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 97 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 96 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="xcvr_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>xcvr_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 95 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="xcvr_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>xcvr_avalon_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 48 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 44 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 43 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 42 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 88 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 38 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="descriptor_memory_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>descriptor_memory_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 34 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 30 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux_004"</message>
   <message level="Info" culprit="cmd_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 29 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 28 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 25 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 24 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 21 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 17 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux_004"</message>
   <message level="Info" culprit="rsp_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 16 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 10 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:14.1:AUTO_DEVICE=5AGXFB3H4F35C4,AUTO_DEVICE_FAMILY=Arria V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=32,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inUseEmptyPort=1,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=6,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(timing_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(clock:14.1:)(clock:14.1:)(reset:14.1:)"
   instancePathKey="tse_w_sfp:.:tse:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="14.1"
   name="tse_w_sfp_tse_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="6" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="AUTO_DEVICE" value="5AGXFB3H4F35C4" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="tse_w_sfp_tse" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 102 starting:altera_avalon_st_adapter "submodules/tse_w_sfp_tse_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>tse</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="tse_w_sfp">queue size: 0 starting:timing_adapter "submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:mm_bridge_0_m0_translator"
   kind="altera_merlin_master_translator"
   version="14.1"
   name="altera_merlin_master_translator">
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="tse_w_sfp_mm_interconnect_0"
     as="mm_bridge_0_m0_translator" />
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="sgdma_rx_descriptor_read_translator,sgdma_tx_descriptor_read_translator,sgdma_rx_descriptor_write_translator,sgdma_tx_descriptor_write_translator,mm_bridge_to_tse_mac_m0_translator" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:xcvr_avalon_slave_translator"
   kind="altera_merlin_slave_translator"
   version="14.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="tse_w_sfp_mm_interconnect_0"
     as="xcvr_avalon_slave_translator,tse_avalon_slave_translator" />
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="descriptor_memory_s1_translator,tse_mac_control_port_translator,sgdma_tx_csr_translator,sgdma_rx_csr_translator" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 99 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="xcvr_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>xcvr_avalon_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;xcvr_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;tse_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000042000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),PKT_ADDR_H=54,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=72,PKT_ADDR_SIDEBAND_L=72,PKT_BEGIN_BURST=74,PKT_BURSTWRAP_H=66,PKT_BURSTWRAP_L=66,PKT_BURST_SIZE_H=69,PKT_BURST_SIZE_L=67,PKT_BURST_TYPE_H=71,PKT_BURST_TYPE_L=70,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=61,PKT_CACHE_H=85,PKT_CACHE_L=82,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=73,PKT_DATA_SIDEBAND_L=73,PKT_DEST_ID_H=77,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_QOS_H=75,PKT_QOS_L=75,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=76,PKT_SRC_ID_L=76,PKT_THREAD_ID_H=78,PKT_THREAD_ID_L=78,PKT_TRANS_COMPRESSED_READ=55,PKT_TRANS_EXCLUSIVE=60,PKT_TRANS_LOCK=59,PKT_TRANS_POSTED=56,PKT_TRANS_READ=58,PKT_TRANS_WRITE=57,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=91,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:mm_bridge_0_m0_agent"
   kind="altera_merlin_master_agent"
   version="14.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_mm_interconnect_0" as="mm_bridge_0_m0_agent" />
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="sgdma_rx_descriptor_read_agent,sgdma_tx_descriptor_read_agent,sgdma_rx_descriptor_write_agent,sgdma_tx_descriptor_write_agent,mm_bridge_to_tse_mac_m0_agent" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 97 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),PKT_ADDR_H=54,PKT_ADDR_L=36,PKT_BEGIN_BURST=74,PKT_BURSTWRAP_H=66,PKT_BURSTWRAP_L=66,PKT_BURST_SIZE_H=69,PKT_BURST_SIZE_L=67,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=61,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=76,PKT_SRC_ID_L=76,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=55,PKT_TRANS_LOCK=59,PKT_TRANS_POSTED=56,PKT_TRANS_READ=58,PKT_TRANS_WRITE=57,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:xcvr_avalon_slave_agent"
   kind="altera_merlin_slave_agent"
   version="14.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="tse_w_sfp_mm_interconnect_0"
     as="xcvr_avalon_slave_agent,tse_avalon_slave_agent" />
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="descriptor_memory_s1_agent,tse_mac_control_port_agent,sgdma_tx_csr_agent,sgdma_rx_csr_agent" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 96 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="xcvr_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>xcvr_avalon_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:xcvr_avalon_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="14.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="tse_w_sfp_mm_interconnect_0"
     as="xcvr_avalon_slave_agent_rsp_fifo,xcvr_avalon_slave_agent_rdata_fifo,tse_avalon_slave_agent_rsp_fifo" />
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="descriptor_memory_s1_agent_rsp_fifo,descriptor_memory_s1_agent_rdata_fifo,tse_mac_control_port_agent_rsp_fifo,tse_mac_control_port_agent_rdata_fifo,sgdma_tx_csr_agent_rsp_fifo,sgdma_tx_csr_agent_rdata_fifo,sgdma_rx_csr_agent_rsp_fifo,sgdma_rx_csr_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 95 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="xcvr_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>xcvr_avalon_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x40000,0x42000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=54,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=77,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=58,PKT_TRANS_WRITE=57,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x40000:both:1:0:0:1,0:10:0x40000:0x42000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000,ST_CHANNEL_W=2,ST_DATA_W=91,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="14.1"
   name="tse_w_sfp_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="58" />
  <parameter name="START_ADDRESS" value="0x0,0x40000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x40000:both:1:0:0:1,0:10:0x40000:0x42000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="54" />
  <parameter name="PKT_DEST_ID_H" value="77" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="81" />
  <parameter name="END_ADDRESS" value="0x40000,0x42000" />
  <parameter name="PKT_PROTECTION_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="57" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 91 starting:altera_merlin_router "submodules/tse_w_sfp_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=54,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=77,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=58,PKT_TRANS_WRITE=57,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=91,TYPE_OF_TRANSACTION=both"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="14.1"
   name="tse_w_sfp_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="58" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="54" />
  <parameter name="PKT_DEST_ID_H" value="77" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="81" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="57" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_mm_interconnect_0" as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 90 starting:altera_merlin_router "submodules/tse_w_sfp_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:14.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=61,PKT_DEST_ID_H=77,PKT_DEST_ID_L=77,PKT_SRC_ID_H=76,PKT_SRC_ID_L=76,PKT_THREAD_ID_H=78,PKT_THREAD_ID_L=78,PKT_TRANS_POSTED=56,PKT_TRANS_WRITE=57,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=91,VALID_WIDTH=2"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:mm_bridge_0_m0_limiter"
   kind="altera_merlin_traffic_limiter"
   version="14.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="tse_w_sfp_mm_interconnect_0"
     as="mm_bridge_0_m0_limiter" />
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="mm_bridge_to_tse_mac_m0_limiter" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 88 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=91,VALID_WIDTH=2"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="tse_w_sfp_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 87 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=59,ST_CHANNEL_W=2,ST_DATA_W=91,USE_EXTERNAL_ARB=0"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="tse_w_sfp_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="59" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_mm_interconnect_0" as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 86 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=91,VALID_WIDTH=1"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="tse_w_sfp_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 84 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=91,VALID_WIDTH=1"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="tse_w_sfp_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_mm_interconnect_0" as="rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 83 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=59,ST_CHANNEL_W=2,ST_DATA_W=91,USE_EXTERNAL_ARB=0"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="tse_w_sfp_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77) src_id(76) qos(75) begin_burst(74) data_sideband(73) addr_sideband(72) burst_type(71:70) burst_size(69:67) burstwrap(66) byte_cnt(65:61) trans_exclusive(60) trans_lock(59) trans_read(58) trans_write(57) trans_posted(56) trans_compressed_read(55) addr(54:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="59" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 82 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:14.1:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=91,CHANNEL_WIDTH=2,DATA_WIDTH=91,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="tse_w_sfp:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="14.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="91" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_mm_interconnect_0" as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 81 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse_mac:14.1:CORE_VERSION=3585,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=ARRIAV,EG_ADDR=11,EG_FIFO=2048,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=true,ENABLE_HD_LOGIC=false,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=true,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=false,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=11,ING_FIFO=2048,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=100,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=false,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=true,ifGMII=MII_GMII,use_misc_ports=true"
   instancePathKey="tse_w_sfp:.:tse:.:tse_mac:.:i_tse_mac"
   kind="altera_eth_tse_mac"
   version="14.1"
   name="altera_eth_tse_mac">
  <parameter name="CORE_VERSION" value="3585" />
  <parameter name="CRC32GENDELAY" value="6" />
  <parameter name="ENABLE_GMII_LOOPBACK" value="true" />
  <parameter name="connect_to_pcs" value="true" />
  <parameter name="ENABLE_MAC_RX_VLAN" value="false" />
  <parameter name="DEVICE_FAMILY" value="ARRIAV" />
  <parameter name="RAM_TYPE" value="AUTO" />
  <parameter name="ifGMII" value="MII_GMII" />
  <parameter name="ENABLE_LGTH_CHECK" value="true" />
  <parameter name="MBIT_ONLY" value="true" />
  <parameter name="CUST_VERSION" value="0" />
  <parameter name="REDUCED_INTERFACE_ENA" value="false" />
  <parameter name="ENABLE_MDIO" value="true" />
  <parameter name="CRC32CHECK16BIT" value="0" />
  <parameter name="ING_ADDR" value="11" />
  <parameter name="CRC32S1L2_EXTERN" value="false" />
  <parameter name="ENABLE_MAC_TXADDR_SET" value="true" />
  <parameter name="EG_FIFO" value="2048" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="INSERT_TA" value="false" />
  <parameter name="EG_ADDR" value="11" />
  <parameter name="STAT_CNT_ENA" value="true" />
  <parameter name="REDUCED_CONTROL" value="false" />
  <parameter name="GBIT_ONLY" value="true" />
  <parameter name="CRC32DWIDTH" value="8" />
  <parameter name="ENABLE_ENA" value="32" />
  <parameter name="ENA_HASH" value="false" />
  <parameter name="ENABLE_SUP_ADDR" value="false" />
  <parameter name="ENABLE_SHIFT16" value="true" />
  <parameter name="RESET_LEVEL" value="1" />
  <parameter name="ENABLE_MAGIC_DETECT" value="false" />
  <parameter name="USE_SYNC_RESET" value="true" />
  <parameter name="ING_FIFO" value="2048" />
  <parameter name="ENABLE_MAC_TX_VLAN" value="false" />
  <parameter name="ENABLE_EXTENDED_STAT_REG" value="false" />
  <parameter name="ENABLE_MAC_FLOW_CTRL" value="true" />
  <parameter name="ENABLE_PADDING" value="true" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_HD_LOGIC" value="false" />
  <parameter name="MDIO_CLK_DIV" value="100" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_quad_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_quad_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse_tse_mac" as="i_tse_mac" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 79 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>tse_mac</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse_avalon_arbiter:14.1:MAC_ONLY=false,MAX_CHANNELS=1,SLAVE_ADDR_WIDTH=8"
   instancePathKey="tse_w_sfp:.:tse:.:tse_mac:.:avalon_arbiter"
   kind="altera_eth_tse_avalon_arbiter"
   version="14.1"
   name="altera_eth_tse_avalon_arbiter">
  <parameter name="MAX_CHANNELS" value="1" />
  <parameter name="MAC_ONLY" value="false" />
  <parameter name="SLAVE_ADDR_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_avalon_arbiter.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse_tse_mac" as="avalon_arbiter" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 78 starting:altera_eth_tse_avalon_arbiter "submodules/altera_eth_tse_avalon_arbiter"</message>
   <message level="Info" culprit="avalon_arbiter"><![CDATA["<b>tse_mac</b>" instantiated <b>altera_eth_tse_avalon_arbiter</b> "<b>avalon_arbiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse_pcs:14.1:DEV_VERSION=3585,ENABLE_CLK_SHARING=false,ENABLE_ECC=false,ENABLE_SGMII=true,PHY_IDENTIFIER=0,SYNCHRONIZER_DEPTH=3,connect_to_mac=true,enable_hd_logic=false,enable_use_internal_fifo=true"
   instancePathKey="tse_w_sfp:.:tse:.:tse_mac:.:i_tse_pcs_0"
   kind="altera_eth_tse_pcs"
   version="14.1"
   name="altera_eth_tse_pcs">
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="connect_to_mac" value="true" />
  <parameter name="DEV_VERSION" value="3585" />
  <parameter name="ENABLE_CLK_SHARING" value="false" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="PHY_IDENTIFIER" value="0" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_SGMII" value="true" />
  <parameter name="enable_hd_logic" value="false" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_align_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dec10b8b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_dec_func.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_enc8b10b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_autoneg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_carrier_sense.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sgmii_clk_div.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sgmii_clk_enable.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_encapsulation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_encapsulation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_encapsulation_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pcs_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_pcs_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mdio_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_rx_if_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_mii_tx_if_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sgmii_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_colision_detect.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_rx_fifo_rd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_rx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_sgmii.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_sgmii_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_tx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_tx_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_pcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_pcs_strx_gx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_top_1000_base_x_strx_gx.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_eth_tse_pcs.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs/altera_eth_tse_pcs_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse_tse_mac" as="i_tse_pcs_0" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 77 starting:altera_eth_tse_pcs "submodules/altera_eth_tse_pcs"</message>
   <message level="Info" culprit="i_tse_pcs_0"><![CDATA["<b>tse_mac</b>" instantiated <b>altera_eth_tse_pcs</b> "<b>i_tse_pcs_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_false_path_marker.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_13.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_24.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_34.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_1246.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_gray_cnt.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_altsyncram.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_bin_cnt.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ph_calculator.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_sdpm_gen.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x10.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x14.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x2.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x23.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x36.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x40.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_dec_x30.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_tse_ecc_status_crosser.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x1000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x1000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="14.1"
   name="tse_w_sfp_tse_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x1000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="92" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x1000" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="router,router_001,router_002,router_003" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 48 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=0001,0010,1000,0100,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,3,1,2,END_ADDRESS=0x1000,0x1400,0x1440,0x1480,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:0001:0x0:0x1000:both:1:0:0:1,3:0010:0x1000:0x1400:both:1:0:0:1,1:1000:0x1400:0x1440:both:1:0:0:1,2:0100:0x1440:0x1480:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x1000,0x1400,0x1440,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,both,both"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="14.1"
   name="tse_w_sfp_tse_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x1000,0x1400,0x1440" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:0001:0x0:0x1000:both:1:0:0:1,3:0010:0x1000:0x1400:both:1:0:0:1,1:1000:0x1400:0x1440:both:1:0:0:1,2:0100:0x1440:0x1480:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="92" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="0001,0010,1000,0100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x1000,0x1400,0x1440,0x1480" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,3,1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse_mm_interconnect_0" as="router_004" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 44 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=00001,00010,00100,01000,10000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,3,2,4,0,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=1:00001:0x0:0x0:read:1:0:0:1,3:00010:0x0:0x0:read:1:0:0:1,2:00100:0x0:0x0:write:1:0:0:1,4:01000:0x0:0x0:write:1:0:0:1,0:10000:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=read,read,write,write,both"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="14.1"
   name="tse_w_sfp_tse_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:00001:0x0:0x0:read:1:0:0:1,3:00010:0x0:0x0:read:1:0:0:1,2:00100:0x0:0x0:write:1:0:0:1,4:01000:0x0:0x0:write:1:0:0:1,0:10000:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="92" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="00001,00010,00100,01000,10000" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,read,write,write,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,3,2,4,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse_mm_interconnect_0" as="router_005" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 43 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=92,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=108,TYPE_OF_TRANSACTION=both"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="14.1"
   name="tse_w_sfp_tse_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="92" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="router_006,router_007,router_008" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 42 starting:altera_merlin_router "submodules/tse_w_sfp_tse_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:14.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=79,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=5,ST_DATA_W=108"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:descriptor_memory_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="14.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="descriptor_memory_s1_burst_adapter,tse_mac_control_port_burst_adapter,sgdma_tx_csr_burst_adapter,sgdma_rx_csr_burst_adapter" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 38 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="descriptor_memory_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>descriptor_memory_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="tse_w_sfp_tse_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="cmd_demux,cmd_demux_001,cmd_demux_002,cmd_demux_003,rsp_demux_002,rsp_demux_003" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 34 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:cmd_demux_004"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="tse_w_sfp_tse_mm_interconnect_0_cmd_demux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse_mm_interconnect_0" as="cmd_demux_004" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 30 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_demux_004"</message>
   <message level="Info" culprit="cmd_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="tse_w_sfp_tse_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 29 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="cmd_mux_001,cmd_mux_002,cmd_mux_003" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 28 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="tse_w_sfp_tse_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 25 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=108,VALID_WIDTH=1"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="tse_w_sfp_tse_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse_mm_interconnect_0" as="rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 24 starting:altera_merlin_demultiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="tse_w_sfp_tse_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="rsp_mux,rsp_mux_001,rsp_mux_002,rsp_mux_003" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 21 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:rsp_mux_004"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="tse_w_sfp_tse_mm_interconnect_0_rsp_mux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:92) src_id(91:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse_mm_interconnect_0" as="rsp_mux_004" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 17 starting:altera_merlin_multiplexer "submodules/tse_w_sfp_tse_mm_interconnect_0_rsp_mux_004"</message>
   <message level="Info" culprit="rsp_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dc_fifo:14.1:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:async_fifo"
   kind="altera_avalon_dc_fifo"
   version="14.1"
   name="altera_avalon_dc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="D:/altera/14.1/ip/altera/primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="async_fifo,async_fifo_001,async_fifo_002,async_fifo_003,async_fifo_004,async_fifo_005" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 16 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_pipeline_stage:14.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=5,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1"
   instancePathKey="tse_w_sfp:.:tse:.:mm_interconnect_0:.:limiter_pipeline"
   kind="altera_avalon_st_pipeline_stage"
   version="14.1"
   name="altera_avalon_st_pipeline_stage">
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="tse_w_sfp_tse_mm_interconnect_0"
     as="limiter_pipeline,limiter_pipeline_001,agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,agent_pipeline_004,agent_pipeline_005,agent_pipeline_006,agent_pipeline_007" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 10 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="tse_w_sfp:.:tse:.:avalon_st_adapter:.:timing_adapter_0"
   kind="timing_adapter"
   version="14.1"
   name="tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0">
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/tse_w_sfp/synthesis/submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tse_w_sfp_tse_avalon_st_adapter" as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="tse_w_sfp">queue size: 0 starting:timing_adapter "submodules/tse_w_sfp_tse_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
