INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/verilog/project1_adder/project1_adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
