IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.99        Core1: 32.19        
Core2: 26.94        Core3: 27.36        
Core4: 29.59        Core5: 32.47        
Core6: 30.09        Core7: 36.41        
Core8: 29.10        Core9: 21.90        
Core10: 28.55        Core11: 32.60        
Core12: 27.75        Core13: 32.04        
Core14: 30.04        Core15: 37.08        
Core16: 28.62        Core17: 37.45        
Core18: 29.02        Core19: 36.38        
Core20: 29.06        Core21: 33.25        
Core22: 28.05        Core23: 30.95        
Core24: 32.17        Core25: 35.67        
Core26: 31.69        Core27: 31.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.21
Socket1: 33.09
DDR read Latency(ns)
Socket0: 86826.68
Socket1: 849.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.85        Core1: 32.27        
Core2: 30.13        Core3: 27.77        
Core4: 29.92        Core5: 31.56        
Core6: 30.48        Core7: 36.28        
Core8: 30.44        Core9: 21.68        
Core10: 29.30        Core11: 34.07        
Core12: 28.48        Core13: 31.66        
Core14: 29.65        Core15: 37.46        
Core16: 32.72        Core17: 37.23        
Core18: 28.63        Core19: 36.39        
Core20: 30.72        Core21: 33.92        
Core22: 27.79        Core23: 31.33        
Core24: 29.73        Core25: 35.66        
Core26: 30.97        Core27: 32.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.90
Socket1: 33.27
DDR read Latency(ns)
Socket0: 89352.26
Socket1: 851.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.46        Core1: 32.05        
Core2: 29.39        Core3: 26.30        
Core4: 29.62        Core5: 34.13        
Core6: 30.89        Core7: 35.26        
Core8: 30.08        Core9: 21.62        
Core10: 29.82        Core11: 33.47        
Core12: 29.35        Core13: 31.96        
Core14: 22.46        Core15: 37.36        
Core16: 21.90        Core17: 37.54        
Core18: 20.91        Core19: 36.15        
Core20: 21.71        Core21: 34.01        
Core22: 22.31        Core23: 30.29        
Core24: 30.00        Core25: 36.68        
Core26: 30.27        Core27: 30.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.23
Socket1: 32.96
DDR read Latency(ns)
Socket0: 84691.46
Socket1: 852.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.65        Core1: 32.37        
Core2: 29.61        Core3: 25.99        
Core4: 29.59        Core5: 33.25        
Core6: 31.14        Core7: 36.46        
Core8: 31.78        Core9: 21.51        
Core10: 30.70        Core11: 33.11        
Core12: 29.43        Core13: 32.46        
Core14: 29.02        Core15: 35.53        
Core16: 29.77        Core17: 37.28        
Core18: 31.90        Core19: 35.95        
Core20: 29.91        Core21: 34.08        
Core22: 32.31        Core23: 30.90        
Core24: 31.84        Core25: 36.28        
Core26: 29.72        Core27: 33.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.58
Socket1: 33.02
DDR read Latency(ns)
Socket0: 86473.01
Socket1: 851.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.92        Core1: 32.21        
Core2: 29.36        Core3: 27.81        
Core4: 27.80        Core5: 31.19        
Core6: 31.36        Core7: 36.39        
Core8: 29.06        Core9: 21.37        
Core10: 28.95        Core11: 32.90        
Core12: 31.08        Core13: 32.12        
Core14: 29.62        Core15: 35.61        
Core16: 29.61        Core17: 37.39        
Core18: 31.49        Core19: 35.99        
Core20: 28.98        Core21: 34.09        
Core22: 30.31        Core23: 31.56        
Core24: 30.67        Core25: 35.44        
Core26: 30.07        Core27: 32.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.89
Socket1: 33.01
DDR read Latency(ns)
Socket0: 85385.42
Socket1: 851.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.64        Core1: 32.26        
Core2: 29.38        Core3: 27.87        
Core4: 29.42        Core5: 31.04        
Core6: 29.81        Core7: 36.40        
Core8: 29.24        Core9: 21.59        
Core10: 28.46        Core11: 32.64        
Core12: 28.25        Core13: 31.82        
Core14: 28.83        Core15: 35.94        
Core16: 26.77        Core17: 37.73        
Core18: 30.08        Core19: 35.92        
Core20: 29.95        Core21: 34.10        
Core22: 30.35        Core23: 31.75        
Core24: 32.85        Core25: 35.54        
Core26: 28.91        Core27: 32.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.54
Socket1: 33.04
DDR read Latency(ns)
Socket0: 84747.38
Socket1: 849.72
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.51        Core1: 34.99        
Core2: 27.34        Core3: 26.96        
Core4: 29.71        Core5: 33.61        
Core6: 29.22        Core7: 33.07        
Core8: 28.37        Core9: 23.20        
Core10: 26.99        Core11: 30.95        
Core12: 28.33        Core13: 27.75        
Core14: 29.41        Core15: 35.20        
Core16: 26.93        Core17: 38.51        
Core18: 30.93        Core19: 34.85        
Core20: 30.76        Core21: 33.89        
Core22: 29.10        Core23: 32.83        
Core24: 27.57        Core25: 26.77        
Core26: 31.46        Core27: 31.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.70
Socket1: 32.43
DDR read Latency(ns)
Socket0: 76488.68
Socket1: 843.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 35.26        
Core2: 27.63        Core3: 27.22        
Core4: 34.88        Core5: 32.56        
Core6: 29.52        Core7: 33.83        
Core8: 31.31        Core9: 23.25        
Core10: 29.73        Core11: 30.17        
Core12: 29.51        Core13: 28.21        
Core14: 30.40        Core15: 35.59        
Core16: 26.60        Core17: 38.35        
Core18: 30.92        Core19: 34.97        
Core20: 31.15        Core21: 33.90        
Core22: 30.27        Core23: 33.06        
Core24: 30.19        Core25: 27.00        
Core26: 31.11        Core27: 32.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.98
Socket1: 32.52
DDR read Latency(ns)
Socket0: 76510.93
Socket1: 841.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.73        Core1: 35.49        
Core2: 26.77        Core3: 27.27        
Core4: 30.53        Core5: 33.19        
Core6: 22.31        Core7: 33.25        
Core8: 22.51        Core9: 23.28        
Core10: 22.05        Core11: 31.54        
Core12: 22.00        Core13: 27.87        
Core14: 29.69        Core15: 36.14        
Core16: 27.90        Core17: 38.56        
Core18: 29.67        Core19: 35.32        
Core20: 29.44        Core21: 34.05        
Core22: 30.92        Core23: 33.73        
Core24: 30.69        Core25: 27.91        
Core26: 29.42        Core27: 31.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.60
Socket1: 32.81
DDR read Latency(ns)
Socket0: 74696.77
Socket1: 842.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.76        Core1: 35.77        
Core2: 28.05        Core3: 27.27        
Core4: 29.71        Core5: 33.43        
Core6: 29.42        Core7: 35.65        
Core8: 29.13        Core9: 23.67        
Core10: 28.84        Core11: 31.88        
Core12: 27.01        Core13: 26.46        
Core14: 30.10        Core15: 36.80        
Core16: 29.58        Core17: 38.70        
Core18: 29.23        Core19: 36.66        
Core20: 31.41        Core21: 34.89        
Core22: 30.85        Core23: 34.40        
Core24: 29.26        Core25: 28.80        
Core26: 31.12        Core27: 31.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.10
Socket1: 33.26
DDR read Latency(ns)
Socket0: 81563.99
Socket1: 845.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.18        Core1: 35.75        
Core2: 26.10        Core3: 27.20        
Core4: 29.52        Core5: 32.47        
Core6: 31.81        Core7: 36.17        
Core8: 29.41        Core9: 23.58        
Core10: 28.06        Core11: 30.95        
Core12: 27.46        Core13: 26.20        
Core14: 27.51        Core15: 36.78        
Core16: 28.58        Core17: 38.40        
Core18: 31.17        Core19: 36.20        
Core20: 28.48        Core21: 34.95        
Core22: 29.80        Core23: 34.35        
Core24: 28.89        Core25: 28.69        
Core26: 30.49        Core27: 32.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.48
Socket1: 33.05
DDR read Latency(ns)
Socket0: 79767.48
Socket1: 843.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.13        Core1: 35.50        
Core2: 27.08        Core3: 27.06        
Core4: 29.73        Core5: 32.50        
Core6: 28.68        Core7: 35.65        
Core8: 28.52        Core9: 23.46        
Core10: 29.29        Core11: 30.97        
Core12: 27.15        Core13: 26.04        
Core14: 29.03        Core15: 36.46        
Core16: 26.56        Core17: 38.24        
Core18: 29.49        Core19: 35.98        
Core20: 28.36        Core21: 34.93        
Core22: 29.38        Core23: 34.27        
Core24: 29.42        Core25: 28.85        
Core26: 30.43        Core27: 32.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.42
Socket1: 32.93
DDR read Latency(ns)
Socket0: 80129.51
Socket1: 844.91
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.20        Core1: 28.77        
Core2: 27.32        Core3: 32.31        
Core4: 28.80        Core5: 32.00        
Core6: 29.48        Core7: 31.73        
Core8: 29.50        Core9: 23.53        
Core10: 30.98        Core11: 32.59        
Core12: 29.50        Core13: 30.82        
Core14: 30.21        Core15: 31.56        
Core16: 27.22        Core17: 31.43        
Core18: 27.95        Core19: 37.03        
Core20: 28.45        Core21: 30.30        
Core22: 31.49        Core23: 34.22        
Core24: 30.13        Core25: 31.32        
Core26: 31.92        Core27: 32.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.46
Socket1: 31.92
DDR read Latency(ns)
Socket0: 94885.90
Socket1: 886.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.29        Core1: 30.08        
Core2: 30.32        Core3: 33.55        
Core4: 30.63        Core5: 33.29        
Core6: 29.85        Core7: 32.58        
Core8: 30.61        Core9: 23.89        
Core10: 31.46        Core11: 32.28        
Core12: 27.93        Core13: 30.95        
Core14: 28.96        Core15: 33.41        
Core16: 29.80        Core17: 31.48        
Core18: 28.86        Core19: 36.79        
Core20: 28.53        Core21: 30.63        
Core22: 32.54        Core23: 34.27        
Core24: 30.68        Core25: 32.03        
Core26: 31.20        Core27: 33.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.20
Socket1: 32.53
DDR read Latency(ns)
Socket0: 95348.53
Socket1: 886.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.32        Core1: 29.98        
Core2: 22.03        Core3: 31.73        
Core4: 20.79        Core5: 29.64        
Core6: 21.25        Core7: 33.99        
Core8: 18.43        Core9: 23.48        
Core10: 29.57        Core11: 32.54        
Core12: 28.79        Core13: 30.77        
Core14: 30.31        Core15: 32.77        
Core16: 28.06        Core17: 29.93        
Core18: 32.38        Core19: 36.41        
Core20: 29.40        Core21: 30.07        
Core22: 29.10        Core23: 33.10        
Core24: 29.11        Core25: 31.41        
Core26: 32.37        Core27: 32.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.44
Socket1: 31.63
DDR read Latency(ns)
Socket0: 86638.64
Socket1: 883.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.55        Core1: 30.06        
Core2: 30.87        Core3: 32.93        
Core4: 31.60        Core5: 31.07        
Core6: 30.28        Core7: 32.91        
Core8: 30.63        Core9: 23.55        
Core10: 32.67        Core11: 32.77        
Core12: 30.48        Core13: 30.63        
Core14: 29.22        Core15: 34.85        
Core16: 32.22        Core17: 29.82        
Core18: 30.57        Core19: 36.39        
Core20: 31.18        Core21: 29.72        
Core22: 30.36        Core23: 33.57        
Core24: 30.15        Core25: 30.74        
Core26: 31.07        Core27: 33.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.66
Socket1: 31.84
DDR read Latency(ns)
Socket0: 93804.07
Socket1: 885.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.87        Core1: 29.64        
Core2: 27.33        Core3: 31.72        
Core4: 32.99        Core5: 32.84        
Core6: 31.58        Core7: 33.06        
Core8: 30.47        Core9: 23.48        
Core10: 32.84        Core11: 32.52        
Core12: 29.25        Core13: 30.85        
Core14: 31.91        Core15: 35.47        
Core16: 28.28        Core17: 29.83        
Core18: 31.19        Core19: 36.31        
Core20: 31.50        Core21: 29.76        
Core22: 32.38        Core23: 33.57        
Core24: 29.72        Core25: 31.92        
Core26: 31.76        Core27: 32.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.25
Socket1: 31.85
DDR read Latency(ns)
Socket0: 94260.38
Socket1: 886.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.97        Core1: 29.73        
Core2: 28.48        Core3: 30.74        
Core4: 32.27        Core5: 32.86        
Core6: 31.01        Core7: 33.00        
Core8: 32.42        Core9: 23.25        
Core10: 31.98        Core11: 32.75        
Core12: 29.10        Core13: 31.24        
Core14: 29.02        Core15: 35.75        
Core16: 31.68        Core17: 30.00        
Core18: 32.62        Core19: 36.39        
Core20: 31.64        Core21: 30.43        
Core22: 33.72        Core23: 33.62        
Core24: 29.47        Core25: 31.58        
Core26: 31.53        Core27: 32.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 31.93
DDR read Latency(ns)
Socket0: 94683.62
Socket1: 885.91
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.50        Core1: 32.23        
Core2: 30.49        Core3: 33.54        
Core4: 27.91        Core5: 29.35        
Core6: 28.71        Core7: 33.49        
Core8: 28.91        Core9: 23.85        
Core10: 29.17        Core11: 31.75        
Core12: 26.16        Core13: 27.31        
Core14: 29.93        Core15: 29.52        
Core16: 28.73        Core17: 34.22        
Core18: 28.80        Core19: 37.23        
Core20: 28.82        Core21: 28.99        
Core22: 32.56        Core23: 35.11        
Core24: 29.70        Core25: 36.28        
Core26: 33.52        Core27: 38.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.48
Socket1: 32.59
DDR read Latency(ns)
Socket0: 81609.38
Socket1: 868.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.69        Core1: 32.15        
Core2: 30.05        Core3: 33.14        
Core4: 30.26        Core5: 29.39        
Core6: 31.49        Core7: 33.96        
Core8: 28.93        Core9: 23.85        
Core10: 28.39        Core11: 31.24        
Core12: 28.06        Core13: 27.88        
Core14: 28.99        Core15: 29.41        
Core16: 26.61        Core17: 33.85        
Core18: 29.94        Core19: 37.09        
Core20: 29.54        Core21: 29.09        
Core22: 30.56        Core23: 35.00        
Core24: 29.43        Core25: 36.40        
Core26: 30.64        Core27: 38.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 32.57
DDR read Latency(ns)
Socket0: 84036.95
Socket1: 871.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.42        Core1: 32.51        
Core2: 21.69        Core3: 33.43        
Core4: 27.95        Core5: 29.44        
Core6: 30.33        Core7: 34.21        
Core8: 30.65        Core9: 23.77        
Core10: 30.40        Core11: 30.50        
Core12: 29.88        Core13: 30.05        
Core14: 27.01        Core15: 30.15        
Core16: 27.00        Core17: 33.35        
Core18: 28.45        Core19: 37.13        
Core20: 29.90        Core21: 29.49        
Core22: 23.15        Core23: 35.22        
Core24: 25.16        Core25: 36.36        
Core26: 22.43        Core27: 38.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.22
Socket1: 32.86
DDR read Latency(ns)
Socket0: 79747.69
Socket1: 869.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.53        Core1: 33.19        
Core2: 28.39        Core3: 33.67        
Core4: 30.78        Core5: 29.85        
Core6: 32.85        Core7: 34.96        
Core8: 31.71        Core9: 24.36        
Core10: 29.36        Core11: 31.76        
Core12: 28.94        Core13: 31.29        
Core14: 28.47        Core15: 32.10        
Core16: 26.48        Core17: 34.51        
Core18: 29.50        Core19: 37.39        
Core20: 30.60        Core21: 31.40        
Core22: 29.83        Core23: 35.85        
Core24: 35.95        Core25: 36.88        
Core26: 32.03        Core27: 38.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.84
Socket1: 33.62
DDR read Latency(ns)
Socket0: 88929.99
Socket1: 869.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.55        Core1: 31.98        
Core2: 29.95        Core3: 32.91        
Core4: 31.93        Core5: 29.10        
Core6: 32.23        Core7: 31.46        
Core8: 30.51        Core9: 23.91        
Core10: 29.07        Core11: 32.07        
Core12: 26.52        Core13: 31.03        
Core14: 29.94        Core15: 34.92        
Core16: 29.41        Core17: 35.49        
Core18: 30.72        Core19: 37.09        
Core20: 31.26        Core21: 30.21        
Core22: 30.85        Core23: 35.51        
Core24: 31.38        Core25: 36.64        
Core26: 31.55        Core27: 38.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.85
Socket1: 33.17
DDR read Latency(ns)
Socket0: 80299.37
Socket1: 865.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.04        Core1: 32.27        
Core2: 29.17        Core3: 32.81        
Core4: 29.41        Core5: 28.84        
Core6: 30.53        Core7: 31.80        
Core8: 28.55        Core9: 23.90        
Core10: 29.11        Core11: 31.41        
Core12: 29.15        Core13: 29.81        
Core14: 29.52        Core15: 33.71        
Core16: 27.98        Core17: 33.64        
Core18: 29.88        Core19: 36.81        
Core20: 31.51        Core21: 29.38        
Core22: 28.79        Core23: 35.61        
Core24: 29.57        Core25: 36.41        
Core26: 30.58        Core27: 38.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.25
Socket1: 32.80
DDR read Latency(ns)
Socket0: 77347.07
Socket1: 862.28
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.67        Core1: 30.50        
Core2: 29.55        Core3: 32.35        
Core4: 30.08        Core5: 30.90        
Core6: 31.34        Core7: 41.65        
Core8: 31.26        Core9: 22.43        
Core10: 29.52        Core11: 34.33        
Core12: 30.69        Core13: 34.55        
Core14: 30.03        Core15: 33.84        
Core16: 28.93        Core17: 31.82        
Core18: 32.24        Core19: 29.80        
Core20: 32.80        Core21: 30.97        
Core22: 32.69        Core23: 33.39        
Core24: 31.95        Core25: 29.27        
Core26: 31.89        Core27: 33.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.67
Socket1: 32.47
DDR read Latency(ns)
Socket0: 94102.20
Socket1: 866.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 30.15        
Core2: 27.01        Core3: 32.15        
Core4: 27.74        Core5: 31.03        
Core6: 26.49        Core7: 42.17        
Core8: 29.54        Core9: 22.33        
Core10: 28.38        Core11: 34.17        
Core12: 29.76        Core13: 34.76        
Core14: 29.49        Core15: 33.76        
Core16: 25.20        Core17: 31.29        
Core18: 28.91        Core19: 29.51        
Core20: 30.72        Core21: 30.57        
Core22: 32.60        Core23: 33.49        
Core24: 31.74        Core25: 29.20        
Core26: 32.28        Core27: 34.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.42
Socket1: 32.40
DDR read Latency(ns)
Socket0: 94896.53
Socket1: 866.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.82        Core1: 31.02        
Core2: 22.52        Core3: 31.93        
Core4: 23.73        Core5: 30.81        
Core6: 20.75        Core7: 40.11        
Core8: 31.24        Core9: 22.22        
Core10: 29.74        Core11: 33.43        
Core12: 28.77        Core13: 34.40        
Core14: 32.12        Core15: 33.72        
Core16: 24.05        Core17: 31.44        
Core18: 29.84        Core19: 29.69        
Core20: 24.39        Core21: 30.77        
Core22: 19.63        Core23: 33.55        
Core24: 29.32        Core25: 29.07        
Core26: 31.74        Core27: 33.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.77
Socket1: 32.22
DDR read Latency(ns)
Socket0: 92070.68
Socket1: 872.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.07        Core1: 31.64        
Core2: 28.30        Core3: 32.06        
Core4: 26.78        Core5: 30.70        
Core6: 33.86        Core7: 41.74        
Core8: 30.91        Core9: 22.30        
Core10: 31.83        Core11: 33.48        
Core12: 32.27        Core13: 34.80        
Core14: 29.96        Core15: 32.11        
Core16: 27.45        Core17: 31.84        
Core18: 28.39        Core19: 28.67        
Core20: 29.34        Core21: 30.57        
Core22: 31.04        Core23: 33.61        
Core24: 30.32        Core25: 29.39        
Core26: 32.06        Core27: 33.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.12
Socket1: 32.19
DDR read Latency(ns)
Socket0: 100757.97
Socket1: 875.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.83        Core1: 30.06        
Core2: 27.31        Core3: 32.20        
Core4: 29.50        Core5: 29.58        
Core6: 30.30        Core7: 39.68        
Core8: 31.82        Core9: 22.13        
Core10: 30.09        Core11: 31.65        
Core12: 30.90        Core13: 35.19        
Core14: 30.48        Core15: 31.68        
Core16: 25.28        Core17: 30.68        
Core18: 31.02        Core19: 28.92        
Core20: 32.04        Core21: 30.55        
Core22: 31.03        Core23: 34.33        
Core24: 30.81        Core25: 28.92        
Core26: 29.20        Core27: 27.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.66
Socket1: 31.26
DDR read Latency(ns)
Socket0: 94861.39
Socket1: 868.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.64        Core1: 28.82        
Core2: 28.86        Core3: 31.81        
Core4: 27.16        Core5: 29.75        
Core6: 31.82        Core7: 38.32        
Core8: 32.82        Core9: 19.34        
Core10: 30.04        Core11: 30.34        
Core12: 30.44        Core13: 37.19        
Core14: 30.19        Core15: 32.31        
Core16: 28.26        Core17: 29.22        
Core18: 29.87        Core19: 28.24        
Core20: 30.33        Core21: 28.39        
Core22: 32.60        Core23: 35.91        
Core24: 32.19        Core25: 27.14        
Core26: 31.86        Core27: 25.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.59
Socket1: 30.36
DDR read Latency(ns)
Socket0: 86214.20
Socket1: 847.84
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.42        Core1: 32.48        
Core2: 31.47        Core3: 34.37        
Core4: 29.53        Core5: 31.76        
Core6: 30.72        Core7: 32.95        
Core8: 31.14        Core9: 23.41        
Core10: 29.52        Core11: 29.08        
Core12: 29.50        Core13: 32.65        
Core14: 30.43        Core15: 38.83        
Core16: 28.68        Core17: 34.77        
Core18: 30.19        Core19: 32.24        
Core20: 30.64        Core21: 32.14        
Core22: 30.69        Core23: 36.14        
Core24: 30.02        Core25: 30.17        
Core26: 31.90        Core27: 31.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.82
Socket1: 32.84
DDR read Latency(ns)
Socket0: 87607.11
Socket1: 867.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.66        Core1: 32.45        
Core2: 31.84        Core3: 34.32        
Core4: 28.91        Core5: 31.69        
Core6: 29.47        Core7: 33.46        
Core8: 32.12        Core9: 23.28        
Core10: 29.93        Core11: 28.92        
Core12: 28.66        Core13: 32.45        
Core14: 30.28        Core15: 38.71        
Core16: 29.97        Core17: 34.95        
Core18: 30.36        Core19: 32.22        
Core20: 30.09        Core21: 31.85        
Core22: 29.97        Core23: 36.09        
Core24: 33.56        Core25: 30.37        
Core26: 32.75        Core27: 31.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.00
Socket1: 32.85
DDR read Latency(ns)
Socket0: 88685.03
Socket1: 868.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.70        Core1: 32.33        
Core2: 32.78        Core3: 34.26        
Core4: 23.14        Core5: 31.78        
Core6: 23.69        Core7: 33.31        
Core8: 23.58        Core9: 23.34        
Core10: 26.50        Core11: 29.31        
Core12: 21.86        Core13: 32.64        
Core14: 16.25        Core15: 38.73        
Core16: 28.81        Core17: 34.85        
Core18: 30.32        Core19: 32.66        
Core20: 30.10        Core21: 31.94        
Core22: 33.63        Core23: 36.10        
Core24: 31.53        Core25: 30.08        
Core26: 32.36        Core27: 31.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.61
Socket1: 32.86
DDR read Latency(ns)
Socket0: 85294.22
Socket1: 868.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 32.40        
Core2: 28.80        Core3: 34.39        
Core4: 29.65        Core5: 31.72        
Core6: 29.58        Core7: 32.92        
Core8: 30.31        Core9: 23.40        
Core10: 29.95        Core11: 29.48        
Core12: 28.32        Core13: 32.51        
Core14: 29.47        Core15: 38.63        
Core16: 28.91        Core17: 34.85        
Core18: 30.22        Core19: 32.71        
Core20: 31.28        Core21: 32.40        
Core22: 31.03        Core23: 36.12        
Core24: 30.44        Core25: 30.29        
Core26: 31.78        Core27: 31.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.06
Socket1: 32.94
DDR read Latency(ns)
Socket0: 89952.42
Socket1: 869.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 32.18        
Core2: 28.70        Core3: 34.33        
Core4: 30.20        Core5: 31.81        
Core6: 30.29        Core7: 33.43        
Core8: 29.64        Core9: 23.24        
Core10: 32.73        Core11: 28.82        
Core12: 29.77        Core13: 32.74        
Core14: 31.80        Core15: 38.50        
Core16: 30.66        Core17: 34.71        
Core18: 33.43        Core19: 32.60        
Core20: 31.99        Core21: 32.14        
Core22: 30.29        Core23: 36.04        
Core24: 32.20        Core25: 30.16        
Core26: 30.96        Core27: 31.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.86
Socket1: 32.81
DDR read Latency(ns)
Socket0: 89352.40
Socket1: 870.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.35        Core1: 32.16        
Core2: 29.87        Core3: 34.34        
Core4: 30.03        Core5: 31.46        
Core6: 29.98        Core7: 33.16        
Core8: 29.26        Core9: 23.32        
Core10: 30.96        Core11: 29.25        
Core12: 27.86        Core13: 32.67        
Core14: 30.47        Core15: 38.60        
Core16: 30.19        Core17: 34.61        
Core18: 29.54        Core19: 32.32        
Core20: 29.58        Core21: 31.88        
Core22: 31.67        Core23: 36.03        
Core24: 31.14        Core25: 30.05        
Core26: 30.60        Core27: 31.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.64
Socket1: 32.74
DDR read Latency(ns)
Socket0: 88989.68
Socket1: 870.77
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.73        Core1: 35.50        
Core2: 28.86        Core3: 34.87        
Core4: 27.11        Core5: 34.72        
Core6: 26.50        Core7: 32.16        
Core8: 27.71        Core9: 21.64        
Core10: 27.86        Core11: 37.75        
Core12: 26.63        Core13: 31.91        
Core14: 26.76        Core15: 38.25        
Core16: 27.59        Core17: 39.06        
Core18: 31.51        Core19: 30.06        
Core20: 26.27        Core21: 36.59        
Core22: 27.40        Core23: 36.63        
Core24: 28.30        Core25: 42.42        
Core26: 27.80        Core27: 30.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.24
Socket1: 35.52
DDR read Latency(ns)
Socket0: 77719.31
Socket1: 805.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.36        Core1: 35.35        
Core2: 25.88        Core3: 34.85        
Core4: 30.75        Core5: 34.56        
Core6: 28.87        Core7: 33.56        
Core8: 30.36        Core9: 21.74        
Core10: 29.01        Core11: 37.74        
Core12: 30.17        Core13: 32.44        
Core14: 29.28        Core15: 38.31        
Core16: 26.60        Core17: 39.20        
Core18: 28.29        Core19: 29.74        
Core20: 27.54        Core21: 36.61        
Core22: 29.87        Core23: 36.88        
Core24: 28.15        Core25: 42.51        
Core26: 27.27        Core27: 29.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.32
Socket1: 35.56
DDR read Latency(ns)
Socket0: 79443.16
Socket1: 806.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.03        Core1: 35.67        
Core2: 22.54        Core3: 35.17        
Core4: 25.18        Core5: 34.88        
Core6: 20.11        Core7: 32.83        
Core8: 32.03        Core9: 22.07        
Core10: 30.21        Core11: 37.77        
Core12: 28.76        Core13: 34.79        
Core14: 29.58        Core15: 38.03        
Core16: 28.01        Core17: 39.26        
Core18: 31.24        Core19: 31.72        
Core20: 27.63        Core21: 36.94        
Core22: 28.60        Core23: 36.87        
Core24: 28.71        Core25: 42.26        
Core26: 29.63        Core27: 30.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.14
Socket1: 35.88
DDR read Latency(ns)
Socket0: 76622.79
Socket1: 806.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.92        Core1: 35.46        
Core2: 26.63        Core3: 34.92        
Core4: 28.45        Core5: 36.13        
Core6: 29.75        Core7: 34.44        
Core8: 29.17        Core9: 21.82        
Core10: 27.95        Core11: 37.74        
Core12: 29.44        Core13: 35.16        
Core14: 29.40        Core15: 37.94        
Core16: 27.18        Core17: 39.04        
Core18: 31.11        Core19: 31.06        
Core20: 28.21        Core21: 36.82        
Core22: 28.72        Core23: 37.10        
Core24: 29.47        Core25: 42.59        
Core26: 30.13        Core27: 29.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 35.96
DDR read Latency(ns)
Socket0: 81502.52
Socket1: 806.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.99        Core1: 35.49        
Core2: 29.85        Core3: 34.98        
Core4: 29.73        Core5: 34.90        
Core6: 29.92        Core7: 34.75        
Core8: 30.05        Core9: 21.63        
Core10: 28.48        Core11: 37.92        
Core12: 26.87        Core13: 33.82        
Core14: 28.32        Core15: 38.24        
Core16: 28.09        Core17: 39.26        
Core18: 29.10        Core19: 30.50        
Core20: 25.87        Core21: 36.80        
Core22: 29.96        Core23: 37.09        
Core24: 29.35        Core25: 42.61        
Core26: 29.01        Core27: 29.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.90
Socket1: 35.82
DDR read Latency(ns)
Socket0: 80370.56
Socket1: 805.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.86        Core1: 35.84        
Core2: 29.12        Core3: 35.35        
Core4: 27.51        Core5: 35.15        
Core6: 28.15        Core7: 32.84        
Core8: 30.16        Core9: 21.78        
Core10: 29.12        Core11: 37.99        
Core12: 27.25        Core13: 33.45        
Core14: 30.63        Core15: 38.23        
Core16: 28.73        Core17: 39.17        
Core18: 30.11        Core19: 32.15        
Core20: 28.94        Core21: 37.12        
Core22: 30.30        Core23: 36.95        
Core24: 27.79        Core25: 42.49        
Core26: 30.06        Core27: 33.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 36.15
DDR read Latency(ns)
Socket0: 81323.62
Socket1: 803.82
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.56        Core1: 31.52        
Core2: 28.51        Core3: 28.12        
Core4: 27.81        Core5: 33.17        
Core6: 28.33        Core7: 35.85        
Core8: 30.27        Core9: 23.25        
Core10: 25.15        Core11: 35.90        
Core12: 27.96        Core13: 31.49        
Core14: 29.36        Core15: 34.70        
Core16: 25.66        Core17: 29.87        
Core18: 31.04        Core19: 31.25        
Core20: 28.29        Core21: 36.51        
Core22: 27.85        Core23: 38.13        
Core24: 29.06        Core25: 32.78        
Core26: 31.77        Core27: 31.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.11
Socket1: 32.08
DDR read Latency(ns)
Socket0: 77513.08
Socket1: 877.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.15        Core1: 32.28        
Core2: 26.93        Core3: 28.13        
Core4: 29.78        Core5: 33.07        
Core6: 29.58        Core7: 35.93        
Core8: 30.11        Core9: 23.68        
Core10: 29.25        Core11: 36.04        
Core12: 26.81        Core13: 31.98        
Core14: 28.61        Core15: 34.69        
Core16: 27.56        Core17: 31.03        
Core18: 31.09        Core19: 30.61        
Core20: 27.27        Core21: 36.32        
Core22: 28.27        Core23: 37.59        
Core24: 29.71        Core25: 32.24        
Core26: 30.96        Core27: 32.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.99
Socket1: 32.18
DDR read Latency(ns)
Socket0: 78636.24
Socket1: 879.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.71        Core1: 31.55        
Core2: 23.34        Core3: 27.92        
Core4: 29.38        Core5: 32.86        
Core6: 28.88        Core7: 36.13        
Core8: 23.85        Core9: 23.02        
Core10: 30.07        Core11: 36.27        
Core12: 22.59        Core13: 31.65        
Core14: 25.65        Core15: 33.85        
Core16: 22.27        Core17: 31.81        
Core18: 29.15        Core19: 30.52        
Core20: 26.98        Core21: 35.80        
Core22: 28.92        Core23: 37.75        
Core24: 29.40        Core25: 32.68        
Core26: 29.48        Core27: 32.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.21
Socket1: 32.05
DDR read Latency(ns)
Socket0: 71142.64
Socket1: 873.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.23        Core1: 32.36        
Core2: 27.09        Core3: 27.21        
Core4: 29.50        Core5: 33.04        
Core6: 29.01        Core7: 36.91        
Core8: 28.33        Core9: 23.42        
Core10: 30.26        Core11: 34.79        
Core12: 28.13        Core13: 33.21        
Core14: 28.65        Core15: 34.12        
Core16: 25.19        Core17: 30.46        
Core18: 29.62        Core19: 30.12        
Core20: 27.50        Core21: 34.64        
Core22: 29.16        Core23: 38.71        
Core24: 27.46        Core25: 32.47        
Core26: 30.19        Core27: 31.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.84
Socket1: 32.09
DDR read Latency(ns)
Socket0: 74745.51
Socket1: 867.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.71        Core1: 32.51        
Core2: 26.85        Core3: 27.25        
Core4: 30.03        Core5: 32.96        
Core6: 28.28        Core7: 36.55        
Core8: 31.15        Core9: 23.38        
Core10: 28.81        Core11: 34.68        
Core12: 28.25        Core13: 34.24        
Core14: 28.59        Core15: 34.40        
Core16: 25.95        Core17: 30.45        
Core18: 31.45        Core19: 30.07        
Core20: 27.55        Core21: 35.17        
Core22: 29.17        Core23: 38.53        
Core24: 28.93        Core25: 33.74        
Core26: 30.31        Core27: 31.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.75
Socket1: 32.20
DDR read Latency(ns)
Socket0: 75938.92
Socket1: 871.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.55        Core1: 33.15        
Core2: 28.81        Core3: 27.34        
Core4: 30.12        Core5: 32.98        
Core6: 29.95        Core7: 38.14        
Core8: 28.47        Core9: 23.62        
Core10: 28.32        Core11: 35.27        
Core12: 27.74        Core13: 35.94        
Core14: 28.80        Core15: 35.24        
Core16: 28.08        Core17: 30.97        
Core18: 30.87        Core19: 31.30        
Core20: 27.62        Core21: 37.41        
Core22: 30.24        Core23: 38.80        
Core24: 29.71        Core25: 34.76        
Core26: 29.06        Core27: 32.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.80
Socket1: 32.91
DDR read Latency(ns)
Socket0: 77850.93
Socket1: 863.01
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.39        Core1: 32.74        
Core2: 31.14        Core3: 35.86        
Core4: 28.92        Core5: 34.80        
Core6: 30.31        Core7: 33.84        
Core8: 27.85        Core9: 25.23        
Core10: 30.02        Core11: 32.76        
Core12: 28.92        Core13: 29.20        
Core14: 30.58        Core15: 37.47        
Core16: 30.98        Core17: 33.91        
Core18: 29.80        Core19: 32.72        
Core20: 28.65        Core21: 30.75        
Core22: 30.95        Core23: 38.09        
Core24: 29.41        Core25: 33.38        
Core26: 30.46        Core27: 33.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.17
Socket1: 33.81
DDR read Latency(ns)
Socket0: 105388.15
Socket1: 889.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 32.57        
Core2: 30.95        Core3: 35.63        
Core4: 29.98        Core5: 34.59        
Core6: 28.34        Core7: 33.16        
Core8: 28.85        Core9: 25.20        
Core10: 31.29        Core11: 31.91        
Core12: 31.24        Core13: 28.70        
Core14: 28.00        Core15: 37.44        
Core16: 29.95        Core17: 33.94        
Core18: 28.82        Core19: 32.27        
Core20: 29.70        Core21: 30.51        
Core22: 31.64        Core23: 38.40        
Core24: 32.75        Core25: 32.34        
Core26: 31.64        Core27: 31.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.85
Socket1: 33.36
DDR read Latency(ns)
Socket0: 103235.30
Socket1: 889.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.95        Core1: 32.61        
Core2: 31.46        Core3: 35.76        
Core4: 30.65        Core5: 34.66        
Core6: 27.81        Core7: 33.23        
Core8: 31.13        Core9: 25.30        
Core10: 21.40        Core11: 32.17        
Core12: 20.04        Core13: 28.96        
Core14: 16.24        Core15: 37.48        
Core16: 20.92        Core17: 33.92        
Core18: 29.93        Core19: 32.00        
Core20: 28.01        Core21: 30.29        
Core22: 31.96        Core23: 38.40        
Core24: 34.01        Core25: 32.45        
Core26: 31.35        Core27: 31.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.80
Socket1: 33.39
DDR read Latency(ns)
Socket0: 99138.96
Socket1: 889.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.89        Core1: 32.50        
Core2: 31.27        Core3: 35.66        
Core4: 31.08        Core5: 32.92        
Core6: 28.97        Core7: 33.32        
Core8: 30.64        Core9: 24.62        
Core10: 29.20        Core11: 32.25        
Core12: 29.23        Core13: 28.16        
Core14: 27.38        Core15: 37.82        
Core16: 30.24        Core17: 33.76        
Core18: 31.46        Core19: 32.19        
Core20: 27.99        Core21: 30.55        
Core22: 32.79        Core23: 37.22        
Core24: 31.61        Core25: 32.36        
Core26: 32.63        Core27: 31.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.07
Socket1: 33.18
DDR read Latency(ns)
Socket0: 90066.78
Socket1: 875.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.64        Core1: 32.61        
Core2: 30.76        Core3: 36.09        
Core4: 31.04        Core5: 32.77        
Core6: 30.51        Core7: 33.56        
Core8: 28.75        Core9: 25.17        
Core10: 30.83        Core11: 33.20        
Core12: 27.89        Core13: 28.53        
Core14: 28.99        Core15: 37.95        
Core16: 28.31        Core17: 33.75        
Core18: 31.92        Core19: 32.56        
Core20: 27.84        Core21: 30.99        
Core22: 31.58        Core23: 36.97        
Core24: 30.25        Core25: 31.80        
Core26: 30.84        Core27: 32.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 33.32
DDR read Latency(ns)
Socket0: 91136.25
Socket1: 874.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.60        Core1: 32.41        
Core2: 28.17        Core3: 36.43        
Core4: 31.52        Core5: 32.80        
Core6: 27.20        Core7: 33.97        
Core8: 28.57        Core9: 25.64        
Core10: 28.67        Core11: 34.03        
Core12: 28.08        Core13: 28.32        
Core14: 28.57        Core15: 38.06        
Core16: 28.89        Core17: 33.91        
Core18: 30.62        Core19: 32.98        
Core20: 27.31        Core21: 31.03        
Core22: 31.72        Core23: 37.11        
Core24: 28.94        Core25: 32.71        
Core26: 29.35        Core27: 33.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.36
Socket1: 33.58
DDR read Latency(ns)
Socket0: 91324.65
Socket1: 874.74
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.57        Core1: 33.59        
Core2: 26.67        Core3: 30.57        
Core4: 29.76        Core5: 30.40        
Core6: 27.49        Core7: 28.78        
Core8: 33.85        Core9: 24.59        
Core10: 28.47        Core11: 31.42        
Core12: 26.74        Core13: 28.54        
Core14: 28.93        Core15: 30.15        
Core16: 29.09        Core17: 35.96        
Core18: 30.28        Core19: 34.72        
Core20: 29.39        Core21: 38.08        
Core22: 29.79        Core23: 31.63        
Core24: 30.57        Core25: 32.45        
Core26: 35.83        Core27: 34.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.13
Socket1: 32.09
DDR read Latency(ns)
Socket0: 85616.28
Socket1: 867.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.67        Core1: 34.48        
Core2: 26.46        Core3: 30.37        
Core4: 30.96        Core5: 30.55        
Core6: 28.96        Core7: 28.70        
Core8: 30.24        Core9: 25.54        
Core10: 28.10        Core11: 32.02        
Core12: 28.78        Core13: 28.51        
Core14: 29.23        Core15: 29.09        
Core16: 27.94        Core17: 35.86        
Core18: 30.17        Core19: 35.21        
Core20: 30.17        Core21: 38.05        
Core22: 31.43        Core23: 31.73        
Core24: 28.90        Core25: 32.28        
Core26: 31.86        Core27: 34.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.16
Socket1: 32.15
DDR read Latency(ns)
Socket0: 88149.48
Socket1: 868.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.05        Core1: 34.01        
Core2: 30.12        Core3: 31.02        
Core4: 25.86        Core5: 30.88        
Core6: 21.08        Core7: 28.59        
Core8: 22.18        Core9: 24.77        
Core10: 22.17        Core11: 31.29        
Core12: 25.60        Core13: 28.72        
Core14: 22.94        Core15: 29.55        
Core16: 28.88        Core17: 35.84        
Core18: 30.23        Core19: 35.42        
Core20: 29.29        Core21: 38.00        
Core22: 30.17        Core23: 31.75        
Core24: 30.59        Core25: 31.79        
Core26: 31.82        Core27: 34.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.33
Socket1: 32.17
DDR read Latency(ns)
Socket0: 83537.99
Socket1: 867.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.92        Core1: 34.05        
Core2: 28.57        Core3: 30.92        
Core4: 29.34        Core5: 31.08        
Core6: 30.48        Core7: 28.56        
Core8: 31.52        Core9: 25.14        
Core10: 31.35        Core11: 32.03        
Core12: 28.44        Core13: 28.74        
Core14: 28.25        Core15: 28.69        
Core16: 28.21        Core17: 35.89        
Core18: 29.19        Core19: 35.60        
Core20: 28.75        Core21: 38.42        
Core22: 31.83        Core23: 31.41        
Core24: 31.23        Core25: 32.07        
Core26: 31.36        Core27: 34.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 32.22
DDR read Latency(ns)
Socket0: 88318.87
Socket1: 869.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.19        Core1: 33.90        
Core2: 27.95        Core3: 30.80        
Core4: 30.55        Core5: 31.27        
Core6: 28.34        Core7: 28.69        
Core8: 30.40        Core9: 25.04        
Core10: 28.61        Core11: 31.83        
Core12: 28.12        Core13: 29.47        
Core14: 29.52        Core15: 29.48        
Core16: 28.27        Core17: 36.09        
Core18: 29.99        Core19: 35.55        
Core20: 30.53        Core21: 38.39        
Core22: 30.48        Core23: 32.25        
Core24: 30.82        Core25: 31.94        
Core26: 30.74        Core27: 34.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.94
Socket1: 32.34
DDR read Latency(ns)
Socket0: 88699.64
Socket1: 868.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 34.86        
Core2: 28.61        Core3: 31.39        
Core4: 32.18        Core5: 31.10        
Core6: 30.83        Core7: 28.64        
Core8: 30.98        Core9: 25.53        
Core10: 29.55        Core11: 32.08        
Core12: 29.72        Core13: 29.20        
Core14: 28.88        Core15: 29.72        
Core16: 28.39        Core17: 35.90        
Core18: 29.76        Core19: 35.61        
Core20: 31.38        Core21: 38.33        
Core22: 31.15        Core23: 31.61        
Core24: 32.12        Core25: 31.64        
Core26: 30.62        Core27: 34.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.58
Socket1: 32.49
DDR read Latency(ns)
Socket0: 88226.34
Socket1: 867.96
