Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Apr 29 14:20:15 2025
| Host         : DESKTOP-81MS265 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   24          
TIMING-20  Warning   Non-clocked latch               32          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (480)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (480)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Inst_FSM/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_FSM/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_FSM/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_0/sreg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_0/sreg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_0/sreg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_1/sreg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_1/sreg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_1/sreg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_2/sreg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_2/sreg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_2/sreg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_3/sreg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_3/sreg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_MONEDAS/Inst_EDGEDTCTR_3/sreg_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.000        0.000                      0                  215        0.088        0.000                      0                  215        4.020        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.000        0.000                      0                  215        0.088        0.000                      0                  215        4.020        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_error_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.104ns (21.335%)  route 4.070ns (78.665%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.642     5.245    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  Inst_FSM/contador_error_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  Inst_FSM/contador_error_reg[0]/Q
                         net (fo=3, routed)           1.013     6.713    Inst_FSM/contador_error_reg_n_0_[0]
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.837 f  Inst_FSM/contador_error[27]_i_8/O
                         net (fo=1, routed)           0.403     7.240    Inst_FSM/contador_error[27]_i_8_n_0
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.364 f  Inst_FSM/contador_error[27]_i_7/O
                         net (fo=1, routed)           0.402     7.766    Inst_FSM/contador_error[27]_i_7_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.890 f  Inst_FSM/contador_error[27]_i_4/O
                         net (fo=1, routed)           0.405     8.295    Inst_FSM/contador_error[27]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  Inst_FSM/contador_error[27]_i_2/O
                         net (fo=2, routed)           0.964     9.383    Inst_FSM/contador_error[27]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     9.535 r  Inst_FSM/contador_error[27]_i_1/O
                         net (fo=28, routed)          0.884    10.419    Inst_FSM/contador_error[27]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.928    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[21]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y100        FDRE (Setup_fdre_C_R)       -0.653    14.420    Inst_FSM/contador_error_reg[21]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_error_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.104ns (21.335%)  route 4.070ns (78.665%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.642     5.245    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  Inst_FSM/contador_error_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  Inst_FSM/contador_error_reg[0]/Q
                         net (fo=3, routed)           1.013     6.713    Inst_FSM/contador_error_reg_n_0_[0]
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.837 f  Inst_FSM/contador_error[27]_i_8/O
                         net (fo=1, routed)           0.403     7.240    Inst_FSM/contador_error[27]_i_8_n_0
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.364 f  Inst_FSM/contador_error[27]_i_7/O
                         net (fo=1, routed)           0.402     7.766    Inst_FSM/contador_error[27]_i_7_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.890 f  Inst_FSM/contador_error[27]_i_4/O
                         net (fo=1, routed)           0.405     8.295    Inst_FSM/contador_error[27]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  Inst_FSM/contador_error[27]_i_2/O
                         net (fo=2, routed)           0.964     9.383    Inst_FSM/contador_error[27]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     9.535 r  Inst_FSM/contador_error[27]_i_1/O
                         net (fo=28, routed)          0.884    10.419    Inst_FSM/contador_error[27]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.928    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[22]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y100        FDRE (Setup_fdre_C_R)       -0.653    14.420    Inst_FSM/contador_error_reg[22]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_error_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.104ns (21.335%)  route 4.070ns (78.665%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.642     5.245    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  Inst_FSM/contador_error_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  Inst_FSM/contador_error_reg[0]/Q
                         net (fo=3, routed)           1.013     6.713    Inst_FSM/contador_error_reg_n_0_[0]
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.837 f  Inst_FSM/contador_error[27]_i_8/O
                         net (fo=1, routed)           0.403     7.240    Inst_FSM/contador_error[27]_i_8_n_0
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.364 f  Inst_FSM/contador_error[27]_i_7/O
                         net (fo=1, routed)           0.402     7.766    Inst_FSM/contador_error[27]_i_7_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.890 f  Inst_FSM/contador_error[27]_i_4/O
                         net (fo=1, routed)           0.405     8.295    Inst_FSM/contador_error[27]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  Inst_FSM/contador_error[27]_i_2/O
                         net (fo=2, routed)           0.964     9.383    Inst_FSM/contador_error[27]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     9.535 r  Inst_FSM/contador_error[27]_i_1/O
                         net (fo=28, routed)          0.884    10.419    Inst_FSM/contador_error[27]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.928    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[23]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y100        FDRE (Setup_fdre_C_R)       -0.653    14.420    Inst_FSM/contador_error_reg[23]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_error_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.104ns (21.335%)  route 4.070ns (78.665%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.642     5.245    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  Inst_FSM/contador_error_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  Inst_FSM/contador_error_reg[0]/Q
                         net (fo=3, routed)           1.013     6.713    Inst_FSM/contador_error_reg_n_0_[0]
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.837 f  Inst_FSM/contador_error[27]_i_8/O
                         net (fo=1, routed)           0.403     7.240    Inst_FSM/contador_error[27]_i_8_n_0
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.364 f  Inst_FSM/contador_error[27]_i_7/O
                         net (fo=1, routed)           0.402     7.766    Inst_FSM/contador_error[27]_i_7_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.890 f  Inst_FSM/contador_error[27]_i_4/O
                         net (fo=1, routed)           0.405     8.295    Inst_FSM/contador_error[27]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  Inst_FSM/contador_error[27]_i_2/O
                         net (fo=2, routed)           0.964     9.383    Inst_FSM/contador_error[27]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     9.535 r  Inst_FSM/contador_error[27]_i_1/O
                         net (fo=28, routed)          0.884    10.419    Inst_FSM/contador_error[27]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.928    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[24]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y100        FDRE (Setup_fdre_C_R)       -0.653    14.420    Inst_FSM/contador_error_reg[24]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_error_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.104ns (21.961%)  route 3.923ns (78.039%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.642     5.245    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  Inst_FSM/contador_error_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  Inst_FSM/contador_error_reg[0]/Q
                         net (fo=3, routed)           1.013     6.713    Inst_FSM/contador_error_reg_n_0_[0]
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.837 f  Inst_FSM/contador_error[27]_i_8/O
                         net (fo=1, routed)           0.403     7.240    Inst_FSM/contador_error[27]_i_8_n_0
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.364 f  Inst_FSM/contador_error[27]_i_7/O
                         net (fo=1, routed)           0.402     7.766    Inst_FSM/contador_error[27]_i_7_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.890 f  Inst_FSM/contador_error[27]_i_4/O
                         net (fo=1, routed)           0.405     8.295    Inst_FSM/contador_error[27]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  Inst_FSM/contador_error[27]_i_2/O
                         net (fo=2, routed)           0.964     9.383    Inst_FSM/contador_error[27]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     9.535 r  Inst_FSM/contador_error[27]_i_1/O
                         net (fo=28, routed)          0.737    10.272    Inst_FSM/contador_error[27]_i_1_n_0
    SLICE_X28Y101        FDRE                                         r  Inst_FSM/contador_error_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.928    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y101        FDRE                                         r  Inst_FSM/contador_error_reg[25]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y101        FDRE (Setup_fdre_C_R)       -0.653    14.420    Inst_FSM/contador_error_reg[25]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_error_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.104ns (21.961%)  route 3.923ns (78.039%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.642     5.245    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  Inst_FSM/contador_error_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  Inst_FSM/contador_error_reg[0]/Q
                         net (fo=3, routed)           1.013     6.713    Inst_FSM/contador_error_reg_n_0_[0]
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.837 f  Inst_FSM/contador_error[27]_i_8/O
                         net (fo=1, routed)           0.403     7.240    Inst_FSM/contador_error[27]_i_8_n_0
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.364 f  Inst_FSM/contador_error[27]_i_7/O
                         net (fo=1, routed)           0.402     7.766    Inst_FSM/contador_error[27]_i_7_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.890 f  Inst_FSM/contador_error[27]_i_4/O
                         net (fo=1, routed)           0.405     8.295    Inst_FSM/contador_error[27]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  Inst_FSM/contador_error[27]_i_2/O
                         net (fo=2, routed)           0.964     9.383    Inst_FSM/contador_error[27]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     9.535 r  Inst_FSM/contador_error[27]_i_1/O
                         net (fo=28, routed)          0.737    10.272    Inst_FSM/contador_error[27]_i_1_n_0
    SLICE_X28Y101        FDRE                                         r  Inst_FSM/contador_error_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.928    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y101        FDRE                                         r  Inst_FSM/contador_error_reg[26]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y101        FDRE (Setup_fdre_C_R)       -0.653    14.420    Inst_FSM/contador_error_reg[26]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_error_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.104ns (21.961%)  route 3.923ns (78.039%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.642     5.245    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  Inst_FSM/contador_error_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  Inst_FSM/contador_error_reg[0]/Q
                         net (fo=3, routed)           1.013     6.713    Inst_FSM/contador_error_reg_n_0_[0]
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.837 f  Inst_FSM/contador_error[27]_i_8/O
                         net (fo=1, routed)           0.403     7.240    Inst_FSM/contador_error[27]_i_8_n_0
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.364 f  Inst_FSM/contador_error[27]_i_7/O
                         net (fo=1, routed)           0.402     7.766    Inst_FSM/contador_error[27]_i_7_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.890 f  Inst_FSM/contador_error[27]_i_4/O
                         net (fo=1, routed)           0.405     8.295    Inst_FSM/contador_error[27]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  Inst_FSM/contador_error[27]_i_2/O
                         net (fo=2, routed)           0.964     9.383    Inst_FSM/contador_error[27]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     9.535 r  Inst_FSM/contador_error[27]_i_1/O
                         net (fo=28, routed)          0.737    10.272    Inst_FSM/contador_error[27]_i_1_n_0
    SLICE_X28Y101        FDRE                                         r  Inst_FSM/contador_error_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.928    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y101        FDRE                                         r  Inst_FSM/contador_error_reg[27]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X28Y101        FDRE (Setup_fdre_C_R)       -0.653    14.420    Inst_FSM/contador_error_reg[27]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_error_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 1.104ns (21.497%)  route 4.032ns (78.503%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.642     5.245    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  Inst_FSM/contador_error_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  Inst_FSM/contador_error_reg[0]/Q
                         net (fo=3, routed)           1.013     6.713    Inst_FSM/contador_error_reg_n_0_[0]
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.837 f  Inst_FSM/contador_error[27]_i_8/O
                         net (fo=1, routed)           0.403     7.240    Inst_FSM/contador_error[27]_i_8_n_0
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.364 f  Inst_FSM/contador_error[27]_i_7/O
                         net (fo=1, routed)           0.402     7.766    Inst_FSM/contador_error[27]_i_7_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.890 f  Inst_FSM/contador_error[27]_i_4/O
                         net (fo=1, routed)           0.405     8.295    Inst_FSM/contador_error[27]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  Inst_FSM/contador_error[27]_i_2/O
                         net (fo=2, routed)           0.964     9.383    Inst_FSM/contador_error[27]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     9.535 r  Inst_FSM/contador_error[27]_i_1/O
                         net (fo=28, routed)          0.845    10.380    Inst_FSM/contador_error[27]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  Inst_FSM/contador_error_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.522    14.945    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  Inst_FSM/contador_error_reg[17]/C
                         clock pessimism              0.276    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X28Y99         FDRE (Setup_fdre_C_R)       -0.653    14.532    Inst_FSM/contador_error_reg[17]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_error_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 1.104ns (21.497%)  route 4.032ns (78.503%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.642     5.245    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  Inst_FSM/contador_error_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  Inst_FSM/contador_error_reg[0]/Q
                         net (fo=3, routed)           1.013     6.713    Inst_FSM/contador_error_reg_n_0_[0]
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.837 f  Inst_FSM/contador_error[27]_i_8/O
                         net (fo=1, routed)           0.403     7.240    Inst_FSM/contador_error[27]_i_8_n_0
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.364 f  Inst_FSM/contador_error[27]_i_7/O
                         net (fo=1, routed)           0.402     7.766    Inst_FSM/contador_error[27]_i_7_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.890 f  Inst_FSM/contador_error[27]_i_4/O
                         net (fo=1, routed)           0.405     8.295    Inst_FSM/contador_error[27]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  Inst_FSM/contador_error[27]_i_2/O
                         net (fo=2, routed)           0.964     9.383    Inst_FSM/contador_error[27]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     9.535 r  Inst_FSM/contador_error[27]_i_1/O
                         net (fo=28, routed)          0.845    10.380    Inst_FSM/contador_error[27]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  Inst_FSM/contador_error_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.522    14.945    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  Inst_FSM/contador_error_reg[18]/C
                         clock pessimism              0.276    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X28Y99         FDRE (Setup_fdre_C_R)       -0.653    14.532    Inst_FSM/contador_error_reg[18]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 Inst_FSM/contador_error_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 1.104ns (21.497%)  route 4.032ns (78.503%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.642     5.245    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  Inst_FSM/contador_error_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  Inst_FSM/contador_error_reg[0]/Q
                         net (fo=3, routed)           1.013     6.713    Inst_FSM/contador_error_reg_n_0_[0]
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.837 f  Inst_FSM/contador_error[27]_i_8/O
                         net (fo=1, routed)           0.403     7.240    Inst_FSM/contador_error[27]_i_8_n_0
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.364 f  Inst_FSM/contador_error[27]_i_7/O
                         net (fo=1, routed)           0.402     7.766    Inst_FSM/contador_error[27]_i_7_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.890 f  Inst_FSM/contador_error[27]_i_4/O
                         net (fo=1, routed)           0.405     8.295    Inst_FSM/contador_error[27]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.419 r  Inst_FSM/contador_error[27]_i_2/O
                         net (fo=2, routed)           0.964     9.383    Inst_FSM/contador_error[27]_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     9.535 r  Inst_FSM/contador_error[27]_i_1/O
                         net (fo=28, routed)          0.845    10.380    Inst_FSM/contador_error[27]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  Inst_FSM/contador_error_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.522    14.945    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  Inst_FSM/contador_error_reg[19]/C
                         clock pessimism              0.276    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X28Y99         FDRE (Setup_fdre_C_R)       -0.653    14.532    Inst_FSM/contador_error_reg[19]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_boton_reset/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.458%)  route 0.163ns (53.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.477    Inst_boton_reset/Inst_SYNCHRNZR/CLK_IBUF_BUFG
    SLICE_X52Y82         FDRE                                         r  Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.781    Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg_n_0_[0]
    SLICE_X56Y80         SRL16E                                       r  Inst_boton_reset/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.825     1.990    Inst_boton_reset/Inst_SYNCHRNZR/CLK_IBUF_BUFG
    SLICE_X56Y80         SRL16E                                       r  Inst_boton_reset/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.479     1.510    
    SLICE_X56Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.693    Inst_boton_reset/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_error_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.573     1.492    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  Inst_FSM/contador_error_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Inst_FSM/contador_error_reg[19]/Q
                         net (fo=2, routed)           0.133     1.766    Inst_FSM/contador_error_reg_n_0_[19]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.926 r  Inst_FSM/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.927    Inst_FSM/plusOp_carry__3_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.981 r  Inst_FSM/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.981    Inst_FSM/data0[21]
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.837     2.002    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[21]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    Inst_FSM/contador_error_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_error_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.573     1.492    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  Inst_FSM/contador_error_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Inst_FSM/contador_error_reg[19]/Q
                         net (fo=2, routed)           0.133     1.766    Inst_FSM/contador_error_reg_n_0_[19]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.926 r  Inst_FSM/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.927    Inst_FSM/plusOp_carry__3_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.992 r  Inst_FSM/plusOp_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.992    Inst_FSM/data0[23]
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.837     2.002    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[23]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    Inst_FSM/contador_error_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_error_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.573     1.492    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  Inst_FSM/contador_error_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Inst_FSM/contador_error_reg[19]/Q
                         net (fo=2, routed)           0.133     1.766    Inst_FSM/contador_error_reg_n_0_[19]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.926 r  Inst_FSM/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.927    Inst_FSM/plusOp_carry__3_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.017 r  Inst_FSM/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.017    Inst_FSM/data0[22]
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.837     2.002    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[22]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    Inst_FSM/contador_error_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_error_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.573     1.492    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  Inst_FSM/contador_error_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Inst_FSM/contador_error_reg[19]/Q
                         net (fo=2, routed)           0.133     1.766    Inst_FSM/contador_error_reg_n_0_[19]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.926 r  Inst_FSM/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.927    Inst_FSM/plusOp_carry__3_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.017 r  Inst_FSM/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.017    Inst_FSM/data0[24]
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.837     2.002    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  Inst_FSM/contador_error_reg[24]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    Inst_FSM/contador_error_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_error_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.573     1.492    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  Inst_FSM/contador_error_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Inst_FSM/contador_error_reg[19]/Q
                         net (fo=2, routed)           0.133     1.766    Inst_FSM/contador_error_reg_n_0_[19]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.926 r  Inst_FSM/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.927    Inst_FSM/plusOp_carry__3_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.966 r  Inst_FSM/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.966    Inst_FSM/plusOp_carry__4_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.020 r  Inst_FSM/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.020    Inst_FSM/data0[25]
    SLICE_X28Y101        FDRE                                         r  Inst_FSM/contador_error_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.837     2.002    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y101        FDRE                                         r  Inst_FSM/contador_error_reg[25]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.105     1.861    Inst_FSM/contador_error_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_3/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.573%)  route 0.162ns (53.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.557     1.476    Inst_MONEDAS/Inst_SYNCHRNZR_3/CLK_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.162     1.779    Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg_n_0_[0]
    SLICE_X56Y80         SRL16E                                       r  Inst_MONEDAS/Inst_SYNCHRNZR_3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.825     1.990    Inst_MONEDAS/Inst_SYNCHRNZR_3/CLK_IBUF_BUFG
    SLICE_X56Y80         SRL16E                                       r  Inst_MONEDAS/Inst_SYNCHRNZR_3/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.479     1.510    
    SLICE_X56Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.619    Inst_MONEDAS/Inst_SYNCHRNZR_3/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_FSM/contador_error_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/contador_error_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.573     1.492    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  Inst_FSM/contador_error_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Inst_FSM/contador_error_reg[19]/Q
                         net (fo=2, routed)           0.133     1.766    Inst_FSM/contador_error_reg_n_0_[19]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.926 r  Inst_FSM/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.927    Inst_FSM/plusOp_carry__3_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.966 r  Inst_FSM/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.966    Inst_FSM/plusOp_carry__4_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.031 r  Inst_FSM/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.031    Inst_FSM/data0[27]
    SLICE_X28Y101        FDRE                                         r  Inst_FSM/contador_error_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.837     2.002    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X28Y101        FDRE                                         r  Inst_FSM/contador_error_reg[27]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.105     1.861    Inst_FSM/contador_error_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Inst_display/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_display/clk_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.566     1.485    Inst_display/CLK_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  Inst_display/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Inst_display/clk_counter_reg[3]/Q
                         net (fo=6, routed)           0.071     1.721    Inst_display/clk_counter[3]
    SLICE_X31Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.766 r  Inst_display/clk_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.766    Inst_display/plusOp[6]
    SLICE_X31Y100        FDRE                                         r  Inst_display/clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.837     2.002    Inst_display/CLK_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  Inst_display/clk_counter_reg[6]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.092     1.590    Inst_display/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_0/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.354%)  route 0.168ns (50.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.556     1.475    Inst_MONEDAS/Inst_SYNCHRNZR_0/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/Q
                         net (fo=1, routed)           0.168     1.808    Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg_n_0_[0]
    SLICE_X56Y80         SRL16E                                       r  Inst_MONEDAS/Inst_SYNCHRNZR_0/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.825     1.990    Inst_MONEDAS/Inst_SYNCHRNZR_0/CLK_IBUF_BUFG
    SLICE_X56Y80         SRL16E                                       r  Inst_MONEDAS/Inst_SYNCHRNZR_0/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.479     1.510    
    SLICE_X56Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.627    Inst_MONEDAS/Inst_SYNCHRNZR_0/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y86    Inst_FSM/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y86    Inst_FSM/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y86    Inst_FSM/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y96    Inst_FSM/contador_error_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y97    Inst_FSM/contador_error_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y97    Inst_FSM/contador_error_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y97    Inst_FSM/contador_error_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y98    Inst_FSM/contador_error_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y98    Inst_FSM/contador_error_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_MONEDAS/Inst_SYNCHRNZR_0/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_MONEDAS/Inst_SYNCHRNZR_0/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_MONEDAS/Inst_SYNCHRNZR_1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_MONEDAS/Inst_SYNCHRNZR_1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y85    Inst_MONEDAS/Inst_SYNCHRNZR_2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y85    Inst_MONEDAS/Inst_SYNCHRNZR_2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_MONEDAS/Inst_SYNCHRNZR_3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_MONEDAS/Inst_SYNCHRNZR_3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_boton_reset/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_boton_reset/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_MONEDAS/Inst_SYNCHRNZR_0/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_MONEDAS/Inst_SYNCHRNZR_0/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_MONEDAS/Inst_SYNCHRNZR_1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_MONEDAS/Inst_SYNCHRNZR_1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y85    Inst_MONEDAS/Inst_SYNCHRNZR_2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y85    Inst_MONEDAS/Inst_SYNCHRNZR_2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_MONEDAS/Inst_SYNCHRNZR_3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_MONEDAS/Inst_SYNCHRNZR_3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_boton_reset/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y80    Inst_boton_reset/Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.828ns  (logic 22.020ns (38.079%)  route 35.808ns (61.921%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=3 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.659     3.218    Inst_FSM/Q[0]
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.150     3.368 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.333     3.701    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     4.485 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.485    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.599 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.599    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.713 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.713    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.827    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.066 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.228     6.295    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.302     6.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.949     9.546    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.670 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.101    10.770    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.894 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.894    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    11.292    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.514 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/O[0]
                         net (fo=3, routed)           1.224    12.738    Inst_display/SEGMENTOS_OBUF[6]_inst_i_662[0]
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.327    13.065 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_262/O
                         net (fo=1, routed)           0.760    13.825    Inst_display/SEGMENTOS_OBUF[6]_inst_i_262_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    14.569 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.569    Inst_display/SEGMENTOS_OBUF[6]_inst_i_114_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.892 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_123/O[1]
                         net (fo=3, routed)           1.550    16.442    Inst_display/SEGMENTOS_OBUF[6]_inst_i_123_n_6
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.306    16.748 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_124/O
                         net (fo=2, routed)           0.823    17.571    Inst_display/SEGMENTOS_OBUF[6]_inst_i_124_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I4_O)        0.149    17.720 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_70/O
                         net (fo=2, routed)           0.834    18.553    Inst_display/SEGMENTOS_OBUF[6]_inst_i_70_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.332    18.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000    18.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_74_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.398 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.398    Inst_display/SEGMENTOS_OBUF[6]_inst_i_29_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_140/O[3]
                         net (fo=7, routed)           1.285    20.998    Inst_display/SEGMENTOS_OBUF[6]_inst_i_140_n_4
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.307    21.305 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_848/O
                         net (fo=1, routed)           0.000    21.305    Inst_display/SEGMENTOS_OBUF[6]_inst_i_848_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.855 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_808/CO[3]
                         net (fo=1, routed)           0.000    21.855    Inst_display/SEGMENTOS_OBUF[6]_inst_i_808_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.969 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_684/CO[3]
                         net (fo=1, routed)           0.000    21.969    Inst_display/SEGMENTOS_OBUF[6]_inst_i_684_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.303 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_523/O[1]
                         net (fo=3, routed)           1.042    23.346    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_508[1]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.329    23.675 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_677/O
                         net (fo=1, routed)           0.500    24.175    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_0[2]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    24.777 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_508/CO[3]
                         net (fo=1, routed)           0.000    24.777    Inst_display/SEGMENTOS_OBUF[6]_inst_i_508_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_307/CO[3]
                         net (fo=1, routed)           0.000    24.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.005    Inst_display/SEGMENTOS_OBUF[6]_inst_i_125_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.276 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.793    26.068    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.401    26.469 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.585    29.055    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.326    29.381 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.623    30.004    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.584 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.584    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.698 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    30.698    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.011 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[3]
                         net (fo=2, routed)           0.882    31.892    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_4
    SLICE_X37Y92         LUT5 (Prop_lut5_I4_O)        0.306    32.198 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_757/O
                         net (fo=1, routed)           0.000    32.198    Inst_display/SEGMENTOS_OBUF[6]_inst_i_757_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.599 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    32.599    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    32.713    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.047 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.644    33.691    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.329    34.020 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.418    35.439    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.354    35.793 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.762    36.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    37.142 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    37.142    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.256 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    37.256    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.478 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[0]
                         net (fo=3, routed)           0.759    38.237    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_7
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.325    38.562 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_189/O
                         net (fo=1, routed)           0.482    39.044    Inst_display/SEGMENTOS_OBUF[6]_inst_i_189_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    39.755 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.755    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.767    40.745    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    41.044 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.691    41.735    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.150    41.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.958    42.843    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.328    43.171 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    43.171    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.572 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.572    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.906 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.985    44.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X28Y88         LUT2 (Prop_lut2_I0_O)        0.303    45.194 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    45.194    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    45.774 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.831    46.605    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.302    46.907 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    46.907    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    47.159 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.170    48.328    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X32Y83         LUT5 (Prop_lut5_I3_O)        0.295    48.623 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.670    49.293    Inst_FSM/SEGMENTOS_OBUF[4]_inst_i_1
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    49.417 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.964    50.382    Inst_display/SEGMENTOS[6][0]
    SLICE_X32Y85         LUT5 (Prop_lut5_I1_O)        0.153    50.535 r  Inst_display/SEGMENTOS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.535    54.070    SEGMENTOS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758    57.828 r  SEGMENTOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    57.828    SEGMENTOS[5]
    R10                                                               r  SEGMENTOS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.547ns  (logic 22.000ns (38.229%)  route 35.547ns (61.771%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=4 LUT5=5 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.659     3.218    Inst_FSM/Q[0]
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.150     3.368 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.333     3.701    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     4.485 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.485    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.599 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.599    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.713 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.713    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.827    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.066 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.228     6.295    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.302     6.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.949     9.546    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.670 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.101    10.770    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.894 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.894    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    11.292    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.514 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/O[0]
                         net (fo=3, routed)           1.224    12.738    Inst_display/SEGMENTOS_OBUF[6]_inst_i_662[0]
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.327    13.065 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_262/O
                         net (fo=1, routed)           0.760    13.825    Inst_display/SEGMENTOS_OBUF[6]_inst_i_262_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    14.569 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.569    Inst_display/SEGMENTOS_OBUF[6]_inst_i_114_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.892 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_123/O[1]
                         net (fo=3, routed)           1.550    16.442    Inst_display/SEGMENTOS_OBUF[6]_inst_i_123_n_6
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.306    16.748 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_124/O
                         net (fo=2, routed)           0.823    17.571    Inst_display/SEGMENTOS_OBUF[6]_inst_i_124_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I4_O)        0.149    17.720 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_70/O
                         net (fo=2, routed)           0.834    18.553    Inst_display/SEGMENTOS_OBUF[6]_inst_i_70_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.332    18.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000    18.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_74_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.398 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.398    Inst_display/SEGMENTOS_OBUF[6]_inst_i_29_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_140/O[3]
                         net (fo=7, routed)           1.285    20.998    Inst_display/SEGMENTOS_OBUF[6]_inst_i_140_n_4
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.307    21.305 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_848/O
                         net (fo=1, routed)           0.000    21.305    Inst_display/SEGMENTOS_OBUF[6]_inst_i_848_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.855 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_808/CO[3]
                         net (fo=1, routed)           0.000    21.855    Inst_display/SEGMENTOS_OBUF[6]_inst_i_808_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.969 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_684/CO[3]
                         net (fo=1, routed)           0.000    21.969    Inst_display/SEGMENTOS_OBUF[6]_inst_i_684_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.303 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_523/O[1]
                         net (fo=3, routed)           1.042    23.346    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_508[1]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.329    23.675 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_677/O
                         net (fo=1, routed)           0.500    24.175    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_0[2]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    24.777 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_508/CO[3]
                         net (fo=1, routed)           0.000    24.777    Inst_display/SEGMENTOS_OBUF[6]_inst_i_508_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_307/CO[3]
                         net (fo=1, routed)           0.000    24.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.005    Inst_display/SEGMENTOS_OBUF[6]_inst_i_125_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.276 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.793    26.068    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.401    26.469 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.585    29.055    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.326    29.381 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.623    30.004    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.584 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.584    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.698 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    30.698    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.011 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[3]
                         net (fo=2, routed)           0.882    31.892    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_4
    SLICE_X37Y92         LUT5 (Prop_lut5_I4_O)        0.306    32.198 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_757/O
                         net (fo=1, routed)           0.000    32.198    Inst_display/SEGMENTOS_OBUF[6]_inst_i_757_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.599 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    32.599    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    32.713    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.047 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.644    33.691    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.329    34.020 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.418    35.439    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.354    35.793 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.762    36.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    37.142 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    37.142    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.256 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    37.256    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.478 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[0]
                         net (fo=3, routed)           0.759    38.237    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_7
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.325    38.562 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_189/O
                         net (fo=1, routed)           0.482    39.044    Inst_display/SEGMENTOS_OBUF[6]_inst_i_189_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    39.755 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.755    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.767    40.745    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    41.044 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.691    41.735    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.150    41.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.958    42.843    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.328    43.171 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    43.171    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.572 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.572    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.906 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.985    44.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X28Y88         LUT2 (Prop_lut2_I0_O)        0.303    45.194 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    45.194    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    45.774 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.831    46.605    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.302    46.907 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    46.907    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    47.159 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.170    48.328    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X32Y83         LUT5 (Prop_lut5_I3_O)        0.295    48.623 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.670    49.293    Inst_FSM/SEGMENTOS_OBUF[4]_inst_i_1
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    49.417 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.971    50.388    Inst_display/SEGMENTOS[6][0]
    SLICE_X32Y85         LUT4 (Prop_lut4_I3_O)        0.150    50.538 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.268    53.806    SEGMENTOS_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.741    57.547 r  SEGMENTOS_OBUF[7]_inst/O
                         net (fo=0)                   0.000    57.547    SEGMENTOS[7]
    H15                                                               r  SEGMENTOS[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.392ns  (logic 22.044ns (38.410%)  route 35.348ns (61.590%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=3 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.659     3.218    Inst_FSM/Q[0]
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.150     3.368 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.333     3.701    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     4.485 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.485    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.599 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.599    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.713 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.713    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.827    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.066 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.228     6.295    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.302     6.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.949     9.546    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.670 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.101    10.770    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.894 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.894    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    11.292    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.514 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/O[0]
                         net (fo=3, routed)           1.224    12.738    Inst_display/SEGMENTOS_OBUF[6]_inst_i_662[0]
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.327    13.065 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_262/O
                         net (fo=1, routed)           0.760    13.825    Inst_display/SEGMENTOS_OBUF[6]_inst_i_262_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    14.569 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.569    Inst_display/SEGMENTOS_OBUF[6]_inst_i_114_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.892 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_123/O[1]
                         net (fo=3, routed)           1.550    16.442    Inst_display/SEGMENTOS_OBUF[6]_inst_i_123_n_6
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.306    16.748 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_124/O
                         net (fo=2, routed)           0.823    17.571    Inst_display/SEGMENTOS_OBUF[6]_inst_i_124_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I4_O)        0.149    17.720 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_70/O
                         net (fo=2, routed)           0.834    18.553    Inst_display/SEGMENTOS_OBUF[6]_inst_i_70_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.332    18.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000    18.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_74_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.398 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.398    Inst_display/SEGMENTOS_OBUF[6]_inst_i_29_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_140/O[3]
                         net (fo=7, routed)           1.285    20.998    Inst_display/SEGMENTOS_OBUF[6]_inst_i_140_n_4
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.307    21.305 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_848/O
                         net (fo=1, routed)           0.000    21.305    Inst_display/SEGMENTOS_OBUF[6]_inst_i_848_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.855 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_808/CO[3]
                         net (fo=1, routed)           0.000    21.855    Inst_display/SEGMENTOS_OBUF[6]_inst_i_808_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.969 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_684/CO[3]
                         net (fo=1, routed)           0.000    21.969    Inst_display/SEGMENTOS_OBUF[6]_inst_i_684_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.303 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_523/O[1]
                         net (fo=3, routed)           1.042    23.346    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_508[1]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.329    23.675 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_677/O
                         net (fo=1, routed)           0.500    24.175    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_0[2]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    24.777 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_508/CO[3]
                         net (fo=1, routed)           0.000    24.777    Inst_display/SEGMENTOS_OBUF[6]_inst_i_508_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_307/CO[3]
                         net (fo=1, routed)           0.000    24.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.005    Inst_display/SEGMENTOS_OBUF[6]_inst_i_125_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.276 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.793    26.068    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.401    26.469 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.585    29.055    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.326    29.381 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.623    30.004    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.584 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.584    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.698 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    30.698    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.011 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[3]
                         net (fo=2, routed)           0.882    31.892    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_4
    SLICE_X37Y92         LUT5 (Prop_lut5_I4_O)        0.306    32.198 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_757/O
                         net (fo=1, routed)           0.000    32.198    Inst_display/SEGMENTOS_OBUF[6]_inst_i_757_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.599 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    32.599    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    32.713    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.047 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.644    33.691    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.329    34.020 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.418    35.439    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.354    35.793 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.762    36.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    37.142 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    37.142    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.256 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    37.256    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.478 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[0]
                         net (fo=3, routed)           0.759    38.237    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_7
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.325    38.562 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_189/O
                         net (fo=1, routed)           0.482    39.044    Inst_display/SEGMENTOS_OBUF[6]_inst_i_189_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    39.755 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.755    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.767    40.745    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    41.044 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.691    41.735    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.150    41.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.958    42.843    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.328    43.171 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    43.171    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.572 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.572    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.906 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.985    44.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X28Y88         LUT2 (Prop_lut2_I0_O)        0.303    45.194 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    45.194    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    45.774 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.831    46.605    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.302    46.907 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    46.907    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    47.159 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.170    48.328    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X32Y83         LUT5 (Prop_lut5_I3_O)        0.295    48.623 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.670    49.293    Inst_FSM/SEGMENTOS_OBUF[4]_inst_i_1
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    49.417 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.960    50.377    Inst_display/SEGMENTOS[6][0]
    SLICE_X32Y85         LUT5 (Prop_lut5_I0_O)        0.150    50.527 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.079    53.607    SEGMENTOS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785    57.392 r  SEGMENTOS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    57.392    SEGMENTOS[6]
    T10                                                               r  SEGMENTOS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.321ns  (logic 21.783ns (38.002%)  route 35.538ns (61.998%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=3 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.659     3.218    Inst_FSM/Q[0]
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.150     3.368 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.333     3.701    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     4.485 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.485    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.599 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.599    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.713 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.713    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.827    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.066 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.228     6.295    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.302     6.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.949     9.546    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.670 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.101    10.770    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.894 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.894    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    11.292    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.514 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/O[0]
                         net (fo=3, routed)           1.224    12.738    Inst_display/SEGMENTOS_OBUF[6]_inst_i_662[0]
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.327    13.065 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_262/O
                         net (fo=1, routed)           0.760    13.825    Inst_display/SEGMENTOS_OBUF[6]_inst_i_262_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    14.569 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.569    Inst_display/SEGMENTOS_OBUF[6]_inst_i_114_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.892 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_123/O[1]
                         net (fo=3, routed)           1.550    16.442    Inst_display/SEGMENTOS_OBUF[6]_inst_i_123_n_6
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.306    16.748 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_124/O
                         net (fo=2, routed)           0.823    17.571    Inst_display/SEGMENTOS_OBUF[6]_inst_i_124_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I4_O)        0.149    17.720 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_70/O
                         net (fo=2, routed)           0.834    18.553    Inst_display/SEGMENTOS_OBUF[6]_inst_i_70_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.332    18.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000    18.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_74_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.398 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.398    Inst_display/SEGMENTOS_OBUF[6]_inst_i_29_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_140/O[3]
                         net (fo=7, routed)           1.285    20.998    Inst_display/SEGMENTOS_OBUF[6]_inst_i_140_n_4
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.307    21.305 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_848/O
                         net (fo=1, routed)           0.000    21.305    Inst_display/SEGMENTOS_OBUF[6]_inst_i_848_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.855 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_808/CO[3]
                         net (fo=1, routed)           0.000    21.855    Inst_display/SEGMENTOS_OBUF[6]_inst_i_808_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.969 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_684/CO[3]
                         net (fo=1, routed)           0.000    21.969    Inst_display/SEGMENTOS_OBUF[6]_inst_i_684_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.303 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_523/O[1]
                         net (fo=3, routed)           1.042    23.346    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_508[1]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.329    23.675 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_677/O
                         net (fo=1, routed)           0.500    24.175    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_0[2]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    24.777 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_508/CO[3]
                         net (fo=1, routed)           0.000    24.777    Inst_display/SEGMENTOS_OBUF[6]_inst_i_508_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_307/CO[3]
                         net (fo=1, routed)           0.000    24.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.005    Inst_display/SEGMENTOS_OBUF[6]_inst_i_125_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.276 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.793    26.068    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.401    26.469 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.585    29.055    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.326    29.381 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.623    30.004    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.584 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.584    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.698 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    30.698    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.011 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[3]
                         net (fo=2, routed)           0.882    31.892    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_4
    SLICE_X37Y92         LUT5 (Prop_lut5_I4_O)        0.306    32.198 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_757/O
                         net (fo=1, routed)           0.000    32.198    Inst_display/SEGMENTOS_OBUF[6]_inst_i_757_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.599 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    32.599    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    32.713    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.047 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.644    33.691    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.329    34.020 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.418    35.439    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.354    35.793 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.762    36.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    37.142 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    37.142    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.256 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    37.256    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.478 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[0]
                         net (fo=3, routed)           0.759    38.237    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_7
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.325    38.562 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_189/O
                         net (fo=1, routed)           0.482    39.044    Inst_display/SEGMENTOS_OBUF[6]_inst_i_189_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    39.755 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.755    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.767    40.745    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    41.044 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.691    41.735    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.150    41.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.958    42.843    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.328    43.171 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    43.171    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.572 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.572    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.906 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.985    44.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X28Y88         LUT2 (Prop_lut2_I0_O)        0.303    45.194 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    45.194    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    45.774 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.831    46.605    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.302    46.907 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    46.907    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    47.159 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.170    48.328    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X32Y83         LUT5 (Prop_lut5_I3_O)        0.295    48.623 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.670    49.293    Inst_FSM/SEGMENTOS_OBUF[4]_inst_i_1
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    49.417 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.960    50.377    Inst_display/SEGMENTOS[6][0]
    SLICE_X32Y85         LUT5 (Prop_lut5_I0_O)        0.124    50.501 r  Inst_display/SEGMENTOS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.270    53.771    SEGMENTOS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    57.321 r  SEGMENTOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    57.321    SEGMENTOS[3]
    K13                                                               r  SEGMENTOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.164ns  (logic 22.001ns (38.487%)  route 35.164ns (61.513%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=3 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.659     3.218    Inst_FSM/Q[0]
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.150     3.368 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.333     3.701    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     4.485 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.485    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.599 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.599    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.713 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.713    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.827    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.066 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.228     6.295    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.302     6.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.949     9.546    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.670 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.101    10.770    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.894 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.894    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    11.292    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.514 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/O[0]
                         net (fo=3, routed)           1.224    12.738    Inst_display/SEGMENTOS_OBUF[6]_inst_i_662[0]
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.327    13.065 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_262/O
                         net (fo=1, routed)           0.760    13.825    Inst_display/SEGMENTOS_OBUF[6]_inst_i_262_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    14.569 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.569    Inst_display/SEGMENTOS_OBUF[6]_inst_i_114_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.892 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_123/O[1]
                         net (fo=3, routed)           1.550    16.442    Inst_display/SEGMENTOS_OBUF[6]_inst_i_123_n_6
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.306    16.748 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_124/O
                         net (fo=2, routed)           0.823    17.571    Inst_display/SEGMENTOS_OBUF[6]_inst_i_124_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I4_O)        0.149    17.720 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_70/O
                         net (fo=2, routed)           0.834    18.553    Inst_display/SEGMENTOS_OBUF[6]_inst_i_70_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.332    18.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000    18.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_74_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.398 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.398    Inst_display/SEGMENTOS_OBUF[6]_inst_i_29_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_140/O[3]
                         net (fo=7, routed)           1.285    20.998    Inst_display/SEGMENTOS_OBUF[6]_inst_i_140_n_4
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.307    21.305 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_848/O
                         net (fo=1, routed)           0.000    21.305    Inst_display/SEGMENTOS_OBUF[6]_inst_i_848_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.855 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_808/CO[3]
                         net (fo=1, routed)           0.000    21.855    Inst_display/SEGMENTOS_OBUF[6]_inst_i_808_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.969 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_684/CO[3]
                         net (fo=1, routed)           0.000    21.969    Inst_display/SEGMENTOS_OBUF[6]_inst_i_684_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.303 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_523/O[1]
                         net (fo=3, routed)           1.042    23.346    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_508[1]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.329    23.675 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_677/O
                         net (fo=1, routed)           0.500    24.175    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_0[2]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    24.777 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_508/CO[3]
                         net (fo=1, routed)           0.000    24.777    Inst_display/SEGMENTOS_OBUF[6]_inst_i_508_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_307/CO[3]
                         net (fo=1, routed)           0.000    24.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.005    Inst_display/SEGMENTOS_OBUF[6]_inst_i_125_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.276 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.793    26.068    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.401    26.469 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.585    29.055    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.326    29.381 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.623    30.004    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.584 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.584    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.698 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    30.698    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.011 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[3]
                         net (fo=2, routed)           0.882    31.892    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_4
    SLICE_X37Y92         LUT5 (Prop_lut5_I4_O)        0.306    32.198 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_757/O
                         net (fo=1, routed)           0.000    32.198    Inst_display/SEGMENTOS_OBUF[6]_inst_i_757_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.599 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    32.599    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    32.713    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.047 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.644    33.691    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.329    34.020 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.418    35.439    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.354    35.793 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.762    36.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    37.142 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    37.142    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.256 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    37.256    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.478 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[0]
                         net (fo=3, routed)           0.759    38.237    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_7
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.325    38.562 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_189/O
                         net (fo=1, routed)           0.482    39.044    Inst_display/SEGMENTOS_OBUF[6]_inst_i_189_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    39.755 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.755    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.767    40.745    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    41.044 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.691    41.735    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.150    41.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.958    42.843    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.328    43.171 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    43.171    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.572 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.572    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.906 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.985    44.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X28Y88         LUT2 (Prop_lut2_I0_O)        0.303    45.194 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    45.194    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    45.774 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.831    46.605    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.302    46.907 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    46.907    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    47.159 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.170    48.328    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X32Y83         LUT5 (Prop_lut5_I3_O)        0.295    48.623 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.670    49.293    Inst_FSM/SEGMENTOS_OBUF[4]_inst_i_1
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    49.417 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.027    50.444    Inst_display/SEGMENTOS[6][0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I2_O)        0.150    50.594 r  Inst_display/SEGMENTOS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.828    53.423    SEGMENTOS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.742    57.164 r  SEGMENTOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    57.164    SEGMENTOS[2]
    P15                                                               r  SEGMENTOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.062ns  (logic 21.794ns (38.193%)  route 35.269ns (61.807%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=3 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.659     3.218    Inst_FSM/Q[0]
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.150     3.368 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.333     3.701    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     4.485 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.485    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.599 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.599    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.713 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.713    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.827    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.066 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.228     6.295    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.302     6.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.949     9.546    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.670 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.101    10.770    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.894 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.894    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    11.292    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.514 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/O[0]
                         net (fo=3, routed)           1.224    12.738    Inst_display/SEGMENTOS_OBUF[6]_inst_i_662[0]
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.327    13.065 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_262/O
                         net (fo=1, routed)           0.760    13.825    Inst_display/SEGMENTOS_OBUF[6]_inst_i_262_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    14.569 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.569    Inst_display/SEGMENTOS_OBUF[6]_inst_i_114_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.892 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_123/O[1]
                         net (fo=3, routed)           1.550    16.442    Inst_display/SEGMENTOS_OBUF[6]_inst_i_123_n_6
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.306    16.748 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_124/O
                         net (fo=2, routed)           0.823    17.571    Inst_display/SEGMENTOS_OBUF[6]_inst_i_124_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I4_O)        0.149    17.720 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_70/O
                         net (fo=2, routed)           0.834    18.553    Inst_display/SEGMENTOS_OBUF[6]_inst_i_70_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.332    18.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000    18.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_74_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.398 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.398    Inst_display/SEGMENTOS_OBUF[6]_inst_i_29_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_140/O[3]
                         net (fo=7, routed)           1.285    20.998    Inst_display/SEGMENTOS_OBUF[6]_inst_i_140_n_4
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.307    21.305 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_848/O
                         net (fo=1, routed)           0.000    21.305    Inst_display/SEGMENTOS_OBUF[6]_inst_i_848_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.855 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_808/CO[3]
                         net (fo=1, routed)           0.000    21.855    Inst_display/SEGMENTOS_OBUF[6]_inst_i_808_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.969 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_684/CO[3]
                         net (fo=1, routed)           0.000    21.969    Inst_display/SEGMENTOS_OBUF[6]_inst_i_684_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.303 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_523/O[1]
                         net (fo=3, routed)           1.042    23.346    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_508[1]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.329    23.675 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_677/O
                         net (fo=1, routed)           0.500    24.175    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_0[2]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    24.777 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_508/CO[3]
                         net (fo=1, routed)           0.000    24.777    Inst_display/SEGMENTOS_OBUF[6]_inst_i_508_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_307/CO[3]
                         net (fo=1, routed)           0.000    24.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.005    Inst_display/SEGMENTOS_OBUF[6]_inst_i_125_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.276 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.793    26.068    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.401    26.469 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.585    29.055    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.326    29.381 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.623    30.004    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.584 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.584    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.698 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    30.698    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.011 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[3]
                         net (fo=2, routed)           0.882    31.892    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_4
    SLICE_X37Y92         LUT5 (Prop_lut5_I4_O)        0.306    32.198 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_757/O
                         net (fo=1, routed)           0.000    32.198    Inst_display/SEGMENTOS_OBUF[6]_inst_i_757_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.599 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    32.599    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    32.713    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.047 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.644    33.691    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.329    34.020 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.418    35.439    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.354    35.793 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.762    36.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    37.142 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    37.142    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.256 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    37.256    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.478 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[0]
                         net (fo=3, routed)           0.759    38.237    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_7
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.325    38.562 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_189/O
                         net (fo=1, routed)           0.482    39.044    Inst_display/SEGMENTOS_OBUF[6]_inst_i_189_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    39.755 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.755    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.767    40.745    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    41.044 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.691    41.735    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.150    41.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.958    42.843    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.328    43.171 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    43.171    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.572 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.572    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.906 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.985    44.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X28Y88         LUT2 (Prop_lut2_I0_O)        0.303    45.194 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    45.194    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    45.774 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.831    46.605    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.302    46.907 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    46.907    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    47.159 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.170    48.328    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X32Y83         LUT5 (Prop_lut5_I3_O)        0.295    48.623 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.670    49.293    Inst_FSM/SEGMENTOS_OBUF[4]_inst_i_1
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    49.417 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.027    50.444    Inst_display/SEGMENTOS[6][0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I3_O)        0.124    50.568 r  Inst_display/SEGMENTOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.934    53.502    SEGMENTOS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    57.062 r  SEGMENTOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    57.062    SEGMENTOS[1]
    T11                                                               r  SEGMENTOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.846ns  (logic 21.726ns (38.219%)  route 35.120ns (61.781%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=3 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.659     3.218    Inst_FSM/Q[0]
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.150     3.368 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.333     3.701    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     4.485 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.485    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.599 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.599    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.713 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.713    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.827    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.066 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.228     6.295    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.302     6.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.949     9.546    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.670 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.101    10.770    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.894 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.894    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    11.292    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.514 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/O[0]
                         net (fo=3, routed)           1.224    12.738    Inst_display/SEGMENTOS_OBUF[6]_inst_i_662[0]
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.327    13.065 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_262/O
                         net (fo=1, routed)           0.760    13.825    Inst_display/SEGMENTOS_OBUF[6]_inst_i_262_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    14.569 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.569    Inst_display/SEGMENTOS_OBUF[6]_inst_i_114_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.892 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_123/O[1]
                         net (fo=3, routed)           1.550    16.442    Inst_display/SEGMENTOS_OBUF[6]_inst_i_123_n_6
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.306    16.748 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_124/O
                         net (fo=2, routed)           0.823    17.571    Inst_display/SEGMENTOS_OBUF[6]_inst_i_124_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I4_O)        0.149    17.720 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_70/O
                         net (fo=2, routed)           0.834    18.553    Inst_display/SEGMENTOS_OBUF[6]_inst_i_70_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.332    18.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000    18.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_74_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.398 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.398    Inst_display/SEGMENTOS_OBUF[6]_inst_i_29_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_140/O[3]
                         net (fo=7, routed)           1.285    20.998    Inst_display/SEGMENTOS_OBUF[6]_inst_i_140_n_4
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.307    21.305 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_848/O
                         net (fo=1, routed)           0.000    21.305    Inst_display/SEGMENTOS_OBUF[6]_inst_i_848_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.855 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_808/CO[3]
                         net (fo=1, routed)           0.000    21.855    Inst_display/SEGMENTOS_OBUF[6]_inst_i_808_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.969 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_684/CO[3]
                         net (fo=1, routed)           0.000    21.969    Inst_display/SEGMENTOS_OBUF[6]_inst_i_684_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.303 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_523/O[1]
                         net (fo=3, routed)           1.042    23.346    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_508[1]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.329    23.675 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_677/O
                         net (fo=1, routed)           0.500    24.175    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_0[2]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    24.777 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_508/CO[3]
                         net (fo=1, routed)           0.000    24.777    Inst_display/SEGMENTOS_OBUF[6]_inst_i_508_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_307/CO[3]
                         net (fo=1, routed)           0.000    24.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.005    Inst_display/SEGMENTOS_OBUF[6]_inst_i_125_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.276 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.793    26.068    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.401    26.469 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.585    29.055    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.326    29.381 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.623    30.004    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.584 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.584    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.698 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    30.698    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.011 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[3]
                         net (fo=2, routed)           0.882    31.892    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_4
    SLICE_X37Y92         LUT5 (Prop_lut5_I4_O)        0.306    32.198 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_757/O
                         net (fo=1, routed)           0.000    32.198    Inst_display/SEGMENTOS_OBUF[6]_inst_i_757_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.599 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    32.599    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    32.713    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.047 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.644    33.691    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.329    34.020 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.418    35.439    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.354    35.793 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.762    36.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    37.142 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    37.142    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.256 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    37.256    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.478 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[0]
                         net (fo=3, routed)           0.759    38.237    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_7
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.325    38.562 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_189/O
                         net (fo=1, routed)           0.482    39.044    Inst_display/SEGMENTOS_OBUF[6]_inst_i_189_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    39.755 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.755    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.767    40.745    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    41.044 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.691    41.735    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.150    41.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.958    42.843    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.328    43.171 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    43.171    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.572 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.572    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.906 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.985    44.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X28Y88         LUT2 (Prop_lut2_I0_O)        0.303    45.194 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    45.194    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    45.774 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.831    46.605    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.302    46.907 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    46.907    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    47.159 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.170    48.328    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X32Y83         LUT5 (Prop_lut5_I3_O)        0.295    48.623 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.670    49.293    Inst_FSM/SEGMENTOS_OBUF[4]_inst_i_1
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    49.417 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.964    50.382    Inst_display/SEGMENTOS[6][0]
    SLICE_X32Y85         LUT5 (Prop_lut5_I0_O)        0.124    50.506 r  Inst_display/SEGMENTOS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.847    53.353    SEGMENTOS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    56.846 r  SEGMENTOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    56.846    SEGMENTOS[4]
    K16                                                               r  SEGMENTOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEGMENTOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.820ns  (logic 21.770ns (38.314%)  route 35.050ns (61.686%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=3 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          2.659     3.218    Inst_FSM/Q[0]
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.150     3.368 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43/O
                         net (fo=1, routed)           0.333     3.701    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_43_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     4.485 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.485    Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_32_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.599 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483/CO[3]
                         net (fo=1, routed)           0.000     4.599    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_483_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.713 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484/CO[3]
                         net (fo=1, routed)           0.000     4.713    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_484_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000     4.827    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_489_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.066 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499/O[2]
                         net (fo=16, routed)          1.228     6.295    Inst_FSM/Inst_display/muetra5[19]
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.302     6.597 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_497/O
                         net (fo=30, routed)          2.949     9.546    Inst_FSM/Inst_display/muetra4[19]
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.670 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_343/O
                         net (fo=4, routed)           1.101    10.770    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_499_2[2]
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.894 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_475/O
                         net (fo=1, routed)           0.000    10.894    Inst_display/SEGMENTOS_OBUF[6]_inst_i_450_0[2]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000    11.292    Inst_display/SEGMENTOS_OBUF[6]_inst_i_237_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.514 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_495/O[0]
                         net (fo=3, routed)           1.224    12.738    Inst_display/SEGMENTOS_OBUF[6]_inst_i_662[0]
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.327    13.065 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_262/O
                         net (fo=1, routed)           0.760    13.825    Inst_display/SEGMENTOS_OBUF[6]_inst_i_262_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    14.569 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.569    Inst_display/SEGMENTOS_OBUF[6]_inst_i_114_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.892 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_123/O[1]
                         net (fo=3, routed)           1.550    16.442    Inst_display/SEGMENTOS_OBUF[6]_inst_i_123_n_6
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.306    16.748 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_124/O
                         net (fo=2, routed)           0.823    17.571    Inst_display/SEGMENTOS_OBUF[6]_inst_i_124_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I4_O)        0.149    17.720 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_70/O
                         net (fo=2, routed)           0.834    18.553    Inst_display/SEGMENTOS_OBUF[6]_inst_i_70_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.332    18.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000    18.885    Inst_display/SEGMENTOS_OBUF[6]_inst_i_74_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.398 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.398    Inst_display/SEGMENTOS_OBUF[6]_inst_i_29_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_140/O[3]
                         net (fo=7, routed)           1.285    20.998    Inst_display/SEGMENTOS_OBUF[6]_inst_i_140_n_4
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.307    21.305 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_848/O
                         net (fo=1, routed)           0.000    21.305    Inst_display/SEGMENTOS_OBUF[6]_inst_i_848_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.855 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_808/CO[3]
                         net (fo=1, routed)           0.000    21.855    Inst_display/SEGMENTOS_OBUF[6]_inst_i_808_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.969 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_684/CO[3]
                         net (fo=1, routed)           0.000    21.969    Inst_display/SEGMENTOS_OBUF[6]_inst_i_684_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.303 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_523/O[1]
                         net (fo=3, routed)           1.042    23.346    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_508[1]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.329    23.675 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_677/O
                         net (fo=1, routed)           0.500    24.175    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_0[2]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    24.777 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_508/CO[3]
                         net (fo=1, routed)           0.000    24.777    Inst_display/SEGMENTOS_OBUF[6]_inst_i_508_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.891 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_307/CO[3]
                         net (fo=1, routed)           0.000    24.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_307_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.005 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.005    Inst_display/SEGMENTOS_OBUF[6]_inst_i_125_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.276 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_56/CO[0]
                         net (fo=1, routed)           0.793    26.068    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_723[0]
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.401    26.469 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_22/O
                         net (fo=96, routed)          2.585    29.055    Inst_display/SEGMENTOS_OBUF[6]_inst_i_549_0
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.326    29.381 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.623    30.004    Inst_display/SEGMENTOS_OBUF[6]_inst_i_62_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.584 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.584    Inst_display/SEGMENTOS_OBUF[6]_inst_i_28_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.698 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_205/CO[3]
                         net (fo=1, routed)           0.000    30.698    Inst_display/SEGMENTOS_OBUF[7]_inst_i_205_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.011 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_100/O[3]
                         net (fo=2, routed)           0.882    31.892    Inst_display/SEGMENTOS_OBUF[7]_inst_i_100_n_4
    SLICE_X37Y92         LUT5 (Prop_lut5_I4_O)        0.306    32.198 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_757/O
                         net (fo=1, routed)           0.000    32.198    Inst_display/SEGMENTOS_OBUF[6]_inst_i_757_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.599 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    32.599    Inst_display/SEGMENTOS_OBUF[6]_inst_i_586_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.713 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_584/CO[3]
                         net (fo=1, routed)           0.000    32.713    Inst_display/SEGMENTOS_OBUF[6]_inst_i_584_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.047 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_573/O[1]
                         net (fo=1, routed)           0.644    33.691    Inst_display/SEGMENTOS_OBUF[6]_inst_i_573_n_6
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.329    34.020 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_423/O
                         net (fo=21, routed)          1.418    35.439    Inst_display/SEGMENTOS_OBUF[6]_inst_i_423_n_0
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.354    35.793 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_218/O
                         net (fo=2, routed)           0.762    36.555    Inst_display/SEGMENTOS_OBUF[6]_inst_i_218_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    37.142 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_381/CO[3]
                         net (fo=1, routed)           0.000    37.142    Inst_display/SEGMENTOS_OBUF[6]_inst_i_381_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.256 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    37.256    Inst_display/SEGMENTOS_OBUF[6]_inst_i_157_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.478 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_438/O[0]
                         net (fo=3, routed)           0.759    38.237    Inst_display/SEGMENTOS_OBUF[6]_inst_i_438_n_7
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.325    38.562 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_189/O
                         net (fo=1, routed)           0.482    39.044    Inst_display/SEGMENTOS_OBUF[6]_inst_i_189_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    39.755 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.755    Inst_display/SEGMENTOS_OBUF[6]_inst_i_94_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.977 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_100/O[0]
                         net (fo=3, routed)           0.767    40.745    Inst_display/SEGMENTOS_OBUF[6]_inst_i_100_n_7
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.299    41.044 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_91/O
                         net (fo=2, routed)           0.691    41.735    Inst_display/SEGMENTOS_OBUF[6]_inst_i_91_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.150    41.885 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.958    42.843    Inst_display/SEGMENTOS_OBUF[6]_inst_i_39_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.328    43.171 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    43.171    Inst_display/SEGMENTOS_OBUF[6]_inst_i_43_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.572 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.572    Inst_display/SEGMENTOS_OBUF[6]_inst_i_20_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.906 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_35/O[1]
                         net (fo=2, routed)           0.985    44.891    Inst_display/SEGMENTOS_OBUF[6]_inst_i_35_n_6
    SLICE_X28Y88         LUT2 (Prop_lut2_I0_O)        0.303    45.194 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    45.194    Inst_display/SEGMENTOS_OBUF[6]_inst_i_37_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    45.774 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_19/O[2]
                         net (fo=1, routed)           0.831    46.605    Inst_display/SEGMENTOS_OBUF[6]_inst_i_19_n_5
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.302    46.907 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.000    46.907    Inst_display/SEGMENTOS_OBUF[7]_inst_i_27_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    47.159 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_17/O[0]
                         net (fo=4, routed)           1.170    48.328    Inst_display/SEGMENTOS_OBUF[7]_inst_i_17_n_7
    SLICE_X32Y83         LUT5 (Prop_lut5_I3_O)        0.295    48.623 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.670    49.293    Inst_FSM/SEGMENTOS_OBUF[4]_inst_i_1
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    49.417 r  Inst_FSM/SEGMENTOS_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.971    50.388    Inst_display/SEGMENTOS[6][0]
    SLICE_X32Y85         LUT5 (Prop_lut5_I0_O)        0.124    50.512 r  Inst_display/SEGMENTOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.771    53.283    SEGMENTOS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    56.820 r  SEGMENTOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    56.820    SEGMENTOS[0]
    L18                                                               r  SEGMENTOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            DIGSEL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.393ns  (logic 5.815ns (43.417%)  route 7.578ns (56.583%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          3.049     3.608    Inst_FSM/Q[0]
    SLICE_X40Y85         LUT2 (Prop_lut2_I0_O)        0.150     3.758 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_17/O
                         net (fo=1, routed)           0.466     4.225    Inst_FSM/DIGSEL_OBUF[2]_inst_i_17_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797     5.022 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.022    Inst_FSM/DIGSEL_OBUF[2]_inst_i_12_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.139    Inst_FSM/DIGSEL_OBUF[2]_inst_i_7_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.256    Inst_FSM/DIGSEL_OBUF[2]_inst_i_3_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.485 f  Inst_FSM/DIGSEL_OBUF[2]_inst_i_2/CO[2]
                         net (fo=8, routed)           1.062     6.547    Inst_display/DIGSEL[0][0]
    SLICE_X32Y84         LUT3 (Prop_lut3_I1_O)        0.310     6.857 r  Inst_display/DIGSEL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.000     9.857    DIGSEL_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    13.393 r  DIGSEL_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.393    DIGSEL[1]
    J18                                                               r  DIGSEL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            DIGSEL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.391ns  (logic 5.853ns (43.710%)  route 7.538ns (56.290%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[0]/G
    SLICE_X52Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[0]/Q
                         net (fo=76, routed)          3.049     3.608    Inst_FSM/Q[0]
    SLICE_X40Y85         LUT2 (Prop_lut2_I0_O)        0.150     3.758 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_17/O
                         net (fo=1, routed)           0.466     4.225    Inst_FSM/DIGSEL_OBUF[2]_inst_i_17_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797     5.022 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.022    Inst_FSM/DIGSEL_OBUF[2]_inst_i_12_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.139    Inst_FSM/DIGSEL_OBUF[2]_inst_i_7_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  Inst_FSM/DIGSEL_OBUF[2]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.256    Inst_FSM/DIGSEL_OBUF[2]_inst_i_3_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.485 f  Inst_FSM/DIGSEL_OBUF[2]_inst_i_2/CO[2]
                         net (fo=8, routed)           0.675     6.160    Inst_display/DIGSEL[0][0]
    SLICE_X32Y84         LUT3 (Prop_lut3_I1_O)        0.310     6.470 r  Inst_display/DIGSEL_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.347     9.817    DIGSEL_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.391 r  DIGSEL_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.391    DIGSEL[2]
    T9                                                                r  DIGSEL[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.378ns (53.613%)  route 0.327ns (46.387%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[28]/G
    SLICE_X57Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[28]/Q
                         net (fo=37, routed)          0.129     0.287    Inst_FSM/importe_total[28]
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.402 r  Inst_FSM/i_importe_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.198     0.600    Inst_FSM/in10[28]
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.105     0.705 r  Inst_FSM/i_importe_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     0.705    Inst_FSM/i_importe_reg[28]_i_1_n_0
    SLICE_X57Y94         LDCE                                         r  Inst_FSM/i_importe_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.716ns  (logic 0.376ns (52.518%)  route 0.340ns (47.482%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[18]/G
    SLICE_X57Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[18]/Q
                         net (fo=22, routed)          0.181     0.339    Inst_FSM/importe_total[18]
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.449 r  Inst_FSM/i_importe_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.159     0.608    Inst_FSM/in10[18]
    SLICE_X57Y91         LUT3 (Prop_lut3_I0_O)        0.108     0.716 r  Inst_FSM/i_importe_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.716    Inst_FSM/i_importe_reg[18]_i_1_n_0
    SLICE_X57Y91         LDCE                                         r  Inst_FSM/i_importe_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.730ns  (logic 0.398ns (54.497%)  route 0.332ns (45.502%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[20]/G
    SLICE_X54Y92         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Inst_FSM/i_importe_reg[20]/Q
                         net (fo=18, routed)          0.129     0.307    Inst_FSM/importe_total[20]
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.422 r  Inst_FSM/i_importe_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.203     0.625    Inst_FSM/in10[20]
    SLICE_X54Y92         LUT3 (Prop_lut3_I0_O)        0.105     0.730 r  Inst_FSM/i_importe_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     0.730    Inst_FSM/i_importe_reg[20]_i_1_n_0
    SLICE_X54Y92         LDCE                                         r  Inst_FSM/i_importe_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.398ns (50.811%)  route 0.385ns (49.189%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[24]/G
    SLICE_X56Y95         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Inst_FSM/i_importe_reg[24]/Q
                         net (fo=32, routed)          0.187     0.365    Inst_FSM/importe_total[24]
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.480 r  Inst_FSM/i_importe_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.198     0.678    Inst_FSM/in10[24]
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.105     0.783 r  Inst_FSM/i_importe_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.783    Inst_FSM/i_importe_reg[24]_i_1_n_0
    SLICE_X56Y95         LDCE                                         r  Inst_FSM/i_importe_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.376ns (47.160%)  route 0.421ns (52.840%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[10]/G
    SLICE_X55Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[10]/Q
                         net (fo=31, routed)          0.138     0.296    Inst_FSM/importe_total[10]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.406 r  Inst_FSM/i_importe_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.283     0.689    Inst_FSM/in10[10]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.108     0.797 r  Inst_FSM/i_importe_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.797    Inst_FSM/i_importe_reg[10]_i_1_n_0
    SLICE_X55Y89         LDCE                                         r  Inst_FSM/i_importe_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.809ns  (logic 0.419ns (51.782%)  route 0.390ns (48.218%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[28]/G
    SLICE_X57Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[28]/Q
                         net (fo=37, routed)          0.129     0.287    Inst_FSM/importe_total[28]
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.437 r  Inst_FSM/i_importe_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.142     0.579    Inst_FSM/in10[29]
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.111     0.690 r  Inst_FSM/i_importe_reg[29]_i_1/O
                         net (fo=1, routed)           0.119     0.809    Inst_FSM/i_importe_reg[29]_i_1_n_0
    SLICE_X57Y94         LDCE                                         r  Inst_FSM/i_importe_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.418ns (50.917%)  route 0.403ns (49.083%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[10]/G
    SLICE_X55Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[10]/Q
                         net (fo=31, routed)          0.138     0.296    Inst_FSM/importe_total[10]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.442 r  Inst_FSM/i_importe_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.145     0.588    Inst_FSM/in10[11]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.114     0.702 r  Inst_FSM/i_importe_reg[11]_i_1/O
                         net (fo=1, routed)           0.119     0.821    Inst_FSM/i_importe_reg[11]_i_1_n_0
    SLICE_X55Y89         LDCE                                         r  Inst_FSM/i_importe_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.486ns (59.144%)  route 0.336ns (40.856%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[19]/G
    SLICE_X57Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[19]/Q
                         net (fo=22, routed)          0.076     0.234    Inst_FSM/importe_total[19]
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     0.388 r  Inst_FSM/i_importe_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.388    Inst_FSM/i_importe_reg[19]_i_2_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.454 r  Inst_FSM/i_importe_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.259     0.714    Inst_FSM/in10[22]
    SLICE_X55Y94         LUT3 (Prop_lut3_I0_O)        0.108     0.822 r  Inst_FSM/i_importe_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.822    Inst_FSM/i_importe_reg[22]_i_1_n_0
    SLICE_X55Y94         LDCE                                         r  Inst_FSM/i_importe_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.490ns (59.418%)  route 0.335ns (40.582%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[7]/G
    SLICE_X54Y88         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Inst_FSM/i_importe_reg[7]/Q
                         net (fo=24, routed)          0.134     0.312    Inst_MONEDAS/Inst_EDGEDTCTR_3/Q[5]
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     0.466 r  Inst_MONEDAS/Inst_EDGEDTCTR_3/i_importe_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.466    Inst_FSM/i_importe_reg[8]_i_1_0[0]
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.519 r  Inst_FSM/i_importe_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.201     0.720    Inst_FSM/in10[8]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.105     0.825 r  Inst_FSM/i_importe_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.825    Inst_FSM/i_importe_reg[8]_i_1_n_0
    SLICE_X55Y89         LDCE                                         r  Inst_FSM/i_importe_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/i_importe_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.853ns  (logic 0.377ns (44.208%)  route 0.476ns (55.792%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[19]/G
    SLICE_X57Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_FSM/i_importe_reg[19]/Q
                         net (fo=22, routed)          0.076     0.234    Inst_FSM/importe_total[19]
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.343 r  Inst_FSM/i_importe_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.222     0.566    Inst_FSM/in10[19]
    SLICE_X57Y91         LUT3 (Prop_lut3_I0_O)        0.110     0.676 r  Inst_FSM/i_importe_reg[19]_i_1/O
                         net (fo=1, routed)           0.177     0.853    Inst_FSM/i_importe_reg[19]_i_1_n_0
    SLICE_X57Y91         LDCE                                         r  Inst_FSM/i_importe_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.832ns  (logic 4.809ns (44.399%)  route 6.023ns (55.601%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.635     5.238    Inst_display/CLK_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478     5.716 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          0.854     6.569    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_2
    SLICE_X36Y85         LUT6 (Prop_lut6_I3_O)        0.295     6.864 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.786     7.651    Inst_display/SEGMENTOS_OBUF[6]_inst_i_1_3
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.775 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.848     8.623    Inst_display/muetra[0]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.154     8.777 r  Inst_display/SEGMENTOS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.535    12.312    SEGMENTOS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758    16.070 r  SEGMENTOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.070    SEGMENTOS[5]
    R10                                                               r  SEGMENTOS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENTREGAR_PRODUCTO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.458ns  (logic 4.133ns (39.517%)  route 6.325ns (60.483%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.621     5.224    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=43, routed)          2.361     8.041    Inst_FSM/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I1_O)        0.124     8.165 r  Inst_FSM/ENTREGAR_PRODUCTO_OBUF_inst_i_1/O
                         net (fo=29, routed)          3.964    12.129    ENTREGAR_PRODUCTO_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.681 r  ENTREGAR_PRODUCTO_OBUF_inst/O
                         net (fo=0)                   0.000    15.681    ENTREGAR_PRODUCTO
    J13                                                               r  ENTREGAR_PRODUCTO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.410ns  (logic 4.896ns (47.027%)  route 5.515ns (52.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.635     5.238    Inst_display/CLK_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478     5.716 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          1.222     6.938    Inst_display/anodos_reg[1]_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I2_O)        0.323     7.261 f  Inst_display/SEGMENTOS_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.025     8.286    Inst_display/muetra[1]
    SLICE_X32Y85         LUT4 (Prop_lut4_I0_O)        0.354     8.640 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.268    11.907    SEGMENTOS_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.741    15.648 r  SEGMENTOS_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.648    SEGMENTOS[7]
    H15                                                               r  SEGMENTOS[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.269ns  (logic 4.940ns (48.106%)  route 5.329ns (51.894%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.635     5.238    Inst_display/CLK_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478     5.716 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          1.222     6.938    Inst_display/anodos_reg[1]_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I2_O)        0.323     7.261 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.027     8.288    Inst_display/muetra[1]
    SLICE_X32Y85         LUT5 (Prop_lut5_I1_O)        0.354     8.642 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.079    11.722    SEGMENTOS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785    15.507 r  SEGMENTOS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.507    SEGMENTOS[6]
    T10                                                               r  SEGMENTOS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.197ns  (logic 4.677ns (45.871%)  route 5.519ns (54.129%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.635     5.238    Inst_display/CLK_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478     5.716 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          1.222     6.938    Inst_display/anodos_reg[1]_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I2_O)        0.323     7.261 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.027     8.288    Inst_display/muetra[1]
    SLICE_X32Y85         LUT5 (Prop_lut5_I1_O)        0.326     8.614 r  Inst_display/SEGMENTOS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.270    11.884    SEGMENTOS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.434 r  SEGMENTOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.434    SEGMENTOS[3]
    K13                                                               r  SEGMENTOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.085ns  (logic 4.115ns (40.804%)  route 5.970ns (59.196%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.621     5.224    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=43, routed)          2.612     8.291    Inst_FSM/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X30Y95         LUT3 (Prop_lut3_I2_O)        0.124     8.415 r  Inst_FSM/LED_ERROR_OBUF_inst_i_1/O
                         net (fo=29, routed)          3.358    11.774    LED_ERROR_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535    15.309 r  LED_ERROR_OBUF_inst/O
                         net (fo=0)                   0.000    15.309    LED_ERROR
    K15                                                               r  LED_ERROR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.008ns  (logic 4.788ns (47.836%)  route 5.221ns (52.164%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.635     5.238    Inst_display/CLK_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478     5.716 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          0.854     6.569    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_2
    SLICE_X36Y85         LUT6 (Prop_lut6_I3_O)        0.295     6.864 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.786     7.651    Inst_display/SEGMENTOS_OBUF[6]_inst_i_1_3
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.775 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.752     8.527    Inst_display/muetra[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I0_O)        0.149     8.676 r  Inst_display/SEGMENTOS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.828    11.504    SEGMENTOS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.742    15.246 r  SEGMENTOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.246    SEGMENTOS[2]
    P15                                                               r  SEGMENTOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 4.582ns (46.245%)  route 5.326ns (53.755%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.635     5.238    Inst_display/CLK_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478     5.716 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          0.854     6.569    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_2
    SLICE_X36Y85         LUT6 (Prop_lut6_I3_O)        0.295     6.864 r  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.786     7.651    Inst_display/SEGMENTOS_OBUF[6]_inst_i_1_3
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.775 r  Inst_display/SEGMENTOS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.752     8.527    Inst_display/muetra[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I4_O)        0.124     8.651 r  Inst_display/SEGMENTOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.934    11.585    SEGMENTOS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.145 r  SEGMENTOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.145    SEGMENTOS[1]
    T11                                                               r  SEGMENTOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.849ns  (logic 4.514ns (45.832%)  route 5.335ns (54.168%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.635     5.238    Inst_display/CLK_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478     5.716 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          0.854     6.569    Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_2
    SLICE_X36Y85         LUT6 (Prop_lut6_I3_O)        0.295     6.864 f  Inst_FSM/SEGMENTOS_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.786     7.651    Inst_display/SEGMENTOS_OBUF[6]_inst_i_1_3
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.775 f  Inst_display/SEGMENTOS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.848     8.623    Inst_display/muetra[0]
    SLICE_X32Y85         LUT5 (Prop_lut5_I1_O)        0.124     8.747 r  Inst_display/SEGMENTOS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.847    11.594    SEGMENTOS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.087 r  SEGMENTOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.087    SEGMENTOS[4]
    K16                                                               r  SEGMENTOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_display/anodos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.682ns  (logic 4.664ns (48.177%)  route 5.017ns (51.823%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.635     5.238    Inst_display/CLK_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  Inst_display/anodos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478     5.716 r  Inst_display/anodos_reg[1]/Q
                         net (fo=11, routed)          1.222     6.938    Inst_display/anodos_reg[1]_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I2_O)        0.323     7.261 r  Inst_display/SEGMENTOS_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.025     8.286    Inst_display/muetra[1]
    SLICE_X32Y85         LUT5 (Prop_lut5_I2_O)        0.326     8.612 r  Inst_display/SEGMENTOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.771    11.382    SEGMENTOS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.919 r  SEGMENTOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.919    SEGMENTOS[0]
    L18                                                               r  SEGMENTOS[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.480    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=43, routed)          0.121     1.743    Inst_FSM/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X56Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.788 r  Inst_FSM/i_importe_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    Inst_FSM/i_importe_reg[1]_i_1_n_0
    SLICE_X56Y86         LDCE                                         r  Inst_FSM/i_importe_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.480    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=43, routed)          0.125     1.747    Inst_FSM/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X56Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.792 r  Inst_FSM/i_importe_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.792    Inst_FSM/i_importe_reg[4]_i_1_n_0
    SLICE_X56Y86         LDCE                                         r  Inst_FSM/i_importe_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.189ns (43.528%)  route 0.245ns (56.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.480    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=43, routed)          0.125     1.747    Inst_FSM/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X56Y86         LUT3 (Prop_lut3_I1_O)        0.048     1.795 r  Inst_FSM/i_importe_reg[5]_i_1/O
                         net (fo=1, routed)           0.120     1.915    Inst_FSM/i_importe_reg[5]_i_1_n_0
    SLICE_X56Y86         LDCE                                         r  Inst_FSM/i_importe_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.186ns (31.886%)  route 0.397ns (68.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.480    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  Inst_FSM/FSM_sequential_current_state_reg[2]/Q
                         net (fo=44, routed)          0.397     2.019    Inst_FSM/current_state[2]
    SLICE_X54Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.064 r  Inst_FSM/i_importe_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     2.064    Inst_FSM/i_importe_reg[20]_i_1_n_0
    SLICE_X54Y92         LDCE                                         r  Inst_FSM/i_importe_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.186ns (30.038%)  route 0.433ns (69.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.480    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=43, routed)          0.433     2.055    Inst_FSM/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.045     2.100 r  Inst_FSM/i_importe_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.100    Inst_FSM/i_importe_reg[18]_i_1_n_0
    SLICE_X57Y91         LDCE                                         r  Inst_FSM/i_importe_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.186ns (29.682%)  route 0.441ns (70.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.480    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=43, routed)          0.441     2.062    Inst_FSM/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I1_O)        0.045     2.107 r  Inst_FSM/i_importe_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.107    Inst_FSM/i_importe_reg[8]_i_1_n_0
    SLICE_X55Y89         LDCE                                         r  Inst_FSM/i_importe_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.186ns (29.455%)  route 0.445ns (70.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.480    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=43, routed)          0.335     1.956    Inst_FSM/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X54Y89         LUT3 (Prop_lut3_I1_O)        0.045     2.001 r  Inst_FSM/i_importe_reg[12]_i_1/O
                         net (fo=1, routed)           0.110     2.112    Inst_FSM/i_importe_reg[12]_i_1_n_0
    SLICE_X54Y88         LDCE                                         r  Inst_FSM/i_importe_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.186ns (28.509%)  route 0.466ns (71.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.480    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=43, routed)          0.356     1.977    Inst_FSM/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.045     2.022 r  Inst_FSM/i_importe_reg[6]_i_1/O
                         net (fo=1, routed)           0.110     2.133    Inst_FSM/i_importe_reg[6]_i_1_n_0
    SLICE_X54Y88         LDCE                                         r  Inst_FSM/i_importe_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.189ns (27.136%)  route 0.507ns (72.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.480    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=43, routed)          0.335     1.956    Inst_FSM/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X54Y89         LUT3 (Prop_lut3_I1_O)        0.048     2.004 r  Inst_FSM/i_importe_reg[13]_i_1/O
                         net (fo=1, routed)           0.172     2.177    Inst_FSM/i_importe_reg[13]_i_1_n_0
    SLICE_X54Y88         LDCE                                         r  Inst_FSM/i_importe_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/i_importe_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.186ns (26.647%)  route 0.512ns (73.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.480    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=43, routed)          0.512     2.133    Inst_FSM/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I1_O)        0.045     2.178 r  Inst_FSM/i_importe_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     2.178    Inst_FSM/i_importe_reg[16]_i_1_n_0
    SLICE_X55Y89         LDCE                                         r  Inst_FSM/i_importe_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.903ns  (logic 1.533ns (19.397%)  route 6.370ns (80.603%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[31]/G
    SLICE_X57Y94         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Inst_FSM/i_importe_reg[31]/Q
                         net (fo=552, routed)         2.992     3.551    Inst_FSM/Q[8]
    SLICE_X51Y93         LUT2 (Prop_lut2_I1_O)        0.124     3.675 r  Inst_FSM/FSM_sequential_current_state[2]_i_15/O
                         net (fo=2, routed)           0.444     4.119    Inst_FSM/FSM_sequential_current_state[2]_i_15_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  Inst_FSM/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.279     4.522    Inst_FSM/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.646 r  Inst_FSM/FSM_sequential_current_state[2]_i_6/O
                         net (fo=2, routed)           1.181     5.828    Inst_FSM/FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.952 r  Inst_FSM/FSM_sequential_current_state[2]_i_7/O
                         net (fo=2, routed)           0.888     6.839    Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state_reg[2]
    SLICE_X57Y85         LUT5 (Prop_lut5_I3_O)        0.152     6.991 f  Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state[2]_i_4/O
                         net (fo=2, routed)           0.586     7.577    Inst_FSM/FSM_sequential_current_state_reg[2]_1
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.326     7.903 r  Inst_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.903    Inst_FSM/next_state[1]
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.500     4.923    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.887ns  (logic 1.529ns (19.387%)  route 6.358ns (80.613%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[31]/G
    SLICE_X57Y94         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_FSM/i_importe_reg[31]/Q
                         net (fo=552, routed)         2.992     3.551    Inst_FSM/Q[8]
    SLICE_X51Y93         LUT2 (Prop_lut2_I1_O)        0.124     3.675 f  Inst_FSM/FSM_sequential_current_state[2]_i_15/O
                         net (fo=2, routed)           0.444     4.119    Inst_FSM/FSM_sequential_current_state[2]_i_15_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.243 f  Inst_FSM/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.279     4.522    Inst_FSM/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  Inst_FSM/FSM_sequential_current_state[2]_i_6/O
                         net (fo=2, routed)           1.363     6.009    Inst_FSM/FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X56Y86         LUT3 (Prop_lut3_I2_O)        0.146     6.155 r  Inst_FSM/FSM_sequential_current_state[2]_i_2/O
                         net (fo=2, routed)           0.466     6.621    Inst_FSM/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I1_O)        0.328     6.949 r  Inst_FSM/FSM_sequential_current_state[0]_i_3/O
                         net (fo=1, routed)           0.813     7.763    Inst_FSM/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  Inst_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.887    Inst_FSM/next_state[0]
    SLICE_X55Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.499     4.922    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X55Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.735ns  (logic 1.533ns (19.818%)  route 6.202ns (80.182%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[31]/G
    SLICE_X57Y94         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_FSM/i_importe_reg[31]/Q
                         net (fo=552, routed)         2.992     3.551    Inst_FSM/Q[8]
    SLICE_X51Y93         LUT2 (Prop_lut2_I1_O)        0.124     3.675 f  Inst_FSM/FSM_sequential_current_state[2]_i_15/O
                         net (fo=2, routed)           0.444     4.119    Inst_FSM/FSM_sequential_current_state[2]_i_15_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.243 f  Inst_FSM/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.279     4.522    Inst_FSM/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  Inst_FSM/FSM_sequential_current_state[2]_i_6/O
                         net (fo=2, routed)           1.181     5.828    Inst_FSM/FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.952 f  Inst_FSM/FSM_sequential_current_state[2]_i_7/O
                         net (fo=2, routed)           0.888     6.839    Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state_reg[2]
    SLICE_X57Y85         LUT5 (Prop_lut5_I3_O)        0.152     6.991 r  Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state[2]_i_4/O
                         net (fo=2, routed)           0.418     7.409    Inst_FSM/FSM_sequential_current_state_reg[2]_1
    SLICE_X57Y86         LUT6 (Prop_lut6_I5_O)        0.326     7.735 r  Inst_FSM/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.735    Inst_FSM/next_state[2]
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.500     4.923    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.313ns  (logic 1.507ns (28.365%)  route 3.806ns (71.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=1, routed)           3.806     5.313    Inst_boton_reset/Inst_SYNCHRNZR/RST_IBUF
    SLICE_X52Y82         FDRE                                         r  Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.496     4.919    Inst_boton_reset/Inst_SYNCHRNZR/CLK_IBUF_BUFG
    SLICE_X52Y82         FDRE                                         r  Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[2]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_2/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.134ns  (logic 1.486ns (35.940%)  route 2.648ns (64.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  MON[2] (IN)
                         net (fo=0)                   0.000     0.000    MON[2]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  MON_IBUF[2]_inst/O
                         net (fo=1, routed)           2.648     4.134    Inst_MONEDAS/Inst_SYNCHRNZR_2/MON_IBUF[0]
    SLICE_X58Y86         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_2/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504     4.927    Inst_MONEDAS/Inst_SYNCHRNZR_2/CLK_IBUF_BUFG
    SLICE_X58Y86         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_2/sreg_reg[0]/C

Slack:                    inf
  Source:                 COMP_PRODUCTO
                            (input port)
  Destination:            Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.485ns (37.389%)  route 2.487ns (62.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  COMP_PRODUCTO (IN)
                         net (fo=0)                   0.000     0.000    COMP_PRODUCTO
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  COMP_PRODUCTO_IBUF_inst/O
                         net (fo=1, routed)           2.487     3.972    Inst_comprar_producto/Inst_SYNCHRNZR/COMP_PRODUCTO_IBUF
    SLICE_X58Y86         FDRE                                         r  Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504     4.927    Inst_comprar_producto/Inst_SYNCHRNZR/CLK_IBUF_BUFG
    SLICE_X58Y86         FDRE                                         r  Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[1]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_1/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.800ns  (logic 1.488ns (39.151%)  route 2.313ns (60.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  MON[1] (IN)
                         net (fo=0)                   0.000     0.000    MON[1]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MON_IBUF[1]_inst/O
                         net (fo=1, routed)           2.313     3.800    Inst_MONEDAS/Inst_SYNCHRNZR_1/MON_IBUF[0]
    SLICE_X54Y80         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_1/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.493     4.916    Inst_MONEDAS/Inst_SYNCHRNZR_1/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_1/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[3]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 1.477ns (39.133%)  route 2.297ns (60.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  MON[3] (IN)
                         net (fo=0)                   0.000     0.000    MON[3]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  MON_IBUF[3]_inst/O
                         net (fo=1, routed)           2.297     3.773    Inst_MONEDAS/Inst_SYNCHRNZR_3/MON_IBUF[0]
    SLICE_X52Y81         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.494     4.917    Inst_MONEDAS/Inst_SYNCHRNZR_3/CLK_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[0]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.627ns  (logic 1.467ns (40.463%)  route 2.159ns (59.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  MON[0] (IN)
                         net (fo=0)                   0.000     0.000    MON[0]
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  MON_IBUF[0]_inst/O
                         net (fo=1, routed)           2.159     3.627    Inst_MONEDAS/Inst_SYNCHRNZR_0/MON_IBUF[0]
    SLICE_X54Y80         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.493     4.916    Inst_MONEDAS/Inst_SYNCHRNZR_0/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.313ns (30.518%)  route 0.713ns (69.482%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[7]/G
    SLICE_X54Y88         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Inst_FSM/i_importe_reg[7]/Q
                         net (fo=24, routed)          0.284     0.462    Inst_FSM/Q[6]
    SLICE_X56Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.507 r  Inst_FSM/FSM_sequential_current_state[2]_i_7/O
                         net (fo=2, routed)           0.149     0.656    Inst_FSM/FSM_sequential_current_state[2]_i_8_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.701 f  Inst_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.280     0.981    Inst_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.026 r  Inst_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.026    Inst_FSM/next_state[0]
    SLICE_X55Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.829     1.994    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X55Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.374ns (33.353%)  route 0.747ns (66.647%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[7]/G
    SLICE_X54Y88         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Inst_FSM/i_importe_reg[7]/Q
                         net (fo=24, routed)          0.284     0.462    Inst_FSM/Q[6]
    SLICE_X56Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.507 f  Inst_FSM/FSM_sequential_current_state[2]_i_7/O
                         net (fo=2, routed)           0.314     0.821    Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state_reg[2]
    SLICE_X57Y85         LUT5 (Prop_lut5_I3_O)        0.044     0.865 r  Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state[2]_i_4/O
                         net (fo=2, routed)           0.150     1.014    Inst_FSM/FSM_sequential_current_state_reg[2]_1
    SLICE_X57Y86         LUT6 (Prop_lut6_I5_O)        0.107     1.121 r  Inst_FSM/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.121    Inst_FSM/next_state[2]
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.830     1.995    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 Inst_FSM/i_importe_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.374ns (31.875%)  route 0.799ns (68.125%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         LDCE                         0.000     0.000 r  Inst_FSM/i_importe_reg[7]/G
    SLICE_X54Y88         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Inst_FSM/i_importe_reg[7]/Q
                         net (fo=24, routed)          0.284     0.462    Inst_FSM/Q[6]
    SLICE_X56Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.507 r  Inst_FSM/FSM_sequential_current_state[2]_i_7/O
                         net (fo=2, routed)           0.314     0.821    Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state_reg[2]
    SLICE_X57Y85         LUT5 (Prop_lut5_I3_O)        0.044     0.865 f  Inst_comprar_producto/Inst_EDGEDTCTR/FSM_sequential_current_state[2]_i_4/O
                         net (fo=2, routed)           0.202     1.066    Inst_FSM/FSM_sequential_current_state_reg[2]_1
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.107     1.173 r  Inst_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.173    Inst_FSM/next_state[1]
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.830     1.995    Inst_FSM/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 MON[0]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.235ns (19.856%)  route 0.950ns (80.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  MON[0] (IN)
                         net (fo=0)                   0.000     0.000    MON[0]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  MON_IBUF[0]_inst/O
                         net (fo=1, routed)           0.950     1.186    Inst_MONEDAS/Inst_SYNCHRNZR_0/MON_IBUF[0]
    SLICE_X54Y80         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.824     1.989    Inst_MONEDAS/Inst_SYNCHRNZR_0/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_0/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[3]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.244ns (19.650%)  route 1.000ns (80.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  MON[3] (IN)
                         net (fo=0)                   0.000     0.000    MON[3]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MON_IBUF[3]_inst/O
                         net (fo=1, routed)           1.000     1.244    Inst_MONEDAS/Inst_SYNCHRNZR_3/MON_IBUF[0]
    SLICE_X52Y81         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.825     1.990    Inst_MONEDAS/Inst_SYNCHRNZR_3/CLK_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_3/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[1]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_1/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.256ns (20.018%)  route 1.022ns (79.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  MON[1] (IN)
                         net (fo=0)                   0.000     0.000    MON[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MON_IBUF[1]_inst/O
                         net (fo=1, routed)           1.022     1.277    Inst_MONEDAS/Inst_SYNCHRNZR_1/MON_IBUF[0]
    SLICE_X54Y80         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_1/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.824     1.989    Inst_MONEDAS/Inst_SYNCHRNZR_1/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_1/sreg_reg[0]/C

Slack:                    inf
  Source:                 COMP_PRODUCTO
                            (input port)
  Destination:            Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.253ns (18.947%)  route 1.082ns (81.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  COMP_PRODUCTO (IN)
                         net (fo=0)                   0.000     0.000    COMP_PRODUCTO
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  COMP_PRODUCTO_IBUF_inst/O
                         net (fo=1, routed)           1.082     1.335    Inst_comprar_producto/Inst_SYNCHRNZR/COMP_PRODUCTO_IBUF
    SLICE_X58Y86         FDRE                                         r  Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.832     1.997    Inst_comprar_producto/Inst_SYNCHRNZR/CLK_IBUF_BUFG
    SLICE_X58Y86         FDRE                                         r  Inst_comprar_producto/Inst_SYNCHRNZR/sreg_reg[0]/C

Slack:                    inf
  Source:                 MON[2]
                            (input port)
  Destination:            Inst_MONEDAS/Inst_SYNCHRNZR_2/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.401ns  (logic 0.254ns (18.101%)  route 1.147ns (81.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  MON[2] (IN)
                         net (fo=0)                   0.000     0.000    MON[2]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  MON_IBUF[2]_inst/O
                         net (fo=1, routed)           1.147     1.401    Inst_MONEDAS/Inst_SYNCHRNZR_2/MON_IBUF[0]
    SLICE_X58Y86         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_2/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.832     1.997    Inst_MONEDAS/Inst_SYNCHRNZR_2/CLK_IBUF_BUFG
    SLICE_X58Y86         FDRE                                         r  Inst_MONEDAS/Inst_SYNCHRNZR_2/sreg_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.275ns (14.224%)  route 1.656ns (85.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=1, routed)           1.656     1.930    Inst_boton_reset/Inst_SYNCHRNZR/RST_IBUF
    SLICE_X52Y82         FDRE                                         r  Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.826     1.991    Inst_boton_reset/Inst_SYNCHRNZR/CLK_IBUF_BUFG
    SLICE_X52Y82         FDRE                                         r  Inst_boton_reset/Inst_SYNCHRNZR/sreg_reg[0]/C





