Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: cwalk_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cwalk_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cwalk_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : cwalk_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\reg4e.v" into library work
Parsing module <reg4e>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\mux21_4bit.v" into library work
Parsing module <mux21_4bit>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\adder4.v" into library work
Parsing module <adder4>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\cntr4.v" into library work
Parsing module <cntr4>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\sevenseg_decoder.v" into library work
Parsing module <sevenseg_decoder>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\cwalk.v" into library work
Parsing module <cwalk>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\cwalk_top.v" into library work
Parsing module <cwalk_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cwalk_top>.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\cwalk_top.v" Line 49: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <sevenseg_decoder>.

Elaborating module <cwalk>.

Elaborating module <cntr4>.

Elaborating module <adder4>.

Elaborating module <reg4e>.

Elaborating module <mux21_4bit>.
WARNING:HDLCompiler:1127 - "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\cwalk.v" Line 61: Assignment to cntr4_1_tc ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cwalk_top>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\cwalk_top.v".
WARNING:Xst:647 - Input <btn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <clk_div>.
    Found 26-bit adder for signal <clk_div[25]_GND_1_o_add_1_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <cwalk_top> synthesized.

Synthesizing Unit <sevenseg_decoder>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\sevenseg_decoder.v".
    Found 16x7-bit Read Only RAM for signal <_n0026>
    Summary:
	inferred   1 RAM(s).
Unit <sevenseg_decoder> synthesized.

Synthesizing Unit <cwalk>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\cwalk.v".
INFO:Xst:3210 - "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\cwalk.v" line 54: Output port <tc> of the instance <cntr4_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\cwalk.v" line 64: Output port <tc> of the instance <cntr4_2> is unconnected or connected to loadless signal.
    Found 4-bit subtractor for signal <num> created at line 74.
    Found 1-bit adder for signal <n0036> created at line 80.
    Found 1-bit adder for signal <hand> created at line 80.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <cwalk> synthesized.

Synthesizing Unit <cntr4>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\cntr4.v".
INFO:Xst:3210 - "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\cntr4.v" line 33: Output port <C4> of the instance <add_inc> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cntr4> synthesized.

Synthesizing Unit <adder4>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\adder4.v".
    Found 5-bit adder for signal <n0004> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder4> synthesized.

Synthesizing Unit <reg4e>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\reg4e.v".
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reg4e> synthesized.

Synthesizing Unit <mux21_4bit>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\cwalk\mux21_4bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux21_4bit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 7
 1-bit adder                                           : 2
 26-bit adder                                          : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 3
# Registers                                            : 4
 26-bit register                                       : 1
 4-bit register                                        : 3
# Multiplexers                                         : 7
 4-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cwalk_top>.
The following registers are absorbed into counter <clk_div>: 1 register on signal <clk_div>.
Unit <cwalk_top> synthesized (advanced).

Synthesizing (advanced) Unit <sevenseg_decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0026> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(I3,I2,I1,I0)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sevenseg_decoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 5
 1-bit adder carry in                                  : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 3
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Multiplexers                                         : 7
 4-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cwalk_top> ...

Optimizing unit <cwalk> ...
WARNING:Xst:1710 - FF/Latch <mycwalk/cntr4_1/cntr_reg/q_2> (without init value) has a constant value of 0 in block <cwalk_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mycwalk/cntr4_1/cntr_reg/q_3> (without init value) has a constant value of 0 in block <cwalk_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cwalk_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cwalk_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 102
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 25
#      LUT2                        : 1
#      LUT3                        : 3
#      LUT4                        : 1
#      LUT5                        : 5
#      LUT6                        : 12
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 36
#      FD                          : 26
#      FDR                         : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 1
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              36  out of  18224     0%  
 Number of Slice LUTs:                   49  out of   9112     0%  
    Number used as Logic:                49  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     49
   Number with an unused Flip Flop:      13  out of     49    26%  
   Number with an unused LUT:             0  out of     49     0%  
   Number of fully used LUT-FF pairs:    36  out of     49    73%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  22  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
CLKPORT                            | BUFGP                             | 26    |
clk_div_25                         | NONE(mycwalk/cntr4_2/cntr_reg/q_0)| 10    |
-----------------------------------+-----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.661ns (Maximum Frequency: 375.770MHz)
   Minimum input arrival time before clock: 2.508ns
   Maximum output required time after clock: 6.103ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKPORT'
  Clock period: 2.142ns (frequency: 466.886MHz)
  Total number of paths / destination ports: 351 / 26
-------------------------------------------------------------------------
Delay:               2.142ns (Levels of Logic = 27)
  Source:            clk_div_0 (FF)
  Destination:       clk_div_25 (FF)
  Source Clock:      CLKPORT rising
  Destination Clock: CLKPORT rising

  Data Path: clk_div_0 to clk_div_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  clk_div_0 (clk_div_0)
     INV:I->O              1   0.206   0.000  Mcount_clk_div_lut<0>_INV_0 (Mcount_clk_div_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_clk_div_cy<0> (Mcount_clk_div_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<1> (Mcount_clk_div_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<2> (Mcount_clk_div_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<3> (Mcount_clk_div_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<4> (Mcount_clk_div_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<5> (Mcount_clk_div_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<6> (Mcount_clk_div_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<7> (Mcount_clk_div_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<8> (Mcount_clk_div_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<9> (Mcount_clk_div_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<10> (Mcount_clk_div_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<11> (Mcount_clk_div_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<12> (Mcount_clk_div_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<13> (Mcount_clk_div_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<14> (Mcount_clk_div_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<15> (Mcount_clk_div_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<16> (Mcount_clk_div_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<17> (Mcount_clk_div_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<18> (Mcount_clk_div_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<19> (Mcount_clk_div_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<20> (Mcount_clk_div_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<21> (Mcount_clk_div_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<22> (Mcount_clk_div_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<23> (Mcount_clk_div_cy<23>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_clk_div_cy<24> (Mcount_clk_div_cy<24>)
     XORCY:CI->O           1   0.180   0.000  Mcount_clk_div_xor<25> (Result<25>)
     FD:D                      0.102          clk_div_25
    ----------------------------------------
    Total                      2.142ns (1.563ns logic, 0.579ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div_25'
  Clock period: 2.661ns (frequency: 375.770MHz)
  Total number of paths / destination ports: 49 / 10
-------------------------------------------------------------------------
Delay:               2.661ns (Levels of Logic = 2)
  Source:            mycwalk/cntr4_0/cntr_reg/q_0 (FF)
  Destination:       mycwalk/cntr4_2/cntr_reg/q_2 (FF)
  Source Clock:      clk_div_25 rising
  Destination Clock: clk_div_25 rising

  Data Path: mycwalk/cntr4_0/cntr_reg/q_0 to mycwalk/cntr4_2/cntr_reg/q_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.447   1.085  mycwalk/cntr4_0/cntr_reg/q_0 (mycwalk/cntr4_0/cntr_reg/q_0)
     LUT3:I0->O            2   0.205   0.617  mycwalk/cntr4_2/m2/Mmux_Y31_SW0 (N5)
     LUT6:I5->O            1   0.205   0.000  mycwalk/cntr4_2/m2/Mmux_Y4 (mycwalk/cntr4_2/myd<3>)
     FDR:D                     0.102          mycwalk/cntr4_2/cntr_reg/q_3
    ----------------------------------------
    Total                      2.661ns (0.959ns logic, 1.702ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div_25'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.508ns (Levels of Logic = 1)
  Source:            btn<1> (PAD)
  Destination:       mycwalk/cntr4_2/cntr_reg/q_0 (FF)
  Destination Clock: clk_div_25 rising

  Data Path: btn<1> to mycwalk/cntr4_2/cntr_reg/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   0.856  btn_1_IBUF (btn_1_IBUF)
     FDR:R                     0.430          mycwalk/cntr4_0/cntr_reg/q_0
    ----------------------------------------
    Total                      2.508ns (1.652ns logic, 0.856ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKPORT'
  Total number of paths / destination ports: 21 / 11
-------------------------------------------------------------------------
Offset:              5.047ns (Levels of Logic = 2)
  Source:            clk_div_18 (FF)
  Destination:       CA (PAD)
  Source Clock:      CLKPORT rising

  Data Path: clk_div_18 to CA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.247  clk_div_18 (clk_div_18)
     LUT6:I0->O            1   0.203   0.579  Mmux_segs11 (CA_OBUF)
     OBUF:I->O                 2.571          CA_OBUF (CA)
    ----------------------------------------
    Total                      5.047ns (3.221ns logic, 1.826ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div_25'
  Total number of paths / destination ports: 48 / 10
-------------------------------------------------------------------------
Offset:              6.103ns (Levels of Logic = 3)
  Source:            mycwalk/cntr4_2/cntr_reg/q_0 (FF)
  Destination:       CB (PAD)
  Source Clock:      clk_div_25 rising

  Data Path: mycwalk/cntr4_2/cntr_reg/q_0 to CB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.447   1.137  mycwalk/cntr4_2/cntr_reg/q_0 (mycwalk/cntr4_2/cntr_reg/q_0)
     LUT4:I1->O            2   0.205   0.961  mycwalk/Msub_num_xor<3>11 (num<3>)
     LUT6:I1->O            1   0.203   0.579  Mmux_segs21 (CB_OBUF)
     OBUF:I->O                 2.571          CB_OBUF (CB)
    ----------------------------------------
    Total                      6.103ns (3.426ns logic, 2.677ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLKPORT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKPORT        |    2.142|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div_25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_div_25     |    2.661|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.55 secs
 
--> 

Total memory usage is 264776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    5 (   0 filtered)

