-- componentes_ula.vhd
library ieee;
use ieee.std_logic_1164.all;


package componentes_ula is

    -- Somador completo de 1 bit
    component full_adder is
    port (
        a, b, cin : in std_logic;
        sum, cout : out std_logic
    );
    end component;

    -- Somador de 4 bits usando ripple carry
    component adder4 is
    port (
        a, b : in std_logic_vector(3 downto 0);
        cin : in std_logic;
        sum : out std_logic_vector(3 downto 0);
        cout : out std_logic;
        overflow : out std_logic
    );
    end component;

    -- Multiplicador de 2 bits
    component mult2x2 is
    port (
        a, b : in std_logic_vector(1 downto 0);
        result : out std_logic_vector(3 downto 0)
    );
    end component;

    -- Comparador de 4 bits
    component comparator4 is
    port (
        a, b : in std_logic_vector(3 downto 0);
        equ, grt, lst : out std_logic
    );
    end component;

end package componentes_ula;
