****************************************
Report : qor
Design : top
Version: U-2022.12-SP6
Date   : Thu May 29 21:41:44 2025
****************************************


Scenario           'scenarioFF'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              3.45
Critical Path Slack:               5.00
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.48
Critical Path Slack:               8.22
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     64
Critical Path Length:              7.60
Critical Path Slack:               2.01
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              3
Hierarchical Port Count:            647
Leaf Cell Count:                   1136
Buf/Inv Cell Count:                   5
Buf Cell Count:                       0
Inv Cell Count:                       5
Combinational Cell Count:           793
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              343
   Integrated Clock-Gating Cell Count:                     5
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       338
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             2639.20
Noncombinational Area:          3687.60
Buf/Inv Area:                      6.00
Total Buffer Area:                 0.00
Total Inverter Area:               6.00
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   11239.91
Net YLength:                   13311.67
----------------------------------------
Cell Area (netlist):                           6326.80
Cell Area (netlist and physical only):         6326.80
Net Length:                    24551.58


Design Rules
----------------------------------------
Total Number of Nets:              1235
Nets with Violations:                 7
Max Trans Violations:                 7
Max Cap Violations:                   6
----------------------------------------

1
