<stg><name>compute_nodes_features_proj</name>


<trans_list>

<trans id="887" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:0 %dim_out = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim_out"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph:1 %nd = alloca i32 1

]]></Node>
<StgValue><ssdm name="nd"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="38" op_0_bw="32">
<![CDATA[
.lr.ph:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph:3 %layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:4 %num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes

]]></Node>
<StgValue><ssdm name="num_of_nodes_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="64" op_66_bw="64" op_67_bw="64">
<![CDATA[
.lr.ph:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15, i28 %out_nodes_features_skip_concat_bias_V_16, i28 %out_nodes_features_skip_concat_bias_V_17, i28 %out_nodes_features_skip_concat_bias_V_18, i28 %out_nodes_features_skip_concat_bias_V_19, i28 %out_nodes_features_skip_concat_bias_V_20, i28 %out_nodes_features_skip_concat_bias_V_21, i28 %out_nodes_features_skip_concat_bias_V_22, i28 %out_nodes_features_skip_concat_bias_V_23, i28 %out_nodes_features_skip_concat_bias_V_24, i28 %out_nodes_features_skip_concat_bias_V_25, i28 %out_nodes_features_skip_concat_bias_V_26, i28 %out_nodes_features_skip_concat_bias_V_27, i28 %out_nodes_features_skip_concat_bias_V_28, i28 %out_nodes_features_skip_concat_bias_V_29, i28 %out_nodes_features_skip_concat_bias_V_30, i28 %out_nodes_features_skip_concat_bias_V_31, i28 %out_nodes_features_skip_concat_bias_V_32, i28 %out_nodes_features_skip_concat_bias_V_33, i28 %out_nodes_features_skip_concat_bias_V_34, i28 %out_nodes_features_skip_concat_bias_V_35, i28 %out_nodes_features_skip_concat_bias_V_36, i28 %out_nodes_features_skip_concat_bias_V_37, i28 %out_nodes_features_skip_concat_bias_V_38, i28 %out_nodes_features_skip_concat_bias_V_39, i28 %out_nodes_features_skip_concat_bias_V_40, i28 %out_nodes_features_skip_concat_bias_V_41, i28 %out_nodes_features_skip_concat_bias_V_42, i28 %out_nodes_features_skip_concat_bias_V_43, i28 %out_nodes_features_skip_concat_bias_V_44, i28 %out_nodes_features_skip_concat_bias_V_45, i28 %out_nodes_features_skip_concat_bias_V_46, i28 %out_nodes_features_skip_concat_bias_V_47, i28 %out_nodes_features_skip_concat_bias_V_48, i28 %out_nodes_features_skip_concat_bias_V_49, i28 %out_nodes_features_skip_concat_bias_V_50, i28 %out_nodes_features_skip_concat_bias_V_51, i28 %out_nodes_features_skip_concat_bias_V_52, i28 %out_nodes_features_skip_concat_bias_V_53, i28 %out_nodes_features_skip_concat_bias_V_54, i28 %out_nodes_features_skip_concat_bias_V_55, i28 %out_nodes_features_skip_concat_bias_V_56, i28 %out_nodes_features_skip_concat_bias_V_57, i28 %out_nodes_features_skip_concat_bias_V_58, i28 %out_nodes_features_skip_concat_bias_V_59, i28 %out_nodes_features_skip_concat_bias_V_60, i28 %out_nodes_features_skip_concat_bias_V_61, i28 %out_nodes_features_skip_concat_bias_V_62, i28 %out_nodes_features_skip_concat_bias_V_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="64" op_18_bw="64" op_19_bw="64">
<![CDATA[
.lr.ph:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.lr.ph:7 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %layer_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
.lr.ph:8 %tmp_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %num_of_nodes_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="38" op_1_bw="38">
<![CDATA[
.lr.ph:9 %store_ln39 = store i38 0, i38 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:10 %store_ln39 = store i32 0, i32 %nd

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph:11 %store_ln39 = store i7 0, i7 %dim_out

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:12 %br_ln39 = br void

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="38" op_0_bw="38" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i38 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
:2 %icmp_ln39 = icmp_eq  i38 %indvar_flatten_load, i38 %tmp_s

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:3 %add_ln39_1 = add i38 %indvar_flatten_load, i38 1

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln39 = br i1 %icmp_ln39, void %.split3, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split3:0 %dim_out_load = load i7 %dim_out

]]></Node>
<StgValue><ssdm name="dim_out_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split3:1 %nd_load = load i32 %nd

]]></Node>
<StgValue><ssdm name="nd_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:2 %add_ln39 = add i32 %nd_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split3:4 %icmp_ln40 = icmp_eq  i7 %dim_out_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split3:5 %select_ln39 = select i1 %icmp_ln40, i7 0, i7 %dim_out_load

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32">
<![CDATA[
.split3:6 %trunc_ln39 = trunc i32 %add_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="32">
<![CDATA[
.split3:7 %trunc_ln39_1 = trunc i32 %nd_load

]]></Node>
<StgValue><ssdm name="trunc_ln39_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split3:8 %select_ln39_2 = select i1 %icmp_ln40, i8 %trunc_ln39, i8 %trunc_ln39_1

]]></Node>
<StgValue><ssdm name="select_ln39_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
.split3:9 %zext_ln39 = zext i8 %select_ln39_2

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:10 %out_nodes_features_skip_concat_bias_V_0_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_0, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="8">
<![CDATA[
.split3:11 %out_nodes_features_skip_concat_bias_V_0_load = load i8 %out_nodes_features_skip_concat_bias_V_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:13 %out_nodes_features_skip_concat_bias_V_1_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_1, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="8">
<![CDATA[
.split3:14 %out_nodes_features_skip_concat_bias_V_1_load = load i8 %out_nodes_features_skip_concat_bias_V_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:16 %out_nodes_features_skip_concat_bias_V_2_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_2, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="28" op_0_bw="8">
<![CDATA[
.split3:17 %out_nodes_features_skip_concat_bias_V_2_load = load i8 %out_nodes_features_skip_concat_bias_V_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split3:203 %select_ln39_3 = select i1 %icmp_ln40, i32 %add_ln39, i32 %nd_load

]]></Node>
<StgValue><ssdm name="select_ln39_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="7">
<![CDATA[
.split3:204 %zext_ln1171 = zext i7 %select_ln39

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:205 %add_ln1171 = add i9 %tmp, i9 %zext_ln1171

]]></Node>
<StgValue><ssdm name="add_ln1171"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="9">
<![CDATA[
.split3:206 %zext_ln1171_3 = zext i9 %add_ln1171

]]></Node>
<StgValue><ssdm name="zext_ln1171_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:207 %linear_proj_weight_V_0_addr = getelementptr i28 %linear_proj_weight_V_0, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_0_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:208 %linear_proj_weight_V_1_addr = getelementptr i28 %linear_proj_weight_V_1, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_1_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:219 %linear_proj_weight_V_2_addr = getelementptr i28 %linear_proj_weight_V_2, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_2_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="28" op_0_bw="9">
<![CDATA[
.split3:272 %linear_proj_weight_V_0_load = load i9 %linear_proj_weight_V_0_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_0_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="28" op_0_bw="9">
<![CDATA[
.split3:275 %linear_proj_weight_V_1_load = load i9 %linear_proj_weight_V_1_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_1_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="28" op_0_bw="9">
<![CDATA[
.split3:281 %linear_proj_weight_V_2_load = load i9 %linear_proj_weight_V_2_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_2_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:654 %div_udiv = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln39, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="div_udiv"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="4" op_0_bw="7">
<![CDATA[
.split3:673 %trunc_ln45 = trunc i7 %select_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split3:674 %switch_ln45 = switch i4 %trunc_ln45, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln45"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8340:0 %add_ln40 = add i7 %select_ln39, i7 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="38" op_1_bw="38" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8340:1 %store_ln39 = store i38 %add_ln39_1, i38 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8340:2 %store_ln39 = store i32 %select_ln39_3, i32 %nd

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8340:3 %store_ln40 = store i7 %add_ln40, i7 %dim_out

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
.split8340:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="8">
<![CDATA[
.split3:11 %out_nodes_features_skip_concat_bias_V_0_load = load i8 %out_nodes_features_skip_concat_bias_V_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="8">
<![CDATA[
.split3:14 %out_nodes_features_skip_concat_bias_V_1_load = load i8 %out_nodes_features_skip_concat_bias_V_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="28" op_0_bw="8">
<![CDATA[
.split3:17 %out_nodes_features_skip_concat_bias_V_2_load = load i8 %out_nodes_features_skip_concat_bias_V_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:19 %out_nodes_features_skip_concat_bias_V_3_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_3, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="28" op_0_bw="8">
<![CDATA[
.split3:20 %out_nodes_features_skip_concat_bias_V_3_load = load i8 %out_nodes_features_skip_concat_bias_V_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:22 %out_nodes_features_skip_concat_bias_V_4_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_4, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="8">
<![CDATA[
.split3:23 %out_nodes_features_skip_concat_bias_V_4_load = load i8 %out_nodes_features_skip_concat_bias_V_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:25 %out_nodes_features_skip_concat_bias_V_5_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_5, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="28" op_0_bw="8">
<![CDATA[
.split3:26 %out_nodes_features_skip_concat_bias_V_5_load = load i8 %out_nodes_features_skip_concat_bias_V_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:230 %linear_proj_weight_V_3_addr = getelementptr i28 %linear_proj_weight_V_3, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_3_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:241 %linear_proj_weight_V_4_addr = getelementptr i28 %linear_proj_weight_V_4, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_4_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:252 %linear_proj_weight_V_5_addr = getelementptr i28 %linear_proj_weight_V_5, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_5_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="28" op_0_bw="9">
<![CDATA[
.split3:272 %linear_proj_weight_V_0_load = load i9 %linear_proj_weight_V_0_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_0_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="28" op_0_bw="9">
<![CDATA[
.split3:275 %linear_proj_weight_V_1_load = load i9 %linear_proj_weight_V_1_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_1_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="28" op_0_bw="9">
<![CDATA[
.split3:281 %linear_proj_weight_V_2_load = load i9 %linear_proj_weight_V_2_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_2_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="28" op_0_bw="9">
<![CDATA[
.split3:287 %linear_proj_weight_V_3_load = load i9 %linear_proj_weight_V_3_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_3_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="28" op_0_bw="9">
<![CDATA[
.split3:293 %linear_proj_weight_V_4_load = load i9 %linear_proj_weight_V_4_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_4_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="28" op_0_bw="9">
<![CDATA[
.split3:299 %linear_proj_weight_V_5_load = load i9 %linear_proj_weight_V_5_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_5_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="46" op_0_bw="28">
<![CDATA[
.split3:12 %sext_ln39 = sext i28 %out_nodes_features_skip_concat_bias_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="46" op_0_bw="28">
<![CDATA[
.split3:15 %sext_ln39_1 = sext i28 %out_nodes_features_skip_concat_bias_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln39_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="46" op_0_bw="28">
<![CDATA[
.split3:18 %sext_ln39_2 = sext i28 %out_nodes_features_skip_concat_bias_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln39_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="28" op_0_bw="8">
<![CDATA[
.split3:20 %out_nodes_features_skip_concat_bias_V_3_load = load i8 %out_nodes_features_skip_concat_bias_V_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="8">
<![CDATA[
.split3:23 %out_nodes_features_skip_concat_bias_V_4_load = load i8 %out_nodes_features_skip_concat_bias_V_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="28" op_0_bw="8">
<![CDATA[
.split3:26 %out_nodes_features_skip_concat_bias_V_5_load = load i8 %out_nodes_features_skip_concat_bias_V_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:28 %out_nodes_features_skip_concat_bias_V_6_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_6, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_addr"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="28" op_0_bw="8">
<![CDATA[
.split3:29 %out_nodes_features_skip_concat_bias_V_6_load = load i8 %out_nodes_features_skip_concat_bias_V_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:31 %out_nodes_features_skip_concat_bias_V_7_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_7, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_addr"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="8">
<![CDATA[
.split3:32 %out_nodes_features_skip_concat_bias_V_7_load = load i8 %out_nodes_features_skip_concat_bias_V_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:34 %out_nodes_features_skip_concat_bias_V_8_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_8, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_addr"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="8">
<![CDATA[
.split3:35 %out_nodes_features_skip_concat_bias_V_8_load = load i8 %out_nodes_features_skip_concat_bias_V_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:263 %linear_proj_weight_V_6_addr = getelementptr i28 %linear_proj_weight_V_6, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_6_addr"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:268 %linear_proj_weight_V_7_addr = getelementptr i28 %linear_proj_weight_V_7, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_7_addr"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:269 %linear_proj_weight_V_8_addr = getelementptr i28 %linear_proj_weight_V_8, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_8_addr"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="46" op_0_bw="28">
<![CDATA[
.split3:273 %sext_ln1171 = sext i28 %linear_proj_weight_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:274 %mul_ln1171 = mul i46 %sext_ln1171, i46 %sext_ln39

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="46" op_0_bw="28">
<![CDATA[
.split3:276 %sext_ln1171_94 = sext i28 %linear_proj_weight_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_94"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:277 %mul_ln1171_94 = mul i46 %sext_ln1171_94, i46 %sext_ln39_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_94"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:278 %tmp_95 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %mul_ln1171, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="46" op_0_bw="28">
<![CDATA[
.split3:282 %sext_ln1171_95 = sext i28 %linear_proj_weight_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_95"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:283 %mul_ln1171_95 = mul i46 %sext_ln1171_95, i46 %sext_ln39_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_95"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="28" op_0_bw="9">
<![CDATA[
.split3:287 %linear_proj_weight_V_3_load = load i9 %linear_proj_weight_V_3_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_3_load"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="28" op_0_bw="9">
<![CDATA[
.split3:293 %linear_proj_weight_V_4_load = load i9 %linear_proj_weight_V_4_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_4_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="28" op_0_bw="9">
<![CDATA[
.split3:299 %linear_proj_weight_V_5_load = load i9 %linear_proj_weight_V_5_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_5_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="28" op_0_bw="9">
<![CDATA[
.split3:305 %linear_proj_weight_V_6_load = load i9 %linear_proj_weight_V_6_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_6_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="28" op_0_bw="9">
<![CDATA[
.split3:311 %linear_proj_weight_V_7_load = load i9 %linear_proj_weight_V_7_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_7_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="28" op_0_bw="9">
<![CDATA[
.split3:317 %linear_proj_weight_V_8_load = load i9 %linear_proj_weight_V_8_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_8_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="46" op_0_bw="28">
<![CDATA[
.split3:21 %sext_ln39_3 = sext i28 %out_nodes_features_skip_concat_bias_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln39_3"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="46" op_0_bw="28">
<![CDATA[
.split3:24 %sext_ln39_4 = sext i28 %out_nodes_features_skip_concat_bias_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln39_4"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="46" op_0_bw="28">
<![CDATA[
.split3:27 %sext_ln39_5 = sext i28 %out_nodes_features_skip_concat_bias_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln39_5"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="28" op_0_bw="8">
<![CDATA[
.split3:29 %out_nodes_features_skip_concat_bias_V_6_load = load i8 %out_nodes_features_skip_concat_bias_V_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="8">
<![CDATA[
.split3:32 %out_nodes_features_skip_concat_bias_V_7_load = load i8 %out_nodes_features_skip_concat_bias_V_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="8">
<![CDATA[
.split3:35 %out_nodes_features_skip_concat_bias_V_8_load = load i8 %out_nodes_features_skip_concat_bias_V_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:37 %out_nodes_features_skip_concat_bias_V_9_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_9, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_addr"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="8">
<![CDATA[
.split3:38 %out_nodes_features_skip_concat_bias_V_9_load = load i8 %out_nodes_features_skip_concat_bias_V_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:40 %out_nodes_features_skip_concat_bias_V_10_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_10, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_addr"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="28" op_0_bw="8">
<![CDATA[
.split3:41 %out_nodes_features_skip_concat_bias_V_10_load = load i8 %out_nodes_features_skip_concat_bias_V_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:43 %out_nodes_features_skip_concat_bias_V_11_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_11, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_addr"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="28" op_0_bw="8">
<![CDATA[
.split3:44 %out_nodes_features_skip_concat_bias_V_11_load = load i8 %out_nodes_features_skip_concat_bias_V_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:209 %linear_proj_weight_V_10_addr = getelementptr i28 %linear_proj_weight_V_10, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_10_addr"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:210 %linear_proj_weight_V_11_addr = getelementptr i28 %linear_proj_weight_V_11, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_11_addr"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:270 %linear_proj_weight_V_9_addr = getelementptr i28 %linear_proj_weight_V_9, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_9_addr"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:279 %shl_ln = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_95, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:280 %add_ln1245 = add i46 %shl_ln, i46 %mul_ln1171_94

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:284 %tmp_96 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:285 %shl_ln737_s = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_96, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_s"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:286 %add_ln1245_92 = add i46 %shl_ln737_s, i46 %mul_ln1171_95

]]></Node>
<StgValue><ssdm name="add_ln1245_92"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="46" op_0_bw="28">
<![CDATA[
.split3:288 %sext_ln1171_96 = sext i28 %linear_proj_weight_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_96"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:289 %mul_ln1171_96 = mul i46 %sext_ln1171_96, i46 %sext_ln39_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_96"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:290 %tmp_97 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_92, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="46" op_0_bw="28">
<![CDATA[
.split3:294 %sext_ln1171_97 = sext i28 %linear_proj_weight_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_97"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:295 %mul_ln1171_97 = mul i46 %sext_ln1171_97, i46 %sext_ln39_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_97"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="46" op_0_bw="28">
<![CDATA[
.split3:300 %sext_ln1171_98 = sext i28 %linear_proj_weight_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_98"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:301 %mul_ln1171_98 = mul i46 %sext_ln1171_98, i46 %sext_ln39_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_98"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="28" op_0_bw="9">
<![CDATA[
.split3:305 %linear_proj_weight_V_6_load = load i9 %linear_proj_weight_V_6_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_6_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="28" op_0_bw="9">
<![CDATA[
.split3:311 %linear_proj_weight_V_7_load = load i9 %linear_proj_weight_V_7_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_7_load"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="28" op_0_bw="9">
<![CDATA[
.split3:317 %linear_proj_weight_V_8_load = load i9 %linear_proj_weight_V_8_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_8_load"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="28" op_0_bw="9">
<![CDATA[
.split3:323 %linear_proj_weight_V_9_load = load i9 %linear_proj_weight_V_9_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_9_load"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="28" op_0_bw="9">
<![CDATA[
.split3:329 %linear_proj_weight_V_10_load = load i9 %linear_proj_weight_V_10_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_10_load"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="28" op_0_bw="9">
<![CDATA[
.split3:335 %linear_proj_weight_V_11_load = load i9 %linear_proj_weight_V_11_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_11_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="46" op_0_bw="28">
<![CDATA[
.split3:30 %sext_ln39_6 = sext i28 %out_nodes_features_skip_concat_bias_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln39_6"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="46" op_0_bw="28">
<![CDATA[
.split3:33 %sext_ln39_7 = sext i28 %out_nodes_features_skip_concat_bias_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln39_7"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="46" op_0_bw="28">
<![CDATA[
.split3:36 %sext_ln39_8 = sext i28 %out_nodes_features_skip_concat_bias_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln39_8"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="8">
<![CDATA[
.split3:38 %out_nodes_features_skip_concat_bias_V_9_load = load i8 %out_nodes_features_skip_concat_bias_V_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="28" op_0_bw="8">
<![CDATA[
.split3:41 %out_nodes_features_skip_concat_bias_V_10_load = load i8 %out_nodes_features_skip_concat_bias_V_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="28" op_0_bw="8">
<![CDATA[
.split3:44 %out_nodes_features_skip_concat_bias_V_11_load = load i8 %out_nodes_features_skip_concat_bias_V_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:46 %out_nodes_features_skip_concat_bias_V_12_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_12, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_addr"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="8">
<![CDATA[
.split3:47 %out_nodes_features_skip_concat_bias_V_12_load = load i8 %out_nodes_features_skip_concat_bias_V_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:49 %out_nodes_features_skip_concat_bias_V_13_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_13, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_addr"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="8">
<![CDATA[
.split3:50 %out_nodes_features_skip_concat_bias_V_13_load = load i8 %out_nodes_features_skip_concat_bias_V_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:52 %out_nodes_features_skip_concat_bias_V_14_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_14, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_addr"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="28" op_0_bw="8">
<![CDATA[
.split3:53 %out_nodes_features_skip_concat_bias_V_14_load = load i8 %out_nodes_features_skip_concat_bias_V_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:211 %linear_proj_weight_V_12_addr = getelementptr i28 %linear_proj_weight_V_12, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_12_addr"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:212 %linear_proj_weight_V_13_addr = getelementptr i28 %linear_proj_weight_V_13, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_13_addr"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:213 %linear_proj_weight_V_14_addr = getelementptr i28 %linear_proj_weight_V_14, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_14_addr"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:291 %shl_ln737_89 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_97, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_89"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:292 %add_ln1245_93 = add i46 %shl_ln737_89, i46 %mul_ln1171_96

]]></Node>
<StgValue><ssdm name="add_ln1245_93"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:296 %tmp_98 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_93, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:297 %shl_ln737_90 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_98, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_90"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:298 %add_ln1245_94 = add i46 %shl_ln737_90, i46 %mul_ln1171_97

]]></Node>
<StgValue><ssdm name="add_ln1245_94"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:302 %tmp_99 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_94, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:303 %shl_ln737_91 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_99, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_91"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:304 %add_ln1245_95 = add i46 %shl_ln737_91, i46 %mul_ln1171_98

]]></Node>
<StgValue><ssdm name="add_ln1245_95"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="46" op_0_bw="28">
<![CDATA[
.split3:306 %sext_ln1171_99 = sext i28 %linear_proj_weight_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_99"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:307 %mul_ln1171_99 = mul i46 %sext_ln1171_99, i46 %sext_ln39_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_99"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:308 %tmp_100 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_95, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="46" op_0_bw="28">
<![CDATA[
.split3:312 %sext_ln1171_100 = sext i28 %linear_proj_weight_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_100"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:313 %mul_ln1171_100 = mul i46 %sext_ln1171_100, i46 %sext_ln39_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_100"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="46" op_0_bw="28">
<![CDATA[
.split3:318 %sext_ln1171_101 = sext i28 %linear_proj_weight_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_101"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:319 %mul_ln1171_101 = mul i46 %sext_ln1171_101, i46 %sext_ln39_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_101"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="28" op_0_bw="9">
<![CDATA[
.split3:323 %linear_proj_weight_V_9_load = load i9 %linear_proj_weight_V_9_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_9_load"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="28" op_0_bw="9">
<![CDATA[
.split3:329 %linear_proj_weight_V_10_load = load i9 %linear_proj_weight_V_10_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_10_load"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="28" op_0_bw="9">
<![CDATA[
.split3:335 %linear_proj_weight_V_11_load = load i9 %linear_proj_weight_V_11_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_11_load"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="28" op_0_bw="9">
<![CDATA[
.split3:341 %linear_proj_weight_V_12_load = load i9 %linear_proj_weight_V_12_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_12_load"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="28" op_0_bw="9">
<![CDATA[
.split3:347 %linear_proj_weight_V_13_load = load i9 %linear_proj_weight_V_13_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_13_load"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="28" op_0_bw="9">
<![CDATA[
.split3:353 %linear_proj_weight_V_14_load = load i9 %linear_proj_weight_V_14_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_14_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="46" op_0_bw="28">
<![CDATA[
.split3:39 %sext_ln39_9 = sext i28 %out_nodes_features_skip_concat_bias_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln39_9"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="46" op_0_bw="28">
<![CDATA[
.split3:42 %sext_ln39_10 = sext i28 %out_nodes_features_skip_concat_bias_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln39_10"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="46" op_0_bw="28">
<![CDATA[
.split3:45 %sext_ln39_11 = sext i28 %out_nodes_features_skip_concat_bias_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln39_11"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="8">
<![CDATA[
.split3:47 %out_nodes_features_skip_concat_bias_V_12_load = load i8 %out_nodes_features_skip_concat_bias_V_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="8">
<![CDATA[
.split3:50 %out_nodes_features_skip_concat_bias_V_13_load = load i8 %out_nodes_features_skip_concat_bias_V_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="28" op_0_bw="8">
<![CDATA[
.split3:53 %out_nodes_features_skip_concat_bias_V_14_load = load i8 %out_nodes_features_skip_concat_bias_V_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:55 %out_nodes_features_skip_concat_bias_V_15_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_15, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_addr"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="28" op_0_bw="8">
<![CDATA[
.split3:56 %out_nodes_features_skip_concat_bias_V_15_load = load i8 %out_nodes_features_skip_concat_bias_V_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:58 %out_nodes_features_skip_concat_bias_V_16_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_16, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_16_addr"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="28" op_0_bw="8">
<![CDATA[
.split3:59 %out_nodes_features_skip_concat_bias_V_16_load = load i8 %out_nodes_features_skip_concat_bias_V_16_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_16_load"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:61 %out_nodes_features_skip_concat_bias_V_17_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_17, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_17_addr"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="8">
<![CDATA[
.split3:62 %out_nodes_features_skip_concat_bias_V_17_load = load i8 %out_nodes_features_skip_concat_bias_V_17_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_17_load"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:214 %linear_proj_weight_V_15_addr = getelementptr i28 %linear_proj_weight_V_15, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_15_addr"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:215 %linear_proj_weight_V_16_addr = getelementptr i28 %linear_proj_weight_V_16, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_16_addr"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:216 %linear_proj_weight_V_17_addr = getelementptr i28 %linear_proj_weight_V_17, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_17_addr"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:309 %shl_ln737_92 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_100, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_92"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:310 %add_ln1245_96 = add i46 %shl_ln737_92, i46 %mul_ln1171_99

]]></Node>
<StgValue><ssdm name="add_ln1245_96"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:314 %tmp_101 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_96, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:315 %shl_ln737_93 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_101, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_93"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:316 %add_ln1245_97 = add i46 %shl_ln737_93, i46 %mul_ln1171_100

]]></Node>
<StgValue><ssdm name="add_ln1245_97"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:320 %tmp_102 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_97, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:321 %shl_ln737_94 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_102, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_94"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:322 %add_ln1245_98 = add i46 %shl_ln737_94, i46 %mul_ln1171_101

]]></Node>
<StgValue><ssdm name="add_ln1245_98"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="46" op_0_bw="28">
<![CDATA[
.split3:324 %sext_ln1171_102 = sext i28 %linear_proj_weight_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_102"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:325 %mul_ln1171_102 = mul i46 %sext_ln1171_102, i46 %sext_ln39_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_102"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:326 %tmp_103 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_98, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="46" op_0_bw="28">
<![CDATA[
.split3:330 %sext_ln1171_103 = sext i28 %linear_proj_weight_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_103"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:331 %mul_ln1171_103 = mul i46 %sext_ln1171_103, i46 %sext_ln39_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_103"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="46" op_0_bw="28">
<![CDATA[
.split3:336 %sext_ln1171_104 = sext i28 %linear_proj_weight_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_104"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:337 %mul_ln1171_104 = mul i46 %sext_ln1171_104, i46 %sext_ln39_11

]]></Node>
<StgValue><ssdm name="mul_ln1171_104"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="28" op_0_bw="9">
<![CDATA[
.split3:341 %linear_proj_weight_V_12_load = load i9 %linear_proj_weight_V_12_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_12_load"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="28" op_0_bw="9">
<![CDATA[
.split3:347 %linear_proj_weight_V_13_load = load i9 %linear_proj_weight_V_13_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_13_load"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="28" op_0_bw="9">
<![CDATA[
.split3:353 %linear_proj_weight_V_14_load = load i9 %linear_proj_weight_V_14_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_14_load"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="28" op_0_bw="9">
<![CDATA[
.split3:359 %linear_proj_weight_V_15_load = load i9 %linear_proj_weight_V_15_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_15_load"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="28" op_0_bw="9">
<![CDATA[
.split3:365 %linear_proj_weight_V_16_load = load i9 %linear_proj_weight_V_16_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_16_load"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="28" op_0_bw="9">
<![CDATA[
.split3:371 %linear_proj_weight_V_17_load = load i9 %linear_proj_weight_V_17_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_17_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="46" op_0_bw="28">
<![CDATA[
.split3:48 %sext_ln39_12 = sext i28 %out_nodes_features_skip_concat_bias_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln39_12"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="46" op_0_bw="28">
<![CDATA[
.split3:51 %sext_ln39_13 = sext i28 %out_nodes_features_skip_concat_bias_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln39_13"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="46" op_0_bw="28">
<![CDATA[
.split3:54 %sext_ln39_14 = sext i28 %out_nodes_features_skip_concat_bias_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln39_14"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="28" op_0_bw="8">
<![CDATA[
.split3:56 %out_nodes_features_skip_concat_bias_V_15_load = load i8 %out_nodes_features_skip_concat_bias_V_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="28" op_0_bw="8">
<![CDATA[
.split3:59 %out_nodes_features_skip_concat_bias_V_16_load = load i8 %out_nodes_features_skip_concat_bias_V_16_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_16_load"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="8">
<![CDATA[
.split3:62 %out_nodes_features_skip_concat_bias_V_17_load = load i8 %out_nodes_features_skip_concat_bias_V_17_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_17_load"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:64 %out_nodes_features_skip_concat_bias_V_18_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_18, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_18_addr"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="28" op_0_bw="8">
<![CDATA[
.split3:65 %out_nodes_features_skip_concat_bias_V_18_load = load i8 %out_nodes_features_skip_concat_bias_V_18_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_18_load"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:67 %out_nodes_features_skip_concat_bias_V_19_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_19, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_19_addr"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="28" op_0_bw="8">
<![CDATA[
.split3:68 %out_nodes_features_skip_concat_bias_V_19_load = load i8 %out_nodes_features_skip_concat_bias_V_19_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_19_load"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:70 %out_nodes_features_skip_concat_bias_V_20_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_20, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_20_addr"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="8">
<![CDATA[
.split3:71 %out_nodes_features_skip_concat_bias_V_20_load = load i8 %out_nodes_features_skip_concat_bias_V_20_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_20_load"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:217 %linear_proj_weight_V_18_addr = getelementptr i28 %linear_proj_weight_V_18, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_18_addr"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:218 %linear_proj_weight_V_19_addr = getelementptr i28 %linear_proj_weight_V_19, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_19_addr"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:220 %linear_proj_weight_V_20_addr = getelementptr i28 %linear_proj_weight_V_20, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_20_addr"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:327 %shl_ln737_95 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_103, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_95"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:328 %add_ln1245_99 = add i46 %shl_ln737_95, i46 %mul_ln1171_102

]]></Node>
<StgValue><ssdm name="add_ln1245_99"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:332 %tmp_104 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_99, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:333 %shl_ln737_96 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_104, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_96"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:334 %add_ln1245_100 = add i46 %shl_ln737_96, i46 %mul_ln1171_103

]]></Node>
<StgValue><ssdm name="add_ln1245_100"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:338 %tmp_105 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_100, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:339 %shl_ln737_97 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_105, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_97"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:340 %add_ln1245_101 = add i46 %shl_ln737_97, i46 %mul_ln1171_104

]]></Node>
<StgValue><ssdm name="add_ln1245_101"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="46" op_0_bw="28">
<![CDATA[
.split3:342 %sext_ln1171_105 = sext i28 %linear_proj_weight_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_105"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:343 %mul_ln1171_105 = mul i46 %sext_ln1171_105, i46 %sext_ln39_12

]]></Node>
<StgValue><ssdm name="mul_ln1171_105"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:344 %tmp_106 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_101, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="46" op_0_bw="28">
<![CDATA[
.split3:348 %sext_ln1171_106 = sext i28 %linear_proj_weight_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_106"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:349 %mul_ln1171_106 = mul i46 %sext_ln1171_106, i46 %sext_ln39_13

]]></Node>
<StgValue><ssdm name="mul_ln1171_106"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="46" op_0_bw="28">
<![CDATA[
.split3:354 %sext_ln1171_107 = sext i28 %linear_proj_weight_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_107"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:355 %mul_ln1171_107 = mul i46 %sext_ln1171_107, i46 %sext_ln39_14

]]></Node>
<StgValue><ssdm name="mul_ln1171_107"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="28" op_0_bw="9">
<![CDATA[
.split3:359 %linear_proj_weight_V_15_load = load i9 %linear_proj_weight_V_15_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_15_load"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="28" op_0_bw="9">
<![CDATA[
.split3:365 %linear_proj_weight_V_16_load = load i9 %linear_proj_weight_V_16_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_16_load"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="28" op_0_bw="9">
<![CDATA[
.split3:371 %linear_proj_weight_V_17_load = load i9 %linear_proj_weight_V_17_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_17_load"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="28" op_0_bw="9">
<![CDATA[
.split3:377 %linear_proj_weight_V_18_load = load i9 %linear_proj_weight_V_18_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_18_load"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="28" op_0_bw="9">
<![CDATA[
.split3:383 %linear_proj_weight_V_19_load = load i9 %linear_proj_weight_V_19_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_19_load"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="28" op_0_bw="9">
<![CDATA[
.split3:389 %linear_proj_weight_V_20_load = load i9 %linear_proj_weight_V_20_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_20_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="46" op_0_bw="28">
<![CDATA[
.split3:57 %sext_ln39_15 = sext i28 %out_nodes_features_skip_concat_bias_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln39_15"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="46" op_0_bw="28">
<![CDATA[
.split3:60 %sext_ln39_16 = sext i28 %out_nodes_features_skip_concat_bias_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln39_16"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="46" op_0_bw="28">
<![CDATA[
.split3:63 %sext_ln39_17 = sext i28 %out_nodes_features_skip_concat_bias_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln39_17"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="28" op_0_bw="8">
<![CDATA[
.split3:65 %out_nodes_features_skip_concat_bias_V_18_load = load i8 %out_nodes_features_skip_concat_bias_V_18_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_18_load"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="28" op_0_bw="8">
<![CDATA[
.split3:68 %out_nodes_features_skip_concat_bias_V_19_load = load i8 %out_nodes_features_skip_concat_bias_V_19_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_19_load"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="8">
<![CDATA[
.split3:71 %out_nodes_features_skip_concat_bias_V_20_load = load i8 %out_nodes_features_skip_concat_bias_V_20_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_20_load"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:73 %out_nodes_features_skip_concat_bias_V_21_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_21, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_21_addr"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="28" op_0_bw="8">
<![CDATA[
.split3:74 %out_nodes_features_skip_concat_bias_V_21_load = load i8 %out_nodes_features_skip_concat_bias_V_21_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_21_load"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:76 %out_nodes_features_skip_concat_bias_V_22_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_22, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_22_addr"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="8">
<![CDATA[
.split3:77 %out_nodes_features_skip_concat_bias_V_22_load = load i8 %out_nodes_features_skip_concat_bias_V_22_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_22_load"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:79 %out_nodes_features_skip_concat_bias_V_23_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_23, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_23_addr"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="28" op_0_bw="8">
<![CDATA[
.split3:80 %out_nodes_features_skip_concat_bias_V_23_load = load i8 %out_nodes_features_skip_concat_bias_V_23_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_23_load"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:221 %linear_proj_weight_V_21_addr = getelementptr i28 %linear_proj_weight_V_21, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_21_addr"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:222 %linear_proj_weight_V_22_addr = getelementptr i28 %linear_proj_weight_V_22, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_22_addr"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:223 %linear_proj_weight_V_23_addr = getelementptr i28 %linear_proj_weight_V_23, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_23_addr"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:345 %shl_ln737_98 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_106, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_98"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:346 %add_ln1245_102 = add i46 %shl_ln737_98, i46 %mul_ln1171_105

]]></Node>
<StgValue><ssdm name="add_ln1245_102"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:350 %tmp_107 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_102, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:351 %shl_ln737_99 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_107, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_99"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:352 %add_ln1245_103 = add i46 %shl_ln737_99, i46 %mul_ln1171_106

]]></Node>
<StgValue><ssdm name="add_ln1245_103"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:356 %tmp_108 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_103, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:357 %shl_ln737_100 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_108, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_100"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:358 %add_ln1245_104 = add i46 %shl_ln737_100, i46 %mul_ln1171_107

]]></Node>
<StgValue><ssdm name="add_ln1245_104"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="46" op_0_bw="28">
<![CDATA[
.split3:360 %sext_ln1171_108 = sext i28 %linear_proj_weight_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_108"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:361 %mul_ln1171_108 = mul i46 %sext_ln1171_108, i46 %sext_ln39_15

]]></Node>
<StgValue><ssdm name="mul_ln1171_108"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:362 %tmp_109 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_104, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="46" op_0_bw="28">
<![CDATA[
.split3:366 %sext_ln1171_109 = sext i28 %linear_proj_weight_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_109"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:367 %mul_ln1171_109 = mul i46 %sext_ln1171_109, i46 %sext_ln39_16

]]></Node>
<StgValue><ssdm name="mul_ln1171_109"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="46" op_0_bw="28">
<![CDATA[
.split3:372 %sext_ln1171_110 = sext i28 %linear_proj_weight_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_110"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:373 %mul_ln1171_110 = mul i46 %sext_ln1171_110, i46 %sext_ln39_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_110"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="28" op_0_bw="9">
<![CDATA[
.split3:377 %linear_proj_weight_V_18_load = load i9 %linear_proj_weight_V_18_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_18_load"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="28" op_0_bw="9">
<![CDATA[
.split3:383 %linear_proj_weight_V_19_load = load i9 %linear_proj_weight_V_19_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_19_load"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="28" op_0_bw="9">
<![CDATA[
.split3:389 %linear_proj_weight_V_20_load = load i9 %linear_proj_weight_V_20_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_20_load"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="28" op_0_bw="9">
<![CDATA[
.split3:395 %linear_proj_weight_V_21_load = load i9 %linear_proj_weight_V_21_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_21_load"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="28" op_0_bw="9">
<![CDATA[
.split3:401 %linear_proj_weight_V_22_load = load i9 %linear_proj_weight_V_22_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_22_load"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="28" op_0_bw="9">
<![CDATA[
.split3:407 %linear_proj_weight_V_23_load = load i9 %linear_proj_weight_V_23_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_23_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="46" op_0_bw="28">
<![CDATA[
.split3:66 %sext_ln39_18 = sext i28 %out_nodes_features_skip_concat_bias_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln39_18"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="46" op_0_bw="28">
<![CDATA[
.split3:69 %sext_ln39_19 = sext i28 %out_nodes_features_skip_concat_bias_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln39_19"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="46" op_0_bw="28">
<![CDATA[
.split3:72 %sext_ln39_20 = sext i28 %out_nodes_features_skip_concat_bias_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln39_20"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="28" op_0_bw="8">
<![CDATA[
.split3:74 %out_nodes_features_skip_concat_bias_V_21_load = load i8 %out_nodes_features_skip_concat_bias_V_21_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_21_load"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="8">
<![CDATA[
.split3:77 %out_nodes_features_skip_concat_bias_V_22_load = load i8 %out_nodes_features_skip_concat_bias_V_22_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_22_load"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="28" op_0_bw="8">
<![CDATA[
.split3:80 %out_nodes_features_skip_concat_bias_V_23_load = load i8 %out_nodes_features_skip_concat_bias_V_23_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_23_load"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:82 %out_nodes_features_skip_concat_bias_V_24_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_24, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_24_addr"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="28" op_0_bw="8">
<![CDATA[
.split3:83 %out_nodes_features_skip_concat_bias_V_24_load = load i8 %out_nodes_features_skip_concat_bias_V_24_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_24_load"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:85 %out_nodes_features_skip_concat_bias_V_25_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_25, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_25_addr"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="28" op_0_bw="8">
<![CDATA[
.split3:86 %out_nodes_features_skip_concat_bias_V_25_load = load i8 %out_nodes_features_skip_concat_bias_V_25_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_25_load"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:88 %out_nodes_features_skip_concat_bias_V_26_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_26, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_26_addr"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="8">
<![CDATA[
.split3:89 %out_nodes_features_skip_concat_bias_V_26_load = load i8 %out_nodes_features_skip_concat_bias_V_26_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_26_load"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:224 %linear_proj_weight_V_24_addr = getelementptr i28 %linear_proj_weight_V_24, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_24_addr"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:225 %linear_proj_weight_V_25_addr = getelementptr i28 %linear_proj_weight_V_25, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_25_addr"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:226 %linear_proj_weight_V_26_addr = getelementptr i28 %linear_proj_weight_V_26, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_26_addr"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:363 %shl_ln737_101 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_109, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_101"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:364 %add_ln1245_105 = add i46 %shl_ln737_101, i46 %mul_ln1171_108

]]></Node>
<StgValue><ssdm name="add_ln1245_105"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:368 %tmp_110 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_105, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:369 %shl_ln737_102 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_110, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_102"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:370 %add_ln1245_106 = add i46 %shl_ln737_102, i46 %mul_ln1171_109

]]></Node>
<StgValue><ssdm name="add_ln1245_106"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:374 %tmp_111 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_106, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:375 %shl_ln737_103 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_111, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_103"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:376 %add_ln1245_107 = add i46 %shl_ln737_103, i46 %mul_ln1171_110

]]></Node>
<StgValue><ssdm name="add_ln1245_107"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="46" op_0_bw="28">
<![CDATA[
.split3:378 %sext_ln1171_111 = sext i28 %linear_proj_weight_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_111"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:379 %mul_ln1171_111 = mul i46 %sext_ln1171_111, i46 %sext_ln39_18

]]></Node>
<StgValue><ssdm name="mul_ln1171_111"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:380 %tmp_112 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_107, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="46" op_0_bw="28">
<![CDATA[
.split3:384 %sext_ln1171_112 = sext i28 %linear_proj_weight_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_112"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:385 %mul_ln1171_112 = mul i46 %sext_ln1171_112, i46 %sext_ln39_19

]]></Node>
<StgValue><ssdm name="mul_ln1171_112"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="46" op_0_bw="28">
<![CDATA[
.split3:390 %sext_ln1171_113 = sext i28 %linear_proj_weight_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_113"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:391 %mul_ln1171_113 = mul i46 %sext_ln1171_113, i46 %sext_ln39_20

]]></Node>
<StgValue><ssdm name="mul_ln1171_113"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="28" op_0_bw="9">
<![CDATA[
.split3:395 %linear_proj_weight_V_21_load = load i9 %linear_proj_weight_V_21_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_21_load"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="28" op_0_bw="9">
<![CDATA[
.split3:401 %linear_proj_weight_V_22_load = load i9 %linear_proj_weight_V_22_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_22_load"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="28" op_0_bw="9">
<![CDATA[
.split3:407 %linear_proj_weight_V_23_load = load i9 %linear_proj_weight_V_23_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_23_load"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="28" op_0_bw="9">
<![CDATA[
.split3:413 %linear_proj_weight_V_24_load = load i9 %linear_proj_weight_V_24_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_24_load"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="28" op_0_bw="9">
<![CDATA[
.split3:419 %linear_proj_weight_V_25_load = load i9 %linear_proj_weight_V_25_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_25_load"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="28" op_0_bw="9">
<![CDATA[
.split3:425 %linear_proj_weight_V_26_load = load i9 %linear_proj_weight_V_26_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_26_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="338" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="46" op_0_bw="28">
<![CDATA[
.split3:75 %sext_ln39_21 = sext i28 %out_nodes_features_skip_concat_bias_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln39_21"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="46" op_0_bw="28">
<![CDATA[
.split3:78 %sext_ln39_22 = sext i28 %out_nodes_features_skip_concat_bias_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln39_22"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="46" op_0_bw="28">
<![CDATA[
.split3:81 %sext_ln39_23 = sext i28 %out_nodes_features_skip_concat_bias_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln39_23"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="28" op_0_bw="8">
<![CDATA[
.split3:83 %out_nodes_features_skip_concat_bias_V_24_load = load i8 %out_nodes_features_skip_concat_bias_V_24_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_24_load"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="28" op_0_bw="8">
<![CDATA[
.split3:86 %out_nodes_features_skip_concat_bias_V_25_load = load i8 %out_nodes_features_skip_concat_bias_V_25_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_25_load"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="8">
<![CDATA[
.split3:89 %out_nodes_features_skip_concat_bias_V_26_load = load i8 %out_nodes_features_skip_concat_bias_V_26_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_26_load"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:91 %out_nodes_features_skip_concat_bias_V_27_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_27, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_27_addr"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="28" op_0_bw="8">
<![CDATA[
.split3:92 %out_nodes_features_skip_concat_bias_V_27_load = load i8 %out_nodes_features_skip_concat_bias_V_27_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_27_load"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:94 %out_nodes_features_skip_concat_bias_V_28_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_28, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_28_addr"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="8">
<![CDATA[
.split3:95 %out_nodes_features_skip_concat_bias_V_28_load = load i8 %out_nodes_features_skip_concat_bias_V_28_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_28_load"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:97 %out_nodes_features_skip_concat_bias_V_29_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_29, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_29_addr"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="28" op_0_bw="8">
<![CDATA[
.split3:98 %out_nodes_features_skip_concat_bias_V_29_load = load i8 %out_nodes_features_skip_concat_bias_V_29_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_29_load"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:227 %linear_proj_weight_V_27_addr = getelementptr i28 %linear_proj_weight_V_27, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_27_addr"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:228 %linear_proj_weight_V_28_addr = getelementptr i28 %linear_proj_weight_V_28, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_28_addr"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:229 %linear_proj_weight_V_29_addr = getelementptr i28 %linear_proj_weight_V_29, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_29_addr"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:381 %shl_ln737_104 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_112, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_104"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:382 %add_ln1245_108 = add i46 %shl_ln737_104, i46 %mul_ln1171_111

]]></Node>
<StgValue><ssdm name="add_ln1245_108"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:386 %tmp_113 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_108, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:387 %shl_ln737_105 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_113, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_105"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:388 %add_ln1245_109 = add i46 %shl_ln737_105, i46 %mul_ln1171_112

]]></Node>
<StgValue><ssdm name="add_ln1245_109"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:392 %tmp_114 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_109, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:393 %shl_ln737_106 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_114, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_106"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:394 %add_ln1245_110 = add i46 %shl_ln737_106, i46 %mul_ln1171_113

]]></Node>
<StgValue><ssdm name="add_ln1245_110"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="46" op_0_bw="28">
<![CDATA[
.split3:396 %sext_ln1171_114 = sext i28 %linear_proj_weight_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_114"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:397 %mul_ln1171_114 = mul i46 %sext_ln1171_114, i46 %sext_ln39_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_114"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:398 %tmp_115 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_110, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="46" op_0_bw="28">
<![CDATA[
.split3:402 %sext_ln1171_115 = sext i28 %linear_proj_weight_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_115"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:403 %mul_ln1171_115 = mul i46 %sext_ln1171_115, i46 %sext_ln39_22

]]></Node>
<StgValue><ssdm name="mul_ln1171_115"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="46" op_0_bw="28">
<![CDATA[
.split3:408 %sext_ln1171_116 = sext i28 %linear_proj_weight_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_116"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:409 %mul_ln1171_116 = mul i46 %sext_ln1171_116, i46 %sext_ln39_23

]]></Node>
<StgValue><ssdm name="mul_ln1171_116"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="28" op_0_bw="9">
<![CDATA[
.split3:413 %linear_proj_weight_V_24_load = load i9 %linear_proj_weight_V_24_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_24_load"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="28" op_0_bw="9">
<![CDATA[
.split3:419 %linear_proj_weight_V_25_load = load i9 %linear_proj_weight_V_25_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_25_load"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="28" op_0_bw="9">
<![CDATA[
.split3:425 %linear_proj_weight_V_26_load = load i9 %linear_proj_weight_V_26_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_26_load"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="28" op_0_bw="9">
<![CDATA[
.split3:431 %linear_proj_weight_V_27_load = load i9 %linear_proj_weight_V_27_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_27_load"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="28" op_0_bw="9">
<![CDATA[
.split3:437 %linear_proj_weight_V_28_load = load i9 %linear_proj_weight_V_28_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_28_load"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="28" op_0_bw="9">
<![CDATA[
.split3:443 %linear_proj_weight_V_29_load = load i9 %linear_proj_weight_V_29_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_29_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="46" op_0_bw="28">
<![CDATA[
.split3:84 %sext_ln39_24 = sext i28 %out_nodes_features_skip_concat_bias_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln39_24"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="46" op_0_bw="28">
<![CDATA[
.split3:87 %sext_ln39_25 = sext i28 %out_nodes_features_skip_concat_bias_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln39_25"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="46" op_0_bw="28">
<![CDATA[
.split3:90 %sext_ln39_26 = sext i28 %out_nodes_features_skip_concat_bias_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln39_26"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="28" op_0_bw="8">
<![CDATA[
.split3:92 %out_nodes_features_skip_concat_bias_V_27_load = load i8 %out_nodes_features_skip_concat_bias_V_27_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_27_load"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="8">
<![CDATA[
.split3:95 %out_nodes_features_skip_concat_bias_V_28_load = load i8 %out_nodes_features_skip_concat_bias_V_28_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_28_load"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="28" op_0_bw="8">
<![CDATA[
.split3:98 %out_nodes_features_skip_concat_bias_V_29_load = load i8 %out_nodes_features_skip_concat_bias_V_29_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_29_load"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:100 %out_nodes_features_skip_concat_bias_V_30_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_30, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_30_addr"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="28" op_0_bw="8">
<![CDATA[
.split3:101 %out_nodes_features_skip_concat_bias_V_30_load = load i8 %out_nodes_features_skip_concat_bias_V_30_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_30_load"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:103 %out_nodes_features_skip_concat_bias_V_31_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_31, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_31_addr"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="28" op_0_bw="8">
<![CDATA[
.split3:104 %out_nodes_features_skip_concat_bias_V_31_load = load i8 %out_nodes_features_skip_concat_bias_V_31_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_31_load"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:106 %out_nodes_features_skip_concat_bias_V_32_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_32, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_32_addr"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="28" op_0_bw="8">
<![CDATA[
.split3:107 %out_nodes_features_skip_concat_bias_V_32_load = load i8 %out_nodes_features_skip_concat_bias_V_32_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_32_load"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:231 %linear_proj_weight_V_30_addr = getelementptr i28 %linear_proj_weight_V_30, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_30_addr"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:232 %linear_proj_weight_V_31_addr = getelementptr i28 %linear_proj_weight_V_31, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_31_addr"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:233 %linear_proj_weight_V_32_addr = getelementptr i28 %linear_proj_weight_V_32, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_32_addr"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:399 %shl_ln737_107 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_115, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_107"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:400 %add_ln1245_111 = add i46 %shl_ln737_107, i46 %mul_ln1171_114

]]></Node>
<StgValue><ssdm name="add_ln1245_111"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:404 %tmp_116 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_111, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:405 %shl_ln737_108 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_116, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_108"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:406 %add_ln1245_112 = add i46 %shl_ln737_108, i46 %mul_ln1171_115

]]></Node>
<StgValue><ssdm name="add_ln1245_112"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:410 %tmp_117 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_112, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:411 %shl_ln737_109 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_117, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_109"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:412 %add_ln1245_113 = add i46 %shl_ln737_109, i46 %mul_ln1171_116

]]></Node>
<StgValue><ssdm name="add_ln1245_113"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="46" op_0_bw="28">
<![CDATA[
.split3:414 %sext_ln1171_117 = sext i28 %linear_proj_weight_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_117"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:415 %mul_ln1171_117 = mul i46 %sext_ln1171_117, i46 %sext_ln39_24

]]></Node>
<StgValue><ssdm name="mul_ln1171_117"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:416 %tmp_118 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_113, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="46" op_0_bw="28">
<![CDATA[
.split3:420 %sext_ln1171_118 = sext i28 %linear_proj_weight_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_118"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:421 %mul_ln1171_118 = mul i46 %sext_ln1171_118, i46 %sext_ln39_25

]]></Node>
<StgValue><ssdm name="mul_ln1171_118"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="46" op_0_bw="28">
<![CDATA[
.split3:426 %sext_ln1171_119 = sext i28 %linear_proj_weight_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_119"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:427 %mul_ln1171_119 = mul i46 %sext_ln1171_119, i46 %sext_ln39_26

]]></Node>
<StgValue><ssdm name="mul_ln1171_119"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="28" op_0_bw="9">
<![CDATA[
.split3:431 %linear_proj_weight_V_27_load = load i9 %linear_proj_weight_V_27_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_27_load"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="28" op_0_bw="9">
<![CDATA[
.split3:437 %linear_proj_weight_V_28_load = load i9 %linear_proj_weight_V_28_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_28_load"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="28" op_0_bw="9">
<![CDATA[
.split3:443 %linear_proj_weight_V_29_load = load i9 %linear_proj_weight_V_29_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_29_load"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="28" op_0_bw="9">
<![CDATA[
.split3:449 %linear_proj_weight_V_30_load = load i9 %linear_proj_weight_V_30_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_30_load"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="28" op_0_bw="9">
<![CDATA[
.split3:455 %linear_proj_weight_V_31_load = load i9 %linear_proj_weight_V_31_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_31_load"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="28" op_0_bw="9">
<![CDATA[
.split3:461 %linear_proj_weight_V_32_load = load i9 %linear_proj_weight_V_32_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_32_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="46" op_0_bw="28">
<![CDATA[
.split3:93 %sext_ln39_27 = sext i28 %out_nodes_features_skip_concat_bias_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln39_27"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="46" op_0_bw="28">
<![CDATA[
.split3:96 %sext_ln39_28 = sext i28 %out_nodes_features_skip_concat_bias_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln39_28"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="46" op_0_bw="28">
<![CDATA[
.split3:99 %sext_ln39_29 = sext i28 %out_nodes_features_skip_concat_bias_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln39_29"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="28" op_0_bw="8">
<![CDATA[
.split3:101 %out_nodes_features_skip_concat_bias_V_30_load = load i8 %out_nodes_features_skip_concat_bias_V_30_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_30_load"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="28" op_0_bw="8">
<![CDATA[
.split3:104 %out_nodes_features_skip_concat_bias_V_31_load = load i8 %out_nodes_features_skip_concat_bias_V_31_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_31_load"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="28" op_0_bw="8">
<![CDATA[
.split3:107 %out_nodes_features_skip_concat_bias_V_32_load = load i8 %out_nodes_features_skip_concat_bias_V_32_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_32_load"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:109 %out_nodes_features_skip_concat_bias_V_33_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_33, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_33_addr"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="28" op_0_bw="8">
<![CDATA[
.split3:110 %out_nodes_features_skip_concat_bias_V_33_load = load i8 %out_nodes_features_skip_concat_bias_V_33_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_33_load"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:112 %out_nodes_features_skip_concat_bias_V_34_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_34, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_34_addr"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="28" op_0_bw="8">
<![CDATA[
.split3:113 %out_nodes_features_skip_concat_bias_V_34_load = load i8 %out_nodes_features_skip_concat_bias_V_34_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_34_load"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:115 %out_nodes_features_skip_concat_bias_V_35_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_35, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_35_addr"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="28" op_0_bw="8">
<![CDATA[
.split3:116 %out_nodes_features_skip_concat_bias_V_35_load = load i8 %out_nodes_features_skip_concat_bias_V_35_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_35_load"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:234 %linear_proj_weight_V_33_addr = getelementptr i28 %linear_proj_weight_V_33, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_33_addr"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:235 %linear_proj_weight_V_34_addr = getelementptr i28 %linear_proj_weight_V_34, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_34_addr"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:236 %linear_proj_weight_V_35_addr = getelementptr i28 %linear_proj_weight_V_35, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_35_addr"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:417 %shl_ln737_110 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_118, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_110"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:418 %add_ln1245_114 = add i46 %shl_ln737_110, i46 %mul_ln1171_117

]]></Node>
<StgValue><ssdm name="add_ln1245_114"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:422 %tmp_119 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_114, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:423 %shl_ln737_111 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_119, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_111"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:424 %add_ln1245_115 = add i46 %shl_ln737_111, i46 %mul_ln1171_118

]]></Node>
<StgValue><ssdm name="add_ln1245_115"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:428 %tmp_120 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_115, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:429 %shl_ln737_112 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_120, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_112"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:430 %add_ln1245_116 = add i46 %shl_ln737_112, i46 %mul_ln1171_119

]]></Node>
<StgValue><ssdm name="add_ln1245_116"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="46" op_0_bw="28">
<![CDATA[
.split3:432 %sext_ln1171_120 = sext i28 %linear_proj_weight_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_120"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:433 %mul_ln1171_120 = mul i46 %sext_ln1171_120, i46 %sext_ln39_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_120"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:434 %tmp_121 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_116, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="46" op_0_bw="28">
<![CDATA[
.split3:438 %sext_ln1171_121 = sext i28 %linear_proj_weight_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_121"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:439 %mul_ln1171_121 = mul i46 %sext_ln1171_121, i46 %sext_ln39_28

]]></Node>
<StgValue><ssdm name="mul_ln1171_121"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="46" op_0_bw="28">
<![CDATA[
.split3:444 %sext_ln1171_122 = sext i28 %linear_proj_weight_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_122"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:445 %mul_ln1171_122 = mul i46 %sext_ln1171_122, i46 %sext_ln39_29

]]></Node>
<StgValue><ssdm name="mul_ln1171_122"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="28" op_0_bw="9">
<![CDATA[
.split3:449 %linear_proj_weight_V_30_load = load i9 %linear_proj_weight_V_30_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_30_load"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="28" op_0_bw="9">
<![CDATA[
.split3:455 %linear_proj_weight_V_31_load = load i9 %linear_proj_weight_V_31_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_31_load"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="28" op_0_bw="9">
<![CDATA[
.split3:461 %linear_proj_weight_V_32_load = load i9 %linear_proj_weight_V_32_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_32_load"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="28" op_0_bw="9">
<![CDATA[
.split3:467 %linear_proj_weight_V_33_load = load i9 %linear_proj_weight_V_33_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_33_load"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="28" op_0_bw="9">
<![CDATA[
.split3:473 %linear_proj_weight_V_34_load = load i9 %linear_proj_weight_V_34_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_34_load"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="28" op_0_bw="9">
<![CDATA[
.split3:479 %linear_proj_weight_V_35_load = load i9 %linear_proj_weight_V_35_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_35_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="46" op_0_bw="28">
<![CDATA[
.split3:102 %sext_ln39_30 = sext i28 %out_nodes_features_skip_concat_bias_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln39_30"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="46" op_0_bw="28">
<![CDATA[
.split3:105 %sext_ln39_31 = sext i28 %out_nodes_features_skip_concat_bias_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln39_31"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="46" op_0_bw="28">
<![CDATA[
.split3:108 %sext_ln39_32 = sext i28 %out_nodes_features_skip_concat_bias_V_32_load

]]></Node>
<StgValue><ssdm name="sext_ln39_32"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="28" op_0_bw="8">
<![CDATA[
.split3:110 %out_nodes_features_skip_concat_bias_V_33_load = load i8 %out_nodes_features_skip_concat_bias_V_33_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_33_load"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="28" op_0_bw="8">
<![CDATA[
.split3:113 %out_nodes_features_skip_concat_bias_V_34_load = load i8 %out_nodes_features_skip_concat_bias_V_34_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_34_load"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="28" op_0_bw="8">
<![CDATA[
.split3:116 %out_nodes_features_skip_concat_bias_V_35_load = load i8 %out_nodes_features_skip_concat_bias_V_35_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_35_load"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:118 %out_nodes_features_skip_concat_bias_V_36_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_36, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_36_addr"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="28" op_0_bw="8">
<![CDATA[
.split3:119 %out_nodes_features_skip_concat_bias_V_36_load = load i8 %out_nodes_features_skip_concat_bias_V_36_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_36_load"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:121 %out_nodes_features_skip_concat_bias_V_37_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_37, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_37_addr"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="28" op_0_bw="8">
<![CDATA[
.split3:122 %out_nodes_features_skip_concat_bias_V_37_load = load i8 %out_nodes_features_skip_concat_bias_V_37_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_37_load"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:124 %out_nodes_features_skip_concat_bias_V_38_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_38, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_38_addr"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="28" op_0_bw="8">
<![CDATA[
.split3:125 %out_nodes_features_skip_concat_bias_V_38_load = load i8 %out_nodes_features_skip_concat_bias_V_38_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_38_load"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:237 %linear_proj_weight_V_36_addr = getelementptr i28 %linear_proj_weight_V_36, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_36_addr"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:238 %linear_proj_weight_V_37_addr = getelementptr i28 %linear_proj_weight_V_37, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_37_addr"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:239 %linear_proj_weight_V_38_addr = getelementptr i28 %linear_proj_weight_V_38, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_38_addr"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:435 %shl_ln737_113 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_121, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_113"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:436 %add_ln1245_117 = add i46 %shl_ln737_113, i46 %mul_ln1171_120

]]></Node>
<StgValue><ssdm name="add_ln1245_117"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:440 %tmp_122 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_117, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:441 %shl_ln737_114 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_122, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_114"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:442 %add_ln1245_118 = add i46 %shl_ln737_114, i46 %mul_ln1171_121

]]></Node>
<StgValue><ssdm name="add_ln1245_118"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:446 %tmp_123 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_118, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:447 %shl_ln737_115 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_123, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_115"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:448 %add_ln1245_119 = add i46 %shl_ln737_115, i46 %mul_ln1171_122

]]></Node>
<StgValue><ssdm name="add_ln1245_119"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="46" op_0_bw="28">
<![CDATA[
.split3:450 %sext_ln1171_123 = sext i28 %linear_proj_weight_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_123"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:451 %mul_ln1171_123 = mul i46 %sext_ln1171_123, i46 %sext_ln39_30

]]></Node>
<StgValue><ssdm name="mul_ln1171_123"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:452 %tmp_124 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_119, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="46" op_0_bw="28">
<![CDATA[
.split3:456 %sext_ln1171_124 = sext i28 %linear_proj_weight_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_124"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:457 %mul_ln1171_124 = mul i46 %sext_ln1171_124, i46 %sext_ln39_31

]]></Node>
<StgValue><ssdm name="mul_ln1171_124"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="46" op_0_bw="28">
<![CDATA[
.split3:462 %sext_ln1171_125 = sext i28 %linear_proj_weight_V_32_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_125"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:463 %mul_ln1171_125 = mul i46 %sext_ln1171_125, i46 %sext_ln39_32

]]></Node>
<StgValue><ssdm name="mul_ln1171_125"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="28" op_0_bw="9">
<![CDATA[
.split3:467 %linear_proj_weight_V_33_load = load i9 %linear_proj_weight_V_33_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_33_load"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="28" op_0_bw="9">
<![CDATA[
.split3:473 %linear_proj_weight_V_34_load = load i9 %linear_proj_weight_V_34_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_34_load"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="28" op_0_bw="9">
<![CDATA[
.split3:479 %linear_proj_weight_V_35_load = load i9 %linear_proj_weight_V_35_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_35_load"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="28" op_0_bw="9">
<![CDATA[
.split3:485 %linear_proj_weight_V_36_load = load i9 %linear_proj_weight_V_36_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_36_load"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="28" op_0_bw="9">
<![CDATA[
.split3:491 %linear_proj_weight_V_37_load = load i9 %linear_proj_weight_V_37_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_37_load"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="28" op_0_bw="9">
<![CDATA[
.split3:497 %linear_proj_weight_V_38_load = load i9 %linear_proj_weight_V_38_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_38_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="482" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="46" op_0_bw="28">
<![CDATA[
.split3:111 %sext_ln39_33 = sext i28 %out_nodes_features_skip_concat_bias_V_33_load

]]></Node>
<StgValue><ssdm name="sext_ln39_33"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="46" op_0_bw="28">
<![CDATA[
.split3:114 %sext_ln39_34 = sext i28 %out_nodes_features_skip_concat_bias_V_34_load

]]></Node>
<StgValue><ssdm name="sext_ln39_34"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="46" op_0_bw="28">
<![CDATA[
.split3:117 %sext_ln39_35 = sext i28 %out_nodes_features_skip_concat_bias_V_35_load

]]></Node>
<StgValue><ssdm name="sext_ln39_35"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="28" op_0_bw="8">
<![CDATA[
.split3:119 %out_nodes_features_skip_concat_bias_V_36_load = load i8 %out_nodes_features_skip_concat_bias_V_36_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_36_load"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="28" op_0_bw="8">
<![CDATA[
.split3:122 %out_nodes_features_skip_concat_bias_V_37_load = load i8 %out_nodes_features_skip_concat_bias_V_37_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_37_load"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="28" op_0_bw="8">
<![CDATA[
.split3:125 %out_nodes_features_skip_concat_bias_V_38_load = load i8 %out_nodes_features_skip_concat_bias_V_38_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_38_load"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:127 %out_nodes_features_skip_concat_bias_V_39_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_39, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_39_addr"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="28" op_0_bw="8">
<![CDATA[
.split3:128 %out_nodes_features_skip_concat_bias_V_39_load = load i8 %out_nodes_features_skip_concat_bias_V_39_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_39_load"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:130 %out_nodes_features_skip_concat_bias_V_40_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_40, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_40_addr"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="28" op_0_bw="8">
<![CDATA[
.split3:131 %out_nodes_features_skip_concat_bias_V_40_load = load i8 %out_nodes_features_skip_concat_bias_V_40_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_40_load"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:133 %out_nodes_features_skip_concat_bias_V_41_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_41, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_41_addr"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="28" op_0_bw="8">
<![CDATA[
.split3:134 %out_nodes_features_skip_concat_bias_V_41_load = load i8 %out_nodes_features_skip_concat_bias_V_41_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_41_load"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:240 %linear_proj_weight_V_39_addr = getelementptr i28 %linear_proj_weight_V_39, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_39_addr"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:242 %linear_proj_weight_V_40_addr = getelementptr i28 %linear_proj_weight_V_40, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_40_addr"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:243 %linear_proj_weight_V_41_addr = getelementptr i28 %linear_proj_weight_V_41, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_41_addr"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:453 %shl_ln737_116 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_124, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_116"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:454 %add_ln1245_120 = add i46 %shl_ln737_116, i46 %mul_ln1171_123

]]></Node>
<StgValue><ssdm name="add_ln1245_120"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:458 %tmp_125 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_120, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:459 %shl_ln737_117 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_125, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_117"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:460 %add_ln1245_121 = add i46 %shl_ln737_117, i46 %mul_ln1171_124

]]></Node>
<StgValue><ssdm name="add_ln1245_121"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:464 %tmp_126 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_121, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:465 %shl_ln737_118 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_126, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_118"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:466 %add_ln1245_122 = add i46 %shl_ln737_118, i46 %mul_ln1171_125

]]></Node>
<StgValue><ssdm name="add_ln1245_122"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="46" op_0_bw="28">
<![CDATA[
.split3:468 %sext_ln1171_126 = sext i28 %linear_proj_weight_V_33_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_126"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:469 %mul_ln1171_126 = mul i46 %sext_ln1171_126, i46 %sext_ln39_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_126"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:470 %tmp_127 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_122, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="46" op_0_bw="28">
<![CDATA[
.split3:474 %sext_ln1171_127 = sext i28 %linear_proj_weight_V_34_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_127"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:475 %mul_ln1171_127 = mul i46 %sext_ln1171_127, i46 %sext_ln39_34

]]></Node>
<StgValue><ssdm name="mul_ln1171_127"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="46" op_0_bw="28">
<![CDATA[
.split3:480 %sext_ln1171_128 = sext i28 %linear_proj_weight_V_35_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_128"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:481 %mul_ln1171_128 = mul i46 %sext_ln1171_128, i46 %sext_ln39_35

]]></Node>
<StgValue><ssdm name="mul_ln1171_128"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="28" op_0_bw="9">
<![CDATA[
.split3:485 %linear_proj_weight_V_36_load = load i9 %linear_proj_weight_V_36_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_36_load"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="28" op_0_bw="9">
<![CDATA[
.split3:491 %linear_proj_weight_V_37_load = load i9 %linear_proj_weight_V_37_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_37_load"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="28" op_0_bw="9">
<![CDATA[
.split3:497 %linear_proj_weight_V_38_load = load i9 %linear_proj_weight_V_38_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_38_load"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="28" op_0_bw="9">
<![CDATA[
.split3:503 %linear_proj_weight_V_39_load = load i9 %linear_proj_weight_V_39_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_39_load"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="28" op_0_bw="9">
<![CDATA[
.split3:509 %linear_proj_weight_V_40_load = load i9 %linear_proj_weight_V_40_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_40_load"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="28" op_0_bw="9">
<![CDATA[
.split3:515 %linear_proj_weight_V_41_load = load i9 %linear_proj_weight_V_41_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_41_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="518" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="46" op_0_bw="28">
<![CDATA[
.split3:120 %sext_ln39_36 = sext i28 %out_nodes_features_skip_concat_bias_V_36_load

]]></Node>
<StgValue><ssdm name="sext_ln39_36"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="46" op_0_bw="28">
<![CDATA[
.split3:123 %sext_ln39_37 = sext i28 %out_nodes_features_skip_concat_bias_V_37_load

]]></Node>
<StgValue><ssdm name="sext_ln39_37"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="46" op_0_bw="28">
<![CDATA[
.split3:126 %sext_ln39_38 = sext i28 %out_nodes_features_skip_concat_bias_V_38_load

]]></Node>
<StgValue><ssdm name="sext_ln39_38"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="28" op_0_bw="8">
<![CDATA[
.split3:128 %out_nodes_features_skip_concat_bias_V_39_load = load i8 %out_nodes_features_skip_concat_bias_V_39_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_39_load"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="28" op_0_bw="8">
<![CDATA[
.split3:131 %out_nodes_features_skip_concat_bias_V_40_load = load i8 %out_nodes_features_skip_concat_bias_V_40_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_40_load"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="28" op_0_bw="8">
<![CDATA[
.split3:134 %out_nodes_features_skip_concat_bias_V_41_load = load i8 %out_nodes_features_skip_concat_bias_V_41_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_41_load"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:136 %out_nodes_features_skip_concat_bias_V_42_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_42, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_42_addr"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="8">
<![CDATA[
.split3:137 %out_nodes_features_skip_concat_bias_V_42_load = load i8 %out_nodes_features_skip_concat_bias_V_42_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_42_load"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:139 %out_nodes_features_skip_concat_bias_V_43_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_43, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_43_addr"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="28" op_0_bw="8">
<![CDATA[
.split3:140 %out_nodes_features_skip_concat_bias_V_43_load = load i8 %out_nodes_features_skip_concat_bias_V_43_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_43_load"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:142 %out_nodes_features_skip_concat_bias_V_44_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_44, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_44_addr"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="8">
<![CDATA[
.split3:143 %out_nodes_features_skip_concat_bias_V_44_load = load i8 %out_nodes_features_skip_concat_bias_V_44_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_44_load"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:244 %linear_proj_weight_V_42_addr = getelementptr i28 %linear_proj_weight_V_42, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_42_addr"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:245 %linear_proj_weight_V_43_addr = getelementptr i28 %linear_proj_weight_V_43, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_43_addr"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:246 %linear_proj_weight_V_44_addr = getelementptr i28 %linear_proj_weight_V_44, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_44_addr"/></StgValue>
</operation>

<operation id="533" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:471 %shl_ln737_119 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_127, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_119"/></StgValue>
</operation>

<operation id="534" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:472 %add_ln1245_123 = add i46 %shl_ln737_119, i46 %mul_ln1171_126

]]></Node>
<StgValue><ssdm name="add_ln1245_123"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:476 %tmp_128 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_123, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="536" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:477 %shl_ln737_120 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_128, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_120"/></StgValue>
</operation>

<operation id="537" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:478 %add_ln1245_124 = add i46 %shl_ln737_120, i46 %mul_ln1171_127

]]></Node>
<StgValue><ssdm name="add_ln1245_124"/></StgValue>
</operation>

<operation id="538" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:482 %tmp_129 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_124, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="539" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:483 %shl_ln737_121 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_129, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_121"/></StgValue>
</operation>

<operation id="540" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:484 %add_ln1245_125 = add i46 %shl_ln737_121, i46 %mul_ln1171_128

]]></Node>
<StgValue><ssdm name="add_ln1245_125"/></StgValue>
</operation>

<operation id="541" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="46" op_0_bw="28">
<![CDATA[
.split3:486 %sext_ln1171_129 = sext i28 %linear_proj_weight_V_36_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_129"/></StgValue>
</operation>

<operation id="542" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:487 %mul_ln1171_129 = mul i46 %sext_ln1171_129, i46 %sext_ln39_36

]]></Node>
<StgValue><ssdm name="mul_ln1171_129"/></StgValue>
</operation>

<operation id="543" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:488 %tmp_130 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_125, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="544" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="46" op_0_bw="28">
<![CDATA[
.split3:492 %sext_ln1171_130 = sext i28 %linear_proj_weight_V_37_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_130"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:493 %mul_ln1171_130 = mul i46 %sext_ln1171_130, i46 %sext_ln39_37

]]></Node>
<StgValue><ssdm name="mul_ln1171_130"/></StgValue>
</operation>

<operation id="546" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="46" op_0_bw="28">
<![CDATA[
.split3:498 %sext_ln1171_131 = sext i28 %linear_proj_weight_V_38_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_131"/></StgValue>
</operation>

<operation id="547" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:499 %mul_ln1171_131 = mul i46 %sext_ln1171_131, i46 %sext_ln39_38

]]></Node>
<StgValue><ssdm name="mul_ln1171_131"/></StgValue>
</operation>

<operation id="548" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="28" op_0_bw="9">
<![CDATA[
.split3:503 %linear_proj_weight_V_39_load = load i9 %linear_proj_weight_V_39_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_39_load"/></StgValue>
</operation>

<operation id="549" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="28" op_0_bw="9">
<![CDATA[
.split3:509 %linear_proj_weight_V_40_load = load i9 %linear_proj_weight_V_40_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_40_load"/></StgValue>
</operation>

<operation id="550" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="28" op_0_bw="9">
<![CDATA[
.split3:515 %linear_proj_weight_V_41_load = load i9 %linear_proj_weight_V_41_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_41_load"/></StgValue>
</operation>

<operation id="551" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="28" op_0_bw="9">
<![CDATA[
.split3:521 %linear_proj_weight_V_42_load = load i9 %linear_proj_weight_V_42_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_42_load"/></StgValue>
</operation>

<operation id="552" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="28" op_0_bw="9">
<![CDATA[
.split3:527 %linear_proj_weight_V_43_load = load i9 %linear_proj_weight_V_43_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_43_load"/></StgValue>
</operation>

<operation id="553" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="28" op_0_bw="9">
<![CDATA[
.split3:533 %linear_proj_weight_V_44_load = load i9 %linear_proj_weight_V_44_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_44_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="554" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="46" op_0_bw="28">
<![CDATA[
.split3:129 %sext_ln39_39 = sext i28 %out_nodes_features_skip_concat_bias_V_39_load

]]></Node>
<StgValue><ssdm name="sext_ln39_39"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="46" op_0_bw="28">
<![CDATA[
.split3:132 %sext_ln39_40 = sext i28 %out_nodes_features_skip_concat_bias_V_40_load

]]></Node>
<StgValue><ssdm name="sext_ln39_40"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="46" op_0_bw="28">
<![CDATA[
.split3:135 %sext_ln39_41 = sext i28 %out_nodes_features_skip_concat_bias_V_41_load

]]></Node>
<StgValue><ssdm name="sext_ln39_41"/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="8">
<![CDATA[
.split3:137 %out_nodes_features_skip_concat_bias_V_42_load = load i8 %out_nodes_features_skip_concat_bias_V_42_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_42_load"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="28" op_0_bw="8">
<![CDATA[
.split3:140 %out_nodes_features_skip_concat_bias_V_43_load = load i8 %out_nodes_features_skip_concat_bias_V_43_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_43_load"/></StgValue>
</operation>

<operation id="559" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="8">
<![CDATA[
.split3:143 %out_nodes_features_skip_concat_bias_V_44_load = load i8 %out_nodes_features_skip_concat_bias_V_44_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_44_load"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:145 %out_nodes_features_skip_concat_bias_V_45_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_45, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_45_addr"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="8">
<![CDATA[
.split3:146 %out_nodes_features_skip_concat_bias_V_45_load = load i8 %out_nodes_features_skip_concat_bias_V_45_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_45_load"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:148 %out_nodes_features_skip_concat_bias_V_46_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_46, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_46_addr"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="8">
<![CDATA[
.split3:149 %out_nodes_features_skip_concat_bias_V_46_load = load i8 %out_nodes_features_skip_concat_bias_V_46_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_46_load"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:151 %out_nodes_features_skip_concat_bias_V_47_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_47, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_47_addr"/></StgValue>
</operation>

<operation id="565" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="28" op_0_bw="8">
<![CDATA[
.split3:152 %out_nodes_features_skip_concat_bias_V_47_load = load i8 %out_nodes_features_skip_concat_bias_V_47_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_47_load"/></StgValue>
</operation>

<operation id="566" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:247 %linear_proj_weight_V_45_addr = getelementptr i28 %linear_proj_weight_V_45, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_45_addr"/></StgValue>
</operation>

<operation id="567" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:248 %linear_proj_weight_V_46_addr = getelementptr i28 %linear_proj_weight_V_46, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_46_addr"/></StgValue>
</operation>

<operation id="568" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:249 %linear_proj_weight_V_47_addr = getelementptr i28 %linear_proj_weight_V_47, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_47_addr"/></StgValue>
</operation>

<operation id="569" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:489 %shl_ln737_122 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_130, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_122"/></StgValue>
</operation>

<operation id="570" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:490 %add_ln1245_126 = add i46 %shl_ln737_122, i46 %mul_ln1171_129

]]></Node>
<StgValue><ssdm name="add_ln1245_126"/></StgValue>
</operation>

<operation id="571" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:494 %tmp_131 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_126, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="572" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:495 %shl_ln737_123 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_131, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_123"/></StgValue>
</operation>

<operation id="573" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:496 %add_ln1245_127 = add i46 %shl_ln737_123, i46 %mul_ln1171_130

]]></Node>
<StgValue><ssdm name="add_ln1245_127"/></StgValue>
</operation>

<operation id="574" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:500 %tmp_132 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_127, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="575" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:501 %shl_ln737_124 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_132, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_124"/></StgValue>
</operation>

<operation id="576" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:502 %add_ln1245_128 = add i46 %shl_ln737_124, i46 %mul_ln1171_131

]]></Node>
<StgValue><ssdm name="add_ln1245_128"/></StgValue>
</operation>

<operation id="577" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="46" op_0_bw="28">
<![CDATA[
.split3:504 %sext_ln1171_132 = sext i28 %linear_proj_weight_V_39_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_132"/></StgValue>
</operation>

<operation id="578" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:505 %mul_ln1171_132 = mul i46 %sext_ln1171_132, i46 %sext_ln39_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_132"/></StgValue>
</operation>

<operation id="579" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:506 %tmp_133 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_128, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="580" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="46" op_0_bw="28">
<![CDATA[
.split3:510 %sext_ln1171_133 = sext i28 %linear_proj_weight_V_40_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_133"/></StgValue>
</operation>

<operation id="581" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:511 %mul_ln1171_133 = mul i46 %sext_ln1171_133, i46 %sext_ln39_40

]]></Node>
<StgValue><ssdm name="mul_ln1171_133"/></StgValue>
</operation>

<operation id="582" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="46" op_0_bw="28">
<![CDATA[
.split3:516 %sext_ln1171_134 = sext i28 %linear_proj_weight_V_41_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_134"/></StgValue>
</operation>

<operation id="583" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:517 %mul_ln1171_134 = mul i46 %sext_ln1171_134, i46 %sext_ln39_41

]]></Node>
<StgValue><ssdm name="mul_ln1171_134"/></StgValue>
</operation>

<operation id="584" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="28" op_0_bw="9">
<![CDATA[
.split3:521 %linear_proj_weight_V_42_load = load i9 %linear_proj_weight_V_42_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_42_load"/></StgValue>
</operation>

<operation id="585" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="28" op_0_bw="9">
<![CDATA[
.split3:527 %linear_proj_weight_V_43_load = load i9 %linear_proj_weight_V_43_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_43_load"/></StgValue>
</operation>

<operation id="586" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="28" op_0_bw="9">
<![CDATA[
.split3:533 %linear_proj_weight_V_44_load = load i9 %linear_proj_weight_V_44_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_44_load"/></StgValue>
</operation>

<operation id="587" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="28" op_0_bw="9">
<![CDATA[
.split3:539 %linear_proj_weight_V_45_load = load i9 %linear_proj_weight_V_45_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_45_load"/></StgValue>
</operation>

<operation id="588" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="28" op_0_bw="9">
<![CDATA[
.split3:545 %linear_proj_weight_V_46_load = load i9 %linear_proj_weight_V_46_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_46_load"/></StgValue>
</operation>

<operation id="589" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="28" op_0_bw="9">
<![CDATA[
.split3:551 %linear_proj_weight_V_47_load = load i9 %linear_proj_weight_V_47_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_47_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="590" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="46" op_0_bw="28">
<![CDATA[
.split3:138 %sext_ln39_42 = sext i28 %out_nodes_features_skip_concat_bias_V_42_load

]]></Node>
<StgValue><ssdm name="sext_ln39_42"/></StgValue>
</operation>

<operation id="591" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="46" op_0_bw="28">
<![CDATA[
.split3:141 %sext_ln39_43 = sext i28 %out_nodes_features_skip_concat_bias_V_43_load

]]></Node>
<StgValue><ssdm name="sext_ln39_43"/></StgValue>
</operation>

<operation id="592" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="46" op_0_bw="28">
<![CDATA[
.split3:144 %sext_ln39_44 = sext i28 %out_nodes_features_skip_concat_bias_V_44_load

]]></Node>
<StgValue><ssdm name="sext_ln39_44"/></StgValue>
</operation>

<operation id="593" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="8">
<![CDATA[
.split3:146 %out_nodes_features_skip_concat_bias_V_45_load = load i8 %out_nodes_features_skip_concat_bias_V_45_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_45_load"/></StgValue>
</operation>

<operation id="594" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="8">
<![CDATA[
.split3:149 %out_nodes_features_skip_concat_bias_V_46_load = load i8 %out_nodes_features_skip_concat_bias_V_46_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_46_load"/></StgValue>
</operation>

<operation id="595" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="28" op_0_bw="8">
<![CDATA[
.split3:152 %out_nodes_features_skip_concat_bias_V_47_load = load i8 %out_nodes_features_skip_concat_bias_V_47_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_47_load"/></StgValue>
</operation>

<operation id="596" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:154 %out_nodes_features_skip_concat_bias_V_48_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_48, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_48_addr"/></StgValue>
</operation>

<operation id="597" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="28" op_0_bw="8">
<![CDATA[
.split3:155 %out_nodes_features_skip_concat_bias_V_48_load = load i8 %out_nodes_features_skip_concat_bias_V_48_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_48_load"/></StgValue>
</operation>

<operation id="598" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:157 %out_nodes_features_skip_concat_bias_V_49_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_49, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_49_addr"/></StgValue>
</operation>

<operation id="599" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="28" op_0_bw="8">
<![CDATA[
.split3:158 %out_nodes_features_skip_concat_bias_V_49_load = load i8 %out_nodes_features_skip_concat_bias_V_49_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_49_load"/></StgValue>
</operation>

<operation id="600" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:160 %out_nodes_features_skip_concat_bias_V_50_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_50, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_50_addr"/></StgValue>
</operation>

<operation id="601" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="28" op_0_bw="8">
<![CDATA[
.split3:161 %out_nodes_features_skip_concat_bias_V_50_load = load i8 %out_nodes_features_skip_concat_bias_V_50_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_50_load"/></StgValue>
</operation>

<operation id="602" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:250 %linear_proj_weight_V_48_addr = getelementptr i28 %linear_proj_weight_V_48, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_48_addr"/></StgValue>
</operation>

<operation id="603" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:251 %linear_proj_weight_V_49_addr = getelementptr i28 %linear_proj_weight_V_49, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_49_addr"/></StgValue>
</operation>

<operation id="604" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:253 %linear_proj_weight_V_50_addr = getelementptr i28 %linear_proj_weight_V_50, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_50_addr"/></StgValue>
</operation>

<operation id="605" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:507 %shl_ln737_125 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_133, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_125"/></StgValue>
</operation>

<operation id="606" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:508 %add_ln1245_129 = add i46 %shl_ln737_125, i46 %mul_ln1171_132

]]></Node>
<StgValue><ssdm name="add_ln1245_129"/></StgValue>
</operation>

<operation id="607" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:512 %tmp_134 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_129, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="608" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:513 %shl_ln737_126 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_134, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_126"/></StgValue>
</operation>

<operation id="609" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:514 %add_ln1245_130 = add i46 %shl_ln737_126, i46 %mul_ln1171_133

]]></Node>
<StgValue><ssdm name="add_ln1245_130"/></StgValue>
</operation>

<operation id="610" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:518 %tmp_135 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_130, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="611" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:519 %shl_ln737_127 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_135, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_127"/></StgValue>
</operation>

<operation id="612" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:520 %add_ln1245_131 = add i46 %shl_ln737_127, i46 %mul_ln1171_134

]]></Node>
<StgValue><ssdm name="add_ln1245_131"/></StgValue>
</operation>

<operation id="613" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="46" op_0_bw="28">
<![CDATA[
.split3:522 %sext_ln1171_135 = sext i28 %linear_proj_weight_V_42_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_135"/></StgValue>
</operation>

<operation id="614" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:523 %mul_ln1171_135 = mul i46 %sext_ln1171_135, i46 %sext_ln39_42

]]></Node>
<StgValue><ssdm name="mul_ln1171_135"/></StgValue>
</operation>

<operation id="615" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:524 %tmp_136 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_131, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="616" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="46" op_0_bw="28">
<![CDATA[
.split3:528 %sext_ln1171_136 = sext i28 %linear_proj_weight_V_43_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_136"/></StgValue>
</operation>

<operation id="617" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:529 %mul_ln1171_136 = mul i46 %sext_ln1171_136, i46 %sext_ln39_43

]]></Node>
<StgValue><ssdm name="mul_ln1171_136"/></StgValue>
</operation>

<operation id="618" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="46" op_0_bw="28">
<![CDATA[
.split3:534 %sext_ln1171_137 = sext i28 %linear_proj_weight_V_44_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_137"/></StgValue>
</operation>

<operation id="619" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:535 %mul_ln1171_137 = mul i46 %sext_ln1171_137, i46 %sext_ln39_44

]]></Node>
<StgValue><ssdm name="mul_ln1171_137"/></StgValue>
</operation>

<operation id="620" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="28" op_0_bw="9">
<![CDATA[
.split3:539 %linear_proj_weight_V_45_load = load i9 %linear_proj_weight_V_45_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_45_load"/></StgValue>
</operation>

<operation id="621" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="28" op_0_bw="9">
<![CDATA[
.split3:545 %linear_proj_weight_V_46_load = load i9 %linear_proj_weight_V_46_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_46_load"/></StgValue>
</operation>

<operation id="622" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="28" op_0_bw="9">
<![CDATA[
.split3:551 %linear_proj_weight_V_47_load = load i9 %linear_proj_weight_V_47_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_47_load"/></StgValue>
</operation>

<operation id="623" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="28" op_0_bw="9">
<![CDATA[
.split3:557 %linear_proj_weight_V_48_load = load i9 %linear_proj_weight_V_48_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_48_load"/></StgValue>
</operation>

<operation id="624" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="28" op_0_bw="9">
<![CDATA[
.split3:563 %linear_proj_weight_V_49_load = load i9 %linear_proj_weight_V_49_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_49_load"/></StgValue>
</operation>

<operation id="625" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="28" op_0_bw="9">
<![CDATA[
.split3:569 %linear_proj_weight_V_50_load = load i9 %linear_proj_weight_V_50_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_50_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="626" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="46" op_0_bw="28">
<![CDATA[
.split3:147 %sext_ln39_45 = sext i28 %out_nodes_features_skip_concat_bias_V_45_load

]]></Node>
<StgValue><ssdm name="sext_ln39_45"/></StgValue>
</operation>

<operation id="627" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="46" op_0_bw="28">
<![CDATA[
.split3:150 %sext_ln39_46 = sext i28 %out_nodes_features_skip_concat_bias_V_46_load

]]></Node>
<StgValue><ssdm name="sext_ln39_46"/></StgValue>
</operation>

<operation id="628" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="46" op_0_bw="28">
<![CDATA[
.split3:153 %sext_ln39_47 = sext i28 %out_nodes_features_skip_concat_bias_V_47_load

]]></Node>
<StgValue><ssdm name="sext_ln39_47"/></StgValue>
</operation>

<operation id="629" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="28" op_0_bw="8">
<![CDATA[
.split3:155 %out_nodes_features_skip_concat_bias_V_48_load = load i8 %out_nodes_features_skip_concat_bias_V_48_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_48_load"/></StgValue>
</operation>

<operation id="630" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="28" op_0_bw="8">
<![CDATA[
.split3:158 %out_nodes_features_skip_concat_bias_V_49_load = load i8 %out_nodes_features_skip_concat_bias_V_49_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_49_load"/></StgValue>
</operation>

<operation id="631" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="28" op_0_bw="8">
<![CDATA[
.split3:161 %out_nodes_features_skip_concat_bias_V_50_load = load i8 %out_nodes_features_skip_concat_bias_V_50_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_50_load"/></StgValue>
</operation>

<operation id="632" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:163 %out_nodes_features_skip_concat_bias_V_51_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_51, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_51_addr"/></StgValue>
</operation>

<operation id="633" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="28" op_0_bw="8">
<![CDATA[
.split3:164 %out_nodes_features_skip_concat_bias_V_51_load = load i8 %out_nodes_features_skip_concat_bias_V_51_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_51_load"/></StgValue>
</operation>

<operation id="634" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:166 %out_nodes_features_skip_concat_bias_V_52_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_52, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_52_addr"/></StgValue>
</operation>

<operation id="635" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="28" op_0_bw="8">
<![CDATA[
.split3:167 %out_nodes_features_skip_concat_bias_V_52_load = load i8 %out_nodes_features_skip_concat_bias_V_52_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_52_load"/></StgValue>
</operation>

<operation id="636" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:169 %out_nodes_features_skip_concat_bias_V_53_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_53, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_53_addr"/></StgValue>
</operation>

<operation id="637" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="28" op_0_bw="8">
<![CDATA[
.split3:170 %out_nodes_features_skip_concat_bias_V_53_load = load i8 %out_nodes_features_skip_concat_bias_V_53_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_53_load"/></StgValue>
</operation>

<operation id="638" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:254 %linear_proj_weight_V_51_addr = getelementptr i28 %linear_proj_weight_V_51, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_51_addr"/></StgValue>
</operation>

<operation id="639" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:255 %linear_proj_weight_V_52_addr = getelementptr i28 %linear_proj_weight_V_52, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_52_addr"/></StgValue>
</operation>

<operation id="640" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:256 %linear_proj_weight_V_53_addr = getelementptr i28 %linear_proj_weight_V_53, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_53_addr"/></StgValue>
</operation>

<operation id="641" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:525 %shl_ln737_128 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_136, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_128"/></StgValue>
</operation>

<operation id="642" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:526 %add_ln1245_132 = add i46 %shl_ln737_128, i46 %mul_ln1171_135

]]></Node>
<StgValue><ssdm name="add_ln1245_132"/></StgValue>
</operation>

<operation id="643" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:530 %tmp_137 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_132, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="644" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:531 %shl_ln737_129 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_137, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_129"/></StgValue>
</operation>

<operation id="645" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:532 %add_ln1245_133 = add i46 %shl_ln737_129, i46 %mul_ln1171_136

]]></Node>
<StgValue><ssdm name="add_ln1245_133"/></StgValue>
</operation>

<operation id="646" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:536 %tmp_138 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_133, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="647" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:537 %shl_ln737_130 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_138, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_130"/></StgValue>
</operation>

<operation id="648" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:538 %add_ln1245_134 = add i46 %shl_ln737_130, i46 %mul_ln1171_137

]]></Node>
<StgValue><ssdm name="add_ln1245_134"/></StgValue>
</operation>

<operation id="649" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="46" op_0_bw="28">
<![CDATA[
.split3:540 %sext_ln1171_138 = sext i28 %linear_proj_weight_V_45_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_138"/></StgValue>
</operation>

<operation id="650" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:541 %mul_ln1171_138 = mul i46 %sext_ln1171_138, i46 %sext_ln39_45

]]></Node>
<StgValue><ssdm name="mul_ln1171_138"/></StgValue>
</operation>

<operation id="651" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:542 %tmp_139 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_134, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="652" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="46" op_0_bw="28">
<![CDATA[
.split3:546 %sext_ln1171_139 = sext i28 %linear_proj_weight_V_46_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_139"/></StgValue>
</operation>

<operation id="653" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:547 %mul_ln1171_139 = mul i46 %sext_ln1171_139, i46 %sext_ln39_46

]]></Node>
<StgValue><ssdm name="mul_ln1171_139"/></StgValue>
</operation>

<operation id="654" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="46" op_0_bw="28">
<![CDATA[
.split3:552 %sext_ln1171_140 = sext i28 %linear_proj_weight_V_47_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_140"/></StgValue>
</operation>

<operation id="655" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:553 %mul_ln1171_140 = mul i46 %sext_ln1171_140, i46 %sext_ln39_47

]]></Node>
<StgValue><ssdm name="mul_ln1171_140"/></StgValue>
</operation>

<operation id="656" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="28" op_0_bw="9">
<![CDATA[
.split3:557 %linear_proj_weight_V_48_load = load i9 %linear_proj_weight_V_48_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_48_load"/></StgValue>
</operation>

<operation id="657" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="28" op_0_bw="9">
<![CDATA[
.split3:563 %linear_proj_weight_V_49_load = load i9 %linear_proj_weight_V_49_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_49_load"/></StgValue>
</operation>

<operation id="658" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="28" op_0_bw="9">
<![CDATA[
.split3:569 %linear_proj_weight_V_50_load = load i9 %linear_proj_weight_V_50_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_50_load"/></StgValue>
</operation>

<operation id="659" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="28" op_0_bw="9">
<![CDATA[
.split3:575 %linear_proj_weight_V_51_load = load i9 %linear_proj_weight_V_51_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_51_load"/></StgValue>
</operation>

<operation id="660" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="28" op_0_bw="9">
<![CDATA[
.split3:581 %linear_proj_weight_V_52_load = load i9 %linear_proj_weight_V_52_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_52_load"/></StgValue>
</operation>

<operation id="661" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="28" op_0_bw="9">
<![CDATA[
.split3:587 %linear_proj_weight_V_53_load = load i9 %linear_proj_weight_V_53_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_53_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="662" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="46" op_0_bw="28">
<![CDATA[
.split3:156 %sext_ln39_48 = sext i28 %out_nodes_features_skip_concat_bias_V_48_load

]]></Node>
<StgValue><ssdm name="sext_ln39_48"/></StgValue>
</operation>

<operation id="663" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="46" op_0_bw="28">
<![CDATA[
.split3:159 %sext_ln39_49 = sext i28 %out_nodes_features_skip_concat_bias_V_49_load

]]></Node>
<StgValue><ssdm name="sext_ln39_49"/></StgValue>
</operation>

<operation id="664" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="46" op_0_bw="28">
<![CDATA[
.split3:162 %sext_ln39_50 = sext i28 %out_nodes_features_skip_concat_bias_V_50_load

]]></Node>
<StgValue><ssdm name="sext_ln39_50"/></StgValue>
</operation>

<operation id="665" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="28" op_0_bw="8">
<![CDATA[
.split3:164 %out_nodes_features_skip_concat_bias_V_51_load = load i8 %out_nodes_features_skip_concat_bias_V_51_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_51_load"/></StgValue>
</operation>

<operation id="666" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="28" op_0_bw="8">
<![CDATA[
.split3:167 %out_nodes_features_skip_concat_bias_V_52_load = load i8 %out_nodes_features_skip_concat_bias_V_52_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_52_load"/></StgValue>
</operation>

<operation id="667" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="28" op_0_bw="8">
<![CDATA[
.split3:170 %out_nodes_features_skip_concat_bias_V_53_load = load i8 %out_nodes_features_skip_concat_bias_V_53_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_53_load"/></StgValue>
</operation>

<operation id="668" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:172 %out_nodes_features_skip_concat_bias_V_54_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_54, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_54_addr"/></StgValue>
</operation>

<operation id="669" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="28" op_0_bw="8">
<![CDATA[
.split3:173 %out_nodes_features_skip_concat_bias_V_54_load = load i8 %out_nodes_features_skip_concat_bias_V_54_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_54_load"/></StgValue>
</operation>

<operation id="670" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:175 %out_nodes_features_skip_concat_bias_V_55_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_55, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_55_addr"/></StgValue>
</operation>

<operation id="671" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="28" op_0_bw="8">
<![CDATA[
.split3:176 %out_nodes_features_skip_concat_bias_V_55_load = load i8 %out_nodes_features_skip_concat_bias_V_55_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_55_load"/></StgValue>
</operation>

<operation id="672" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:178 %out_nodes_features_skip_concat_bias_V_56_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_56, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_56_addr"/></StgValue>
</operation>

<operation id="673" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="28" op_0_bw="8">
<![CDATA[
.split3:179 %out_nodes_features_skip_concat_bias_V_56_load = load i8 %out_nodes_features_skip_concat_bias_V_56_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_56_load"/></StgValue>
</operation>

<operation id="674" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:257 %linear_proj_weight_V_54_addr = getelementptr i28 %linear_proj_weight_V_54, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_54_addr"/></StgValue>
</operation>

<operation id="675" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:258 %linear_proj_weight_V_55_addr = getelementptr i28 %linear_proj_weight_V_55, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_55_addr"/></StgValue>
</operation>

<operation id="676" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:259 %linear_proj_weight_V_56_addr = getelementptr i28 %linear_proj_weight_V_56, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_56_addr"/></StgValue>
</operation>

<operation id="677" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:543 %shl_ln737_131 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_139, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_131"/></StgValue>
</operation>

<operation id="678" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:544 %add_ln1245_135 = add i46 %shl_ln737_131, i46 %mul_ln1171_138

]]></Node>
<StgValue><ssdm name="add_ln1245_135"/></StgValue>
</operation>

<operation id="679" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:548 %tmp_140 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_135, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="680" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:549 %shl_ln737_132 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_140, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_132"/></StgValue>
</operation>

<operation id="681" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:550 %add_ln1245_136 = add i46 %shl_ln737_132, i46 %mul_ln1171_139

]]></Node>
<StgValue><ssdm name="add_ln1245_136"/></StgValue>
</operation>

<operation id="682" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:554 %tmp_141 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_136, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="683" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:555 %shl_ln737_133 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_141, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_133"/></StgValue>
</operation>

<operation id="684" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:556 %add_ln1245_137 = add i46 %shl_ln737_133, i46 %mul_ln1171_140

]]></Node>
<StgValue><ssdm name="add_ln1245_137"/></StgValue>
</operation>

<operation id="685" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="46" op_0_bw="28">
<![CDATA[
.split3:558 %sext_ln1171_141 = sext i28 %linear_proj_weight_V_48_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_141"/></StgValue>
</operation>

<operation id="686" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:559 %mul_ln1171_141 = mul i46 %sext_ln1171_141, i46 %sext_ln39_48

]]></Node>
<StgValue><ssdm name="mul_ln1171_141"/></StgValue>
</operation>

<operation id="687" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:560 %tmp_142 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_137, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="688" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="46" op_0_bw="28">
<![CDATA[
.split3:564 %sext_ln1171_142 = sext i28 %linear_proj_weight_V_49_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_142"/></StgValue>
</operation>

<operation id="689" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:565 %mul_ln1171_142 = mul i46 %sext_ln1171_142, i46 %sext_ln39_49

]]></Node>
<StgValue><ssdm name="mul_ln1171_142"/></StgValue>
</operation>

<operation id="690" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="46" op_0_bw="28">
<![CDATA[
.split3:570 %sext_ln1171_143 = sext i28 %linear_proj_weight_V_50_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_143"/></StgValue>
</operation>

<operation id="691" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:571 %mul_ln1171_143 = mul i46 %sext_ln1171_143, i46 %sext_ln39_50

]]></Node>
<StgValue><ssdm name="mul_ln1171_143"/></StgValue>
</operation>

<operation id="692" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="28" op_0_bw="9">
<![CDATA[
.split3:575 %linear_proj_weight_V_51_load = load i9 %linear_proj_weight_V_51_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_51_load"/></StgValue>
</operation>

<operation id="693" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="28" op_0_bw="9">
<![CDATA[
.split3:581 %linear_proj_weight_V_52_load = load i9 %linear_proj_weight_V_52_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_52_load"/></StgValue>
</operation>

<operation id="694" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="28" op_0_bw="9">
<![CDATA[
.split3:587 %linear_proj_weight_V_53_load = load i9 %linear_proj_weight_V_53_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_53_load"/></StgValue>
</operation>

<operation id="695" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="28" op_0_bw="9">
<![CDATA[
.split3:593 %linear_proj_weight_V_54_load = load i9 %linear_proj_weight_V_54_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_54_load"/></StgValue>
</operation>

<operation id="696" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="28" op_0_bw="9">
<![CDATA[
.split3:599 %linear_proj_weight_V_55_load = load i9 %linear_proj_weight_V_55_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_55_load"/></StgValue>
</operation>

<operation id="697" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="28" op_0_bw="9">
<![CDATA[
.split3:605 %linear_proj_weight_V_56_load = load i9 %linear_proj_weight_V_56_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_56_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="698" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="46" op_0_bw="28">
<![CDATA[
.split3:165 %sext_ln39_51 = sext i28 %out_nodes_features_skip_concat_bias_V_51_load

]]></Node>
<StgValue><ssdm name="sext_ln39_51"/></StgValue>
</operation>

<operation id="699" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="46" op_0_bw="28">
<![CDATA[
.split3:168 %sext_ln39_52 = sext i28 %out_nodes_features_skip_concat_bias_V_52_load

]]></Node>
<StgValue><ssdm name="sext_ln39_52"/></StgValue>
</operation>

<operation id="700" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="46" op_0_bw="28">
<![CDATA[
.split3:171 %sext_ln39_53 = sext i28 %out_nodes_features_skip_concat_bias_V_53_load

]]></Node>
<StgValue><ssdm name="sext_ln39_53"/></StgValue>
</operation>

<operation id="701" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="28" op_0_bw="8">
<![CDATA[
.split3:173 %out_nodes_features_skip_concat_bias_V_54_load = load i8 %out_nodes_features_skip_concat_bias_V_54_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_54_load"/></StgValue>
</operation>

<operation id="702" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="28" op_0_bw="8">
<![CDATA[
.split3:176 %out_nodes_features_skip_concat_bias_V_55_load = load i8 %out_nodes_features_skip_concat_bias_V_55_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_55_load"/></StgValue>
</operation>

<operation id="703" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="28" op_0_bw="8">
<![CDATA[
.split3:179 %out_nodes_features_skip_concat_bias_V_56_load = load i8 %out_nodes_features_skip_concat_bias_V_56_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_56_load"/></StgValue>
</operation>

<operation id="704" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:181 %out_nodes_features_skip_concat_bias_V_57_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_57, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_57_addr"/></StgValue>
</operation>

<operation id="705" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="28" op_0_bw="8">
<![CDATA[
.split3:182 %out_nodes_features_skip_concat_bias_V_57_load = load i8 %out_nodes_features_skip_concat_bias_V_57_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_57_load"/></StgValue>
</operation>

<operation id="706" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:184 %out_nodes_features_skip_concat_bias_V_58_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_58, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_58_addr"/></StgValue>
</operation>

<operation id="707" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="28" op_0_bw="8">
<![CDATA[
.split3:185 %out_nodes_features_skip_concat_bias_V_58_load = load i8 %out_nodes_features_skip_concat_bias_V_58_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_58_load"/></StgValue>
</operation>

<operation id="708" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:187 %out_nodes_features_skip_concat_bias_V_59_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_59, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_59_addr"/></StgValue>
</operation>

<operation id="709" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="28" op_0_bw="8">
<![CDATA[
.split3:188 %out_nodes_features_skip_concat_bias_V_59_load = load i8 %out_nodes_features_skip_concat_bias_V_59_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_59_load"/></StgValue>
</operation>

<operation id="710" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:260 %linear_proj_weight_V_57_addr = getelementptr i28 %linear_proj_weight_V_57, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_57_addr"/></StgValue>
</operation>

<operation id="711" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:261 %linear_proj_weight_V_58_addr = getelementptr i28 %linear_proj_weight_V_58, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_58_addr"/></StgValue>
</operation>

<operation id="712" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:262 %linear_proj_weight_V_59_addr = getelementptr i28 %linear_proj_weight_V_59, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_59_addr"/></StgValue>
</operation>

<operation id="713" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:561 %shl_ln737_134 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_142, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_134"/></StgValue>
</operation>

<operation id="714" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:562 %add_ln1245_138 = add i46 %shl_ln737_134, i46 %mul_ln1171_141

]]></Node>
<StgValue><ssdm name="add_ln1245_138"/></StgValue>
</operation>

<operation id="715" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:566 %tmp_143 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_138, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="716" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:567 %shl_ln737_135 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_143, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_135"/></StgValue>
</operation>

<operation id="717" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:568 %add_ln1245_139 = add i46 %shl_ln737_135, i46 %mul_ln1171_142

]]></Node>
<StgValue><ssdm name="add_ln1245_139"/></StgValue>
</operation>

<operation id="718" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:572 %tmp_144 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_139, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="719" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:573 %shl_ln737_136 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_144, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_136"/></StgValue>
</operation>

<operation id="720" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:574 %add_ln1245_140 = add i46 %shl_ln737_136, i46 %mul_ln1171_143

]]></Node>
<StgValue><ssdm name="add_ln1245_140"/></StgValue>
</operation>

<operation id="721" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="46" op_0_bw="28">
<![CDATA[
.split3:576 %sext_ln1171_144 = sext i28 %linear_proj_weight_V_51_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_144"/></StgValue>
</operation>

<operation id="722" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:577 %mul_ln1171_144 = mul i46 %sext_ln1171_144, i46 %sext_ln39_51

]]></Node>
<StgValue><ssdm name="mul_ln1171_144"/></StgValue>
</operation>

<operation id="723" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:578 %tmp_145 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_140, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="724" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="46" op_0_bw="28">
<![CDATA[
.split3:582 %sext_ln1171_145 = sext i28 %linear_proj_weight_V_52_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_145"/></StgValue>
</operation>

<operation id="725" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:583 %mul_ln1171_145 = mul i46 %sext_ln1171_145, i46 %sext_ln39_52

]]></Node>
<StgValue><ssdm name="mul_ln1171_145"/></StgValue>
</operation>

<operation id="726" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="46" op_0_bw="28">
<![CDATA[
.split3:588 %sext_ln1171_146 = sext i28 %linear_proj_weight_V_53_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_146"/></StgValue>
</operation>

<operation id="727" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:589 %mul_ln1171_146 = mul i46 %sext_ln1171_146, i46 %sext_ln39_53

]]></Node>
<StgValue><ssdm name="mul_ln1171_146"/></StgValue>
</operation>

<operation id="728" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="28" op_0_bw="9">
<![CDATA[
.split3:593 %linear_proj_weight_V_54_load = load i9 %linear_proj_weight_V_54_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_54_load"/></StgValue>
</operation>

<operation id="729" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="28" op_0_bw="9">
<![CDATA[
.split3:599 %linear_proj_weight_V_55_load = load i9 %linear_proj_weight_V_55_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_55_load"/></StgValue>
</operation>

<operation id="730" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="28" op_0_bw="9">
<![CDATA[
.split3:605 %linear_proj_weight_V_56_load = load i9 %linear_proj_weight_V_56_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_56_load"/></StgValue>
</operation>

<operation id="731" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="28" op_0_bw="9">
<![CDATA[
.split3:611 %linear_proj_weight_V_57_load = load i9 %linear_proj_weight_V_57_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_57_load"/></StgValue>
</operation>

<operation id="732" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="28" op_0_bw="9">
<![CDATA[
.split3:617 %linear_proj_weight_V_58_load = load i9 %linear_proj_weight_V_58_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_58_load"/></StgValue>
</operation>

<operation id="733" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="28" op_0_bw="9">
<![CDATA[
.split3:623 %linear_proj_weight_V_59_load = load i9 %linear_proj_weight_V_59_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_59_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="734" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="46" op_0_bw="28">
<![CDATA[
.split3:174 %sext_ln39_54 = sext i28 %out_nodes_features_skip_concat_bias_V_54_load

]]></Node>
<StgValue><ssdm name="sext_ln39_54"/></StgValue>
</operation>

<operation id="735" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="46" op_0_bw="28">
<![CDATA[
.split3:177 %sext_ln39_55 = sext i28 %out_nodes_features_skip_concat_bias_V_55_load

]]></Node>
<StgValue><ssdm name="sext_ln39_55"/></StgValue>
</operation>

<operation id="736" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="46" op_0_bw="28">
<![CDATA[
.split3:180 %sext_ln39_56 = sext i28 %out_nodes_features_skip_concat_bias_V_56_load

]]></Node>
<StgValue><ssdm name="sext_ln39_56"/></StgValue>
</operation>

<operation id="737" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="28" op_0_bw="8">
<![CDATA[
.split3:182 %out_nodes_features_skip_concat_bias_V_57_load = load i8 %out_nodes_features_skip_concat_bias_V_57_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_57_load"/></StgValue>
</operation>

<operation id="738" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="28" op_0_bw="8">
<![CDATA[
.split3:185 %out_nodes_features_skip_concat_bias_V_58_load = load i8 %out_nodes_features_skip_concat_bias_V_58_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_58_load"/></StgValue>
</operation>

<operation id="739" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="28" op_0_bw="8">
<![CDATA[
.split3:188 %out_nodes_features_skip_concat_bias_V_59_load = load i8 %out_nodes_features_skip_concat_bias_V_59_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_59_load"/></StgValue>
</operation>

<operation id="740" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:190 %out_nodes_features_skip_concat_bias_V_60_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_60, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_60_addr"/></StgValue>
</operation>

<operation id="741" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="28" op_0_bw="8">
<![CDATA[
.split3:191 %out_nodes_features_skip_concat_bias_V_60_load = load i8 %out_nodes_features_skip_concat_bias_V_60_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_60_load"/></StgValue>
</operation>

<operation id="742" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:193 %out_nodes_features_skip_concat_bias_V_61_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_61, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_61_addr"/></StgValue>
</operation>

<operation id="743" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="28" op_0_bw="8">
<![CDATA[
.split3:194 %out_nodes_features_skip_concat_bias_V_61_load = load i8 %out_nodes_features_skip_concat_bias_V_61_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_61_load"/></StgValue>
</operation>

<operation id="744" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:196 %out_nodes_features_skip_concat_bias_V_62_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_62, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_62_addr"/></StgValue>
</operation>

<operation id="745" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="28" op_0_bw="8">
<![CDATA[
.split3:197 %out_nodes_features_skip_concat_bias_V_62_load = load i8 %out_nodes_features_skip_concat_bias_V_62_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_62_load"/></StgValue>
</operation>

<operation id="746" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:264 %linear_proj_weight_V_60_addr = getelementptr i28 %linear_proj_weight_V_60, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_60_addr"/></StgValue>
</operation>

<operation id="747" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:265 %linear_proj_weight_V_61_addr = getelementptr i28 %linear_proj_weight_V_61, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_61_addr"/></StgValue>
</operation>

<operation id="748" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:266 %linear_proj_weight_V_62_addr = getelementptr i28 %linear_proj_weight_V_62, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_62_addr"/></StgValue>
</operation>

<operation id="749" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:579 %shl_ln737_137 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_145, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_137"/></StgValue>
</operation>

<operation id="750" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:580 %add_ln1245_141 = add i46 %shl_ln737_137, i46 %mul_ln1171_144

]]></Node>
<StgValue><ssdm name="add_ln1245_141"/></StgValue>
</operation>

<operation id="751" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:584 %tmp_146 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_141, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="752" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:585 %shl_ln737_138 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_146, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_138"/></StgValue>
</operation>

<operation id="753" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:586 %add_ln1245_142 = add i46 %shl_ln737_138, i46 %mul_ln1171_145

]]></Node>
<StgValue><ssdm name="add_ln1245_142"/></StgValue>
</operation>

<operation id="754" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:590 %tmp_147 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_142, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="755" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:591 %shl_ln737_139 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_147, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_139"/></StgValue>
</operation>

<operation id="756" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:592 %add_ln1245_143 = add i46 %shl_ln737_139, i46 %mul_ln1171_146

]]></Node>
<StgValue><ssdm name="add_ln1245_143"/></StgValue>
</operation>

<operation id="757" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="46" op_0_bw="28">
<![CDATA[
.split3:594 %sext_ln1171_147 = sext i28 %linear_proj_weight_V_54_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_147"/></StgValue>
</operation>

<operation id="758" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:595 %mul_ln1171_147 = mul i46 %sext_ln1171_147, i46 %sext_ln39_54

]]></Node>
<StgValue><ssdm name="mul_ln1171_147"/></StgValue>
</operation>

<operation id="759" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:596 %tmp_148 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_143, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="760" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="46" op_0_bw="28">
<![CDATA[
.split3:600 %sext_ln1171_148 = sext i28 %linear_proj_weight_V_55_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_148"/></StgValue>
</operation>

<operation id="761" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:601 %mul_ln1171_148 = mul i46 %sext_ln1171_148, i46 %sext_ln39_55

]]></Node>
<StgValue><ssdm name="mul_ln1171_148"/></StgValue>
</operation>

<operation id="762" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="46" op_0_bw="28">
<![CDATA[
.split3:606 %sext_ln1171_149 = sext i28 %linear_proj_weight_V_56_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_149"/></StgValue>
</operation>

<operation id="763" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:607 %mul_ln1171_149 = mul i46 %sext_ln1171_149, i46 %sext_ln39_56

]]></Node>
<StgValue><ssdm name="mul_ln1171_149"/></StgValue>
</operation>

<operation id="764" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="28" op_0_bw="9">
<![CDATA[
.split3:611 %linear_proj_weight_V_57_load = load i9 %linear_proj_weight_V_57_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_57_load"/></StgValue>
</operation>

<operation id="765" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="28" op_0_bw="9">
<![CDATA[
.split3:617 %linear_proj_weight_V_58_load = load i9 %linear_proj_weight_V_58_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_58_load"/></StgValue>
</operation>

<operation id="766" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="28" op_0_bw="9">
<![CDATA[
.split3:623 %linear_proj_weight_V_59_load = load i9 %linear_proj_weight_V_59_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_59_load"/></StgValue>
</operation>

<operation id="767" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="28" op_0_bw="9">
<![CDATA[
.split3:629 %linear_proj_weight_V_60_load = load i9 %linear_proj_weight_V_60_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_60_load"/></StgValue>
</operation>

<operation id="768" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="28" op_0_bw="9">
<![CDATA[
.split3:635 %linear_proj_weight_V_61_load = load i9 %linear_proj_weight_V_61_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_61_load"/></StgValue>
</operation>

<operation id="769" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="28" op_0_bw="9">
<![CDATA[
.split3:641 %linear_proj_weight_V_62_load = load i9 %linear_proj_weight_V_62_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_62_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="770" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="46" op_0_bw="28">
<![CDATA[
.split3:183 %sext_ln39_57 = sext i28 %out_nodes_features_skip_concat_bias_V_57_load

]]></Node>
<StgValue><ssdm name="sext_ln39_57"/></StgValue>
</operation>

<operation id="771" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="46" op_0_bw="28">
<![CDATA[
.split3:186 %sext_ln39_58 = sext i28 %out_nodes_features_skip_concat_bias_V_58_load

]]></Node>
<StgValue><ssdm name="sext_ln39_58"/></StgValue>
</operation>

<operation id="772" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="46" op_0_bw="28">
<![CDATA[
.split3:189 %sext_ln39_59 = sext i28 %out_nodes_features_skip_concat_bias_V_59_load

]]></Node>
<StgValue><ssdm name="sext_ln39_59"/></StgValue>
</operation>

<operation id="773" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="28" op_0_bw="8">
<![CDATA[
.split3:191 %out_nodes_features_skip_concat_bias_V_60_load = load i8 %out_nodes_features_skip_concat_bias_V_60_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_60_load"/></StgValue>
</operation>

<operation id="774" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="28" op_0_bw="8">
<![CDATA[
.split3:194 %out_nodes_features_skip_concat_bias_V_61_load = load i8 %out_nodes_features_skip_concat_bias_V_61_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_61_load"/></StgValue>
</operation>

<operation id="775" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="28" op_0_bw="8">
<![CDATA[
.split3:197 %out_nodes_features_skip_concat_bias_V_62_load = load i8 %out_nodes_features_skip_concat_bias_V_62_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_62_load"/></StgValue>
</operation>

<operation id="776" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:199 %out_nodes_features_skip_concat_bias_V_63_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_63, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_63_addr"/></StgValue>
</operation>

<operation id="777" st_id="23" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="28" op_0_bw="8">
<![CDATA[
.split3:200 %out_nodes_features_skip_concat_bias_V_63_load = load i8 %out_nodes_features_skip_concat_bias_V_63_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_63_load"/></StgValue>
</operation>

<operation id="778" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:267 %linear_proj_weight_V_63_addr = getelementptr i28 %linear_proj_weight_V_63, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_63_addr"/></StgValue>
</operation>

<operation id="779" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:597 %shl_ln737_140 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_148, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_140"/></StgValue>
</operation>

<operation id="780" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:598 %add_ln1245_144 = add i46 %shl_ln737_140, i46 %mul_ln1171_147

]]></Node>
<StgValue><ssdm name="add_ln1245_144"/></StgValue>
</operation>

<operation id="781" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:602 %tmp_149 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_144, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="782" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:603 %shl_ln737_141 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_149, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_141"/></StgValue>
</operation>

<operation id="783" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:604 %add_ln1245_145 = add i46 %shl_ln737_141, i46 %mul_ln1171_148

]]></Node>
<StgValue><ssdm name="add_ln1245_145"/></StgValue>
</operation>

<operation id="784" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:608 %tmp_150 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_145, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="785" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:609 %shl_ln737_142 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_150, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_142"/></StgValue>
</operation>

<operation id="786" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:610 %add_ln1245_146 = add i46 %shl_ln737_142, i46 %mul_ln1171_149

]]></Node>
<StgValue><ssdm name="add_ln1245_146"/></StgValue>
</operation>

<operation id="787" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="46" op_0_bw="28">
<![CDATA[
.split3:612 %sext_ln1171_150 = sext i28 %linear_proj_weight_V_57_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_150"/></StgValue>
</operation>

<operation id="788" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:613 %mul_ln1171_150 = mul i46 %sext_ln1171_150, i46 %sext_ln39_57

]]></Node>
<StgValue><ssdm name="mul_ln1171_150"/></StgValue>
</operation>

<operation id="789" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:614 %tmp_151 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_146, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="790" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="46" op_0_bw="28">
<![CDATA[
.split3:618 %sext_ln1171_151 = sext i28 %linear_proj_weight_V_58_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_151"/></StgValue>
</operation>

<operation id="791" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:619 %mul_ln1171_151 = mul i46 %sext_ln1171_151, i46 %sext_ln39_58

]]></Node>
<StgValue><ssdm name="mul_ln1171_151"/></StgValue>
</operation>

<operation id="792" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="46" op_0_bw="28">
<![CDATA[
.split3:624 %sext_ln1171_152 = sext i28 %linear_proj_weight_V_59_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_152"/></StgValue>
</operation>

<operation id="793" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:625 %mul_ln1171_152 = mul i46 %sext_ln1171_152, i46 %sext_ln39_59

]]></Node>
<StgValue><ssdm name="mul_ln1171_152"/></StgValue>
</operation>

<operation id="794" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="28" op_0_bw="9">
<![CDATA[
.split3:629 %linear_proj_weight_V_60_load = load i9 %linear_proj_weight_V_60_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_60_load"/></StgValue>
</operation>

<operation id="795" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="28" op_0_bw="9">
<![CDATA[
.split3:635 %linear_proj_weight_V_61_load = load i9 %linear_proj_weight_V_61_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_61_load"/></StgValue>
</operation>

<operation id="796" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="28" op_0_bw="9">
<![CDATA[
.split3:641 %linear_proj_weight_V_62_load = load i9 %linear_proj_weight_V_62_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_62_load"/></StgValue>
</operation>

<operation id="797" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="28" op_0_bw="9">
<![CDATA[
.split3:647 %linear_proj_weight_V_63_load = load i9 %linear_proj_weight_V_63_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_63_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="798" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="46" op_0_bw="28">
<![CDATA[
.split3:192 %sext_ln39_60 = sext i28 %out_nodes_features_skip_concat_bias_V_60_load

]]></Node>
<StgValue><ssdm name="sext_ln39_60"/></StgValue>
</operation>

<operation id="799" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="46" op_0_bw="28">
<![CDATA[
.split3:195 %sext_ln39_61 = sext i28 %out_nodes_features_skip_concat_bias_V_61_load

]]></Node>
<StgValue><ssdm name="sext_ln39_61"/></StgValue>
</operation>

<operation id="800" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="46" op_0_bw="28">
<![CDATA[
.split3:198 %sext_ln39_62 = sext i28 %out_nodes_features_skip_concat_bias_V_62_load

]]></Node>
<StgValue><ssdm name="sext_ln39_62"/></StgValue>
</operation>

<operation id="801" st_id="24" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="28" op_0_bw="8">
<![CDATA[
.split3:200 %out_nodes_features_skip_concat_bias_V_63_load = load i8 %out_nodes_features_skip_concat_bias_V_63_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_63_load"/></StgValue>
</operation>

<operation id="802" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:615 %shl_ln737_143 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_151, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_143"/></StgValue>
</operation>

<operation id="803" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:616 %add_ln1245_147 = add i46 %shl_ln737_143, i46 %mul_ln1171_150

]]></Node>
<StgValue><ssdm name="add_ln1245_147"/></StgValue>
</operation>

<operation id="804" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:620 %tmp_152 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_147, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="805" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:621 %shl_ln737_144 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_152, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_144"/></StgValue>
</operation>

<operation id="806" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:622 %add_ln1245_148 = add i46 %shl_ln737_144, i46 %mul_ln1171_151

]]></Node>
<StgValue><ssdm name="add_ln1245_148"/></StgValue>
</operation>

<operation id="807" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:626 %tmp_153 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_148, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="808" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:627 %shl_ln737_145 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_153, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_145"/></StgValue>
</operation>

<operation id="809" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:628 %add_ln1245_149 = add i46 %shl_ln737_145, i46 %mul_ln1171_152

]]></Node>
<StgValue><ssdm name="add_ln1245_149"/></StgValue>
</operation>

<operation id="810" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="46" op_0_bw="28">
<![CDATA[
.split3:630 %sext_ln1171_153 = sext i28 %linear_proj_weight_V_60_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_153"/></StgValue>
</operation>

<operation id="811" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:631 %mul_ln1171_153 = mul i46 %sext_ln1171_153, i46 %sext_ln39_60

]]></Node>
<StgValue><ssdm name="mul_ln1171_153"/></StgValue>
</operation>

<operation id="812" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:632 %tmp_154 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_149, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="813" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="46" op_0_bw="28">
<![CDATA[
.split3:636 %sext_ln1171_154 = sext i28 %linear_proj_weight_V_61_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_154"/></StgValue>
</operation>

<operation id="814" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:637 %mul_ln1171_154 = mul i46 %sext_ln1171_154, i46 %sext_ln39_61

]]></Node>
<StgValue><ssdm name="mul_ln1171_154"/></StgValue>
</operation>

<operation id="815" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="46" op_0_bw="28">
<![CDATA[
.split3:642 %sext_ln1171_155 = sext i28 %linear_proj_weight_V_62_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_155"/></StgValue>
</operation>

<operation id="816" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:643 %mul_ln1171_155 = mul i46 %sext_ln1171_155, i46 %sext_ln39_62

]]></Node>
<StgValue><ssdm name="mul_ln1171_155"/></StgValue>
</operation>

<operation id="817" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="28" op_0_bw="9">
<![CDATA[
.split3:647 %linear_proj_weight_V_63_load = load i9 %linear_proj_weight_V_63_addr

]]></Node>
<StgValue><ssdm name="linear_proj_weight_V_63_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="818" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="46" op_0_bw="28">
<![CDATA[
.split3:201 %sext_ln39_63 = sext i28 %out_nodes_features_skip_concat_bias_V_63_load

]]></Node>
<StgValue><ssdm name="sext_ln39_63"/></StgValue>
</operation>

<operation id="819" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:633 %shl_ln737_146 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_154, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_146"/></StgValue>
</operation>

<operation id="820" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:634 %add_ln1245_150 = add i46 %shl_ln737_146, i46 %mul_ln1171_153

]]></Node>
<StgValue><ssdm name="add_ln1245_150"/></StgValue>
</operation>

<operation id="821" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:638 %tmp_155 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_150, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="822" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:639 %shl_ln737_147 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_155, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_147"/></StgValue>
</operation>

<operation id="823" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:640 %add_ln1245_151 = add i46 %shl_ln737_147, i46 %mul_ln1171_154

]]></Node>
<StgValue><ssdm name="add_ln1245_151"/></StgValue>
</operation>

<operation id="824" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:644 %tmp_156 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_151, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="825" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:645 %shl_ln737_148 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_156, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_148"/></StgValue>
</operation>

<operation id="826" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:646 %add_ln1245_152 = add i46 %shl_ln737_148, i46 %mul_ln1171_155

]]></Node>
<StgValue><ssdm name="add_ln1245_152"/></StgValue>
</operation>

<operation id="827" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="46" op_0_bw="28">
<![CDATA[
.split3:648 %sext_ln1171_156 = sext i28 %linear_proj_weight_V_63_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_156"/></StgValue>
</operation>

<operation id="828" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:649 %mul_ln1171_156 = mul i46 %sext_ln1171_156, i46 %sext_ln39_63

]]></Node>
<StgValue><ssdm name="mul_ln1171_156"/></StgValue>
</operation>

<operation id="829" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:650 %tmp_157 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_152, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="886" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln48 = ret

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="830" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_1_VITIS_LOOP_40_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="831" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split3:202 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="832" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:271 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="833" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:651 %shl_ln737_149 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_157, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_149"/></StgValue>
</operation>

<operation id="834" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:652 %add_ln1245_153 = add i46 %shl_ln737_149, i46 %mul_ln1171_156

]]></Node>
<StgValue><ssdm name="add_ln1245_153"/></StgValue>
</operation>

<operation id="835" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:653 %trunc_ln717_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_153, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="836" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
.split3:655 %tmp_18 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln39_3, i2 %div_udiv

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="837" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="34">
<![CDATA[
.split3:656 %zext_ln45 = zext i34 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="838" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:657 %nodes_features_proj_V_0_addr = getelementptr i28 %nodes_features_proj_V_0, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_0_addr"/></StgValue>
</operation>

<operation id="839" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:658 %nodes_features_proj_V_1_addr = getelementptr i28 %nodes_features_proj_V_1, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_1_addr"/></StgValue>
</operation>

<operation id="840" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:659 %nodes_features_proj_V_10_addr = getelementptr i28 %nodes_features_proj_V_10, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_10_addr"/></StgValue>
</operation>

<operation id="841" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:660 %nodes_features_proj_V_11_addr = getelementptr i28 %nodes_features_proj_V_11, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_11_addr"/></StgValue>
</operation>

<operation id="842" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:661 %nodes_features_proj_V_12_addr = getelementptr i28 %nodes_features_proj_V_12, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_12_addr"/></StgValue>
</operation>

<operation id="843" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:662 %nodes_features_proj_V_13_addr = getelementptr i28 %nodes_features_proj_V_13, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_13_addr"/></StgValue>
</operation>

<operation id="844" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:663 %nodes_features_proj_V_14_addr = getelementptr i28 %nodes_features_proj_V_14, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_14_addr"/></StgValue>
</operation>

<operation id="845" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:664 %nodes_features_proj_V_15_addr = getelementptr i28 %nodes_features_proj_V_15, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_15_addr"/></StgValue>
</operation>

<operation id="846" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:665 %nodes_features_proj_V_2_addr = getelementptr i28 %nodes_features_proj_V_2, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_2_addr"/></StgValue>
</operation>

<operation id="847" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:666 %nodes_features_proj_V_3_addr = getelementptr i28 %nodes_features_proj_V_3, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_3_addr"/></StgValue>
</operation>

<operation id="848" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:667 %nodes_features_proj_V_4_addr = getelementptr i28 %nodes_features_proj_V_4, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_4_addr"/></StgValue>
</operation>

<operation id="849" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:668 %nodes_features_proj_V_5_addr = getelementptr i28 %nodes_features_proj_V_5, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_5_addr"/></StgValue>
</operation>

<operation id="850" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:669 %nodes_features_proj_V_6_addr = getelementptr i28 %nodes_features_proj_V_6, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_6_addr"/></StgValue>
</operation>

<operation id="851" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:670 %nodes_features_proj_V_7_addr = getelementptr i28 %nodes_features_proj_V_7, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_7_addr"/></StgValue>
</operation>

<operation id="852" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:671 %nodes_features_proj_V_8_addr = getelementptr i28 %nodes_features_proj_V_8, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_8_addr"/></StgValue>
</operation>

<operation id="853" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:672 %nodes_features_proj_V_9_addr = getelementptr i28 %nodes_features_proj_V_9, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_9_addr"/></StgValue>
</operation>

<operation id="854" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch14:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="855" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="856" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch13:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="857" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="858" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch12:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="859" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="860" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch11:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="861" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="862" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch10:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="863" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="864" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch9:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="865" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="866" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch8:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="867" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="868" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch7:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="869" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="870" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch6:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="871" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="872" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch5:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="873" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="874" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch4:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="875" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="876" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch3:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="877" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="878" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch2:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="879" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="880" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch1:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="881" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="882" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch0:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="883" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="884" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
branch15:0 %store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="885" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln45 = br void %.split8340

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
