<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\projects\I2C_PWM\gowin_project\i2c_pwm\impl\gwsynthesis\i2c_pwm.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\projects\I2C_PWM\gowin_project\i2c_pwm\src\i2c_pwm.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN32C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jul 16 20:29:21 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2596</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1256</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>25.000</td>
<td>40.000
<td>0.000</td>
<td>12.500</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>40.000(MHz)</td>
<td>52.901(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.097</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/bridge_txData_value_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>18.503</td>
</tr>
<tr>
<td>2</td>
<td>6.556</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_rxAckEnable_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>18.044</td>
</tr>
<tr>
<td>3</td>
<td>6.581</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>18.019</td>
</tr>
<tr>
<td>4</td>
<td>6.882</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>17.718</td>
</tr>
<tr>
<td>5</td>
<td>6.882</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>17.718</td>
</tr>
<tr>
<td>6</td>
<td>7.526</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>17.074</td>
</tr>
<tr>
<td>7</td>
<td>7.754</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_7_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>16.846</td>
</tr>
<tr>
<td>8</td>
<td>7.920</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/bridge_txData_value_7_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>16.680</td>
</tr>
<tr>
<td>9</td>
<td>8.278</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>16.322</td>
</tr>
<tr>
<td>10</td>
<td>8.415</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_7_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>16.185</td>
</tr>
<tr>
<td>11</td>
<td>8.415</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_enable_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>16.185</td>
</tr>
<tr>
<td>12</td>
<td>8.475</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>16.125</td>
</tr>
<tr>
<td>13</td>
<td>8.569</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_txDataEnable_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>16.031</td>
</tr>
<tr>
<td>14</td>
<td>8.573</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_7_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>16.027</td>
</tr>
<tr>
<td>15</td>
<td>8.594</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/bridge_txAck_value_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>16.006</td>
</tr>
<tr>
<td>16</td>
<td>8.594</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/bridge_txData_value_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>16.006</td>
</tr>
<tr>
<td>17</td>
<td>8.723</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>15.877</td>
</tr>
<tr>
<td>18</td>
<td>8.734</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/bridge_txData_value_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>15.866</td>
</tr>
<tr>
<td>19</td>
<td>8.764</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>15.836</td>
</tr>
<tr>
<td>20</td>
<td>8.799</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>15.801</td>
</tr>
<tr>
<td>21</td>
<td>8.811</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/bridge_txData_value_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>15.789</td>
</tr>
<tr>
<td>22</td>
<td>8.886</td>
<td>mytop/pwm_1/ctrl_fsm_stateReg_1_s0/Q</td>
<td>mytop/i2c_apb/bridge_txData_valid_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>15.714</td>
</tr>
<tr>
<td>23</td>
<td>8.935</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>15.665</td>
</tr>
<tr>
<td>24</td>
<td>9.036</td>
<td>mytop/pwm_1/ctrl_fsm_stateReg_1_s0/Q</td>
<td>mytop/i2c_apb/bridge_txData_enable_s1/CE</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>15.921</td>
</tr>
<tr>
<td>25</td>
<td>9.054</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>15.546</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.571</td>
<td>mytop/i2c_apb/i2cCtrl/_zz_filter_sampler_sdaSamples_1_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/_zz_filter_sampler_sdaSamples_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>2</td>
<td>0.573</td>
<td>mytop/pwm_1/pwm_area_period_0_s0/Q</td>
<td>mytop/pwm_1/pwm_area_period_buf_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>3</td>
<td>0.577</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_9_s0/Q</td>
<td>mytop/pwm_1/pwm_area_ccrs_7_9_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>4</td>
<td>0.577</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_9_s0/Q</td>
<td>mytop/pwm_1/pwm_area_ccrs_5_9_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>5</td>
<td>0.578</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_1_s0/Q</td>
<td>mytop/pwm_1/pwm_area_ccrs_0_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>6</td>
<td>0.606</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_13_s0/Q</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_13_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>7</td>
<td>0.608</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_3_s0/Q</td>
<td>mytop/pwm_1/pwm_area_ccrs_6_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.608</td>
</tr>
<tr>
<td>8</td>
<td>0.613</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_13_s0/Q</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_0_13_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_2_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>mytop/pwm_1/pre_divicder_counter_4_s0/Q</td>
<td>mytop/pwm_1/pre_divicder_counter_4_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1/Q</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_0_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_1_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_10_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_10_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_0_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_1_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_8_s0/Q</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_8_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_flag_s4/Q</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_flag_s4/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_0_s0/Q</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>mytop/pwm_1/pwm_area_counter_13_s0/Q</td>
<td>mytop/pwm_1/pwm_area_counter_13_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>mytop/pwm_1/pre_divicder_counter_3_s0/Q</td>
<td>mytop/pwm_1/pre_divicder_counter_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_0_s1/Q</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_0_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>mytop/pwm_1/pwm_area_counter_5_s0/Q</td>
<td>mytop/pwm_1/pwm_area_counter_5_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.711</td>
<td>mytop/i2c_apb/bridge_addressFilter_state_1_s5/Q</td>
<td>mytop/i2c_apb/bridge_addressFilter_state_1_s5/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/config_reg_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/config_reg_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/config_reg_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/config_reg_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/pwm_area_counter_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/pwm_area_ccrs_0_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/pwm_area_ccrs_4_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_26_s0</td>
</tr>
<tr>
<td>9</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_27_s0</td>
</tr>
<tr>
<td>10</td>
<td>10.943</td>
<td>12.193</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>mytop/pwm_1/pwm_area_ccrs_4_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_txData_value_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>9.601</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s16/I0</td>
</tr>
<tr>
<td>10.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s16/F</td>
</tr>
<tr>
<td>12.043</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s5/I3</td>
</tr>
<tr>
<td>13.142</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s5/F</td>
</tr>
<tr>
<td>13.947</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s0/I3</td>
</tr>
<tr>
<td>14.979</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s0/F</td>
</tr>
<tr>
<td>16.438</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s/I1</td>
</tr>
<tr>
<td>17.260</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s/F</td>
</tr>
<tr>
<td>19.531</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_txData_value_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>mytop/i2c_apb/bridge_txData_value_1_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>mytop/i2c_apb/bridge_txData_value_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.973, 32.281%; route: 12.072, 65.242%; tC2Q: 0.458, 2.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_rxAckEnable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>9.601</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s16/I0</td>
</tr>
<tr>
<td>10.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s16/F</td>
</tr>
<tr>
<td>12.043</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s5/I3</td>
</tr>
<tr>
<td>13.142</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s5/F</td>
</tr>
<tr>
<td>13.947</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s0/I3</td>
</tr>
<tr>
<td>14.979</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s0/F</td>
</tr>
<tr>
<td>16.438</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s/I1</td>
</tr>
<tr>
<td>17.260</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s/F</td>
</tr>
<tr>
<td>19.072</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_interruptCtrl_rxAckEnable_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_rxAckEnable_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_rxAckEnable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.973, 33.103%; route: 11.612, 64.357%; tC2Q: 0.458, 2.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>9.601</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s16/I0</td>
</tr>
<tr>
<td>10.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s16/F</td>
</tr>
<tr>
<td>12.043</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s5/I3</td>
</tr>
<tr>
<td>13.142</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s5/F</td>
</tr>
<tr>
<td>13.947</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s0/I3</td>
</tr>
<tr>
<td>14.979</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s0/F</td>
</tr>
<tr>
<td>16.438</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s/I1</td>
</tr>
<tr>
<td>17.260</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s/F</td>
</tr>
<tr>
<td>19.047</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_timeout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_1_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.973, 33.149%; route: 11.587, 64.307%; tC2Q: 0.458, 2.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>9.601</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s16/I0</td>
</tr>
<tr>
<td>10.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s16/F</td>
</tr>
<tr>
<td>12.043</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s5/I3</td>
</tr>
<tr>
<td>13.142</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s5/F</td>
</tr>
<tr>
<td>13.947</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s0/I3</td>
</tr>
<tr>
<td>14.979</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s0/F</td>
</tr>
<tr>
<td>16.438</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s/I1</td>
</tr>
<tr>
<td>17.260</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s/F</td>
</tr>
<tr>
<td>18.746</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_tsuData_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_1_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[0][B]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.973, 33.711%; route: 11.287, 63.702%; tC2Q: 0.458, 2.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>9.601</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s16/I0</td>
</tr>
<tr>
<td>10.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s16/F</td>
</tr>
<tr>
<td>12.043</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s5/I3</td>
</tr>
<tr>
<td>13.142</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s5/F</td>
</tr>
<tr>
<td>13.947</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s0/I3</td>
</tr>
<tr>
<td>14.979</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s0/F</td>
</tr>
<tr>
<td>16.438</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s/I1</td>
</tr>
<tr>
<td>17.260</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s/F</td>
</tr>
<tr>
<td>18.746</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_samplingClockDivider_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_1_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.973, 33.711%; route: 11.287, 63.702%; tC2Q: 0.458, 2.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>9.601</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s16/I0</td>
</tr>
<tr>
<td>10.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s16/F</td>
</tr>
<tr>
<td>12.043</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s5/I3</td>
</tr>
<tr>
<td>13.142</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s5/F</td>
</tr>
<tr>
<td>13.947</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s0/I3</td>
</tr>
<tr>
<td>14.979</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s0/F</td>
</tr>
<tr>
<td>16.438</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_1_s/I1</td>
</tr>
<tr>
<td>17.260</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_1_s/F</td>
</tr>
<tr>
<td>18.103</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_addressFilter_addresses_0_value_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_1_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.973, 34.982%; route: 10.643, 62.333%; tC2Q: 0.458, 2.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>8.968</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s10/I0</td>
</tr>
<tr>
<td>9.594</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s10/F</td>
</tr>
<tr>
<td>10.883</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s3/I3</td>
</tr>
<tr>
<td>11.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s3/F</td>
</tr>
<tr>
<td>12.719</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/I2</td>
</tr>
<tr>
<td>13.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/F</td>
</tr>
<tr>
<td>14.804</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s/I0</td>
</tr>
<tr>
<td>15.903</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s/F</td>
</tr>
<tr>
<td>17.874</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_timeout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_7_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.581, 33.130%; route: 10.807, 64.150%; tC2Q: 0.458, 2.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_txData_value_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>8.968</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s10/I0</td>
</tr>
<tr>
<td>9.594</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s10/F</td>
</tr>
<tr>
<td>10.883</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s3/I3</td>
</tr>
<tr>
<td>11.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s3/F</td>
</tr>
<tr>
<td>12.719</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/I2</td>
</tr>
<tr>
<td>13.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/F</td>
</tr>
<tr>
<td>14.804</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s/I0</td>
</tr>
<tr>
<td>15.903</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s/F</td>
</tr>
<tr>
<td>17.708</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_txData_value_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>mytop/i2c_apb/bridge_txData_value_7_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>mytop/i2c_apb/bridge_txData_value_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.581, 33.460%; route: 10.640, 63.792%; tC2Q: 0.458, 2.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.654</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[3][B]</td>
<td>mytop/pwm_1/pwm_area_ccrs_1_15_s4/I1</td>
</tr>
<tr>
<td>3.686</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C7[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_ccrs_1_15_s4/F</td>
</tr>
<tr>
<td>6.162</td>
<td>2.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_15_s3/I1</td>
</tr>
<tr>
<td>7.194</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_15_s3/F</td>
</tr>
<tr>
<td>9.182</td>
<td>1.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s10/I1</td>
</tr>
<tr>
<td>10.208</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s10/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s3/I2</td>
</tr>
<tr>
<td>11.659</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s3/F</td>
</tr>
<tr>
<td>11.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s0/I1</td>
</tr>
<tr>
<td>12.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s0/F</td>
</tr>
<tr>
<td>14.320</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s/I1</td>
</tr>
<tr>
<td>15.419</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s/F</td>
</tr>
<tr>
<td>17.350</td>
<td>1.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_tsuData_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_2_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.253, 38.310%; route: 9.611, 58.882%; tC2Q: 0.458, 2.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>8.968</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s10/I0</td>
</tr>
<tr>
<td>9.594</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s10/F</td>
</tr>
<tr>
<td>10.883</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s3/I3</td>
</tr>
<tr>
<td>11.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s3/F</td>
</tr>
<tr>
<td>12.719</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/I2</td>
</tr>
<tr>
<td>13.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/F</td>
</tr>
<tr>
<td>14.804</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s/I0</td>
</tr>
<tr>
<td>15.903</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s/F</td>
</tr>
<tr>
<td>17.213</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_addressFilter_addresses_0_value_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_7_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.581, 34.483%; route: 10.146, 62.685%; tC2Q: 0.458, 2.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_enable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>8.968</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s10/I0</td>
</tr>
<tr>
<td>9.594</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s10/F</td>
</tr>
<tr>
<td>10.883</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s3/I3</td>
</tr>
<tr>
<td>11.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s3/F</td>
</tr>
<tr>
<td>12.719</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/I2</td>
</tr>
<tr>
<td>13.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/F</td>
</tr>
<tr>
<td>14.804</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s/I0</td>
</tr>
<tr>
<td>15.903</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s/F</td>
</tr>
<tr>
<td>17.213</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_interruptCtrl_drop_enable_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_enable_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_enable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.581, 34.483%; route: 10.146, 62.685%; tC2Q: 0.458, 2.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>8.632</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/I0</td>
</tr>
<tr>
<td>9.664</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s4/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/I2</td>
</tr>
<tr>
<td>12.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/F</td>
</tr>
<tr>
<td>13.860</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s/I0</td>
</tr>
<tr>
<td>14.892</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s/F</td>
</tr>
<tr>
<td>17.153</td>
<td>2.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_timeout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_0_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.326, 39.232%; route: 9.340, 57.926%; tC2Q: 0.458, 2.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_txDataEnable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.654</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[3][B]</td>
<td>mytop/pwm_1/pwm_area_ccrs_1_15_s4/I1</td>
</tr>
<tr>
<td>3.686</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C7[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_ccrs_1_15_s4/F</td>
</tr>
<tr>
<td>6.162</td>
<td>2.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_15_s3/I1</td>
</tr>
<tr>
<td>7.194</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_15_s3/F</td>
</tr>
<tr>
<td>9.182</td>
<td>1.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s10/I1</td>
</tr>
<tr>
<td>10.208</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s10/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s3/I2</td>
</tr>
<tr>
<td>11.659</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s3/F</td>
</tr>
<tr>
<td>11.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s0/I1</td>
</tr>
<tr>
<td>12.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s0/F</td>
</tr>
<tr>
<td>14.320</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s/I1</td>
</tr>
<tr>
<td>15.419</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s/F</td>
</tr>
<tr>
<td>17.059</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_interruptCtrl_txDataEnable_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_txDataEnable_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_txDataEnable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.253, 39.006%; route: 9.319, 58.135%; tC2Q: 0.458, 2.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>8.968</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s10/I0</td>
</tr>
<tr>
<td>9.594</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s10/F</td>
</tr>
<tr>
<td>10.883</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s3/I3</td>
</tr>
<tr>
<td>11.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s3/F</td>
</tr>
<tr>
<td>12.719</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/I2</td>
</tr>
<tr>
<td>13.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s0/F</td>
</tr>
<tr>
<td>14.804</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_7_s/I0</td>
</tr>
<tr>
<td>15.903</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_7_s/F</td>
</tr>
<tr>
<td>17.055</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_samplingClockDivider_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_7_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.581, 34.823%; route: 9.987, 62.317%; tC2Q: 0.458, 2.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_txAck_value_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>8.632</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/I0</td>
</tr>
<tr>
<td>9.664</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s4/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/I2</td>
</tr>
<tr>
<td>12.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/F</td>
</tr>
<tr>
<td>13.860</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s/I0</td>
</tr>
<tr>
<td>14.892</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s/F</td>
</tr>
<tr>
<td>17.034</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_txAck_value_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>mytop/i2c_apb/bridge_txAck_value_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>mytop/i2c_apb/bridge_txAck_value_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.326, 39.522%; route: 9.222, 57.615%; tC2Q: 0.458, 2.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_txData_value_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>8.632</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/I0</td>
</tr>
<tr>
<td>9.664</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s4/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/I2</td>
</tr>
<tr>
<td>12.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/F</td>
</tr>
<tr>
<td>13.860</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s/I0</td>
</tr>
<tr>
<td>14.892</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s/F</td>
</tr>
<tr>
<td>17.034</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_txData_value_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>mytop/i2c_apb/bridge_txData_value_0_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>mytop/i2c_apb/bridge_txData_value_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.326, 39.522%; route: 9.222, 57.615%; tC2Q: 0.458, 2.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.654</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[3][B]</td>
<td>mytop/pwm_1/pwm_area_ccrs_1_15_s4/I1</td>
</tr>
<tr>
<td>3.686</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C7[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_ccrs_1_15_s4/F</td>
</tr>
<tr>
<td>6.162</td>
<td>2.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_15_s3/I1</td>
</tr>
<tr>
<td>7.194</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_15_s3/F</td>
</tr>
<tr>
<td>9.182</td>
<td>1.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s10/I1</td>
</tr>
<tr>
<td>10.208</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s10/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s3/I2</td>
</tr>
<tr>
<td>11.659</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s3/F</td>
</tr>
<tr>
<td>11.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s0/I1</td>
</tr>
<tr>
<td>12.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s0/F</td>
</tr>
<tr>
<td>14.320</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s/I1</td>
</tr>
<tr>
<td>15.419</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s/F</td>
</tr>
<tr>
<td>16.905</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_timeout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_2_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>mytop/i2c_apb/_zz_io_config_timeout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.253, 39.384%; route: 9.166, 57.729%; tC2Q: 0.458, 2.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_txData_value_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.654</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[3][B]</td>
<td>mytop/pwm_1/pwm_area_ccrs_1_15_s4/I1</td>
</tr>
<tr>
<td>3.686</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C7[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_ccrs_1_15_s4/F</td>
</tr>
<tr>
<td>6.162</td>
<td>2.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_15_s3/I1</td>
</tr>
<tr>
<td>7.194</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_15_s3/F</td>
</tr>
<tr>
<td>9.182</td>
<td>1.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s10/I1</td>
</tr>
<tr>
<td>10.208</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s10/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s3/I2</td>
</tr>
<tr>
<td>11.659</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s3/F</td>
</tr>
<tr>
<td>11.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s0/I1</td>
</tr>
<tr>
<td>12.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s0/F</td>
</tr>
<tr>
<td>14.320</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s/I1</td>
</tr>
<tr>
<td>15.419</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s/F</td>
</tr>
<tr>
<td>16.894</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_txData_value_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>mytop/i2c_apb/bridge_txData_value_2_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>mytop/i2c_apb/bridge_txData_value_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.253, 39.411%; route: 9.155, 57.700%; tC2Q: 0.458, 2.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>8.632</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/I0</td>
</tr>
<tr>
<td>9.664</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s4/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/I2</td>
</tr>
<tr>
<td>12.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/F</td>
</tr>
<tr>
<td>13.860</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s/I0</td>
</tr>
<tr>
<td>14.892</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s/F</td>
</tr>
<tr>
<td>16.864</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_addressFilter_addresses_0_value_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_0_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.326, 39.948%; route: 9.051, 57.158%; tC2Q: 0.458, 2.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>8.632</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/I0</td>
</tr>
<tr>
<td>9.664</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s4/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/I2</td>
</tr>
<tr>
<td>12.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/F</td>
</tr>
<tr>
<td>13.860</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s/I0</td>
</tr>
<tr>
<td>14.892</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s/F</td>
</tr>
<tr>
<td>16.829</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_tsuData_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_0_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>mytop/i2c_apb/_zz_io_config_tsuData_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.326, 40.035%; route: 9.017, 57.065%; tC2Q: 0.458, 2.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_txData_value_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>8.649</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s13/I0</td>
</tr>
<tr>
<td>9.275</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s13/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s5/I3</td>
</tr>
<tr>
<td>9.906</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s5/F</td>
</tr>
<tr>
<td>10.325</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s1/I1</td>
</tr>
<tr>
<td>11.424</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s1/F</td>
</tr>
<tr>
<td>13.367</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_3_s/I1</td>
</tr>
<tr>
<td>14.189</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_3_s/F</td>
</tr>
<tr>
<td>16.817</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_txData_value_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>mytop/i2c_apb/bridge_txData_value_3_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>mytop/i2c_apb/bridge_txData_value_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.370, 34.011%; route: 9.960, 63.086%; tC2Q: 0.458, 2.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_fsm_stateReg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_txData_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>mytop/pwm_1/ctrl_fsm_stateReg_1_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R10C11[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_stateReg_1_s0/Q</td>
</tr>
<tr>
<td>2.355</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C13[3][B]</td>
<td>mytop/pwm_1/n2180_s11/I0</td>
</tr>
<tr>
<td>3.454</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C13[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n2180_s11/F</td>
</tr>
<tr>
<td>5.402</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>mytop/pwm_1/n3384_s1/I1</td>
</tr>
<tr>
<td>6.434</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n3384_s1/F</td>
</tr>
<tr>
<td>8.728</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>mytop/i2c_apb/n943_s10/I3</td>
</tr>
<tr>
<td>9.760</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/n943_s10/F</td>
</tr>
<tr>
<td>10.584</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>mytop/i2c_apb/n943_s15/I3</td>
</tr>
<tr>
<td>11.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/n943_s15/F</td>
</tr>
<tr>
<td>13.009</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[3][B]</td>
<td>mytop/i2c_apb/n943_s0/I3</td>
</tr>
<tr>
<td>14.041</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R7C4[3][B]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/n943_s0/F</td>
</tr>
<tr>
<td>14.884</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>mytop/i2c_apb/bridge_txData_repeat_s3/I2</td>
</tr>
<tr>
<td>15.916</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/bridge_txData_repeat_s3/F</td>
</tr>
<tr>
<td>16.742</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_txData_valid_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>mytop/i2c_apb/bridge_txData_valid_s1/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>mytop/i2c_apb/bridge_txData_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.326, 40.257%; route: 8.930, 56.827%; tC2Q: 0.458, 2.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>mytop/pwm_1/config_reg_14_s6/I2</td>
</tr>
<tr>
<td>3.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s6/F</td>
</tr>
<tr>
<td>6.052</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>mytop/pwm_1/config_reg_14_s3/I1</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/config_reg_14_s3/F</td>
</tr>
<tr>
<td>8.632</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/I0</td>
</tr>
<tr>
<td>9.664</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s11/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s4/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/I2</td>
</tr>
<tr>
<td>12.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s0/F</td>
</tr>
<tr>
<td>13.860</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_0_s/I0</td>
</tr>
<tr>
<td>14.892</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_0_s/F</td>
</tr>
<tr>
<td>16.693</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/_zz_io_config_samplingClockDivider_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_0_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>mytop/i2c_apb/_zz_io_config_samplingClockDivider_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.326, 40.383%; route: 8.881, 56.691%; tC2Q: 0.458, 2.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_fsm_stateReg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_txData_enable_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>mytop/pwm_1/ctrl_fsm_stateReg_1_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R10C11[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_stateReg_1_s0/Q</td>
</tr>
<tr>
<td>2.355</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C13[3][B]</td>
<td>mytop/pwm_1/n2180_s11/I0</td>
</tr>
<tr>
<td>3.454</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C13[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n2180_s11/F</td>
</tr>
<tr>
<td>5.402</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>mytop/pwm_1/n3384_s1/I1</td>
</tr>
<tr>
<td>6.434</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n3384_s1/F</td>
</tr>
<tr>
<td>8.728</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>mytop/i2c_apb/n943_s10/I3</td>
</tr>
<tr>
<td>9.760</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/n943_s10/F</td>
</tr>
<tr>
<td>10.584</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>mytop/i2c_apb/n943_s15/I3</td>
</tr>
<tr>
<td>11.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/n943_s15/F</td>
</tr>
<tr>
<td>13.009</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[3][B]</td>
<td>mytop/i2c_apb/n943_s0/I3</td>
</tr>
<tr>
<td>14.041</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R7C4[3][B]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/n943_s0/F</td>
</tr>
<tr>
<td>15.219</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>mytop/i2c_apb/bridge_txData_enable_s6/I0</td>
</tr>
<tr>
<td>16.245</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/bridge_txData_enable_s6/F</td>
</tr>
<tr>
<td>16.949</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_txData_enable_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>mytop/i2c_apb/bridge_txData_enable_s1/CLK</td>
</tr>
<tr>
<td>25.985</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>mytop/i2c_apb/bridge_txData_enable_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.320, 39.696%; route: 9.143, 57.426%; tC2Q: 0.458, 2.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>mytop/pwm_1/ctrl_reg_choose_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_reg_choose_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.654</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[3][B]</td>
<td>mytop/pwm_1/pwm_area_ccrs_1_15_s4/I1</td>
</tr>
<tr>
<td>3.686</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C7[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_ccrs_1_15_s4/F</td>
</tr>
<tr>
<td>6.162</td>
<td>2.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_15_s3/I1</td>
</tr>
<tr>
<td>7.194</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_15_s3/F</td>
</tr>
<tr>
<td>9.182</td>
<td>1.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s10/I1</td>
</tr>
<tr>
<td>10.208</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s10/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s3/I2</td>
</tr>
<tr>
<td>11.659</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s3/F</td>
</tr>
<tr>
<td>11.664</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s0/I1</td>
</tr>
<tr>
<td>12.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s0/F</td>
</tr>
<tr>
<td>14.320</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>mytop/pwm_1/pwm_1_apb_PWDATA_2_s/I1</td>
</tr>
<tr>
<td>15.419</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/pwm_1_apb_PWDATA_2_s/F</td>
</tr>
<tr>
<td>16.574</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_addressFilter_addresses_0_value_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>26.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_2_s0/CLK</td>
</tr>
<tr>
<td>25.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_addresses_0_value_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.253, 40.222%; route: 8.835, 56.830%; tC2Q: 0.458, 2.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/_zz_filter_sampler_sdaSamples_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/_zz_filter_sampler_sdaSamples_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>mytop/i2c_apb/i2cCtrl/_zz_filter_sampler_sdaSamples_1_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/_zz_filter_sampler_sdaSamples_1_s0/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/_zz_filter_sampler_sdaSamples_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>mytop/i2c_apb/i2cCtrl/_zz_filter_sampler_sdaSamples_2_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>mytop/i2c_apb/i2cCtrl/_zz_filter_sampler_sdaSamples_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/pwm_area_period_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pwm_area_period_buf_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][B]</td>
<td>mytop/pwm_1/pwm_area_period_0_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C10[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_period_0_s0/Q</td>
</tr>
<tr>
<td>1.327</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_period_buf_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>mytop/pwm_1/pwm_area_period_buf_0_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>mytop/pwm_1/pwm_area_period_buf_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pwm_area_ccrs_7_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_9_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_master_write_reg_temp_9_s0/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_ccrs_7_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>mytop/pwm_1/pwm_area_ccrs_7_9_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>mytop/pwm_1/pwm_area_ccrs_7_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.211%; tC2Q: 0.333, 57.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pwm_area_ccrs_5_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_9_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_master_write_reg_temp_9_s0/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_ccrs_5_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>mytop/pwm_1/pwm_area_ccrs_5_9_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>mytop/pwm_1/pwm_area_ccrs_5_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.211%; tC2Q: 0.333, 57.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pwm_area_ccrs_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_1_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_master_write_reg_temp_1_s0/Q</td>
</tr>
<tr>
<td>1.331</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_ccrs_0_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>mytop/pwm_1/pwm_area_ccrs_0_1_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>mytop/pwm_1/pwm_area_ccrs_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.329%; tC2Q: 0.333, 57.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_13_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R5C7[2][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_master_write_reg_temp_13_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_13_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.954%; tC2Q: 0.333, 55.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pwm_area_ccrs_6_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_3_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_master_write_reg_temp_3_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_ccrs_6_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>mytop/pwm_1/pwm_area_ccrs_6_3_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>mytop/pwm_1/pwm_area_ccrs_6_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 45.187%; tC2Q: 0.333, 54.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_0_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>mytop/pwm_1/ctrl_fsm_master_write_reg_temp_13_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R5C7[2][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/ctrl_fsm_master_write_reg_temp_13_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_timeout_area_cnt_max_0_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_0_13_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>mytop/pwm_1/pwm_area_timeout_area_cnt_max_0_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.280, 45.628%; tC2Q: 0.333, 54.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n237_s0/I1</td>
</tr>
<tr>
<td>1.461</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n237_s0/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/filter_timer_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n179_s0/I1</td>
</tr>
<tr>
<td>1.461</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n179_s0/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/filter_timer_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/pre_divicder_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pre_divicder_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>mytop/pwm_1/pre_divicder_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C19[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pre_divicder_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>mytop/pwm_1/n1439_s1/I2</td>
</tr>
<tr>
<td>1.461</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n1439_s1/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pre_divicder_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>mytop/pwm_1/pre_divicder_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>mytop/pwm_1/pre_divicder_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n201_s0/I1</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n201_s0/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n254_s0/I1</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n254_s0/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n253_s0/I1</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n253_s0/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_10_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n244_s0/I1</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n244_s0/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/timeout_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_10_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/timeout_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/filter_timer_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n181_s0/I2</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n181_s0/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/filter_timer_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/filter_timer_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n180_s0/I3</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n180_s0/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/filter_timer_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/filter_timer_counter_8_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n173_s0/I2</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n173_s0/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/filter_timer_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/filter_timer_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_flag_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_flag_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_flag_s4/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_interruptCtrl_drop_flag_s4/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>mytop/i2c_apb/n381_s4/I1</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/n381_s4/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_interruptCtrl_drop_flag_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_flag_s4/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>mytop/i2c_apb/bridge_interruptCtrl_drop_flag_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_timeout_area_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>mytop/pwm_1/n2734_s2/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n2734_s2/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_timeout_area_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/pwm_area_counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pwm_area_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>mytop/pwm_1/pwm_area_counter_13_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_counter_13_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>mytop/pwm_1/n1464_s4/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n1464_s4/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>mytop/pwm_1/pwm_area_counter_13_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>mytop/pwm_1/pwm_area_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/pre_divicder_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pre_divicder_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>mytop/pwm_1/pre_divicder_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pre_divicder_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>mytop/pwm_1/n1440_s1/I2</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n1440_s1/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pre_divicder_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>mytop/pwm_1/pre_divicder_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>mytop/pwm_1/pre_divicder_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/tsuData_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.091</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/n202_s0/I1</td>
</tr>
<tr>
<td>1.463</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/i2cCtrl/n202_s0/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/i2cCtrl/tsuData_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>mytop/i2c_apb/i2cCtrl/tsuData_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/pwm_1/pwm_area_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/pwm_1/pwm_area_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>mytop/pwm_1/pwm_area_counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_counter_5_s0/Q</td>
</tr>
<tr>
<td>1.091</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>mytop/pwm_1/n1472_s1/I2</td>
</tr>
<tr>
<td>1.463</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">mytop/pwm_1/n1472_s1/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">mytop/pwm_1/pwm_area_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>mytop/pwm_1/pwm_area_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>mytop/pwm_1/pwm_area_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mytop/i2c_apb/bridge_addressFilter_state_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>mytop/i2c_apb/bridge_addressFilter_state_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_state_1_s5/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_addressFilter_state_1_s5/Q</td>
</tr>
<tr>
<td>1.093</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>mytop/i2c_apb/n304_s12/I0</td>
</tr>
<tr>
<td>1.465</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" background: #97FFFF;">mytop/i2c_apb/n304_s12/F</td>
</tr>
<tr>
<td>1.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">mytop/i2c_apb/bridge_addressFilter_state_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>474</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_state_1_s5/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>mytop/i2c_apb/bridge_addressFilter_state_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/config_reg_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/config_reg_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/config_reg_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/config_reg_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/config_reg_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/config_reg_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/config_reg_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/config_reg_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/config_reg_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/config_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/config_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/config_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/pwm_area_counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/pwm_area_counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/pwm_area_counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/pwm_area_ccrs_0_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/pwm_area_ccrs_0_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/pwm_area_ccrs_0_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/pwm_area_ccrs_4_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/pwm_area_ccrs_4_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/pwm_area_ccrs_4_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_26_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/pwm_area_timeout_area_counter_27_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>12.193</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mytop/pwm_1/pwm_area_ccrs_4_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>13.560</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>mytop/pwm_1/pwm_area_ccrs_4_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>25.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>mytop/pwm_1/pwm_area_ccrs_4_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>474</td>
<td>clk_osc</td>
<td>6.097</td>
<td>1.060</td>
</tr>
<tr>
<td>44</td>
<td>pwm_1_apb_PWDATA_6_8</td>
<td>8.630</td>
<td>2.163</td>
</tr>
<tr>
<td>32</td>
<td>when_MyTopLevel_l129</td>
<td>10.911</td>
<td>3.614</td>
</tr>
<tr>
<td>32</td>
<td>when_StateMachine_l230_3</td>
<td>12.882</td>
<td>2.139</td>
</tr>
<tr>
<td>23</td>
<td>ctrl_reg_choose_addr[1]</td>
<td>6.700</td>
<td>2.148</td>
</tr>
<tr>
<td>22</td>
<td>n235_5</td>
<td>13.364</td>
<td>1.495</td>
</tr>
<tr>
<td>21</td>
<td>ctrl_fsm_stateReg[2]</td>
<td>9.391</td>
<td>2.144</td>
</tr>
<tr>
<td>21</td>
<td>init_state[2]</td>
<td>12.432</td>
<td>2.161</td>
</tr>
<tr>
<td>21</td>
<td>n608_3</td>
<td>16.426</td>
<td>3.192</td>
</tr>
<tr>
<td>20</td>
<td>i2cCtrl_io_bus_cmd_data</td>
<td>12.819</td>
<td>2.285</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C6</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
