# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: D:/WS/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.srcs/sources_1/bd/ZynqAES/ip/ZynqAES_AES_Full_axis128_0_1/ZynqAES_AES_Full_axis128_0_1.xci
# IP: The module: 'ZynqAES_AES_Full_axis128_0_1' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/WS/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.srcs/sources_1/bd/ZynqAES/ip/ZynqAES_AES_Full_axis128_0_1/constraints/AES_Full_axis128_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'ZynqAES_AES_Full_axis128_0_1'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: D:/WS/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.srcs/sources_1/bd/ZynqAES/ip/ZynqAES_AES_Full_axis128_0_1/ZynqAES_AES_Full_axis128_0_1.xci
# IP: The module: 'ZynqAES_AES_Full_axis128_0_1' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/WS/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.srcs/sources_1/bd/ZynqAES/ip/ZynqAES_AES_Full_axis128_0_1/constraints/AES_Full_axis128_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'ZynqAES_AES_Full_axis128_0_1'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
