// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/21/2019 15:52:56"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Arena_32bitAdder (
	Arena_A_32bit,
	Arena_B_32bit,
	Arena_Cin_32bit,
	Arena_Sum_32bit,
	Arena_Cout_32bit);
input 	[31:0] Arena_A_32bit;
input 	[31:0] Arena_B_32bit;
input 	Arena_Cin_32bit;
output 	[31:0] Arena_Sum_32bit;
output 	Arena_Cout_32bit;

// Design Ports Information
// Arena_Sum_32bit[0]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[1]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[2]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[3]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[4]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[5]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[7]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[8]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[9]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[10]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[11]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[12]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[13]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[14]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[15]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[16]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[17]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[18]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[19]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[20]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[21]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[22]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[23]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[24]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[25]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[26]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[27]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[28]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[29]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[30]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[31]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Cout_32bit	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A_32bit[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_Cin_32bit	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[1]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[2]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[3]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[4]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[4]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[5]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[6]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[6]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[7]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[7]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[8]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[8]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[9]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[10]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[10]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[11]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[11]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[12]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[12]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[13]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[13]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[14]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[14]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[15]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[15]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[16]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[16]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[17]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[17]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[18]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[18]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[19]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[19]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[20]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[20]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[21]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[21]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[22]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[22]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[23]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[23]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[24]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[24]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[25]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[25]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[26]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[26]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[27]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[27]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[28]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[28]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[29]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[29]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[30]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[30]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[31]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[31]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Arena_Cin_32bit~combout ;
wire \Arena_Sum_32bit~0_combout ;
wire \Arena_Cout_32bit_vars[0]~8_combout ;
wire \Arena_Cout_32bit_vars[0]~9_combout ;
wire \Arena_Sum_32bit~1_combout ;
wire \Arena_Cout_32bit_vars[1]~10_combout ;
wire \Arena_Sum_32bit~2_combout ;
wire \Arena_Cout_32bit_vars[2]~11_combout ;
wire \Arena_Cout_32bit_vars[2]~12_combout ;
wire \Arena_Sum_32bit~3_combout ;
wire \Arena_Cout_32bit_vars[3]~13_combout ;
wire \Arena_Sum_32bit~4_combout ;
wire \Arena_Cout_32bit_vars[4]~15_combout ;
wire \Arena_Cout_32bit_vars[4]~16_combout ;
wire \Arena_Cout_32bit_vars[4]~56_combout ;
wire \Arena_Cout_32bit_vars[4]~14_combout ;
wire \Arena_Sum_32bit~5_combout ;
wire \Arena_Cout_32bit_vars[5]~17_combout ;
wire \Arena_Sum_32bit~6_combout ;
wire \Arena_Cout_32bit_vars[6]~19_combout ;
wire \Arena_Cout_32bit_vars[6]~18_combout ;
wire \Arena_Sum_32bit~7_combout ;
wire \Arena_Cout_32bit_vars[7]~20_combout ;
wire \Arena_Sum_32bit~8_combout ;
wire \Arena_Cout_32bit_vars[8]~22_combout ;
wire \Arena_Cout_32bit_vars[8]~21_combout ;
wire \Arena_Sum_32bit~9_combout ;
wire \Arena_Cout_32bit_vars[9]~23_combout ;
wire \Arena_Sum_32bit~10_combout ;
wire \Arena_Cout_32bit_vars[10]~24_combout ;
wire \Arena_Cout_32bit_vars[10]~25_combout ;
wire \Arena_Sum_32bit~11_combout ;
wire \Arena_Cout_32bit_vars[11]~26_combout ;
wire \Arena_Sum_32bit~12_combout ;
wire \Arena_Cout_32bit_vars[12]~28_combout ;
wire \Arena_Cout_32bit_vars[12]~27_combout ;
wire \Arena_Sum_32bit~13_combout ;
wire \Arena_Cout_32bit_vars[13]~29_combout ;
wire \Arena_Sum_32bit~14_combout ;
wire \Arena_Cout_32bit_vars[14]~30_combout ;
wire \Arena_Cout_32bit_vars[14]~31_combout ;
wire \Arena_Sum_32bit~15_combout ;
wire \Arena_Cout_32bit_vars[15]~32_combout ;
wire \Arena_Sum_32bit~16_combout ;
wire \Arena_Cout_32bit_vars[16]~34_combout ;
wire \Arena_Cout_32bit_vars[16]~33_combout ;
wire \Arena_Sum_32bit~17_combout ;
wire \Arena_Cout_32bit_vars[17]~35_combout ;
wire \Arena_Sum_32bit~18_combout ;
wire \Arena_Cout_32bit_vars[18]~36_combout ;
wire \Arena_Cout_32bit_vars[18]~37_combout ;
wire \Arena_Sum_32bit~19_combout ;
wire \Arena_Cout_32bit_vars[19]~38_combout ;
wire \Arena_Sum_32bit~20_combout ;
wire \Arena_Cout_32bit_vars[20]~40_combout ;
wire \Arena_Cout_32bit_vars[20]~39_combout ;
wire \Arena_Sum_32bit~21_combout ;
wire \Arena_Cout_32bit_vars[21]~41_combout ;
wire \Arena_Sum_32bit~22_combout ;
wire \Arena_Cout_32bit_vars[22]~43_combout ;
wire \Arena_Cout_32bit_vars[22]~42_combout ;
wire \Arena_Sum_32bit~23_combout ;
wire \Arena_Cout_32bit_vars[23]~44_combout ;
wire \Arena_Sum_32bit~24_combout ;
wire \Arena_Cout_32bit_vars[24]~46_combout ;
wire \Arena_Cout_32bit_vars[24]~45_combout ;
wire \Arena_Sum_32bit~25_combout ;
wire \Arena_Cout_32bit_vars[25]~47_combout ;
wire \Arena_Sum_32bit~26_combout ;
wire \Arena_Cout_32bit_vars[26]~48_combout ;
wire \Arena_Cout_32bit_vars[26]~49_combout ;
wire \Arena_Sum_32bit~27_combout ;
wire \Arena_Cout_32bit_vars[27]~50_combout ;
wire \Arena_Sum_32bit~28_combout ;
wire \Arena_Cout_32bit_vars[28]~52_combout ;
wire \Arena_Cout_32bit_vars[28]~51_combout ;
wire \Arena_Sum_32bit~29_combout ;
wire \Arena_Cout_32bit_vars[29]~53_combout ;
wire \Arena_Sum_32bit~30_combout ;
wire \Arena_Cout_32bit_vars[30]~54_combout ;
wire \Arena_Cout_32bit_vars[30]~55_combout ;
wire \Arena_Sum_32bit~31_combout ;
wire \Arena_Cout_32bit~0_combout ;
wire [31:0] \Arena_B_32bit~combout ;
wire [31:0] \Arena_A_32bit~combout ;


// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_Cin_32bit~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_Cin_32bit~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Cin_32bit));
// synopsys translate_off
defparam \Arena_Cin_32bit~I .input_async_reset = "none";
defparam \Arena_Cin_32bit~I .input_power_up = "low";
defparam \Arena_Cin_32bit~I .input_register_mode = "none";
defparam \Arena_Cin_32bit~I .input_sync_reset = "none";
defparam \Arena_Cin_32bit~I .oe_async_reset = "none";
defparam \Arena_Cin_32bit~I .oe_power_up = "low";
defparam \Arena_Cin_32bit~I .oe_register_mode = "none";
defparam \Arena_Cin_32bit~I .oe_sync_reset = "none";
defparam \Arena_Cin_32bit~I .operation_mode = "input";
defparam \Arena_Cin_32bit~I .output_async_reset = "none";
defparam \Arena_Cin_32bit~I .output_power_up = "low";
defparam \Arena_Cin_32bit~I .output_register_mode = "none";
defparam \Arena_Cin_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[0]));
// synopsys translate_off
defparam \Arena_A_32bit[0]~I .input_async_reset = "none";
defparam \Arena_A_32bit[0]~I .input_power_up = "low";
defparam \Arena_A_32bit[0]~I .input_register_mode = "none";
defparam \Arena_A_32bit[0]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[0]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[0]~I .oe_power_up = "low";
defparam \Arena_A_32bit[0]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[0]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[0]~I .operation_mode = "input";
defparam \Arena_A_32bit[0]~I .output_async_reset = "none";
defparam \Arena_A_32bit[0]~I .output_power_up = "low";
defparam \Arena_A_32bit[0]~I .output_register_mode = "none";
defparam \Arena_A_32bit[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[0]));
// synopsys translate_off
defparam \Arena_B_32bit[0]~I .input_async_reset = "none";
defparam \Arena_B_32bit[0]~I .input_power_up = "low";
defparam \Arena_B_32bit[0]~I .input_register_mode = "none";
defparam \Arena_B_32bit[0]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[0]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[0]~I .oe_power_up = "low";
defparam \Arena_B_32bit[0]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[0]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[0]~I .operation_mode = "input";
defparam \Arena_B_32bit[0]~I .output_async_reset = "none";
defparam \Arena_B_32bit[0]~I .output_power_up = "low";
defparam \Arena_B_32bit[0]~I .output_register_mode = "none";
defparam \Arena_B_32bit[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
cycloneii_lcell_comb \Arena_Sum_32bit~0 (
// Equation(s):
// \Arena_Sum_32bit~0_combout  = \Arena_Cin_32bit~combout  $ (\Arena_A_32bit~combout [0] $ (\Arena_B_32bit~combout [0]))

	.dataa(vcc),
	.datab(\Arena_Cin_32bit~combout ),
	.datac(\Arena_A_32bit~combout [0]),
	.datad(\Arena_B_32bit~combout [0]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~0 .lut_mask = 16'hC33C;
defparam \Arena_Sum_32bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[1]));
// synopsys translate_off
defparam \Arena_B_32bit[1]~I .input_async_reset = "none";
defparam \Arena_B_32bit[1]~I .input_power_up = "low";
defparam \Arena_B_32bit[1]~I .input_register_mode = "none";
defparam \Arena_B_32bit[1]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[1]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[1]~I .oe_power_up = "low";
defparam \Arena_B_32bit[1]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[1]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[1]~I .operation_mode = "input";
defparam \Arena_B_32bit[1]~I .output_async_reset = "none";
defparam \Arena_B_32bit[1]~I .output_power_up = "low";
defparam \Arena_B_32bit[1]~I .output_register_mode = "none";
defparam \Arena_B_32bit[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N26
cycloneii_lcell_comb \Arena_Cout_32bit_vars[0]~8 (
// Equation(s):
// \Arena_Cout_32bit_vars[0]~8_combout  = (\Arena_Cin_32bit~combout  & \Arena_B_32bit~combout [0])

	.dataa(vcc),
	.datab(\Arena_Cin_32bit~combout ),
	.datac(vcc),
	.datad(\Arena_B_32bit~combout [0]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[0]~8 .lut_mask = 16'hCC00;
defparam \Arena_Cout_32bit_vars[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[1]));
// synopsys translate_off
defparam \Arena_A_32bit[1]~I .input_async_reset = "none";
defparam \Arena_A_32bit[1]~I .input_power_up = "low";
defparam \Arena_A_32bit[1]~I .input_register_mode = "none";
defparam \Arena_A_32bit[1]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[1]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[1]~I .oe_power_up = "low";
defparam \Arena_A_32bit[1]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[1]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[1]~I .operation_mode = "input";
defparam \Arena_A_32bit[1]~I .output_async_reset = "none";
defparam \Arena_A_32bit[1]~I .output_power_up = "low";
defparam \Arena_A_32bit[1]~I .output_register_mode = "none";
defparam \Arena_A_32bit[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N28
cycloneii_lcell_comb \Arena_Cout_32bit_vars[0]~9 (
// Equation(s):
// \Arena_Cout_32bit_vars[0]~9_combout  = (\Arena_A_32bit~combout [0] & ((\Arena_Cin_32bit~combout ) # (\Arena_B_32bit~combout [0])))

	.dataa(vcc),
	.datab(\Arena_Cin_32bit~combout ),
	.datac(\Arena_A_32bit~combout [0]),
	.datad(\Arena_B_32bit~combout [0]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[0]~9 .lut_mask = 16'hF0C0;
defparam \Arena_Cout_32bit_vars[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N14
cycloneii_lcell_comb \Arena_Sum_32bit~1 (
// Equation(s):
// \Arena_Sum_32bit~1_combout  = \Arena_B_32bit~combout [1] $ (\Arena_A_32bit~combout [1] $ (((\Arena_Cout_32bit_vars[0]~8_combout ) # (\Arena_Cout_32bit_vars[0]~9_combout ))))

	.dataa(\Arena_B_32bit~combout [1]),
	.datab(\Arena_Cout_32bit_vars[0]~8_combout ),
	.datac(\Arena_A_32bit~combout [1]),
	.datad(\Arena_Cout_32bit_vars[0]~9_combout ),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~1 .lut_mask = 16'hA596;
defparam \Arena_Sum_32bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[2]));
// synopsys translate_off
defparam \Arena_B_32bit[2]~I .input_async_reset = "none";
defparam \Arena_B_32bit[2]~I .input_power_up = "low";
defparam \Arena_B_32bit[2]~I .input_register_mode = "none";
defparam \Arena_B_32bit[2]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[2]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[2]~I .oe_power_up = "low";
defparam \Arena_B_32bit[2]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[2]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[2]~I .operation_mode = "input";
defparam \Arena_B_32bit[2]~I .output_async_reset = "none";
defparam \Arena_B_32bit[2]~I .output_power_up = "low";
defparam \Arena_B_32bit[2]~I .output_register_mode = "none";
defparam \Arena_B_32bit[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N8
cycloneii_lcell_comb \Arena_Cout_32bit_vars[1]~10 (
// Equation(s):
// \Arena_Cout_32bit_vars[1]~10_combout  = (\Arena_B_32bit~combout [1] & ((\Arena_Cout_32bit_vars[0]~8_combout ) # ((\Arena_A_32bit~combout [1]) # (\Arena_Cout_32bit_vars[0]~9_combout )))) # (!\Arena_B_32bit~combout [1] & (\Arena_A_32bit~combout [1] & 
// ((\Arena_Cout_32bit_vars[0]~8_combout ) # (\Arena_Cout_32bit_vars[0]~9_combout ))))

	.dataa(\Arena_B_32bit~combout [1]),
	.datab(\Arena_Cout_32bit_vars[0]~8_combout ),
	.datac(\Arena_A_32bit~combout [1]),
	.datad(\Arena_Cout_32bit_vars[0]~9_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[1]~10 .lut_mask = 16'hFAE8;
defparam \Arena_Cout_32bit_vars[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[2]));
// synopsys translate_off
defparam \Arena_A_32bit[2]~I .input_async_reset = "none";
defparam \Arena_A_32bit[2]~I .input_power_up = "low";
defparam \Arena_A_32bit[2]~I .input_register_mode = "none";
defparam \Arena_A_32bit[2]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[2]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[2]~I .oe_power_up = "low";
defparam \Arena_A_32bit[2]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[2]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[2]~I .operation_mode = "input";
defparam \Arena_A_32bit[2]~I .output_async_reset = "none";
defparam \Arena_A_32bit[2]~I .output_power_up = "low";
defparam \Arena_A_32bit[2]~I .output_register_mode = "none";
defparam \Arena_A_32bit[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N18
cycloneii_lcell_comb \Arena_Sum_32bit~2 (
// Equation(s):
// \Arena_Sum_32bit~2_combout  = \Arena_B_32bit~combout [2] $ (\Arena_Cout_32bit_vars[1]~10_combout  $ (\Arena_A_32bit~combout [2]))

	.dataa(\Arena_B_32bit~combout [2]),
	.datab(\Arena_Cout_32bit_vars[1]~10_combout ),
	.datac(\Arena_A_32bit~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~2 .lut_mask = 16'h9696;
defparam \Arena_Sum_32bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N12
cycloneii_lcell_comb \Arena_Cout_32bit_vars[2]~11 (
// Equation(s):
// \Arena_Cout_32bit_vars[2]~11_combout  = (\Arena_Cout_32bit_vars[1]~10_combout  & \Arena_B_32bit~combout [2])

	.dataa(vcc),
	.datab(\Arena_Cout_32bit_vars[1]~10_combout ),
	.datac(\Arena_B_32bit~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[2]~11 .lut_mask = 16'hC0C0;
defparam \Arena_Cout_32bit_vars[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[3]));
// synopsys translate_off
defparam \Arena_A_32bit[3]~I .input_async_reset = "none";
defparam \Arena_A_32bit[3]~I .input_power_up = "low";
defparam \Arena_A_32bit[3]~I .input_register_mode = "none";
defparam \Arena_A_32bit[3]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[3]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[3]~I .oe_power_up = "low";
defparam \Arena_A_32bit[3]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[3]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[3]~I .operation_mode = "input";
defparam \Arena_A_32bit[3]~I .output_async_reset = "none";
defparam \Arena_A_32bit[3]~I .output_power_up = "low";
defparam \Arena_A_32bit[3]~I .output_register_mode = "none";
defparam \Arena_A_32bit[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[3]));
// synopsys translate_off
defparam \Arena_B_32bit[3]~I .input_async_reset = "none";
defparam \Arena_B_32bit[3]~I .input_power_up = "low";
defparam \Arena_B_32bit[3]~I .input_register_mode = "none";
defparam \Arena_B_32bit[3]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[3]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[3]~I .oe_power_up = "low";
defparam \Arena_B_32bit[3]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[3]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[3]~I .operation_mode = "input";
defparam \Arena_B_32bit[3]~I .output_async_reset = "none";
defparam \Arena_B_32bit[3]~I .output_power_up = "low";
defparam \Arena_B_32bit[3]~I .output_register_mode = "none";
defparam \Arena_B_32bit[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N6
cycloneii_lcell_comb \Arena_Cout_32bit_vars[2]~12 (
// Equation(s):
// \Arena_Cout_32bit_vars[2]~12_combout  = (\Arena_A_32bit~combout [2] & ((\Arena_B_32bit~combout [2]) # (\Arena_Cout_32bit_vars[1]~10_combout )))

	.dataa(\Arena_B_32bit~combout [2]),
	.datab(\Arena_Cout_32bit_vars[1]~10_combout ),
	.datac(\Arena_A_32bit~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[2]~12 .lut_mask = 16'hE0E0;
defparam \Arena_Cout_32bit_vars[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N24
cycloneii_lcell_comb \Arena_Sum_32bit~3 (
// Equation(s):
// \Arena_Sum_32bit~3_combout  = \Arena_A_32bit~combout [3] $ (\Arena_B_32bit~combout [3] $ (((\Arena_Cout_32bit_vars[2]~11_combout ) # (\Arena_Cout_32bit_vars[2]~12_combout ))))

	.dataa(\Arena_Cout_32bit_vars[2]~11_combout ),
	.datab(\Arena_A_32bit~combout [3]),
	.datac(\Arena_B_32bit~combout [3]),
	.datad(\Arena_Cout_32bit_vars[2]~12_combout ),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~3_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~3 .lut_mask = 16'hC396;
defparam \Arena_Sum_32bit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[4]));
// synopsys translate_off
defparam \Arena_B_32bit[4]~I .input_async_reset = "none";
defparam \Arena_B_32bit[4]~I .input_power_up = "low";
defparam \Arena_B_32bit[4]~I .input_register_mode = "none";
defparam \Arena_B_32bit[4]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[4]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[4]~I .oe_power_up = "low";
defparam \Arena_B_32bit[4]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[4]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[4]~I .operation_mode = "input";
defparam \Arena_B_32bit[4]~I .output_async_reset = "none";
defparam \Arena_B_32bit[4]~I .output_power_up = "low";
defparam \Arena_B_32bit[4]~I .output_register_mode = "none";
defparam \Arena_B_32bit[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[4]));
// synopsys translate_off
defparam \Arena_A_32bit[4]~I .input_async_reset = "none";
defparam \Arena_A_32bit[4]~I .input_power_up = "low";
defparam \Arena_A_32bit[4]~I .input_register_mode = "none";
defparam \Arena_A_32bit[4]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[4]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[4]~I .oe_power_up = "low";
defparam \Arena_A_32bit[4]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[4]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[4]~I .operation_mode = "input";
defparam \Arena_A_32bit[4]~I .output_async_reset = "none";
defparam \Arena_A_32bit[4]~I .output_power_up = "low";
defparam \Arena_A_32bit[4]~I .output_register_mode = "none";
defparam \Arena_A_32bit[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N10
cycloneii_lcell_comb \Arena_Cout_32bit_vars[3]~13 (
// Equation(s):
// \Arena_Cout_32bit_vars[3]~13_combout  = (\Arena_A_32bit~combout [3] & ((\Arena_Cout_32bit_vars[2]~11_combout ) # ((\Arena_B_32bit~combout [3]) # (\Arena_Cout_32bit_vars[2]~12_combout )))) # (!\Arena_A_32bit~combout [3] & (\Arena_B_32bit~combout [3] & 
// ((\Arena_Cout_32bit_vars[2]~11_combout ) # (\Arena_Cout_32bit_vars[2]~12_combout ))))

	.dataa(\Arena_Cout_32bit_vars[2]~11_combout ),
	.datab(\Arena_A_32bit~combout [3]),
	.datac(\Arena_B_32bit~combout [3]),
	.datad(\Arena_Cout_32bit_vars[2]~12_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[3]~13 .lut_mask = 16'hFCE8;
defparam \Arena_Cout_32bit_vars[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N20
cycloneii_lcell_comb \Arena_Sum_32bit~4 (
// Equation(s):
// \Arena_Sum_32bit~4_combout  = \Arena_B_32bit~combout [4] $ (\Arena_A_32bit~combout [4] $ (\Arena_Cout_32bit_vars[3]~13_combout ))

	.dataa(\Arena_B_32bit~combout [4]),
	.datab(\Arena_A_32bit~combout [4]),
	.datac(vcc),
	.datad(\Arena_Cout_32bit_vars[3]~13_combout ),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~4 .lut_mask = 16'h9966;
defparam \Arena_Sum_32bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N0
cycloneii_lcell_comb \Arena_Cout_32bit_vars[4]~15 (
// Equation(s):
// \Arena_Cout_32bit_vars[4]~15_combout  = (\Arena_A_32bit~combout [3] & ((\Arena_Cout_32bit_vars[2]~11_combout ) # ((\Arena_B_32bit~combout [3]) # (\Arena_Cout_32bit_vars[2]~12_combout )))) # (!\Arena_A_32bit~combout [3] & (\Arena_B_32bit~combout [3] & 
// ((\Arena_Cout_32bit_vars[2]~11_combout ) # (\Arena_Cout_32bit_vars[2]~12_combout ))))

	.dataa(\Arena_Cout_32bit_vars[2]~11_combout ),
	.datab(\Arena_A_32bit~combout [3]),
	.datac(\Arena_B_32bit~combout [3]),
	.datad(\Arena_Cout_32bit_vars[2]~12_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[4]~15 .lut_mask = 16'hFCE8;
defparam \Arena_Cout_32bit_vars[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N2
cycloneii_lcell_comb \Arena_Cout_32bit_vars[4]~16 (
// Equation(s):
// \Arena_Cout_32bit_vars[4]~16_combout  = (\Arena_A_32bit~combout [4] & ((\Arena_B_32bit~combout [4]) # (\Arena_Cout_32bit_vars[4]~15_combout )))

	.dataa(\Arena_B_32bit~combout [4]),
	.datab(\Arena_A_32bit~combout [4]),
	.datac(vcc),
	.datad(\Arena_Cout_32bit_vars[4]~15_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[4]~16 .lut_mask = 16'hCC88;
defparam \Arena_Cout_32bit_vars[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N4
cycloneii_lcell_comb \Arena_Cout_32bit_vars[4]~56 (
// Equation(s):
// \Arena_Cout_32bit_vars[4]~56_combout  = (\Arena_B_32bit~combout [2] & ((\Arena_Cout_32bit_vars[1]~10_combout ) # (\Arena_A_32bit~combout [2]))) # (!\Arena_B_32bit~combout [2] & (\Arena_Cout_32bit_vars[1]~10_combout  & \Arena_A_32bit~combout [2]))

	.dataa(\Arena_B_32bit~combout [2]),
	.datab(\Arena_Cout_32bit_vars[1]~10_combout ),
	.datac(\Arena_A_32bit~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[4]~56 .lut_mask = 16'hE8E8;
defparam \Arena_Cout_32bit_vars[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N22
cycloneii_lcell_comb \Arena_Cout_32bit_vars[4]~14 (
// Equation(s):
// \Arena_Cout_32bit_vars[4]~14_combout  = (\Arena_B_32bit~combout [4] & ((\Arena_A_32bit~combout [3] & ((\Arena_Cout_32bit_vars[4]~56_combout ) # (\Arena_B_32bit~combout [3]))) # (!\Arena_A_32bit~combout [3] & (\Arena_Cout_32bit_vars[4]~56_combout  & 
// \Arena_B_32bit~combout [3]))))

	.dataa(\Arena_B_32bit~combout [4]),
	.datab(\Arena_A_32bit~combout [3]),
	.datac(\Arena_Cout_32bit_vars[4]~56_combout ),
	.datad(\Arena_B_32bit~combout [3]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[4]~14 .lut_mask = 16'hA880;
defparam \Arena_Cout_32bit_vars[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[5]));
// synopsys translate_off
defparam \Arena_A_32bit[5]~I .input_async_reset = "none";
defparam \Arena_A_32bit[5]~I .input_power_up = "low";
defparam \Arena_A_32bit[5]~I .input_register_mode = "none";
defparam \Arena_A_32bit[5]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[5]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[5]~I .oe_power_up = "low";
defparam \Arena_A_32bit[5]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[5]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[5]~I .operation_mode = "input";
defparam \Arena_A_32bit[5]~I .output_async_reset = "none";
defparam \Arena_A_32bit[5]~I .output_power_up = "low";
defparam \Arena_A_32bit[5]~I .output_register_mode = "none";
defparam \Arena_A_32bit[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[5]));
// synopsys translate_off
defparam \Arena_B_32bit[5]~I .input_async_reset = "none";
defparam \Arena_B_32bit[5]~I .input_power_up = "low";
defparam \Arena_B_32bit[5]~I .input_register_mode = "none";
defparam \Arena_B_32bit[5]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[5]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[5]~I .oe_power_up = "low";
defparam \Arena_B_32bit[5]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[5]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[5]~I .operation_mode = "input";
defparam \Arena_B_32bit[5]~I .output_async_reset = "none";
defparam \Arena_B_32bit[5]~I .output_power_up = "low";
defparam \Arena_B_32bit[5]~I .output_register_mode = "none";
defparam \Arena_B_32bit[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
cycloneii_lcell_comb \Arena_Sum_32bit~5 (
// Equation(s):
// \Arena_Sum_32bit~5_combout  = \Arena_A_32bit~combout [5] $ (\Arena_B_32bit~combout [5] $ (((\Arena_Cout_32bit_vars[4]~16_combout ) # (\Arena_Cout_32bit_vars[4]~14_combout ))))

	.dataa(\Arena_Cout_32bit_vars[4]~16_combout ),
	.datab(\Arena_Cout_32bit_vars[4]~14_combout ),
	.datac(\Arena_A_32bit~combout [5]),
	.datad(\Arena_B_32bit~combout [5]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~5_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~5 .lut_mask = 16'hE11E;
defparam \Arena_Sum_32bit~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[6]));
// synopsys translate_off
defparam \Arena_A_32bit[6]~I .input_async_reset = "none";
defparam \Arena_A_32bit[6]~I .input_power_up = "low";
defparam \Arena_A_32bit[6]~I .input_register_mode = "none";
defparam \Arena_A_32bit[6]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[6]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[6]~I .oe_power_up = "low";
defparam \Arena_A_32bit[6]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[6]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[6]~I .operation_mode = "input";
defparam \Arena_A_32bit[6]~I .output_async_reset = "none";
defparam \Arena_A_32bit[6]~I .output_power_up = "low";
defparam \Arena_A_32bit[6]~I .output_register_mode = "none";
defparam \Arena_A_32bit[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N18
cycloneii_lcell_comb \Arena_Cout_32bit_vars[5]~17 (
// Equation(s):
// \Arena_Cout_32bit_vars[5]~17_combout  = (\Arena_A_32bit~combout [5] & ((\Arena_Cout_32bit_vars[4]~16_combout ) # ((\Arena_Cout_32bit_vars[4]~14_combout ) # (\Arena_B_32bit~combout [5])))) # (!\Arena_A_32bit~combout [5] & (\Arena_B_32bit~combout [5] & 
// ((\Arena_Cout_32bit_vars[4]~16_combout ) # (\Arena_Cout_32bit_vars[4]~14_combout ))))

	.dataa(\Arena_Cout_32bit_vars[4]~16_combout ),
	.datab(\Arena_Cout_32bit_vars[4]~14_combout ),
	.datac(\Arena_A_32bit~combout [5]),
	.datad(\Arena_B_32bit~combout [5]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[5]~17 .lut_mask = 16'hFEE0;
defparam \Arena_Cout_32bit_vars[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[6]));
// synopsys translate_off
defparam \Arena_B_32bit[6]~I .input_async_reset = "none";
defparam \Arena_B_32bit[6]~I .input_power_up = "low";
defparam \Arena_B_32bit[6]~I .input_register_mode = "none";
defparam \Arena_B_32bit[6]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[6]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[6]~I .oe_power_up = "low";
defparam \Arena_B_32bit[6]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[6]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[6]~I .operation_mode = "input";
defparam \Arena_B_32bit[6]~I .output_async_reset = "none";
defparam \Arena_B_32bit[6]~I .output_power_up = "low";
defparam \Arena_B_32bit[6]~I .output_register_mode = "none";
defparam \Arena_B_32bit[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N4
cycloneii_lcell_comb \Arena_Sum_32bit~6 (
// Equation(s):
// \Arena_Sum_32bit~6_combout  = \Arena_A_32bit~combout [6] $ (\Arena_Cout_32bit_vars[5]~17_combout  $ (\Arena_B_32bit~combout [6]))

	.dataa(\Arena_A_32bit~combout [6]),
	.datab(\Arena_Cout_32bit_vars[5]~17_combout ),
	.datac(\Arena_B_32bit~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~6_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~6 .lut_mask = 16'h9696;
defparam \Arena_Sum_32bit~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N24
cycloneii_lcell_comb \Arena_Cout_32bit_vars[6]~19 (
// Equation(s):
// \Arena_Cout_32bit_vars[6]~19_combout  = (\Arena_A_32bit~combout [6] & ((\Arena_Cout_32bit_vars[5]~17_combout ) # (\Arena_B_32bit~combout [6])))

	.dataa(\Arena_A_32bit~combout [6]),
	.datab(\Arena_Cout_32bit_vars[5]~17_combout ),
	.datac(\Arena_B_32bit~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[6]~19 .lut_mask = 16'hA8A8;
defparam \Arena_Cout_32bit_vars[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N30
cycloneii_lcell_comb \Arena_Cout_32bit_vars[6]~18 (
// Equation(s):
// \Arena_Cout_32bit_vars[6]~18_combout  = (\Arena_Cout_32bit_vars[5]~17_combout  & \Arena_B_32bit~combout [6])

	.dataa(vcc),
	.datab(\Arena_Cout_32bit_vars[5]~17_combout ),
	.datac(\Arena_B_32bit~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[6]~18 .lut_mask = 16'hC0C0;
defparam \Arena_Cout_32bit_vars[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[7]));
// synopsys translate_off
defparam \Arena_B_32bit[7]~I .input_async_reset = "none";
defparam \Arena_B_32bit[7]~I .input_power_up = "low";
defparam \Arena_B_32bit[7]~I .input_register_mode = "none";
defparam \Arena_B_32bit[7]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[7]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[7]~I .oe_power_up = "low";
defparam \Arena_B_32bit[7]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[7]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[7]~I .operation_mode = "input";
defparam \Arena_B_32bit[7]~I .output_async_reset = "none";
defparam \Arena_B_32bit[7]~I .output_power_up = "low";
defparam \Arena_B_32bit[7]~I .output_register_mode = "none";
defparam \Arena_B_32bit[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[7]));
// synopsys translate_off
defparam \Arena_A_32bit[7]~I .input_async_reset = "none";
defparam \Arena_A_32bit[7]~I .input_power_up = "low";
defparam \Arena_A_32bit[7]~I .input_register_mode = "none";
defparam \Arena_A_32bit[7]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[7]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[7]~I .oe_power_up = "low";
defparam \Arena_A_32bit[7]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[7]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[7]~I .operation_mode = "input";
defparam \Arena_A_32bit[7]~I .output_async_reset = "none";
defparam \Arena_A_32bit[7]~I .output_power_up = "low";
defparam \Arena_A_32bit[7]~I .output_register_mode = "none";
defparam \Arena_A_32bit[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N26
cycloneii_lcell_comb \Arena_Sum_32bit~7 (
// Equation(s):
// \Arena_Sum_32bit~7_combout  = \Arena_B_32bit~combout [7] $ (\Arena_A_32bit~combout [7] $ (((\Arena_Cout_32bit_vars[6]~19_combout ) # (\Arena_Cout_32bit_vars[6]~18_combout ))))

	.dataa(\Arena_Cout_32bit_vars[6]~19_combout ),
	.datab(\Arena_Cout_32bit_vars[6]~18_combout ),
	.datac(\Arena_B_32bit~combout [7]),
	.datad(\Arena_A_32bit~combout [7]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~7_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~7 .lut_mask = 16'hE11E;
defparam \Arena_Sum_32bit~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N12
cycloneii_lcell_comb \Arena_Cout_32bit_vars[7]~20 (
// Equation(s):
// \Arena_Cout_32bit_vars[7]~20_combout  = (\Arena_B_32bit~combout [7] & ((\Arena_Cout_32bit_vars[6]~19_combout ) # ((\Arena_Cout_32bit_vars[6]~18_combout ) # (\Arena_A_32bit~combout [7])))) # (!\Arena_B_32bit~combout [7] & (\Arena_A_32bit~combout [7] & 
// ((\Arena_Cout_32bit_vars[6]~19_combout ) # (\Arena_Cout_32bit_vars[6]~18_combout ))))

	.dataa(\Arena_Cout_32bit_vars[6]~19_combout ),
	.datab(\Arena_Cout_32bit_vars[6]~18_combout ),
	.datac(\Arena_B_32bit~combout [7]),
	.datad(\Arena_A_32bit~combout [7]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[7]~20 .lut_mask = 16'hFEE0;
defparam \Arena_Cout_32bit_vars[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[8]));
// synopsys translate_off
defparam \Arena_B_32bit[8]~I .input_async_reset = "none";
defparam \Arena_B_32bit[8]~I .input_power_up = "low";
defparam \Arena_B_32bit[8]~I .input_register_mode = "none";
defparam \Arena_B_32bit[8]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[8]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[8]~I .oe_power_up = "low";
defparam \Arena_B_32bit[8]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[8]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[8]~I .operation_mode = "input";
defparam \Arena_B_32bit[8]~I .output_async_reset = "none";
defparam \Arena_B_32bit[8]~I .output_power_up = "low";
defparam \Arena_B_32bit[8]~I .output_register_mode = "none";
defparam \Arena_B_32bit[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[8]));
// synopsys translate_off
defparam \Arena_A_32bit[8]~I .input_async_reset = "none";
defparam \Arena_A_32bit[8]~I .input_power_up = "low";
defparam \Arena_A_32bit[8]~I .input_register_mode = "none";
defparam \Arena_A_32bit[8]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[8]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[8]~I .oe_power_up = "low";
defparam \Arena_A_32bit[8]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[8]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[8]~I .operation_mode = "input";
defparam \Arena_A_32bit[8]~I .output_async_reset = "none";
defparam \Arena_A_32bit[8]~I .output_power_up = "low";
defparam \Arena_A_32bit[8]~I .output_register_mode = "none";
defparam \Arena_A_32bit[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N22
cycloneii_lcell_comb \Arena_Sum_32bit~8 (
// Equation(s):
// \Arena_Sum_32bit~8_combout  = \Arena_Cout_32bit_vars[7]~20_combout  $ (\Arena_B_32bit~combout [8] $ (\Arena_A_32bit~combout [8]))

	.dataa(\Arena_Cout_32bit_vars[7]~20_combout ),
	.datab(\Arena_B_32bit~combout [8]),
	.datac(\Arena_A_32bit~combout [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~8_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~8 .lut_mask = 16'h9696;
defparam \Arena_Sum_32bit~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N10
cycloneii_lcell_comb \Arena_Cout_32bit_vars[8]~22 (
// Equation(s):
// \Arena_Cout_32bit_vars[8]~22_combout  = (\Arena_A_32bit~combout [8] & ((\Arena_Cout_32bit_vars[7]~20_combout ) # (\Arena_B_32bit~combout [8])))

	.dataa(\Arena_Cout_32bit_vars[7]~20_combout ),
	.datab(\Arena_B_32bit~combout [8]),
	.datac(\Arena_A_32bit~combout [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[8]~22 .lut_mask = 16'hE0E0;
defparam \Arena_Cout_32bit_vars[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[9]));
// synopsys translate_off
defparam \Arena_A_32bit[9]~I .input_async_reset = "none";
defparam \Arena_A_32bit[9]~I .input_power_up = "low";
defparam \Arena_A_32bit[9]~I .input_register_mode = "none";
defparam \Arena_A_32bit[9]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[9]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[9]~I .oe_power_up = "low";
defparam \Arena_A_32bit[9]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[9]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[9]~I .operation_mode = "input";
defparam \Arena_A_32bit[9]~I .output_async_reset = "none";
defparam \Arena_A_32bit[9]~I .output_power_up = "low";
defparam \Arena_A_32bit[9]~I .output_register_mode = "none";
defparam \Arena_A_32bit[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N16
cycloneii_lcell_comb \Arena_Cout_32bit_vars[8]~21 (
// Equation(s):
// \Arena_Cout_32bit_vars[8]~21_combout  = (\Arena_Cout_32bit_vars[7]~20_combout  & \Arena_B_32bit~combout [8])

	.dataa(\Arena_Cout_32bit_vars[7]~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Arena_B_32bit~combout [8]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[8]~21 .lut_mask = 16'hAA00;
defparam \Arena_Cout_32bit_vars[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[9]));
// synopsys translate_off
defparam \Arena_B_32bit[9]~I .input_async_reset = "none";
defparam \Arena_B_32bit[9]~I .input_power_up = "low";
defparam \Arena_B_32bit[9]~I .input_register_mode = "none";
defparam \Arena_B_32bit[9]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[9]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[9]~I .oe_power_up = "low";
defparam \Arena_B_32bit[9]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[9]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[9]~I .operation_mode = "input";
defparam \Arena_B_32bit[9]~I .output_async_reset = "none";
defparam \Arena_B_32bit[9]~I .output_power_up = "low";
defparam \Arena_B_32bit[9]~I .output_register_mode = "none";
defparam \Arena_B_32bit[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N28
cycloneii_lcell_comb \Arena_Sum_32bit~9 (
// Equation(s):
// \Arena_Sum_32bit~9_combout  = \Arena_A_32bit~combout [9] $ (\Arena_B_32bit~combout [9] $ (((\Arena_Cout_32bit_vars[8]~22_combout ) # (\Arena_Cout_32bit_vars[8]~21_combout ))))

	.dataa(\Arena_Cout_32bit_vars[8]~22_combout ),
	.datab(\Arena_A_32bit~combout [9]),
	.datac(\Arena_Cout_32bit_vars[8]~21_combout ),
	.datad(\Arena_B_32bit~combout [9]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~9_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~9 .lut_mask = 16'hC936;
defparam \Arena_Sum_32bit~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[10]));
// synopsys translate_off
defparam \Arena_A_32bit[10]~I .input_async_reset = "none";
defparam \Arena_A_32bit[10]~I .input_power_up = "low";
defparam \Arena_A_32bit[10]~I .input_register_mode = "none";
defparam \Arena_A_32bit[10]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[10]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[10]~I .oe_power_up = "low";
defparam \Arena_A_32bit[10]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[10]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[10]~I .operation_mode = "input";
defparam \Arena_A_32bit[10]~I .output_async_reset = "none";
defparam \Arena_A_32bit[10]~I .output_power_up = "low";
defparam \Arena_A_32bit[10]~I .output_register_mode = "none";
defparam \Arena_A_32bit[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[10]));
// synopsys translate_off
defparam \Arena_B_32bit[10]~I .input_async_reset = "none";
defparam \Arena_B_32bit[10]~I .input_power_up = "low";
defparam \Arena_B_32bit[10]~I .input_register_mode = "none";
defparam \Arena_B_32bit[10]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[10]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[10]~I .oe_power_up = "low";
defparam \Arena_B_32bit[10]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[10]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[10]~I .operation_mode = "input";
defparam \Arena_B_32bit[10]~I .output_async_reset = "none";
defparam \Arena_B_32bit[10]~I .output_power_up = "low";
defparam \Arena_B_32bit[10]~I .output_register_mode = "none";
defparam \Arena_B_32bit[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N6
cycloneii_lcell_comb \Arena_Cout_32bit_vars[9]~23 (
// Equation(s):
// \Arena_Cout_32bit_vars[9]~23_combout  = (\Arena_A_32bit~combout [9] & ((\Arena_Cout_32bit_vars[8]~22_combout ) # ((\Arena_Cout_32bit_vars[8]~21_combout ) # (\Arena_B_32bit~combout [9])))) # (!\Arena_A_32bit~combout [9] & (\Arena_B_32bit~combout [9] & 
// ((\Arena_Cout_32bit_vars[8]~22_combout ) # (\Arena_Cout_32bit_vars[8]~21_combout ))))

	.dataa(\Arena_Cout_32bit_vars[8]~22_combout ),
	.datab(\Arena_A_32bit~combout [9]),
	.datac(\Arena_Cout_32bit_vars[8]~21_combout ),
	.datad(\Arena_B_32bit~combout [9]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[9]~23 .lut_mask = 16'hFEC8;
defparam \Arena_Cout_32bit_vars[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N0
cycloneii_lcell_comb \Arena_Sum_32bit~10 (
// Equation(s):
// \Arena_Sum_32bit~10_combout  = \Arena_A_32bit~combout [10] $ (\Arena_B_32bit~combout [10] $ (\Arena_Cout_32bit_vars[9]~23_combout ))

	.dataa(\Arena_A_32bit~combout [10]),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [10]),
	.datad(\Arena_Cout_32bit_vars[9]~23_combout ),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~10_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~10 .lut_mask = 16'hA55A;
defparam \Arena_Sum_32bit~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N10
cycloneii_lcell_comb \Arena_Cout_32bit_vars[10]~24 (
// Equation(s):
// \Arena_Cout_32bit_vars[10]~24_combout  = (\Arena_B_32bit~combout [10] & \Arena_Cout_32bit_vars[9]~23_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [10]),
	.datad(\Arena_Cout_32bit_vars[9]~23_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[10]~24 .lut_mask = 16'hF000;
defparam \Arena_Cout_32bit_vars[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[11]));
// synopsys translate_off
defparam \Arena_B_32bit[11]~I .input_async_reset = "none";
defparam \Arena_B_32bit[11]~I .input_power_up = "low";
defparam \Arena_B_32bit[11]~I .input_register_mode = "none";
defparam \Arena_B_32bit[11]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[11]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[11]~I .oe_power_up = "low";
defparam \Arena_B_32bit[11]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[11]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[11]~I .operation_mode = "input";
defparam \Arena_B_32bit[11]~I .output_async_reset = "none";
defparam \Arena_B_32bit[11]~I .output_power_up = "low";
defparam \Arena_B_32bit[11]~I .output_register_mode = "none";
defparam \Arena_B_32bit[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N20
cycloneii_lcell_comb \Arena_Cout_32bit_vars[10]~25 (
// Equation(s):
// \Arena_Cout_32bit_vars[10]~25_combout  = (\Arena_A_32bit~combout [10] & ((\Arena_B_32bit~combout [10]) # (\Arena_Cout_32bit_vars[9]~23_combout )))

	.dataa(\Arena_A_32bit~combout [10]),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [10]),
	.datad(\Arena_Cout_32bit_vars[9]~23_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[10]~25 .lut_mask = 16'hAAA0;
defparam \Arena_Cout_32bit_vars[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[11]));
// synopsys translate_off
defparam \Arena_A_32bit[11]~I .input_async_reset = "none";
defparam \Arena_A_32bit[11]~I .input_power_up = "low";
defparam \Arena_A_32bit[11]~I .input_register_mode = "none";
defparam \Arena_A_32bit[11]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[11]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[11]~I .oe_power_up = "low";
defparam \Arena_A_32bit[11]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[11]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[11]~I .operation_mode = "input";
defparam \Arena_A_32bit[11]~I .output_async_reset = "none";
defparam \Arena_A_32bit[11]~I .output_power_up = "low";
defparam \Arena_A_32bit[11]~I .output_register_mode = "none";
defparam \Arena_A_32bit[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N6
cycloneii_lcell_comb \Arena_Sum_32bit~11 (
// Equation(s):
// \Arena_Sum_32bit~11_combout  = \Arena_B_32bit~combout [11] $ (\Arena_A_32bit~combout [11] $ (((\Arena_Cout_32bit_vars[10]~24_combout ) # (\Arena_Cout_32bit_vars[10]~25_combout ))))

	.dataa(\Arena_Cout_32bit_vars[10]~24_combout ),
	.datab(\Arena_B_32bit~combout [11]),
	.datac(\Arena_Cout_32bit_vars[10]~25_combout ),
	.datad(\Arena_A_32bit~combout [11]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~11_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~11 .lut_mask = 16'hC936;
defparam \Arena_Sum_32bit~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N24
cycloneii_lcell_comb \Arena_Cout_32bit_vars[11]~26 (
// Equation(s):
// \Arena_Cout_32bit_vars[11]~26_combout  = (\Arena_B_32bit~combout [11] & ((\Arena_Cout_32bit_vars[10]~24_combout ) # ((\Arena_Cout_32bit_vars[10]~25_combout ) # (\Arena_A_32bit~combout [11])))) # (!\Arena_B_32bit~combout [11] & (\Arena_A_32bit~combout [11] 
// & ((\Arena_Cout_32bit_vars[10]~24_combout ) # (\Arena_Cout_32bit_vars[10]~25_combout ))))

	.dataa(\Arena_Cout_32bit_vars[10]~24_combout ),
	.datab(\Arena_B_32bit~combout [11]),
	.datac(\Arena_Cout_32bit_vars[10]~25_combout ),
	.datad(\Arena_A_32bit~combout [11]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[11]~26 .lut_mask = 16'hFEC8;
defparam \Arena_Cout_32bit_vars[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[12]));
// synopsys translate_off
defparam \Arena_B_32bit[12]~I .input_async_reset = "none";
defparam \Arena_B_32bit[12]~I .input_power_up = "low";
defparam \Arena_B_32bit[12]~I .input_register_mode = "none";
defparam \Arena_B_32bit[12]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[12]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[12]~I .oe_power_up = "low";
defparam \Arena_B_32bit[12]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[12]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[12]~I .operation_mode = "input";
defparam \Arena_B_32bit[12]~I .output_async_reset = "none";
defparam \Arena_B_32bit[12]~I .output_power_up = "low";
defparam \Arena_B_32bit[12]~I .output_register_mode = "none";
defparam \Arena_B_32bit[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[12]));
// synopsys translate_off
defparam \Arena_A_32bit[12]~I .input_async_reset = "none";
defparam \Arena_A_32bit[12]~I .input_power_up = "low";
defparam \Arena_A_32bit[12]~I .input_register_mode = "none";
defparam \Arena_A_32bit[12]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[12]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[12]~I .oe_power_up = "low";
defparam \Arena_A_32bit[12]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[12]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[12]~I .operation_mode = "input";
defparam \Arena_A_32bit[12]~I .output_async_reset = "none";
defparam \Arena_A_32bit[12]~I .output_power_up = "low";
defparam \Arena_A_32bit[12]~I .output_register_mode = "none";
defparam \Arena_A_32bit[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N18
cycloneii_lcell_comb \Arena_Sum_32bit~12 (
// Equation(s):
// \Arena_Sum_32bit~12_combout  = \Arena_Cout_32bit_vars[11]~26_combout  $ (\Arena_B_32bit~combout [12] $ (\Arena_A_32bit~combout [12]))

	.dataa(\Arena_Cout_32bit_vars[11]~26_combout ),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [12]),
	.datad(\Arena_A_32bit~combout [12]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~12_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~12 .lut_mask = 16'hA55A;
defparam \Arena_Sum_32bit~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[13]));
// synopsys translate_off
defparam \Arena_A_32bit[13]~I .input_async_reset = "none";
defparam \Arena_A_32bit[13]~I .input_power_up = "low";
defparam \Arena_A_32bit[13]~I .input_register_mode = "none";
defparam \Arena_A_32bit[13]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[13]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[13]~I .oe_power_up = "low";
defparam \Arena_A_32bit[13]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[13]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[13]~I .operation_mode = "input";
defparam \Arena_A_32bit[13]~I .output_async_reset = "none";
defparam \Arena_A_32bit[13]~I .output_power_up = "low";
defparam \Arena_A_32bit[13]~I .output_register_mode = "none";
defparam \Arena_A_32bit[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N22
cycloneii_lcell_comb \Arena_Cout_32bit_vars[12]~28 (
// Equation(s):
// \Arena_Cout_32bit_vars[12]~28_combout  = (\Arena_A_32bit~combout [12] & ((\Arena_Cout_32bit_vars[11]~26_combout ) # (\Arena_B_32bit~combout [12])))

	.dataa(\Arena_Cout_32bit_vars[11]~26_combout ),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [12]),
	.datad(\Arena_A_32bit~combout [12]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[12]~28 .lut_mask = 16'hFA00;
defparam \Arena_Cout_32bit_vars[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N4
cycloneii_lcell_comb \Arena_Cout_32bit_vars[12]~27 (
// Equation(s):
// \Arena_Cout_32bit_vars[12]~27_combout  = (\Arena_Cout_32bit_vars[11]~26_combout  & \Arena_B_32bit~combout [12])

	.dataa(\Arena_Cout_32bit_vars[11]~26_combout ),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[12]~27 .lut_mask = 16'hA0A0;
defparam \Arena_Cout_32bit_vars[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[13]));
// synopsys translate_off
defparam \Arena_B_32bit[13]~I .input_async_reset = "none";
defparam \Arena_B_32bit[13]~I .input_power_up = "low";
defparam \Arena_B_32bit[13]~I .input_register_mode = "none";
defparam \Arena_B_32bit[13]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[13]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[13]~I .oe_power_up = "low";
defparam \Arena_B_32bit[13]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[13]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[13]~I .operation_mode = "input";
defparam \Arena_B_32bit[13]~I .output_async_reset = "none";
defparam \Arena_B_32bit[13]~I .output_power_up = "low";
defparam \Arena_B_32bit[13]~I .output_register_mode = "none";
defparam \Arena_B_32bit[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N16
cycloneii_lcell_comb \Arena_Sum_32bit~13 (
// Equation(s):
// \Arena_Sum_32bit~13_combout  = \Arena_A_32bit~combout [13] $ (\Arena_B_32bit~combout [13] $ (((\Arena_Cout_32bit_vars[12]~28_combout ) # (\Arena_Cout_32bit_vars[12]~27_combout ))))

	.dataa(\Arena_A_32bit~combout [13]),
	.datab(\Arena_Cout_32bit_vars[12]~28_combout ),
	.datac(\Arena_Cout_32bit_vars[12]~27_combout ),
	.datad(\Arena_B_32bit~combout [13]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~13_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~13 .lut_mask = 16'hA956;
defparam \Arena_Sum_32bit~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[14]));
// synopsys translate_off
defparam \Arena_A_32bit[14]~I .input_async_reset = "none";
defparam \Arena_A_32bit[14]~I .input_power_up = "low";
defparam \Arena_A_32bit[14]~I .input_register_mode = "none";
defparam \Arena_A_32bit[14]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[14]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[14]~I .oe_power_up = "low";
defparam \Arena_A_32bit[14]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[14]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[14]~I .operation_mode = "input";
defparam \Arena_A_32bit[14]~I .output_async_reset = "none";
defparam \Arena_A_32bit[14]~I .output_power_up = "low";
defparam \Arena_A_32bit[14]~I .output_register_mode = "none";
defparam \Arena_A_32bit[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N26
cycloneii_lcell_comb \Arena_Cout_32bit_vars[13]~29 (
// Equation(s):
// \Arena_Cout_32bit_vars[13]~29_combout  = (\Arena_A_32bit~combout [13] & ((\Arena_Cout_32bit_vars[12]~28_combout ) # ((\Arena_Cout_32bit_vars[12]~27_combout ) # (\Arena_B_32bit~combout [13])))) # (!\Arena_A_32bit~combout [13] & (\Arena_B_32bit~combout [13] 
// & ((\Arena_Cout_32bit_vars[12]~28_combout ) # (\Arena_Cout_32bit_vars[12]~27_combout ))))

	.dataa(\Arena_A_32bit~combout [13]),
	.datab(\Arena_Cout_32bit_vars[12]~28_combout ),
	.datac(\Arena_Cout_32bit_vars[12]~27_combout ),
	.datad(\Arena_B_32bit~combout [13]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[13]~29 .lut_mask = 16'hFEA8;
defparam \Arena_Cout_32bit_vars[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[14]));
// synopsys translate_off
defparam \Arena_B_32bit[14]~I .input_async_reset = "none";
defparam \Arena_B_32bit[14]~I .input_power_up = "low";
defparam \Arena_B_32bit[14]~I .input_register_mode = "none";
defparam \Arena_B_32bit[14]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[14]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[14]~I .oe_power_up = "low";
defparam \Arena_B_32bit[14]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[14]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[14]~I .operation_mode = "input";
defparam \Arena_B_32bit[14]~I .output_async_reset = "none";
defparam \Arena_B_32bit[14]~I .output_power_up = "low";
defparam \Arena_B_32bit[14]~I .output_register_mode = "none";
defparam \Arena_B_32bit[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N12
cycloneii_lcell_comb \Arena_Sum_32bit~14 (
// Equation(s):
// \Arena_Sum_32bit~14_combout  = \Arena_A_32bit~combout [14] $ (\Arena_Cout_32bit_vars[13]~29_combout  $ (\Arena_B_32bit~combout [14]))

	.dataa(\Arena_A_32bit~combout [14]),
	.datab(\Arena_Cout_32bit_vars[13]~29_combout ),
	.datac(vcc),
	.datad(\Arena_B_32bit~combout [14]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~14_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~14 .lut_mask = 16'h9966;
defparam \Arena_Sum_32bit~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[15]));
// synopsys translate_off
defparam \Arena_B_32bit[15]~I .input_async_reset = "none";
defparam \Arena_B_32bit[15]~I .input_power_up = "low";
defparam \Arena_B_32bit[15]~I .input_register_mode = "none";
defparam \Arena_B_32bit[15]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[15]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[15]~I .oe_power_up = "low";
defparam \Arena_B_32bit[15]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[15]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[15]~I .operation_mode = "input";
defparam \Arena_B_32bit[15]~I .output_async_reset = "none";
defparam \Arena_B_32bit[15]~I .output_power_up = "low";
defparam \Arena_B_32bit[15]~I .output_register_mode = "none";
defparam \Arena_B_32bit[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N30
cycloneii_lcell_comb \Arena_Cout_32bit_vars[14]~30 (
// Equation(s):
// \Arena_Cout_32bit_vars[14]~30_combout  = (\Arena_Cout_32bit_vars[13]~29_combout  & \Arena_B_32bit~combout [14])

	.dataa(vcc),
	.datab(\Arena_Cout_32bit_vars[13]~29_combout ),
	.datac(vcc),
	.datad(\Arena_B_32bit~combout [14]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[14]~30 .lut_mask = 16'hCC00;
defparam \Arena_Cout_32bit_vars[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N8
cycloneii_lcell_comb \Arena_Cout_32bit_vars[14]~31 (
// Equation(s):
// \Arena_Cout_32bit_vars[14]~31_combout  = (\Arena_A_32bit~combout [14] & ((\Arena_Cout_32bit_vars[13]~29_combout ) # (\Arena_B_32bit~combout [14])))

	.dataa(\Arena_A_32bit~combout [14]),
	.datab(\Arena_Cout_32bit_vars[13]~29_combout ),
	.datac(vcc),
	.datad(\Arena_B_32bit~combout [14]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[14]~31 .lut_mask = 16'hAA88;
defparam \Arena_Cout_32bit_vars[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[15]));
// synopsys translate_off
defparam \Arena_A_32bit[15]~I .input_async_reset = "none";
defparam \Arena_A_32bit[15]~I .input_power_up = "low";
defparam \Arena_A_32bit[15]~I .input_register_mode = "none";
defparam \Arena_A_32bit[15]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[15]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[15]~I .oe_power_up = "low";
defparam \Arena_A_32bit[15]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[15]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[15]~I .operation_mode = "input";
defparam \Arena_A_32bit[15]~I .output_async_reset = "none";
defparam \Arena_A_32bit[15]~I .output_power_up = "low";
defparam \Arena_A_32bit[15]~I .output_register_mode = "none";
defparam \Arena_A_32bit[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N2
cycloneii_lcell_comb \Arena_Sum_32bit~15 (
// Equation(s):
// \Arena_Sum_32bit~15_combout  = \Arena_B_32bit~combout [15] $ (\Arena_A_32bit~combout [15] $ (((\Arena_Cout_32bit_vars[14]~30_combout ) # (\Arena_Cout_32bit_vars[14]~31_combout ))))

	.dataa(\Arena_B_32bit~combout [15]),
	.datab(\Arena_Cout_32bit_vars[14]~30_combout ),
	.datac(\Arena_Cout_32bit_vars[14]~31_combout ),
	.datad(\Arena_A_32bit~combout [15]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~15_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~15 .lut_mask = 16'hA956;
defparam \Arena_Sum_32bit~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[16]));
// synopsys translate_off
defparam \Arena_B_32bit[16]~I .input_async_reset = "none";
defparam \Arena_B_32bit[16]~I .input_power_up = "low";
defparam \Arena_B_32bit[16]~I .input_register_mode = "none";
defparam \Arena_B_32bit[16]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[16]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[16]~I .oe_power_up = "low";
defparam \Arena_B_32bit[16]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[16]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[16]~I .operation_mode = "input";
defparam \Arena_B_32bit[16]~I .output_async_reset = "none";
defparam \Arena_B_32bit[16]~I .output_power_up = "low";
defparam \Arena_B_32bit[16]~I .output_register_mode = "none";
defparam \Arena_B_32bit[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[16]));
// synopsys translate_off
defparam \Arena_A_32bit[16]~I .input_async_reset = "none";
defparam \Arena_A_32bit[16]~I .input_power_up = "low";
defparam \Arena_A_32bit[16]~I .input_register_mode = "none";
defparam \Arena_A_32bit[16]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[16]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[16]~I .oe_power_up = "low";
defparam \Arena_A_32bit[16]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[16]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[16]~I .operation_mode = "input";
defparam \Arena_A_32bit[16]~I .output_async_reset = "none";
defparam \Arena_A_32bit[16]~I .output_power_up = "low";
defparam \Arena_A_32bit[16]~I .output_register_mode = "none";
defparam \Arena_A_32bit[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N28
cycloneii_lcell_comb \Arena_Cout_32bit_vars[15]~32 (
// Equation(s):
// \Arena_Cout_32bit_vars[15]~32_combout  = (\Arena_B_32bit~combout [15] & ((\Arena_Cout_32bit_vars[14]~30_combout ) # ((\Arena_Cout_32bit_vars[14]~31_combout ) # (\Arena_A_32bit~combout [15])))) # (!\Arena_B_32bit~combout [15] & (\Arena_A_32bit~combout [15] 
// & ((\Arena_Cout_32bit_vars[14]~30_combout ) # (\Arena_Cout_32bit_vars[14]~31_combout ))))

	.dataa(\Arena_B_32bit~combout [15]),
	.datab(\Arena_Cout_32bit_vars[14]~30_combout ),
	.datac(\Arena_Cout_32bit_vars[14]~31_combout ),
	.datad(\Arena_A_32bit~combout [15]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[15]~32 .lut_mask = 16'hFEA8;
defparam \Arena_Cout_32bit_vars[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N0
cycloneii_lcell_comb \Arena_Sum_32bit~16 (
// Equation(s):
// \Arena_Sum_32bit~16_combout  = \Arena_B_32bit~combout [16] $ (\Arena_A_32bit~combout [16] $ (\Arena_Cout_32bit_vars[15]~32_combout ))

	.dataa(\Arena_B_32bit~combout [16]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [16]),
	.datad(\Arena_Cout_32bit_vars[15]~32_combout ),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~16_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~16 .lut_mask = 16'hA55A;
defparam \Arena_Sum_32bit~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N20
cycloneii_lcell_comb \Arena_Cout_32bit_vars[16]~34 (
// Equation(s):
// \Arena_Cout_32bit_vars[16]~34_combout  = (\Arena_A_32bit~combout [16] & ((\Arena_B_32bit~combout [16]) # (\Arena_Cout_32bit_vars[15]~32_combout )))

	.dataa(\Arena_B_32bit~combout [16]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [16]),
	.datad(\Arena_Cout_32bit_vars[15]~32_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[16]~34 .lut_mask = 16'hF0A0;
defparam \Arena_Cout_32bit_vars[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N26
cycloneii_lcell_comb \Arena_Cout_32bit_vars[16]~33 (
// Equation(s):
// \Arena_Cout_32bit_vars[16]~33_combout  = (\Arena_B_32bit~combout [16] & \Arena_Cout_32bit_vars[15]~32_combout )

	.dataa(\Arena_B_32bit~combout [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Arena_Cout_32bit_vars[15]~32_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[16]~33 .lut_mask = 16'hAA00;
defparam \Arena_Cout_32bit_vars[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[17]));
// synopsys translate_off
defparam \Arena_B_32bit[17]~I .input_async_reset = "none";
defparam \Arena_B_32bit[17]~I .input_power_up = "low";
defparam \Arena_B_32bit[17]~I .input_register_mode = "none";
defparam \Arena_B_32bit[17]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[17]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[17]~I .oe_power_up = "low";
defparam \Arena_B_32bit[17]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[17]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[17]~I .operation_mode = "input";
defparam \Arena_B_32bit[17]~I .output_async_reset = "none";
defparam \Arena_B_32bit[17]~I .output_power_up = "low";
defparam \Arena_B_32bit[17]~I .output_register_mode = "none";
defparam \Arena_B_32bit[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[17]));
// synopsys translate_off
defparam \Arena_A_32bit[17]~I .input_async_reset = "none";
defparam \Arena_A_32bit[17]~I .input_power_up = "low";
defparam \Arena_A_32bit[17]~I .input_register_mode = "none";
defparam \Arena_A_32bit[17]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[17]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[17]~I .oe_power_up = "low";
defparam \Arena_A_32bit[17]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[17]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[17]~I .operation_mode = "input";
defparam \Arena_A_32bit[17]~I .output_async_reset = "none";
defparam \Arena_A_32bit[17]~I .output_power_up = "low";
defparam \Arena_A_32bit[17]~I .output_register_mode = "none";
defparam \Arena_A_32bit[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N6
cycloneii_lcell_comb \Arena_Sum_32bit~17 (
// Equation(s):
// \Arena_Sum_32bit~17_combout  = \Arena_B_32bit~combout [17] $ (\Arena_A_32bit~combout [17] $ (((\Arena_Cout_32bit_vars[16]~34_combout ) # (\Arena_Cout_32bit_vars[16]~33_combout ))))

	.dataa(\Arena_Cout_32bit_vars[16]~34_combout ),
	.datab(\Arena_Cout_32bit_vars[16]~33_combout ),
	.datac(\Arena_B_32bit~combout [17]),
	.datad(\Arena_A_32bit~combout [17]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~17_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~17 .lut_mask = 16'hE11E;
defparam \Arena_Sum_32bit~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N16
cycloneii_lcell_comb \Arena_Cout_32bit_vars[17]~35 (
// Equation(s):
// \Arena_Cout_32bit_vars[17]~35_combout  = (\Arena_B_32bit~combout [17] & ((\Arena_Cout_32bit_vars[16]~34_combout ) # ((\Arena_Cout_32bit_vars[16]~33_combout ) # (\Arena_A_32bit~combout [17])))) # (!\Arena_B_32bit~combout [17] & (\Arena_A_32bit~combout [17] 
// & ((\Arena_Cout_32bit_vars[16]~34_combout ) # (\Arena_Cout_32bit_vars[16]~33_combout ))))

	.dataa(\Arena_Cout_32bit_vars[16]~34_combout ),
	.datab(\Arena_Cout_32bit_vars[16]~33_combout ),
	.datac(\Arena_B_32bit~combout [17]),
	.datad(\Arena_A_32bit~combout [17]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[17]~35 .lut_mask = 16'hFEE0;
defparam \Arena_Cout_32bit_vars[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[18]));
// synopsys translate_off
defparam \Arena_A_32bit[18]~I .input_async_reset = "none";
defparam \Arena_A_32bit[18]~I .input_power_up = "low";
defparam \Arena_A_32bit[18]~I .input_register_mode = "none";
defparam \Arena_A_32bit[18]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[18]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[18]~I .oe_power_up = "low";
defparam \Arena_A_32bit[18]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[18]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[18]~I .operation_mode = "input";
defparam \Arena_A_32bit[18]~I .output_async_reset = "none";
defparam \Arena_A_32bit[18]~I .output_power_up = "low";
defparam \Arena_A_32bit[18]~I .output_register_mode = "none";
defparam \Arena_A_32bit[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[18]));
// synopsys translate_off
defparam \Arena_B_32bit[18]~I .input_async_reset = "none";
defparam \Arena_B_32bit[18]~I .input_power_up = "low";
defparam \Arena_B_32bit[18]~I .input_register_mode = "none";
defparam \Arena_B_32bit[18]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[18]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[18]~I .oe_power_up = "low";
defparam \Arena_B_32bit[18]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[18]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[18]~I .operation_mode = "input";
defparam \Arena_B_32bit[18]~I .output_async_reset = "none";
defparam \Arena_B_32bit[18]~I .output_power_up = "low";
defparam \Arena_B_32bit[18]~I .output_register_mode = "none";
defparam \Arena_B_32bit[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N18
cycloneii_lcell_comb \Arena_Sum_32bit~18 (
// Equation(s):
// \Arena_Sum_32bit~18_combout  = \Arena_Cout_32bit_vars[17]~35_combout  $ (\Arena_A_32bit~combout [18] $ (\Arena_B_32bit~combout [18]))

	.dataa(\Arena_Cout_32bit_vars[17]~35_combout ),
	.datab(\Arena_A_32bit~combout [18]),
	.datac(\Arena_B_32bit~combout [18]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~18_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~18 .lut_mask = 16'h9696;
defparam \Arena_Sum_32bit~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N12
cycloneii_lcell_comb \Arena_Cout_32bit_vars[18]~36 (
// Equation(s):
// \Arena_Cout_32bit_vars[18]~36_combout  = (\Arena_Cout_32bit_vars[17]~35_combout  & \Arena_B_32bit~combout [18])

	.dataa(\Arena_Cout_32bit_vars[17]~35_combout ),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [18]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[18]~36 .lut_mask = 16'hA0A0;
defparam \Arena_Cout_32bit_vars[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N22
cycloneii_lcell_comb \Arena_Cout_32bit_vars[18]~37 (
// Equation(s):
// \Arena_Cout_32bit_vars[18]~37_combout  = (\Arena_A_32bit~combout [18] & ((\Arena_Cout_32bit_vars[17]~35_combout ) # (\Arena_B_32bit~combout [18])))

	.dataa(\Arena_Cout_32bit_vars[17]~35_combout ),
	.datab(\Arena_A_32bit~combout [18]),
	.datac(\Arena_B_32bit~combout [18]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[18]~37 .lut_mask = 16'hC8C8;
defparam \Arena_Cout_32bit_vars[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[19]));
// synopsys translate_off
defparam \Arena_B_32bit[19]~I .input_async_reset = "none";
defparam \Arena_B_32bit[19]~I .input_power_up = "low";
defparam \Arena_B_32bit[19]~I .input_register_mode = "none";
defparam \Arena_B_32bit[19]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[19]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[19]~I .oe_power_up = "low";
defparam \Arena_B_32bit[19]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[19]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[19]~I .operation_mode = "input";
defparam \Arena_B_32bit[19]~I .output_async_reset = "none";
defparam \Arena_B_32bit[19]~I .output_power_up = "low";
defparam \Arena_B_32bit[19]~I .output_register_mode = "none";
defparam \Arena_B_32bit[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[19]));
// synopsys translate_off
defparam \Arena_A_32bit[19]~I .input_async_reset = "none";
defparam \Arena_A_32bit[19]~I .input_power_up = "low";
defparam \Arena_A_32bit[19]~I .input_register_mode = "none";
defparam \Arena_A_32bit[19]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[19]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[19]~I .oe_power_up = "low";
defparam \Arena_A_32bit[19]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[19]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[19]~I .operation_mode = "input";
defparam \Arena_A_32bit[19]~I .output_async_reset = "none";
defparam \Arena_A_32bit[19]~I .output_power_up = "low";
defparam \Arena_A_32bit[19]~I .output_register_mode = "none";
defparam \Arena_A_32bit[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N8
cycloneii_lcell_comb \Arena_Sum_32bit~19 (
// Equation(s):
// \Arena_Sum_32bit~19_combout  = \Arena_B_32bit~combout [19] $ (\Arena_A_32bit~combout [19] $ (((\Arena_Cout_32bit_vars[18]~36_combout ) # (\Arena_Cout_32bit_vars[18]~37_combout ))))

	.dataa(\Arena_Cout_32bit_vars[18]~36_combout ),
	.datab(\Arena_Cout_32bit_vars[18]~37_combout ),
	.datac(\Arena_B_32bit~combout [19]),
	.datad(\Arena_A_32bit~combout [19]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~19_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~19 .lut_mask = 16'hE11E;
defparam \Arena_Sum_32bit~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N10
cycloneii_lcell_comb \Arena_Cout_32bit_vars[19]~38 (
// Equation(s):
// \Arena_Cout_32bit_vars[19]~38_combout  = (\Arena_B_32bit~combout [19] & ((\Arena_Cout_32bit_vars[18]~36_combout ) # ((\Arena_Cout_32bit_vars[18]~37_combout ) # (\Arena_A_32bit~combout [19])))) # (!\Arena_B_32bit~combout [19] & (\Arena_A_32bit~combout [19] 
// & ((\Arena_Cout_32bit_vars[18]~36_combout ) # (\Arena_Cout_32bit_vars[18]~37_combout ))))

	.dataa(\Arena_Cout_32bit_vars[18]~36_combout ),
	.datab(\Arena_Cout_32bit_vars[18]~37_combout ),
	.datac(\Arena_B_32bit~combout [19]),
	.datad(\Arena_A_32bit~combout [19]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[19]~38 .lut_mask = 16'hFEE0;
defparam \Arena_Cout_32bit_vars[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[20]));
// synopsys translate_off
defparam \Arena_B_32bit[20]~I .input_async_reset = "none";
defparam \Arena_B_32bit[20]~I .input_power_up = "low";
defparam \Arena_B_32bit[20]~I .input_register_mode = "none";
defparam \Arena_B_32bit[20]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[20]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[20]~I .oe_power_up = "low";
defparam \Arena_B_32bit[20]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[20]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[20]~I .operation_mode = "input";
defparam \Arena_B_32bit[20]~I .output_async_reset = "none";
defparam \Arena_B_32bit[20]~I .output_power_up = "low";
defparam \Arena_B_32bit[20]~I .output_register_mode = "none";
defparam \Arena_B_32bit[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[20]));
// synopsys translate_off
defparam \Arena_A_32bit[20]~I .input_async_reset = "none";
defparam \Arena_A_32bit[20]~I .input_power_up = "low";
defparam \Arena_A_32bit[20]~I .input_register_mode = "none";
defparam \Arena_A_32bit[20]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[20]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[20]~I .oe_power_up = "low";
defparam \Arena_A_32bit[20]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[20]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[20]~I .operation_mode = "input";
defparam \Arena_A_32bit[20]~I .output_async_reset = "none";
defparam \Arena_A_32bit[20]~I .output_power_up = "low";
defparam \Arena_A_32bit[20]~I .output_register_mode = "none";
defparam \Arena_A_32bit[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N28
cycloneii_lcell_comb \Arena_Sum_32bit~20 (
// Equation(s):
// \Arena_Sum_32bit~20_combout  = \Arena_Cout_32bit_vars[19]~38_combout  $ (\Arena_B_32bit~combout [20] $ (\Arena_A_32bit~combout [20]))

	.dataa(\Arena_Cout_32bit_vars[19]~38_combout ),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [20]),
	.datad(\Arena_A_32bit~combout [20]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~20_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~20 .lut_mask = 16'hA55A;
defparam \Arena_Sum_32bit~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N24
cycloneii_lcell_comb \Arena_Cout_32bit_vars[20]~40 (
// Equation(s):
// \Arena_Cout_32bit_vars[20]~40_combout  = (\Arena_A_32bit~combout [20] & ((\Arena_Cout_32bit_vars[19]~38_combout ) # (\Arena_B_32bit~combout [20])))

	.dataa(\Arena_Cout_32bit_vars[19]~38_combout ),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [20]),
	.datad(\Arena_A_32bit~combout [20]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[20]~40 .lut_mask = 16'hFA00;
defparam \Arena_Cout_32bit_vars[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N30
cycloneii_lcell_comb \Arena_Cout_32bit_vars[20]~39 (
// Equation(s):
// \Arena_Cout_32bit_vars[20]~39_combout  = (\Arena_Cout_32bit_vars[19]~38_combout  & \Arena_B_32bit~combout [20])

	.dataa(\Arena_Cout_32bit_vars[19]~38_combout ),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [20]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[20]~39 .lut_mask = 16'hA0A0;
defparam \Arena_Cout_32bit_vars[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[21]));
// synopsys translate_off
defparam \Arena_A_32bit[21]~I .input_async_reset = "none";
defparam \Arena_A_32bit[21]~I .input_power_up = "low";
defparam \Arena_A_32bit[21]~I .input_register_mode = "none";
defparam \Arena_A_32bit[21]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[21]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[21]~I .oe_power_up = "low";
defparam \Arena_A_32bit[21]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[21]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[21]~I .operation_mode = "input";
defparam \Arena_A_32bit[21]~I .output_async_reset = "none";
defparam \Arena_A_32bit[21]~I .output_power_up = "low";
defparam \Arena_A_32bit[21]~I .output_register_mode = "none";
defparam \Arena_A_32bit[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[21]));
// synopsys translate_off
defparam \Arena_B_32bit[21]~I .input_async_reset = "none";
defparam \Arena_B_32bit[21]~I .input_power_up = "low";
defparam \Arena_B_32bit[21]~I .input_register_mode = "none";
defparam \Arena_B_32bit[21]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[21]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[21]~I .oe_power_up = "low";
defparam \Arena_B_32bit[21]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[21]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[21]~I .operation_mode = "input";
defparam \Arena_B_32bit[21]~I .output_async_reset = "none";
defparam \Arena_B_32bit[21]~I .output_power_up = "low";
defparam \Arena_B_32bit[21]~I .output_register_mode = "none";
defparam \Arena_B_32bit[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N2
cycloneii_lcell_comb \Arena_Sum_32bit~21 (
// Equation(s):
// \Arena_Sum_32bit~21_combout  = \Arena_A_32bit~combout [21] $ (\Arena_B_32bit~combout [21] $ (((\Arena_Cout_32bit_vars[20]~40_combout ) # (\Arena_Cout_32bit_vars[20]~39_combout ))))

	.dataa(\Arena_Cout_32bit_vars[20]~40_combout ),
	.datab(\Arena_Cout_32bit_vars[20]~39_combout ),
	.datac(\Arena_A_32bit~combout [21]),
	.datad(\Arena_B_32bit~combout [21]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~21_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~21 .lut_mask = 16'hE11E;
defparam \Arena_Sum_32bit~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[22]));
// synopsys translate_off
defparam \Arena_A_32bit[22]~I .input_async_reset = "none";
defparam \Arena_A_32bit[22]~I .input_power_up = "low";
defparam \Arena_A_32bit[22]~I .input_register_mode = "none";
defparam \Arena_A_32bit[22]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[22]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[22]~I .oe_power_up = "low";
defparam \Arena_A_32bit[22]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[22]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[22]~I .operation_mode = "input";
defparam \Arena_A_32bit[22]~I .output_async_reset = "none";
defparam \Arena_A_32bit[22]~I .output_power_up = "low";
defparam \Arena_A_32bit[22]~I .output_register_mode = "none";
defparam \Arena_A_32bit[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[22]));
// synopsys translate_off
defparam \Arena_B_32bit[22]~I .input_async_reset = "none";
defparam \Arena_B_32bit[22]~I .input_power_up = "low";
defparam \Arena_B_32bit[22]~I .input_register_mode = "none";
defparam \Arena_B_32bit[22]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[22]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[22]~I .oe_power_up = "low";
defparam \Arena_B_32bit[22]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[22]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[22]~I .operation_mode = "input";
defparam \Arena_B_32bit[22]~I .output_async_reset = "none";
defparam \Arena_B_32bit[22]~I .output_power_up = "low";
defparam \Arena_B_32bit[22]~I .output_register_mode = "none";
defparam \Arena_B_32bit[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N4
cycloneii_lcell_comb \Arena_Cout_32bit_vars[21]~41 (
// Equation(s):
// \Arena_Cout_32bit_vars[21]~41_combout  = (\Arena_A_32bit~combout [21] & ((\Arena_Cout_32bit_vars[20]~40_combout ) # ((\Arena_Cout_32bit_vars[20]~39_combout ) # (\Arena_B_32bit~combout [21])))) # (!\Arena_A_32bit~combout [21] & (\Arena_B_32bit~combout [21] 
// & ((\Arena_Cout_32bit_vars[20]~40_combout ) # (\Arena_Cout_32bit_vars[20]~39_combout ))))

	.dataa(\Arena_Cout_32bit_vars[20]~40_combout ),
	.datab(\Arena_Cout_32bit_vars[20]~39_combout ),
	.datac(\Arena_A_32bit~combout [21]),
	.datad(\Arena_B_32bit~combout [21]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[21]~41 .lut_mask = 16'hFEE0;
defparam \Arena_Cout_32bit_vars[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
cycloneii_lcell_comb \Arena_Sum_32bit~22 (
// Equation(s):
// \Arena_Sum_32bit~22_combout  = \Arena_A_32bit~combout [22] $ (\Arena_B_32bit~combout [22] $ (\Arena_Cout_32bit_vars[21]~41_combout ))

	.dataa(\Arena_A_32bit~combout [22]),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [22]),
	.datad(\Arena_Cout_32bit_vars[21]~41_combout ),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~22_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~22 .lut_mask = 16'hA55A;
defparam \Arena_Sum_32bit~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N12
cycloneii_lcell_comb \Arena_Cout_32bit_vars[22]~43 (
// Equation(s):
// \Arena_Cout_32bit_vars[22]~43_combout  = (\Arena_A_32bit~combout [22] & ((\Arena_B_32bit~combout [22]) # (\Arena_Cout_32bit_vars[21]~41_combout )))

	.dataa(\Arena_A_32bit~combout [22]),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [22]),
	.datad(\Arena_Cout_32bit_vars[21]~41_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[22]~43 .lut_mask = 16'hAAA0;
defparam \Arena_Cout_32bit_vars[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[23]));
// synopsys translate_off
defparam \Arena_A_32bit[23]~I .input_async_reset = "none";
defparam \Arena_A_32bit[23]~I .input_power_up = "low";
defparam \Arena_A_32bit[23]~I .input_register_mode = "none";
defparam \Arena_A_32bit[23]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[23]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[23]~I .oe_power_up = "low";
defparam \Arena_A_32bit[23]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[23]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[23]~I .operation_mode = "input";
defparam \Arena_A_32bit[23]~I .output_async_reset = "none";
defparam \Arena_A_32bit[23]~I .output_power_up = "low";
defparam \Arena_A_32bit[23]~I .output_register_mode = "none";
defparam \Arena_A_32bit[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[23]));
// synopsys translate_off
defparam \Arena_B_32bit[23]~I .input_async_reset = "none";
defparam \Arena_B_32bit[23]~I .input_power_up = "low";
defparam \Arena_B_32bit[23]~I .input_register_mode = "none";
defparam \Arena_B_32bit[23]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[23]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[23]~I .oe_power_up = "low";
defparam \Arena_B_32bit[23]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[23]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[23]~I .operation_mode = "input";
defparam \Arena_B_32bit[23]~I .output_async_reset = "none";
defparam \Arena_B_32bit[23]~I .output_power_up = "low";
defparam \Arena_B_32bit[23]~I .output_register_mode = "none";
defparam \Arena_B_32bit[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N10
cycloneii_lcell_comb \Arena_Cout_32bit_vars[22]~42 (
// Equation(s):
// \Arena_Cout_32bit_vars[22]~42_combout  = (\Arena_B_32bit~combout [22] & \Arena_Cout_32bit_vars[21]~41_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [22]),
	.datad(\Arena_Cout_32bit_vars[21]~41_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[22]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[22]~42 .lut_mask = 16'hF000;
defparam \Arena_Cout_32bit_vars[22]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N6
cycloneii_lcell_comb \Arena_Sum_32bit~23 (
// Equation(s):
// \Arena_Sum_32bit~23_combout  = \Arena_A_32bit~combout [23] $ (\Arena_B_32bit~combout [23] $ (((\Arena_Cout_32bit_vars[22]~43_combout ) # (\Arena_Cout_32bit_vars[22]~42_combout ))))

	.dataa(\Arena_Cout_32bit_vars[22]~43_combout ),
	.datab(\Arena_A_32bit~combout [23]),
	.datac(\Arena_B_32bit~combout [23]),
	.datad(\Arena_Cout_32bit_vars[22]~42_combout ),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~23_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~23 .lut_mask = 16'hC396;
defparam \Arena_Sum_32bit~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N24
cycloneii_lcell_comb \Arena_Cout_32bit_vars[23]~44 (
// Equation(s):
// \Arena_Cout_32bit_vars[23]~44_combout  = (\Arena_A_32bit~combout [23] & ((\Arena_Cout_32bit_vars[22]~43_combout ) # ((\Arena_B_32bit~combout [23]) # (\Arena_Cout_32bit_vars[22]~42_combout )))) # (!\Arena_A_32bit~combout [23] & (\Arena_B_32bit~combout [23] 
// & ((\Arena_Cout_32bit_vars[22]~43_combout ) # (\Arena_Cout_32bit_vars[22]~42_combout ))))

	.dataa(\Arena_Cout_32bit_vars[22]~43_combout ),
	.datab(\Arena_A_32bit~combout [23]),
	.datac(\Arena_B_32bit~combout [23]),
	.datad(\Arena_Cout_32bit_vars[22]~42_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[23]~44 .lut_mask = 16'hFCE8;
defparam \Arena_Cout_32bit_vars[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[24]));
// synopsys translate_off
defparam \Arena_A_32bit[24]~I .input_async_reset = "none";
defparam \Arena_A_32bit[24]~I .input_power_up = "low";
defparam \Arena_A_32bit[24]~I .input_register_mode = "none";
defparam \Arena_A_32bit[24]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[24]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[24]~I .oe_power_up = "low";
defparam \Arena_A_32bit[24]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[24]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[24]~I .operation_mode = "input";
defparam \Arena_A_32bit[24]~I .output_async_reset = "none";
defparam \Arena_A_32bit[24]~I .output_power_up = "low";
defparam \Arena_A_32bit[24]~I .output_register_mode = "none";
defparam \Arena_A_32bit[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[24]));
// synopsys translate_off
defparam \Arena_B_32bit[24]~I .input_async_reset = "none";
defparam \Arena_B_32bit[24]~I .input_power_up = "low";
defparam \Arena_B_32bit[24]~I .input_register_mode = "none";
defparam \Arena_B_32bit[24]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[24]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[24]~I .oe_power_up = "low";
defparam \Arena_B_32bit[24]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[24]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[24]~I .operation_mode = "input";
defparam \Arena_B_32bit[24]~I .output_async_reset = "none";
defparam \Arena_B_32bit[24]~I .output_power_up = "low";
defparam \Arena_B_32bit[24]~I .output_register_mode = "none";
defparam \Arena_B_32bit[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N18
cycloneii_lcell_comb \Arena_Sum_32bit~24 (
// Equation(s):
// \Arena_Sum_32bit~24_combout  = \Arena_Cout_32bit_vars[23]~44_combout  $ (\Arena_A_32bit~combout [24] $ (\Arena_B_32bit~combout [24]))

	.dataa(\Arena_Cout_32bit_vars[23]~44_combout ),
	.datab(\Arena_A_32bit~combout [24]),
	.datac(\Arena_B_32bit~combout [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~24_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~24 .lut_mask = 16'h9696;
defparam \Arena_Sum_32bit~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[25]));
// synopsys translate_off
defparam \Arena_B_32bit[25]~I .input_async_reset = "none";
defparam \Arena_B_32bit[25]~I .input_power_up = "low";
defparam \Arena_B_32bit[25]~I .input_register_mode = "none";
defparam \Arena_B_32bit[25]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[25]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[25]~I .oe_power_up = "low";
defparam \Arena_B_32bit[25]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[25]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[25]~I .operation_mode = "input";
defparam \Arena_B_32bit[25]~I .output_async_reset = "none";
defparam \Arena_B_32bit[25]~I .output_power_up = "low";
defparam \Arena_B_32bit[25]~I .output_register_mode = "none";
defparam \Arena_B_32bit[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N22
cycloneii_lcell_comb \Arena_Cout_32bit_vars[24]~46 (
// Equation(s):
// \Arena_Cout_32bit_vars[24]~46_combout  = (\Arena_A_32bit~combout [24] & ((\Arena_Cout_32bit_vars[23]~44_combout ) # (\Arena_B_32bit~combout [24])))

	.dataa(\Arena_Cout_32bit_vars[23]~44_combout ),
	.datab(\Arena_A_32bit~combout [24]),
	.datac(\Arena_B_32bit~combout [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[24]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[24]~46 .lut_mask = 16'hC8C8;
defparam \Arena_Cout_32bit_vars[24]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[25]));
// synopsys translate_off
defparam \Arena_A_32bit[25]~I .input_async_reset = "none";
defparam \Arena_A_32bit[25]~I .input_power_up = "low";
defparam \Arena_A_32bit[25]~I .input_register_mode = "none";
defparam \Arena_A_32bit[25]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[25]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[25]~I .oe_power_up = "low";
defparam \Arena_A_32bit[25]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[25]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[25]~I .operation_mode = "input";
defparam \Arena_A_32bit[25]~I .output_async_reset = "none";
defparam \Arena_A_32bit[25]~I .output_power_up = "low";
defparam \Arena_A_32bit[25]~I .output_register_mode = "none";
defparam \Arena_A_32bit[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N28
cycloneii_lcell_comb \Arena_Cout_32bit_vars[24]~45 (
// Equation(s):
// \Arena_Cout_32bit_vars[24]~45_combout  = (\Arena_Cout_32bit_vars[23]~44_combout  & \Arena_B_32bit~combout [24])

	.dataa(\Arena_Cout_32bit_vars[23]~44_combout ),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[24]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[24]~45 .lut_mask = 16'hA0A0;
defparam \Arena_Cout_32bit_vars[24]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N0
cycloneii_lcell_comb \Arena_Sum_32bit~25 (
// Equation(s):
// \Arena_Sum_32bit~25_combout  = \Arena_B_32bit~combout [25] $ (\Arena_A_32bit~combout [25] $ (((\Arena_Cout_32bit_vars[24]~46_combout ) # (\Arena_Cout_32bit_vars[24]~45_combout ))))

	.dataa(\Arena_B_32bit~combout [25]),
	.datab(\Arena_Cout_32bit_vars[24]~46_combout ),
	.datac(\Arena_A_32bit~combout [25]),
	.datad(\Arena_Cout_32bit_vars[24]~45_combout ),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~25_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~25 .lut_mask = 16'hA596;
defparam \Arena_Sum_32bit~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[26]));
// synopsys translate_off
defparam \Arena_A_32bit[26]~I .input_async_reset = "none";
defparam \Arena_A_32bit[26]~I .input_power_up = "low";
defparam \Arena_A_32bit[26]~I .input_register_mode = "none";
defparam \Arena_A_32bit[26]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[26]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[26]~I .oe_power_up = "low";
defparam \Arena_A_32bit[26]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[26]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[26]~I .operation_mode = "input";
defparam \Arena_A_32bit[26]~I .output_async_reset = "none";
defparam \Arena_A_32bit[26]~I .output_power_up = "low";
defparam \Arena_A_32bit[26]~I .output_register_mode = "none";
defparam \Arena_A_32bit[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N2
cycloneii_lcell_comb \Arena_Cout_32bit_vars[25]~47 (
// Equation(s):
// \Arena_Cout_32bit_vars[25]~47_combout  = (\Arena_B_32bit~combout [25] & ((\Arena_Cout_32bit_vars[24]~46_combout ) # ((\Arena_A_32bit~combout [25]) # (\Arena_Cout_32bit_vars[24]~45_combout )))) # (!\Arena_B_32bit~combout [25] & (\Arena_A_32bit~combout [25] 
// & ((\Arena_Cout_32bit_vars[24]~46_combout ) # (\Arena_Cout_32bit_vars[24]~45_combout ))))

	.dataa(\Arena_B_32bit~combout [25]),
	.datab(\Arena_Cout_32bit_vars[24]~46_combout ),
	.datac(\Arena_A_32bit~combout [25]),
	.datad(\Arena_Cout_32bit_vars[24]~45_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[25]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[25]~47 .lut_mask = 16'hFAE8;
defparam \Arena_Cout_32bit_vars[25]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[26]));
// synopsys translate_off
defparam \Arena_B_32bit[26]~I .input_async_reset = "none";
defparam \Arena_B_32bit[26]~I .input_power_up = "low";
defparam \Arena_B_32bit[26]~I .input_register_mode = "none";
defparam \Arena_B_32bit[26]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[26]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[26]~I .oe_power_up = "low";
defparam \Arena_B_32bit[26]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[26]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[26]~I .operation_mode = "input";
defparam \Arena_B_32bit[26]~I .output_async_reset = "none";
defparam \Arena_B_32bit[26]~I .output_power_up = "low";
defparam \Arena_B_32bit[26]~I .output_register_mode = "none";
defparam \Arena_B_32bit[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N0
cycloneii_lcell_comb \Arena_Sum_32bit~26 (
// Equation(s):
// \Arena_Sum_32bit~26_combout  = \Arena_A_32bit~combout [26] $ (\Arena_Cout_32bit_vars[25]~47_combout  $ (\Arena_B_32bit~combout [26]))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [26]),
	.datac(\Arena_Cout_32bit_vars[25]~47_combout ),
	.datad(\Arena_B_32bit~combout [26]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~26_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~26 .lut_mask = 16'hC33C;
defparam \Arena_Sum_32bit~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[27]));
// synopsys translate_off
defparam \Arena_B_32bit[27]~I .input_async_reset = "none";
defparam \Arena_B_32bit[27]~I .input_power_up = "low";
defparam \Arena_B_32bit[27]~I .input_register_mode = "none";
defparam \Arena_B_32bit[27]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[27]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[27]~I .oe_power_up = "low";
defparam \Arena_B_32bit[27]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[27]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[27]~I .operation_mode = "input";
defparam \Arena_B_32bit[27]~I .output_async_reset = "none";
defparam \Arena_B_32bit[27]~I .output_power_up = "low";
defparam \Arena_B_32bit[27]~I .output_register_mode = "none";
defparam \Arena_B_32bit[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N26
cycloneii_lcell_comb \Arena_Cout_32bit_vars[26]~48 (
// Equation(s):
// \Arena_Cout_32bit_vars[26]~48_combout  = (\Arena_Cout_32bit_vars[25]~47_combout  & \Arena_B_32bit~combout [26])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_Cout_32bit_vars[25]~47_combout ),
	.datad(\Arena_B_32bit~combout [26]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[26]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[26]~48 .lut_mask = 16'hF000;
defparam \Arena_Cout_32bit_vars[26]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N20
cycloneii_lcell_comb \Arena_Cout_32bit_vars[26]~49 (
// Equation(s):
// \Arena_Cout_32bit_vars[26]~49_combout  = (\Arena_A_32bit~combout [26] & ((\Arena_Cout_32bit_vars[25]~47_combout ) # (\Arena_B_32bit~combout [26])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [26]),
	.datac(\Arena_Cout_32bit_vars[25]~47_combout ),
	.datad(\Arena_B_32bit~combout [26]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[26]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[26]~49 .lut_mask = 16'hCCC0;
defparam \Arena_Cout_32bit_vars[26]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[27]));
// synopsys translate_off
defparam \Arena_A_32bit[27]~I .input_async_reset = "none";
defparam \Arena_A_32bit[27]~I .input_power_up = "low";
defparam \Arena_A_32bit[27]~I .input_register_mode = "none";
defparam \Arena_A_32bit[27]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[27]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[27]~I .oe_power_up = "low";
defparam \Arena_A_32bit[27]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[27]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[27]~I .operation_mode = "input";
defparam \Arena_A_32bit[27]~I .output_async_reset = "none";
defparam \Arena_A_32bit[27]~I .output_power_up = "low";
defparam \Arena_A_32bit[27]~I .output_register_mode = "none";
defparam \Arena_A_32bit[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N22
cycloneii_lcell_comb \Arena_Sum_32bit~27 (
// Equation(s):
// \Arena_Sum_32bit~27_combout  = \Arena_B_32bit~combout [27] $ (\Arena_A_32bit~combout [27] $ (((\Arena_Cout_32bit_vars[26]~48_combout ) # (\Arena_Cout_32bit_vars[26]~49_combout ))))

	.dataa(\Arena_B_32bit~combout [27]),
	.datab(\Arena_Cout_32bit_vars[26]~48_combout ),
	.datac(\Arena_Cout_32bit_vars[26]~49_combout ),
	.datad(\Arena_A_32bit~combout [27]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~27_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~27 .lut_mask = 16'hA956;
defparam \Arena_Sum_32bit~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[28]));
// synopsys translate_off
defparam \Arena_A_32bit[28]~I .input_async_reset = "none";
defparam \Arena_A_32bit[28]~I .input_power_up = "low";
defparam \Arena_A_32bit[28]~I .input_register_mode = "none";
defparam \Arena_A_32bit[28]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[28]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[28]~I .oe_power_up = "low";
defparam \Arena_A_32bit[28]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[28]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[28]~I .operation_mode = "input";
defparam \Arena_A_32bit[28]~I .output_async_reset = "none";
defparam \Arena_A_32bit[28]~I .output_power_up = "low";
defparam \Arena_A_32bit[28]~I .output_register_mode = "none";
defparam \Arena_A_32bit[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N8
cycloneii_lcell_comb \Arena_Cout_32bit_vars[27]~50 (
// Equation(s):
// \Arena_Cout_32bit_vars[27]~50_combout  = (\Arena_B_32bit~combout [27] & ((\Arena_Cout_32bit_vars[26]~48_combout ) # ((\Arena_Cout_32bit_vars[26]~49_combout ) # (\Arena_A_32bit~combout [27])))) # (!\Arena_B_32bit~combout [27] & (\Arena_A_32bit~combout [27] 
// & ((\Arena_Cout_32bit_vars[26]~48_combout ) # (\Arena_Cout_32bit_vars[26]~49_combout ))))

	.dataa(\Arena_B_32bit~combout [27]),
	.datab(\Arena_Cout_32bit_vars[26]~48_combout ),
	.datac(\Arena_Cout_32bit_vars[26]~49_combout ),
	.datad(\Arena_A_32bit~combout [27]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[27]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[27]~50 .lut_mask = 16'hFEA8;
defparam \Arena_Cout_32bit_vars[27]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[28]));
// synopsys translate_off
defparam \Arena_B_32bit[28]~I .input_async_reset = "none";
defparam \Arena_B_32bit[28]~I .input_power_up = "low";
defparam \Arena_B_32bit[28]~I .input_register_mode = "none";
defparam \Arena_B_32bit[28]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[28]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[28]~I .oe_power_up = "low";
defparam \Arena_B_32bit[28]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[28]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[28]~I .operation_mode = "input";
defparam \Arena_B_32bit[28]~I .output_async_reset = "none";
defparam \Arena_B_32bit[28]~I .output_power_up = "low";
defparam \Arena_B_32bit[28]~I .output_register_mode = "none";
defparam \Arena_B_32bit[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N10
cycloneii_lcell_comb \Arena_Sum_32bit~28 (
// Equation(s):
// \Arena_Sum_32bit~28_combout  = \Arena_A_32bit~combout [28] $ (\Arena_Cout_32bit_vars[27]~50_combout  $ (\Arena_B_32bit~combout [28]))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [28]),
	.datac(\Arena_Cout_32bit_vars[27]~50_combout ),
	.datad(\Arena_B_32bit~combout [28]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~28_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~28 .lut_mask = 16'hC33C;
defparam \Arena_Sum_32bit~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N6
cycloneii_lcell_comb \Arena_Cout_32bit_vars[28]~52 (
// Equation(s):
// \Arena_Cout_32bit_vars[28]~52_combout  = (\Arena_A_32bit~combout [28] & ((\Arena_Cout_32bit_vars[27]~50_combout ) # (\Arena_B_32bit~combout [28])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [28]),
	.datac(\Arena_Cout_32bit_vars[27]~50_combout ),
	.datad(\Arena_B_32bit~combout [28]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[28]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[28]~52 .lut_mask = 16'hCCC0;
defparam \Arena_Cout_32bit_vars[28]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N28
cycloneii_lcell_comb \Arena_Cout_32bit_vars[28]~51 (
// Equation(s):
// \Arena_Cout_32bit_vars[28]~51_combout  = (\Arena_Cout_32bit_vars[27]~50_combout  & \Arena_B_32bit~combout [28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_Cout_32bit_vars[27]~50_combout ),
	.datad(\Arena_B_32bit~combout [28]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[28]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[28]~51 .lut_mask = 16'hF000;
defparam \Arena_Cout_32bit_vars[28]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[29]));
// synopsys translate_off
defparam \Arena_A_32bit[29]~I .input_async_reset = "none";
defparam \Arena_A_32bit[29]~I .input_power_up = "low";
defparam \Arena_A_32bit[29]~I .input_register_mode = "none";
defparam \Arena_A_32bit[29]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[29]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[29]~I .oe_power_up = "low";
defparam \Arena_A_32bit[29]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[29]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[29]~I .operation_mode = "input";
defparam \Arena_A_32bit[29]~I .output_async_reset = "none";
defparam \Arena_A_32bit[29]~I .output_power_up = "low";
defparam \Arena_A_32bit[29]~I .output_register_mode = "none";
defparam \Arena_A_32bit[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[29]));
// synopsys translate_off
defparam \Arena_B_32bit[29]~I .input_async_reset = "none";
defparam \Arena_B_32bit[29]~I .input_power_up = "low";
defparam \Arena_B_32bit[29]~I .input_register_mode = "none";
defparam \Arena_B_32bit[29]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[29]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[29]~I .oe_power_up = "low";
defparam \Arena_B_32bit[29]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[29]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[29]~I .operation_mode = "input";
defparam \Arena_B_32bit[29]~I .output_async_reset = "none";
defparam \Arena_B_32bit[29]~I .output_power_up = "low";
defparam \Arena_B_32bit[29]~I .output_register_mode = "none";
defparam \Arena_B_32bit[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N16
cycloneii_lcell_comb \Arena_Sum_32bit~29 (
// Equation(s):
// \Arena_Sum_32bit~29_combout  = \Arena_A_32bit~combout [29] $ (\Arena_B_32bit~combout [29] $ (((\Arena_Cout_32bit_vars[28]~52_combout ) # (\Arena_Cout_32bit_vars[28]~51_combout ))))

	.dataa(\Arena_Cout_32bit_vars[28]~52_combout ),
	.datab(\Arena_Cout_32bit_vars[28]~51_combout ),
	.datac(\Arena_A_32bit~combout [29]),
	.datad(\Arena_B_32bit~combout [29]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~29_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~29 .lut_mask = 16'hE11E;
defparam \Arena_Sum_32bit~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[30]));
// synopsys translate_off
defparam \Arena_B_32bit[30]~I .input_async_reset = "none";
defparam \Arena_B_32bit[30]~I .input_power_up = "low";
defparam \Arena_B_32bit[30]~I .input_register_mode = "none";
defparam \Arena_B_32bit[30]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[30]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[30]~I .oe_power_up = "low";
defparam \Arena_B_32bit[30]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[30]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[30]~I .operation_mode = "input";
defparam \Arena_B_32bit[30]~I .output_async_reset = "none";
defparam \Arena_B_32bit[30]~I .output_power_up = "low";
defparam \Arena_B_32bit[30]~I .output_register_mode = "none";
defparam \Arena_B_32bit[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[30]));
// synopsys translate_off
defparam \Arena_A_32bit[30]~I .input_async_reset = "none";
defparam \Arena_A_32bit[30]~I .input_power_up = "low";
defparam \Arena_A_32bit[30]~I .input_register_mode = "none";
defparam \Arena_A_32bit[30]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[30]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[30]~I .oe_power_up = "low";
defparam \Arena_A_32bit[30]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[30]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[30]~I .operation_mode = "input";
defparam \Arena_A_32bit[30]~I .output_async_reset = "none";
defparam \Arena_A_32bit[30]~I .output_power_up = "low";
defparam \Arena_A_32bit[30]~I .output_register_mode = "none";
defparam \Arena_A_32bit[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N18
cycloneii_lcell_comb \Arena_Cout_32bit_vars[29]~53 (
// Equation(s):
// \Arena_Cout_32bit_vars[29]~53_combout  = (\Arena_A_32bit~combout [29] & ((\Arena_Cout_32bit_vars[28]~52_combout ) # ((\Arena_Cout_32bit_vars[28]~51_combout ) # (\Arena_B_32bit~combout [29])))) # (!\Arena_A_32bit~combout [29] & (\Arena_B_32bit~combout [29] 
// & ((\Arena_Cout_32bit_vars[28]~52_combout ) # (\Arena_Cout_32bit_vars[28]~51_combout ))))

	.dataa(\Arena_Cout_32bit_vars[28]~52_combout ),
	.datab(\Arena_Cout_32bit_vars[28]~51_combout ),
	.datac(\Arena_A_32bit~combout [29]),
	.datad(\Arena_B_32bit~combout [29]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[29]~53 .lut_mask = 16'hFEE0;
defparam \Arena_Cout_32bit_vars[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N4
cycloneii_lcell_comb \Arena_Sum_32bit~30 (
// Equation(s):
// \Arena_Sum_32bit~30_combout  = \Arena_B_32bit~combout [30] $ (\Arena_A_32bit~combout [30] $ (\Arena_Cout_32bit_vars[29]~53_combout ))

	.dataa(\Arena_B_32bit~combout [30]),
	.datab(\Arena_A_32bit~combout [30]),
	.datac(vcc),
	.datad(\Arena_Cout_32bit_vars[29]~53_combout ),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~30_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~30 .lut_mask = 16'h9966;
defparam \Arena_Sum_32bit~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[31]));
// synopsys translate_off
defparam \Arena_B_32bit[31]~I .input_async_reset = "none";
defparam \Arena_B_32bit[31]~I .input_power_up = "low";
defparam \Arena_B_32bit[31]~I .input_register_mode = "none";
defparam \Arena_B_32bit[31]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[31]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[31]~I .oe_power_up = "low";
defparam \Arena_B_32bit[31]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[31]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[31]~I .operation_mode = "input";
defparam \Arena_B_32bit[31]~I .output_async_reset = "none";
defparam \Arena_B_32bit[31]~I .output_power_up = "low";
defparam \Arena_B_32bit[31]~I .output_register_mode = "none";
defparam \Arena_B_32bit[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N30
cycloneii_lcell_comb \Arena_Cout_32bit_vars[30]~54 (
// Equation(s):
// \Arena_Cout_32bit_vars[30]~54_combout  = (\Arena_B_32bit~combout [30] & \Arena_Cout_32bit_vars[29]~53_combout )

	.dataa(\Arena_B_32bit~combout [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Arena_Cout_32bit_vars[29]~53_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[30]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[30]~54 .lut_mask = 16'hAA00;
defparam \Arena_Cout_32bit_vars[30]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N24
cycloneii_lcell_comb \Arena_Cout_32bit_vars[30]~55 (
// Equation(s):
// \Arena_Cout_32bit_vars[30]~55_combout  = (\Arena_A_32bit~combout [30] & ((\Arena_B_32bit~combout [30]) # (\Arena_Cout_32bit_vars[29]~53_combout )))

	.dataa(\Arena_B_32bit~combout [30]),
	.datab(\Arena_A_32bit~combout [30]),
	.datac(vcc),
	.datad(\Arena_Cout_32bit_vars[29]~53_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars[30]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars[30]~55 .lut_mask = 16'hCC88;
defparam \Arena_Cout_32bit_vars[30]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[31]));
// synopsys translate_off
defparam \Arena_A_32bit[31]~I .input_async_reset = "none";
defparam \Arena_A_32bit[31]~I .input_power_up = "low";
defparam \Arena_A_32bit[31]~I .input_register_mode = "none";
defparam \Arena_A_32bit[31]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[31]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[31]~I .oe_power_up = "low";
defparam \Arena_A_32bit[31]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[31]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[31]~I .operation_mode = "input";
defparam \Arena_A_32bit[31]~I .output_async_reset = "none";
defparam \Arena_A_32bit[31]~I .output_power_up = "low";
defparam \Arena_A_32bit[31]~I .output_register_mode = "none";
defparam \Arena_A_32bit[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N2
cycloneii_lcell_comb \Arena_Sum_32bit~31 (
// Equation(s):
// \Arena_Sum_32bit~31_combout  = \Arena_B_32bit~combout [31] $ (\Arena_A_32bit~combout [31] $ (((\Arena_Cout_32bit_vars[30]~54_combout ) # (\Arena_Cout_32bit_vars[30]~55_combout ))))

	.dataa(\Arena_B_32bit~combout [31]),
	.datab(\Arena_Cout_32bit_vars[30]~54_combout ),
	.datac(\Arena_Cout_32bit_vars[30]~55_combout ),
	.datad(\Arena_A_32bit~combout [31]),
	.cin(gnd),
	.combout(\Arena_Sum_32bit~31_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Sum_32bit~31 .lut_mask = 16'hA956;
defparam \Arena_Sum_32bit~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N12
cycloneii_lcell_comb \Arena_Cout_32bit~0 (
// Equation(s):
// \Arena_Cout_32bit~0_combout  = (\Arena_B_32bit~combout [31] & ((\Arena_Cout_32bit_vars[30]~54_combout ) # ((\Arena_Cout_32bit_vars[30]~55_combout ) # (\Arena_A_32bit~combout [31])))) # (!\Arena_B_32bit~combout [31] & (\Arena_A_32bit~combout [31] & 
// ((\Arena_Cout_32bit_vars[30]~54_combout ) # (\Arena_Cout_32bit_vars[30]~55_combout ))))

	.dataa(\Arena_B_32bit~combout [31]),
	.datab(\Arena_Cout_32bit_vars[30]~54_combout ),
	.datac(\Arena_Cout_32bit_vars[30]~55_combout ),
	.datad(\Arena_A_32bit~combout [31]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit~0 .lut_mask = 16'hFEA8;
defparam \Arena_Cout_32bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[0]~I (
	.datain(\Arena_Sum_32bit~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[0]));
// synopsys translate_off
defparam \Arena_Sum_32bit[0]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[0]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[0]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[0]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[0]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[0]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[0]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[0]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[0]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[0]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[0]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[0]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[1]~I (
	.datain(\Arena_Sum_32bit~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[1]));
// synopsys translate_off
defparam \Arena_Sum_32bit[1]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[1]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[1]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[1]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[1]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[1]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[1]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[1]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[1]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[1]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[1]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[1]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[2]~I (
	.datain(\Arena_Sum_32bit~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[2]));
// synopsys translate_off
defparam \Arena_Sum_32bit[2]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[2]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[2]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[2]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[2]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[2]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[2]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[2]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[2]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[2]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[2]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[2]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[3]~I (
	.datain(\Arena_Sum_32bit~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[3]));
// synopsys translate_off
defparam \Arena_Sum_32bit[3]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[3]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[3]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[3]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[3]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[3]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[3]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[3]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[3]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[3]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[3]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[3]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[4]~I (
	.datain(\Arena_Sum_32bit~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[4]));
// synopsys translate_off
defparam \Arena_Sum_32bit[4]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[4]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[4]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[4]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[4]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[4]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[4]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[4]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[4]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[4]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[4]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[4]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[5]~I (
	.datain(\Arena_Sum_32bit~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[5]));
// synopsys translate_off
defparam \Arena_Sum_32bit[5]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[5]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[5]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[5]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[5]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[5]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[5]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[5]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[5]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[5]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[5]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[5]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[6]~I (
	.datain(\Arena_Sum_32bit~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[6]));
// synopsys translate_off
defparam \Arena_Sum_32bit[6]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[6]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[6]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[6]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[6]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[6]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[6]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[6]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[6]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[6]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[6]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[6]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[7]~I (
	.datain(\Arena_Sum_32bit~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[7]));
// synopsys translate_off
defparam \Arena_Sum_32bit[7]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[7]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[7]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[7]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[7]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[7]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[7]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[7]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[7]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[7]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[7]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[7]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[8]~I (
	.datain(\Arena_Sum_32bit~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[8]));
// synopsys translate_off
defparam \Arena_Sum_32bit[8]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[8]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[8]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[8]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[8]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[8]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[8]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[8]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[8]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[8]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[8]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[8]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[9]~I (
	.datain(\Arena_Sum_32bit~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[9]));
// synopsys translate_off
defparam \Arena_Sum_32bit[9]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[9]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[9]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[9]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[9]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[9]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[9]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[9]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[9]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[9]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[9]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[9]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[10]~I (
	.datain(\Arena_Sum_32bit~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[10]));
// synopsys translate_off
defparam \Arena_Sum_32bit[10]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[10]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[10]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[10]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[10]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[10]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[10]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[10]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[10]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[10]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[10]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[10]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[11]~I (
	.datain(\Arena_Sum_32bit~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[11]));
// synopsys translate_off
defparam \Arena_Sum_32bit[11]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[11]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[11]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[11]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[11]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[11]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[11]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[11]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[11]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[11]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[11]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[11]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[12]~I (
	.datain(\Arena_Sum_32bit~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[12]));
// synopsys translate_off
defparam \Arena_Sum_32bit[12]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[12]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[12]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[12]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[12]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[12]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[12]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[12]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[12]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[12]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[12]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[12]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[13]~I (
	.datain(\Arena_Sum_32bit~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[13]));
// synopsys translate_off
defparam \Arena_Sum_32bit[13]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[13]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[13]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[13]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[13]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[13]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[13]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[13]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[13]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[13]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[13]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[13]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[14]~I (
	.datain(\Arena_Sum_32bit~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[14]));
// synopsys translate_off
defparam \Arena_Sum_32bit[14]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[14]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[14]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[14]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[14]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[14]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[14]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[14]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[14]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[14]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[14]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[14]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[15]~I (
	.datain(\Arena_Sum_32bit~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[15]));
// synopsys translate_off
defparam \Arena_Sum_32bit[15]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[15]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[15]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[15]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[15]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[15]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[15]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[15]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[15]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[15]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[15]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[15]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[16]~I (
	.datain(\Arena_Sum_32bit~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[16]));
// synopsys translate_off
defparam \Arena_Sum_32bit[16]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[16]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[16]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[16]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[16]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[16]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[16]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[16]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[16]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[16]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[16]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[16]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[17]~I (
	.datain(\Arena_Sum_32bit~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[17]));
// synopsys translate_off
defparam \Arena_Sum_32bit[17]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[17]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[17]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[17]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[17]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[17]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[17]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[17]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[17]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[17]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[17]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[17]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[18]~I (
	.datain(\Arena_Sum_32bit~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[18]));
// synopsys translate_off
defparam \Arena_Sum_32bit[18]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[18]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[18]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[18]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[18]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[18]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[18]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[18]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[18]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[18]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[18]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[18]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[19]~I (
	.datain(\Arena_Sum_32bit~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[19]));
// synopsys translate_off
defparam \Arena_Sum_32bit[19]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[19]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[19]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[19]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[19]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[19]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[19]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[19]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[19]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[19]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[19]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[19]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[20]~I (
	.datain(\Arena_Sum_32bit~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[20]));
// synopsys translate_off
defparam \Arena_Sum_32bit[20]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[20]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[20]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[20]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[20]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[20]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[20]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[20]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[20]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[20]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[20]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[20]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[21]~I (
	.datain(\Arena_Sum_32bit~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[21]));
// synopsys translate_off
defparam \Arena_Sum_32bit[21]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[21]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[21]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[21]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[21]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[21]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[21]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[21]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[21]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[21]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[21]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[21]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[22]~I (
	.datain(\Arena_Sum_32bit~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[22]));
// synopsys translate_off
defparam \Arena_Sum_32bit[22]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[22]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[22]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[22]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[22]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[22]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[22]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[22]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[22]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[22]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[22]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[22]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[23]~I (
	.datain(\Arena_Sum_32bit~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[23]));
// synopsys translate_off
defparam \Arena_Sum_32bit[23]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[23]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[23]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[23]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[23]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[23]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[23]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[23]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[23]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[23]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[23]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[23]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[24]~I (
	.datain(\Arena_Sum_32bit~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[24]));
// synopsys translate_off
defparam \Arena_Sum_32bit[24]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[24]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[24]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[24]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[24]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[24]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[24]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[24]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[24]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[24]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[24]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[24]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[25]~I (
	.datain(\Arena_Sum_32bit~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[25]));
// synopsys translate_off
defparam \Arena_Sum_32bit[25]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[25]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[25]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[25]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[25]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[25]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[25]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[25]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[25]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[25]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[25]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[25]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[26]~I (
	.datain(\Arena_Sum_32bit~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[26]));
// synopsys translate_off
defparam \Arena_Sum_32bit[26]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[26]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[26]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[26]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[26]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[26]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[26]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[26]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[26]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[26]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[26]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[26]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[27]~I (
	.datain(\Arena_Sum_32bit~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[27]));
// synopsys translate_off
defparam \Arena_Sum_32bit[27]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[27]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[27]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[27]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[27]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[27]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[27]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[27]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[27]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[27]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[27]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[27]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[28]~I (
	.datain(\Arena_Sum_32bit~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[28]));
// synopsys translate_off
defparam \Arena_Sum_32bit[28]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[28]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[28]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[28]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[28]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[28]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[28]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[28]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[28]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[28]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[28]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[28]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[29]~I (
	.datain(\Arena_Sum_32bit~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[29]));
// synopsys translate_off
defparam \Arena_Sum_32bit[29]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[29]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[29]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[29]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[29]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[29]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[29]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[29]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[29]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[29]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[29]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[29]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[30]~I (
	.datain(\Arena_Sum_32bit~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[30]));
// synopsys translate_off
defparam \Arena_Sum_32bit[30]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[30]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[30]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[30]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[30]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[30]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[30]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[30]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[30]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[30]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[30]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[30]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[31]~I (
	.datain(\Arena_Sum_32bit~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[31]));
// synopsys translate_off
defparam \Arena_Sum_32bit[31]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[31]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[31]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[31]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[31]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[31]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[31]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[31]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[31]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[31]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[31]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[31]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Cout_32bit~I (
	.datain(\Arena_Cout_32bit~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Cout_32bit));
// synopsys translate_off
defparam \Arena_Cout_32bit~I .input_async_reset = "none";
defparam \Arena_Cout_32bit~I .input_power_up = "low";
defparam \Arena_Cout_32bit~I .input_register_mode = "none";
defparam \Arena_Cout_32bit~I .input_sync_reset = "none";
defparam \Arena_Cout_32bit~I .oe_async_reset = "none";
defparam \Arena_Cout_32bit~I .oe_power_up = "low";
defparam \Arena_Cout_32bit~I .oe_register_mode = "none";
defparam \Arena_Cout_32bit~I .oe_sync_reset = "none";
defparam \Arena_Cout_32bit~I .operation_mode = "output";
defparam \Arena_Cout_32bit~I .output_async_reset = "none";
defparam \Arena_Cout_32bit~I .output_power_up = "low";
defparam \Arena_Cout_32bit~I .output_register_mode = "none";
defparam \Arena_Cout_32bit~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
