Altera SOPC Builder Version 9.10 Build 222
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2025.06.09 16:08:29 (*) mk_custom_sdk starting
# 2025.06.09 16:08:29 (*) Reading project C:/altera/PWM_LED/unnamed.ptf.

# 2025.06.09 16:08:29 (*) Finding all CPUs
# 2025.06.09 16:08:29 (*) Finding all available components

# 2025.06.09 16:08:29 (*) Reading C:/altera/PWM_LED/.sopc_builder/install.ptf

# 2025.06.09 16:08:29 (*) Found 67 components

# 2025.06.09 16:08:29 (*) Finding all peripherals

# 2025.06.09 16:08:29 (*) Finding software components

# 2025.06.09 16:08:29 (*) (Legacy SDK Generation Skipped)
# 2025.06.09 16:08:29 (*) (All TCL Script Generation Skipped)
# 2025.06.09 16:08:29 (*) (No Libraries Built)
# 2025.06.09 16:08:29 (*) (Contents Generation Skipped)
# 2025.06.09 16:08:29 (*) mk_custom_sdk finishing

# 2025.06.09 16:08:29 (*) Starting generation for system: unnamed.

.
..
...

# 2025.06.09 16:08:30 (*) Running Generator Program for cpu

# 2025.06.09 16:08:31 (*) Starting Nios II generation
# 2025.06.09 16:08:31 (*)   Checking for plaintext license.
# 2025.06.09 16:08:32 (*)   Plaintext license not found.
# 2025.06.09 16:08:32 (*)   Checking for encrypted license (non-evaluation).
# 2025.06.09 16:08:33 (*)   Encrypted license found.  SOF will not be time-limited.
# 2025.06.09 16:08:33 (*)   Getting CPU configuration settings
# 2025.06.09 16:08:33 (*)   Elaborating CPU configuration settings
# 2025.06.09 16:08:33 (*)   Creating all objects for CPU

# 2025.06.09 16:08:33 (*)     Testbench
# 2025.06.09 16:08:33 (*)     Instruction decoding
# 2025.06.09 16:08:33 (*)       Instruction fields
# 2025.06.09 16:08:33 (*)       Instruction decodes
# 2025.06.09 16:08:33 (*)       Signals for RTL simulation waveforms
# 2025.06.09 16:08:34 (*)       Instruction controls
# 2025.06.09 16:08:34 (*)     Pipeline frontend
# 2025.06.09 16:08:34 (*)     Pipeline backend
# 2025.06.09 16:08:36 (*)   Generating HDL from CPU objects
# 2025.06.09 16:08:37 (*)   Creating encrypted HDL

# 2025.06.09 16:08:38 (*) Done Nios II generation

# 2025.06.09 16:08:39 (*) Running Generator Program for ram

# 2025.06.09 16:08:39 (*) Running Generator Program for rom

# 2025.06.09 16:08:40 (*) Running Generator Program for lcd_en

# 2025.06.09 16:08:40 (*) Running Generator Program for lcd_rs

# 2025.06.09 16:08:41 (*) Running Generator Program for lcd_data


# 2025.06.09 16:08:42 (*) Making arbitration and system (top) modules.

# 2025.06.09 16:08:43 (*) Generating Quartus symbol for top level: unnamed
# 2025.06.09 16:08:43 (*) Generating Symbol C:/altera/PWM_LED/unnamed.bsf

# 2025.06.09 16:08:43 (*) Creating command-line system-generation script: C:/altera/PWM_LED/unnamed_generation_script

# 2025.06.09 16:08:43 (*) Running setup for HDL simulator: modelsim


# 2025.06.09 16:08:43 (*) Completed generation for system: unnamed.
# 2025.06.09 16:08:43 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/altera/PWM_LED/unnamed.ptf 
  System HDL Model : C:/altera/PWM_LED/unnamed.v 
  System Generation Script : C:/altera/PWM_LED/unnamed_generation_script 

# 2025.06.09 16:08:43 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
