// Seed: 458048143
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd1,
    parameter id_4 = 32'd74
) (
    output wor _id_0,
    input wor id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 _id_4,
    input tri1 id_5
);
  assign id_2#(.id_3(1)) = 1'b0;
  logic [id_0  &  id_4  -  -1  &  1  ==  id_4 : -1 'b0] id_7;
  ;
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_7,
      id_7
  );
endmodule
