Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Oct  6 20:38:14 2017
| Host         : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xcku040
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |            1072 |          473 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|              Clock Signal              |                        Enable Signal                        |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1    |                                                             |                                                 |                0 |              1 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/FSM_onehot_mode[5]_i_1_n_0 |                                                 |                1 |              5 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/pc                         | design_1_i/top_wrapper_0/inst/t1/pc[31]_i_1_n_0 |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1    |                                                             | design_1_i/top_wrapper_0/inst/t1/clear          |                3 |             10 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/pc                         |                                                 |                2 |             26 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[29][31]_i_1_n_0        |                                                 |                5 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[7][31]_i_1_n_0         |                                                 |                3 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[8][31]_i_1_n_0         |                                                 |                5 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[9][31]_i_1_n_0         |                                                 |                3 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[31][31]_i_1_n_0        |                                                 |                5 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[3][31]_i_1_n_0         |                                                 |                3 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[28][31]_i_1_n_0        |                                                 |                6 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[5][31]_i_1_n_0         |                                                 |                9 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[2][31]_i_1_n_0         |                                                 |               16 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[30][31]_i_1_n_0        |                                                 |                1 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[25][31]_i_1_n_0        |                                                 |               21 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[26][31]_i_1_n_0        |                                                 |                8 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[27][31]_i_1_n_0        |                                                 |               13 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[22][31]_i_1_n_0        |                                                 |               19 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[23][31]_i_1_n_0        |                                                 |               19 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[24][31]_i_1_n_0        |                                                 |               13 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[6][31]_i_1_n_0         |                                                 |               13 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[4][31]_i_1_n_0         |                                                 |                8 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[10][31]_i_1_n_0        |                                                 |               25 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[11][31]_i_1_n_0        |                                                 |               23 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[12][31]_i_1_n_0        |                                                 |               24 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[13][31]_i_1_n_0        |                                                 |               28 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[14][31]_i_1_n_0        |                                                 |               21 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[15][31]_i_1_n_0        |                                                 |               20 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[16][31]_i_1_n_0        |                                                 |               25 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[19][31]_i_1_n_0        |                                                 |               23 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[18][31]_i_1_n_0        |                                                 |               13 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[17][31]_i_1_n_0        |                                                 |               31 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[21][31]_i_1_n_0        |                                                 |               24 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[20][31]_i_1_n_0        |                                                 |               16 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/gpr[1][31]_i_1_n_0         |                                                 |               21 |             32 |
|  design_1_i/top_wrapper_0/inst/t1/clk3 | design_1_i/top_wrapper_0/inst/t1/mode[0]                    |                                                 |                6 |             49 |
+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 5      |                     1 |
| 6      |                     1 |
| 10     |                     1 |
| 16+    |                    33 |
+--------+-----------------------+


