
---------- Begin Simulation Statistics ----------
final_tick                               163091757500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    633                       # Simulator instruction rate (inst/s)
host_mem_usage                               36169216                       # Number of bytes of host memory used
host_op_rate                                      649                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                214971.36                       # Real time elapsed on the host
host_tick_rate                                 260851                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   136053991                       # Number of instructions simulated
sim_ops                                     139520816                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056075                       # Number of seconds simulated
sim_ticks                                 56075427500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.635987                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  480169                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               588183                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4680                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             36293                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            597204                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              67101                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           76770                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9669                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1033026                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  170006                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6721                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6449862                       # Number of instructions committed
system.cpu.committedOps                       6940206                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.643712                       # CPI: cycles per instruction
system.cpu.discardedOps                        101386                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4420952                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1090652                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           490568                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9188761                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.378256                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4541                       # number of quiesce instructions executed
system.cpu.numCycles                         17051575                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4541                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4983840     71.81%     71.81% # Class of committed instruction
system.cpu.op_class_0::IntMult                  16796      0.24%     72.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::MemRead                1195296     17.22%     89.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                744274     10.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6940206                       # Class of committed instruction
system.cpu.quiesceCycles                     72669109                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7862814                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1472                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        27387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54909                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1906214                       # Transaction distribution
system.membus.trans_dist::ReadResp            1931385                       # Transaction distribution
system.membus.trans_dist::WriteReq             705221                       # Transaction distribution
system.membus.trans_dist::WriteResp            705217                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5304                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22058                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2364                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2364                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20053                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5118                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        59986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        59986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        76264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       117040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5128272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5128272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5305298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1283392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1283392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       813888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100883                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       955847                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    164103992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    164103992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               166343231                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2641224                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000567                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023800                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2639727     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1497      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2641224                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5977510705                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96480750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            57989827                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18223000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           94696088                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11271399459                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          101336750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3506135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       876534                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4382668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       876534                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3506135                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4382668                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4382668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4382668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8765337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1387003                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1386988                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3903339                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3903339                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        40040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        76264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10216429                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10281965                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10580669                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        44044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54955                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100883                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    163462540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    164511116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    168170507                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18347375000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         11346196                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          684                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15092750585                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8066607000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      7012269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2629601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3506135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13148005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3506135                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2629601                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6135736                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      7012269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6135736                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6135736                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19283741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2629601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6135736                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8765337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2629601                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1205519                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3835120                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2629601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8765337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1205519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12600457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1901631                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1901631                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       662507                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       662502                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5075415                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5128271                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    162413260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    164103992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3003800                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3003800    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3003800                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6372243205                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10170621000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     37976800                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9049784                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    641014890                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17530673                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18699385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    677244948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17530673                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     17550575                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     35081248                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    658545563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35081248                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18699385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    712326197                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    230162444                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     41172832                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    271728492                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    122290188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    253493260                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     57540611                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1286651                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     58839550                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3821571                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     36622339                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3506135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4104515191                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    734240180                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3506135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4845767640                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2339760531                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2180815973                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4520576504                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3506135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6444275721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2915056154                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3506135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9366344144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1283392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1287808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1283392                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1283392                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        20053                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           69                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        20122                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     22886887                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        78751                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22965639                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     22886887                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     22886887                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     22886887                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        78751                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22965639                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    121241612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         474432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          122177976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       339456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     41171648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42739904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1894403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1909044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5304                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       643307                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             667811                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      7032171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2162116588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1205519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8460604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2178814883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6053561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17530673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    734219066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3506135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       876534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            762185968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6053561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24562844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2896335654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3506135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       876534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1205519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8460604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2941000851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2536152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000420920250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1599                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1600                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3423281                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             709011                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1909044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     667811                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1909044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   667811                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1569                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            119216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            119188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            119200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            119257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            119183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            119239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            119242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            119193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            119250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            119242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           119241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           119201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           119259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           119159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           119232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41728                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  62030178610                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9537375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            112101397360                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32519.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58769.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2242                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1779004                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  619237                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     7                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1909037                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               667811                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1674320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   67187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   66428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   66249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  48708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 111792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6376                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       177036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.982806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.168789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.245809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5630      3.18%      3.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5235      2.96%      6.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2704      1.53%      7.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2561      1.45%      9.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3016      1.70%     10.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2178      1.23%     12.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2446      1.38%     13.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2826      1.60%     15.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       150440     84.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       177036                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1192.187500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1819.068225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           990     61.88%     61.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.25%     62.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.12%     62.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.12%     62.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.12%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.19%     62.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          131      8.19%     70.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.06%     70.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.06%     71.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.12%     71.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           41      2.56%     73.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.06%     73.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.12%     73.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.06%     73.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.06%     74.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           18      1.12%     75.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          232     14.50%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.06%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.06%     89.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            6      0.38%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.31%     90.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           45      2.81%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           56      3.50%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5504-5631            1      0.06%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.06%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           50      3.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1600                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     417.495935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     86.537941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    493.779881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            943     58.97%     58.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      0.69%     59.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.19%     59.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.13%     59.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.06%     60.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.13%     60.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.06%     60.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.13%     60.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.06%     60.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.13%     60.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.06%     60.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.06%     60.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.06%     60.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.06%     60.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.06%     60.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           22      1.38%     62.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          604     37.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1599                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              122078400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  100416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42739264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               122177976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42739904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2177.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       762.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2178.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    762.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56075443250                       # Total gap between requests
system.mem_ctrls.avgGap                      21761.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    121141900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       473728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       340864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     41169600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 7032171.087772804312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2160338412.043314456940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1205519.119760611793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8448049.727307027206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6078669.663285224698                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17530673.306057274342                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 734182543.681900620461                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3506134.661211455241                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 876533.665302863810                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1894403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       643307                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    580654105                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 111132355290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     93382430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    295005535                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 172258779795                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  22962373545                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 954882044870                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5252177930                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1868803150                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     94139.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58663.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     88096.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39795.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32477145.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1494946.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1484333.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1709693.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2433337.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         87356455.424995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60970853.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3469241981.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       928066711.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     536829646.499878                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     940483509.374931                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     403513782.600045                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6426462940.650282                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.603905                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20693796375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3033450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32349189125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9082                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4541                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10002229.547457                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2190422.840804                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4541    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       192250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     18864875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4541                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117671633125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45420124375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2076348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2076348                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2076348                       # number of overall hits
system.cpu.icache.overall_hits::total         2076348                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20053                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20053                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20053                       # number of overall misses
system.cpu.icache.overall_misses::total         20053                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    870086250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    870086250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    870086250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    870086250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2096401                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2096401                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2096401                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2096401                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009565                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009565                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009565                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009565                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43389.330773                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43389.330773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43389.330773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43389.330773                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        20053                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20053                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20053                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20053                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    838984500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    838984500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    838984500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    838984500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009565                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009565                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009565                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009565                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41838.353364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41838.353364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41838.353364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41838.353364                       # average overall mshr miss latency
system.cpu.icache.replacements                  19880                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2076348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2076348                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20053                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20053                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    870086250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    870086250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2096401                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2096401                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43389.330773                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43389.330773                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20053                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20053                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    838984500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    838984500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41838.353364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41838.353364                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           471.977727                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11286223                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19880                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            567.717455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   471.977727                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.921831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.921831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4212855                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4212855                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1890230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1890230                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1890230                       # number of overall hits
system.cpu.dcache.overall_hits::total         1890230                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9785                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9785                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9785                       # number of overall misses
system.cpu.dcache.overall_misses::total          9785                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    720223875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    720223875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    720223875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    720223875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1900015                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1900015                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1900015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1900015                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005150                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005150                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005150                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005150                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73604.892693                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73604.892693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73604.892693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73604.892693                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5304                       # number of writebacks
system.cpu.dcache.writebacks::total              5304                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7482                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7482                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7482                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7482                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47297                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47297                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    540978375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    540978375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    540978375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    540978375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99724250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99724250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003938                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003938                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003938                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003938                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72303.979551                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72303.979551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72303.979551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72303.979551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2108.468825                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2108.468825                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7482                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1196439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1196439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    416480375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    416480375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1202008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1202008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004633                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004633                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74785.486622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74785.486622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4583                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4583                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    377030875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    377030875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99724250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99724250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73638.842773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73638.842773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21759.600698                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21759.600698                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       693791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         693791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    303743500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    303743500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       698007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       698007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006040                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006040                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72045.422201                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72045.422201                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2362                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2362                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42714                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42714                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    163947500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    163947500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69410.457240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69410.457240                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              872690                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7482                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            116.638599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7607542                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7607542                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163091757500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               163093845625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    633                       # Simulator instruction rate (inst/s)
host_mem_usage                               36169216                       # Number of bytes of host memory used
host_op_rate                                      649                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                214972.58                       # Real time elapsed on the host
host_tick_rate                                 260859                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   136055954                       # Number of instructions simulated
sim_ops                                     139523240                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056078                       # Number of seconds simulated
sim_ticks                                 56077515625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.629726                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  480284                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               588369                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4680                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             36311                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            597252                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              67101                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           76770                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9669                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1033319                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  170100                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6721                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6451825                       # Number of instructions committed
system.cpu.committedOps                       6942630                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.643425                       # CPI: cycles per instruction
system.cpu.discardedOps                        101431                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4422120                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1091136                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           490760                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9189777                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.378297                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4541                       # number of quiesce instructions executed
system.cpu.numCycles                         17054916                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4541                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4985241     71.81%     71.81% # Class of committed instruction
system.cpu.op_class_0::IntMult                  16796      0.24%     72.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::MemRead                1195857     17.22%     89.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                744735     10.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6942630                       # Class of committed instruction
system.cpu.quiesceCycles                     72669109                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7865139                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1472                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        27394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54921                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1906214                       # Transaction distribution
system.membus.trans_dist::ReadResp            1931391                       # Transaction distribution
system.membus.trans_dist::WriteReq             705567                       # Transaction distribution
system.membus.trans_dist::WriteResp            705563                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5306                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22062                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2364                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2364                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20055                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5122                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        59992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        59992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        76264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       117052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5128964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5128964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5306008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1283520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1283520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       814272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100883                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       956231                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    164126136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    164126136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               166365887                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2641576                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000567                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023807                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2640078     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1498      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2641576                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5979257830                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96480750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            57996077                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18223000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           94717713                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11271745459                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          101347500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3506004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       876501                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4382505                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       876501                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3506004                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4382505                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4382505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4382505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8765010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1387696                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1387684                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3903339                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3903339                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        40040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        76264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10217818                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10283354                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10582058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        44044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54955                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100883                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    163484812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    164533388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    168192779                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18349463000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         11347932                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          684                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15094052098                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8068695000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      7012008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2629503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3506004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13147515                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3506004                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2629503                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6135507                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      7012008                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6135507                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6135507                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19283023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2629503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6135507                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8765010                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2629503                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1205474                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3834977                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2629503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8765010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1205474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12599988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1901631                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1901631                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       662853                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       662849                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5076108                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5128964                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    162435404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    164126136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3004494                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3004494    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3004494                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6374321205                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10170968000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     37976800                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9049784                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    640991021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17530021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18698689                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    677219730                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17530021                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     17549922                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     35079942                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    658521042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35079942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18698689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    712299672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    230162444                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     41195008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    271750668                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    122290188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    253493260                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     57540611                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1287344                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     58840243                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3821571                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     36622339                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3506004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4104362353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    734608292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3506004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4845982654                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2339673406                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2180734768                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4520408174                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3506004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6444035760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2915343060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3506004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9366390828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1283520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1287936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1283520                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1283520                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        20055                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           69                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        20124                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     22888318                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        78748                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22967066                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     22888318                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     22888318                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     22888318                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        78748                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22967066                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    121241612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         474688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          122178232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       339584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     41193792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42762176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1894403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1909048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5306                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       643653                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             668159                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      7031909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2162036079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1205474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8464854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2178738317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6055618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17530021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    734586608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3506004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       876501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            762554752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6055618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24561930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2896622687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3506004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       876501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1205474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8464854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2941293068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2536498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000420920250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1603                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1604                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3423304                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             709357                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1909048                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     668159                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1909048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   668159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1569                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            119216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            119188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            119200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            119257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            119183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            119239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            119244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            119193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            119250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            119242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           119241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           119201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           119259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           119160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           119233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41744                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  62030518985                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9537395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            112101842735                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32519.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58769.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2242                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1779004                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  619563                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     7                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1909041                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               668159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1674320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   67187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   66428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   66249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  48718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 111812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6376                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       177064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.962093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.115289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.280388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5635      3.18%      3.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5236      2.96%      6.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2704      1.53%      7.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2562      1.45%      9.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3016      1.70%     10.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2178      1.23%     12.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2446      1.38%     13.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2826      1.60%     15.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       150461     84.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       177064                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1189.216958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1817.768967                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           994     61.97%     61.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.25%     62.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.12%     62.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.12%     62.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.12%     62.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.19%     62.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          131      8.17%     70.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.06%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.06%     71.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.12%     71.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           41      2.56%     73.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.06%     73.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.12%     73.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.06%     74.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.06%     74.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           18      1.12%     75.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          232     14.46%     89.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.06%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.06%     89.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            6      0.37%     90.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.31%     90.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           45      2.81%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           56      3.49%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5504-5631            1      0.06%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.06%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           50      3.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1604                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     416.788522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     86.583594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    493.379163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            944     58.89%     58.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      0.69%     59.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.19%     59.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.19%     59.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.06%     60.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.19%     60.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.06%     60.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.19%     60.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.06%     60.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.12%     60.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.06%     60.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.06%     60.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.06%     60.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.06%     60.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.06%     60.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           22      1.37%     62.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          604     37.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1603                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              122078656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  100416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42761664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               122178232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42762176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2176.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       762.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2178.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    762.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56077529250                       # Total gap between requests
system.mem_ctrls.avgGap                      21759.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    121141900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       473984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       340992                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     41191872                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 7031909.235012584366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2160257968.810472011566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1205474.230564221740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8452300.261830652133                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6080725.870244898833                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17530020.526832140982                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 734552369.892010569572                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3506004.105366427917                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 876501.026341606979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1894403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5306                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       643653                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    580654105                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 111132355290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     93382430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    295450910                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 172259140045                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  22962373545                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 954962168620                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5252177930                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1868803150                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     94139.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58663.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     88096.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39834.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32464971.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1494946.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1483659.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1709693.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2433337.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         87370271.324995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60980841.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3469249256.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       928551734.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     536829646.499878                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     940539968.287431                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     403513782.600045                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6427035500.812782                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.609847                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20693796375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3033450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32351277250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9082                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4541                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10002229.547457                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2190422.840804                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4541    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       192250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     18864875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4541                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117673721250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45420124375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2076984                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2076984                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2076984                       # number of overall hits
system.cpu.icache.overall_hits::total         2076984                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20055                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20055                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20055                       # number of overall misses
system.cpu.icache.overall_misses::total         20055                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    870175000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    870175000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    870175000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    870175000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2097039                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2097039                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2097039                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2097039                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009563                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009563                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009563                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009563                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43389.429070                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43389.429070                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43389.429070                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43389.429070                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        20055                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20055                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20055                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20055                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    839070250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    839070250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    839070250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    839070250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009563                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009563                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009563                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009563                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41838.456744                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41838.456744                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41838.456744                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41838.456744                       # average overall mshr miss latency
system.cpu.icache.replacements                  19882                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2076984                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2076984                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20055                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20055                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    870175000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    870175000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2097039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2097039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43389.429070                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43389.429070                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20055                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20055                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    839070250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    839070250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009563                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009563                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41838.456744                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41838.456744                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           471.977839                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35889928                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20357                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1763.026379                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   471.977839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.921832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.921832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4214133                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4214133                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1891265                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1891265                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1891265                       # number of overall hits
system.cpu.dcache.overall_hits::total         1891265                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9789                       # number of overall misses
system.cpu.dcache.overall_misses::total          9789                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    720804500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    720804500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    720804500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    720804500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1901054                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1901054                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1901054                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1901054                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005149                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005149                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005149                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005149                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73634.130146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73634.130146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73634.130146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73634.130146                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5306                       # number of writebacks
system.cpu.dcache.writebacks::total              5306                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7486                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7486                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47297                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47297                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    541553750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    541553750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    541553750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    541553750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99724250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99724250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003938                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003938                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003938                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003938                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72342.205450                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72342.205450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72342.205450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72342.205450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2108.468825                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2108.468825                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7486                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1197013                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1197013                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    417061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    417061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1202586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1202586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004634                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004634                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74835.994976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74835.994976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4583                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4583                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    377606250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    377606250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99724250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99724250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73693.647541                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73693.647541                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21759.600698                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21759.600698                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       694252                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         694252                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    303743500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    303743500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       698468                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       698468                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72045.422201                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72045.422201                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2362                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2362                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42714                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42714                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    163947500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    163947500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003382                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003382                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69410.457240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69410.457240                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1902493                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7998                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            237.871093                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7611702                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7611702                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163093845625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
