

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3'
================================================================
* Date:           Mon Jul 14 02:16:42 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.894 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      649|      649|  6.490 us|  6.490 us|  641|  641|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_channel_pool_3_loop_for_weight_pool_3  |      647|      647|         9|          1|          1|   640|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     229|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|      98|      79|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      63|    -|
|Register         |        -|     -|     178|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     276|     435|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+----+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-------------------------+--------------------+---------+----+----+----+-----+
    |mul_5ns_7ns_11_1_1_U388  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  30|    0|
    |urem_5ns_5ns_4_9_1_U387  |urem_5ns_5ns_4_9_1  |        0|   0|  98|  49|    0|
    +-------------------------+--------------------+---------+----+----+----+-----+
    |Total                    |                    |        0|   0|  98|  79|    0|
    +-------------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln74_1_fu_343_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln74_fu_295_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln81_1_fu_428_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln81_fu_417_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln86_fu_462_p2       |         +|   0|  0|  13|           6|           6|
    |add_ln87_fu_324_p2       |         +|   0|  0|  12|           5|           1|
    |empty_fu_376_p2          |         +|   0|  0|  18|          11|          11|
    |icmp_ln74_fu_289_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln77_fu_304_p2      |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln83_1_fu_487_p2    |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln83_fu_473_p2      |      icmp|   0|  0|  23|          16|          13|
    |max_1_fu_493_p3          |    select|   0|  0|  16|           1|          16|
    |max_fu_479_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln74_1_fu_349_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln74_fu_310_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 229|         112|         127|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten181_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_y_load                  |   9|          2|    5|         10|
    |indvar_flatten181_fu_112                 |   9|          2|   10|         20|
    |y_fu_104                                 |   9|          2|    5|         10|
    |z_fu_108                                 |   9|          2|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  63|         14|   38|         76|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln86_reg_597                  |   6|   0|    6|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |icmp_ln77_reg_575                 |   1|   0|    1|          0|
    |indvar_flatten181_fu_112          |  10|   0|   10|          0|
    |select_ln74_reg_580               |   5|   0|    5|          0|
    |y_fu_104                          |   5|   0|    5|          0|
    |z_fu_108                          |   6|   0|    6|          0|
    |icmp_ln77_reg_575                 |  64|  32|    1|          0|
    |select_ln74_reg_580               |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 178|  64|   56|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3|  return value|
|OutPool3_9_address0  |  out|    6|   ap_memory|                                                   OutPool3_9|         array|
|OutPool3_9_ce0       |  out|    1|   ap_memory|                                                   OutPool3_9|         array|
|OutPool3_9_we0       |  out|    1|   ap_memory|                                                   OutPool3_9|         array|
|OutPool3_9_d0        |  out|   16|   ap_memory|                                                   OutPool3_9|         array|
|OutPool3_8_address0  |  out|    6|   ap_memory|                                                   OutPool3_8|         array|
|OutPool3_8_ce0       |  out|    1|   ap_memory|                                                   OutPool3_8|         array|
|OutPool3_8_we0       |  out|    1|   ap_memory|                                                   OutPool3_8|         array|
|OutPool3_8_d0        |  out|   16|   ap_memory|                                                   OutPool3_8|         array|
|OutPool3_7_address0  |  out|    6|   ap_memory|                                                   OutPool3_7|         array|
|OutPool3_7_ce0       |  out|    1|   ap_memory|                                                   OutPool3_7|         array|
|OutPool3_7_we0       |  out|    1|   ap_memory|                                                   OutPool3_7|         array|
|OutPool3_7_d0        |  out|   16|   ap_memory|                                                   OutPool3_7|         array|
|OutPool3_6_address0  |  out|    6|   ap_memory|                                                   OutPool3_6|         array|
|OutPool3_6_ce0       |  out|    1|   ap_memory|                                                   OutPool3_6|         array|
|OutPool3_6_we0       |  out|    1|   ap_memory|                                                   OutPool3_6|         array|
|OutPool3_6_d0        |  out|   16|   ap_memory|                                                   OutPool3_6|         array|
|OutPool3_5_address0  |  out|    6|   ap_memory|                                                   OutPool3_5|         array|
|OutPool3_5_ce0       |  out|    1|   ap_memory|                                                   OutPool3_5|         array|
|OutPool3_5_we0       |  out|    1|   ap_memory|                                                   OutPool3_5|         array|
|OutPool3_5_d0        |  out|   16|   ap_memory|                                                   OutPool3_5|         array|
|OutPool3_4_address0  |  out|    6|   ap_memory|                                                   OutPool3_4|         array|
|OutPool3_4_ce0       |  out|    1|   ap_memory|                                                   OutPool3_4|         array|
|OutPool3_4_we0       |  out|    1|   ap_memory|                                                   OutPool3_4|         array|
|OutPool3_4_d0        |  out|   16|   ap_memory|                                                   OutPool3_4|         array|
|OutPool3_3_address0  |  out|    6|   ap_memory|                                                   OutPool3_3|         array|
|OutPool3_3_ce0       |  out|    1|   ap_memory|                                                   OutPool3_3|         array|
|OutPool3_3_we0       |  out|    1|   ap_memory|                                                   OutPool3_3|         array|
|OutPool3_3_d0        |  out|   16|   ap_memory|                                                   OutPool3_3|         array|
|OutPool3_2_address0  |  out|    6|   ap_memory|                                                   OutPool3_2|         array|
|OutPool3_2_ce0       |  out|    1|   ap_memory|                                                   OutPool3_2|         array|
|OutPool3_2_we0       |  out|    1|   ap_memory|                                                   OutPool3_2|         array|
|OutPool3_2_d0        |  out|   16|   ap_memory|                                                   OutPool3_2|         array|
|OutPool3_1_address0  |  out|    6|   ap_memory|                                                   OutPool3_1|         array|
|OutPool3_1_ce0       |  out|    1|   ap_memory|                                                   OutPool3_1|         array|
|OutPool3_1_we0       |  out|    1|   ap_memory|                                                   OutPool3_1|         array|
|OutPool3_1_d0        |  out|   16|   ap_memory|                                                   OutPool3_1|         array|
|OutPool3_address0    |  out|    6|   ap_memory|                                                     OutPool3|         array|
|OutPool3_ce0         |  out|    1|   ap_memory|                                                     OutPool3|         array|
|OutPool3_we0         |  out|    1|   ap_memory|                                                     OutPool3|         array|
|OutPool3_d0          |  out|   16|   ap_memory|                                                     OutPool3|         array|
|OutConv7_address0    |  out|   11|   ap_memory|                                                     OutConv7|         array|
|OutConv7_ce0         |  out|    1|   ap_memory|                                                     OutConv7|         array|
|OutConv7_q0          |   in|   16|   ap_memory|                                                     OutConv7|         array|
|OutConv7_address1    |  out|   11|   ap_memory|                                                     OutConv7|         array|
|OutConv7_ce1         |  out|    1|   ap_memory|                                                     OutConv7|         array|
|OutConv7_q1          |   in|   16|   ap_memory|                                                     OutConv7|         array|
+---------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

