INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/7380314/Documents/GitHub/CENG342/lab04/lab_04/lab_04.srcs/sim_1/new/N_bit_adder_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'N_bit_adder_test'
