void *runtime_ctrl_dcr_1727()
{
  void *v0; // r0
  double v2[145]; // [sp+0h] [bp-48Ch] BYREF

  memset(v2, 0, sizeof(v2));
  LODWORD(v2[0]) = backend_init_base;
  HIDWORD(v2[0]) = reset_base;
  LODWORD(v2[2]) = dhash_mining_start_base;
  HIDWORD(v2[2]) = dhash_mining_stop_base;
  LODWORD(v2[3]) = dhash_mining_reset_base;
  HIDWORD(v2[3]) = backend_exit_base;
  LODWORD(v2[4]) = push_work_base;
  HIDWORD(v2[4]) = async_push_work_base;
  LODWORD(v2[5]) = pop_ans_base;
  HIDWORD(v2[5]) = try_pop_ans_base;
  LODWORD(v2[7]) = softreset_all_chip_dcr;
  LODWORD(v2[8]) = work_2_packet_dcr;
  HIDWORD(v2[8]) = packet_2_nonce_dcr;
  LODWORD(v2[9]) = check_nonce_dcr;
  HIDWORD(v2[9]) = global_idx_init_dcr;
  LODWORD(v2[10]) = global_idx_free_dcr;
  HIDWORD(v2[10]) = set_baud_dcr;
  LODWORD(v2[11]) = sub_CF91C;
  HIDWORD(v2[11]) = sub_CF804;
  LODWORD(v2[12]) = sub_CDDC4;
  LODWORD(v2[13]) = sub_CF534;
  HIDWORD(v2[13]) = sub_CF158;
  LODWORD(v2[14]) = sub_CED88;
  HIDWORD(v2[14]) = sub_CE8B4;
  LODWORD(v2[15]) = sub_CE508;
  LODWORD(v2[16]) = get_chip_status_dcr;
  HIDWORD(v2[16]) = get_theory_hashrate_dcr;
  LODWORD(v2[17]) = get_sale_hashrate_dcr;
  HIDWORD(v2[17]) = get_qualify_hashrate_dcr;
  LODWORD(v2[18]) = get_qualify_nonce_num_dcr;
  HIDWORD(v2[18]) = set_sensor_extern_mode_dcr;
  LODWORD(v2[19]) = read_sensor_temp_local_dcr;
  HIDWORD(v2[19]) = read_sensor_temp_remote_dcr;
  LODWORD(v2[20]) = parameter_update_dcr;
  HIDWORD(v2[20]) = overclock_update_dcr;
  LODWORD(v2[21]) = get_pcba_test_level_dcr;
  HIDWORD(v2[21]) = get_packet_remain_len_dcr;
  HIDWORD(v2[23]) = set_frequency_dcr;
  LODWORD(v2[24]) = set_frequency_by_temp_single_base;
  HIDWORD(v2[24]) = set_frequency_single_base;
  HIDWORD(v2[25]) = sub_D06B0;
  LODWORD(v2[26]) = sub_CD2F8;
  HIDWORD(v2[26]) = sub_CDDDC;
  LODWORD(v2[27]) = top_init_dcr;
  HIDWORD(v2[27]) = misc_reinit_dcr;
  LODWORD(v2[28]) = dhash_start_dcr;
  LODWORD(v2[32]) = set_chipaddr_base;
  HIDWORD(v2[32]) = set_inactive_base;
  HIDWORD(v2[33]) = set_core_reg_base_9;
  LODWORD(v2[34]) = set_core_reg_base_9;
  LODWORD(v2[35]) = sync_get_status_base;
  HIDWORD(v2[37]) = sync_get_core_reg_base3;
  LODWORD(v2[40]) = 7496548;
  *(_QWORD *)&v2[41] = 0x100001727LL;
  *(_QWORD *)&v2[43] = 0x4000002F8LL;
  HIDWORD(v2[44]) = 2;
  LODWORD(v2[33]) = set_chip_reg_base;
  HIDWORD(v2[46]) = 210;
  LODWORD(v2[47]) = 500;
  HIDWORD(v2[34]) = set_core_enable_base;
  HIDWORD(v2[35]) = sync_get_chip_reg_base;
  LODWORD(v2[38]) = 3625540;
  *(_QWORD *)&v2[42] = 0xC00000005CLL;
  v2[39] = 0.0;
  HIDWORD(v2[65]) = 1;
  *(_QWORD *)&v2[124] = 4774;
  LODWORD(v2[54]) = 39;
  HIDWORD(v2[48]) = sensor_info_dcr_1727;
  *(_QWORD *)&v2[49] = qword_2F0AB0;
  *(_QWORD *)&v2[50] = qword_2F0AB8;
  HIDWORD(v2[103]) = 280;
  *(_QWORD *)&v2[104] = 0x400000050LL;
  *(_QWORD *)&v2[51] = qword_2F0AC0;
  *(_QWORD *)&v2[105] = 0xB000000BALL;
  *(_QWORD *)&v2[122] = 0x5F04419C000LL;
  BYTE4(v2[123]) = 15;
  HIDWORD(v2[121]) = 1112014848;
  v0 = calloc(1u, 0x488u);
  return memcpy(v0, v2, 0x488u);
}
