

================================================================
== Vitis HLS Report for 'softmax_10_s'
================================================================
* Date:           Fri Mar 21 12:04:43 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.815 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      128|      128|  1.280 us|  1.280 us|  128|  128|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_softmax_10_Pipeline_1_fu_141                 |softmax_10_Pipeline_1                 |       21|       21|  0.210 us|  0.210 us|   20|   20|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_softmax_10_Pipeline_VITIS_LOOP_89_1_fu_148   |softmax_10_Pipeline_VITIS_LOOP_89_1   |       64|       64|  0.640 us|  0.640 us|   44|   44|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_softmax_10_Pipeline_VITIS_LOOP_114_3_fu_158  |softmax_10_Pipeline_VITIS_LOOP_114_3  |       35|       35|  0.350 us|  0.350 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   26|    2023|   3283|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    245|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   26|    2099|   3528|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_softmax_10_Pipeline_1_fu_141                 |softmax_10_Pipeline_1                 |        0|   0|   209|   321|    0|
    |grp_softmax_10_Pipeline_VITIS_LOOP_114_3_fu_158  |softmax_10_Pipeline_VITIS_LOOP_114_3  |        0|   0|   249|    94|    0|
    |grp_softmax_10_Pipeline_VITIS_LOOP_89_1_fu_148   |softmax_10_Pipeline_VITIS_LOOP_89_1   |        0|  26|  1565|  2868|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|  26|  2023|  3283|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |agg_result_0_address0        |  14|          3|    4|         12|
    |agg_result_0_address0_local  |  31|          6|    4|         24|
    |agg_result_0_address1        |   9|          2|    4|          8|
    |agg_result_0_address1_local  |  31|          6|    4|         24|
    |agg_result_0_ce0             |  14|          3|    1|          3|
    |agg_result_0_ce1             |   9|          2|    1|          2|
    |agg_result_0_d0              |  14|          3|   64|        192|
    |agg_result_0_we0             |  14|          3|    1|          3|
    |ap_NS_fsm                    |  54|         10|    1|         10|
    |grp_fu_191_ce                |   9|          2|    1|          2|
    |grp_fu_195_ce                |   9|          2|    1|          2|
    |softmax_input_address0       |  14|          3|    4|         12|
    |softmax_input_ce0            |  14|          3|    1|          3|
    |softmax_input_ce1            |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 245|         50|   92|        299|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   9|   0|    9|          0|
    |grp_softmax_10_Pipeline_1_fu_141_ap_start_reg                 |   1|   0|    1|          0|
    |grp_softmax_10_Pipeline_VITIS_LOOP_114_3_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |grp_softmax_10_Pipeline_VITIS_LOOP_89_1_fu_148_ap_start_reg   |   1|   0|    1|          0|
    |softmax_input_load_loc_fu_36                                  |  64|   0|   64|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |  76|   0|   76|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|    softmax<10>|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|    softmax<10>|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|    softmax<10>|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|    softmax<10>|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|    softmax<10>|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|    softmax<10>|  return value|
|grp_fu_1099_p_din0      |  out|   64|  ap_ctrl_hs|    softmax<10>|  return value|
|grp_fu_1099_p_din1      |  out|   64|  ap_ctrl_hs|    softmax<10>|  return value|
|grp_fu_1099_p_opcode    |  out|    5|  ap_ctrl_hs|    softmax<10>|  return value|
|grp_fu_1099_p_dout0     |   in|    1|  ap_ctrl_hs|    softmax<10>|  return value|
|grp_fu_1099_p_ce        |  out|    1|  ap_ctrl_hs|    softmax<10>|  return value|
|grp_fu_1035_p_din0      |  out|   64|  ap_ctrl_hs|    softmax<10>|  return value|
|grp_fu_1035_p_din1      |  out|   64|  ap_ctrl_hs|    softmax<10>|  return value|
|grp_fu_1035_p_opcode    |  out|    2|  ap_ctrl_hs|    softmax<10>|  return value|
|grp_fu_1035_p_dout0     |   in|   64|  ap_ctrl_hs|    softmax<10>|  return value|
|grp_fu_1035_p_ce        |  out|    1|  ap_ctrl_hs|    softmax<10>|  return value|
|agg_result_0_address0   |  out|    4|   ap_memory|   agg_result_0|         array|
|agg_result_0_ce0        |  out|    1|   ap_memory|   agg_result_0|         array|
|agg_result_0_we0        |  out|    1|   ap_memory|   agg_result_0|         array|
|agg_result_0_d0         |  out|   64|   ap_memory|   agg_result_0|         array|
|agg_result_0_address1   |  out|    4|   ap_memory|   agg_result_0|         array|
|agg_result_0_ce1        |  out|    1|   ap_memory|   agg_result_0|         array|
|agg_result_0_we1        |  out|    1|   ap_memory|   agg_result_0|         array|
|agg_result_0_d1         |  out|   64|   ap_memory|   agg_result_0|         array|
|agg_result_0_q1         |   in|   64|   ap_memory|   agg_result_0|         array|
|softmax_input_address0  |  out|    4|   ap_memory|  softmax_input|         array|
|softmax_input_ce0       |  out|    1|   ap_memory|  softmax_input|         array|
|softmax_input_q0        |   in|   64|   ap_memory|  softmax_input|         array|
|softmax_input_address1  |  out|    4|   ap_memory|  softmax_input|         array|
|softmax_input_ce1       |  out|    1|   ap_memory|  softmax_input|         array|
|softmax_input_q1        |   in|   64|   ap_memory|  softmax_input|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 10 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%softmax_input_load_loc = alloca i64 1"   --->   Operation 11 'alloca' 'softmax_input_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i64 %agg_result_0, i64 0, i64 0"   --->   Operation 12 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%agg_result_0_addr_1 = getelementptr i64 %agg_result_0, i64 0, i64 1"   --->   Operation 13 'getelementptr' 'agg_result_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%agg_result_0_addr_2 = getelementptr i64 %agg_result_0, i64 0, i64 2"   --->   Operation 16 'getelementptr' 'agg_result_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%agg_result_0_addr_3 = getelementptr i64 %agg_result_0, i64 0, i64 3"   --->   Operation 17 'getelementptr' 'agg_result_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 19 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_3"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%agg_result_0_addr_4 = getelementptr i64 %agg_result_0, i64 0, i64 4"   --->   Operation 20 'getelementptr' 'agg_result_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%agg_result_0_addr_5 = getelementptr i64 %agg_result_0, i64 0, i64 5"   --->   Operation 21 'getelementptr' 'agg_result_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_4"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_3 : Operation 23 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_5"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%agg_result_0_addr_6 = getelementptr i64 %agg_result_0, i64 0, i64 6"   --->   Operation 24 'getelementptr' 'agg_result_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_0_addr_7 = getelementptr i64 %agg_result_0, i64 0, i64 7"   --->   Operation 25 'getelementptr' 'agg_result_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_6"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_4 : Operation 27 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_7"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_4 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @softmax<10>_Pipeline_1, i64 %softmax_input, i64 %softmax_input_load_loc"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%agg_result_0_addr_8 = getelementptr i64 %agg_result_0, i64 0, i64 8"   --->   Operation 29 'getelementptr' 'agg_result_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%agg_result_0_addr_9 = getelementptr i64 %agg_result_0, i64 0, i64 9"   --->   Operation 30 'getelementptr' 'agg_result_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_8"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_5 : Operation 32 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_9"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_5 : Operation 33 [1/2] (0.79ns)   --->   "%call_ln0 = call void @softmax<10>_Pipeline_1, i64 %softmax_input, i64 %softmax_input_load_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%softmax_input_load = load i64 %softmax_input_load_loc"   --->   Operation 34 'load' 'softmax_input_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @softmax<10>_Pipeline_VITIS_LOOP_89_1, i64 %softmax_input_load, i64 %softmax_input, i64 %agg_result_0, i64 %sum_loc"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @softmax<10>_Pipeline_VITIS_LOOP_89_1, i64 %softmax_input_load, i64 %softmax_input, i64 %agg_result_0, i64 %sum_loc"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 37 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @softmax<10>_Pipeline_VITIS_LOOP_114_3, i64 %agg_result_0, i64 %sum_loc_load"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @softmax<10>_Pipeline_VITIS_LOOP_114_3, i64 %agg_result_0, i64 %sum_loc_load"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln129 = ret" [../activation.cpp:129]   --->   Operation 40 'ret' 'ret_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ softmax_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_loc                (alloca       ) [ 0011111110]
softmax_input_load_loc (alloca       ) [ 0011111000]
agg_result_0_addr      (getelementptr) [ 0000000000]
agg_result_0_addr_1    (getelementptr) [ 0000000000]
store_ln0              (store        ) [ 0000000000]
store_ln0              (store        ) [ 0000000000]
agg_result_0_addr_2    (getelementptr) [ 0000000000]
agg_result_0_addr_3    (getelementptr) [ 0000000000]
store_ln0              (store        ) [ 0000000000]
store_ln0              (store        ) [ 0000000000]
agg_result_0_addr_4    (getelementptr) [ 0000000000]
agg_result_0_addr_5    (getelementptr) [ 0000000000]
store_ln0              (store        ) [ 0000000000]
store_ln0              (store        ) [ 0000000000]
agg_result_0_addr_6    (getelementptr) [ 0000000000]
agg_result_0_addr_7    (getelementptr) [ 0000000000]
store_ln0              (store        ) [ 0000000000]
store_ln0              (store        ) [ 0000000000]
agg_result_0_addr_8    (getelementptr) [ 0000000000]
agg_result_0_addr_9    (getelementptr) [ 0000000000]
store_ln0              (store        ) [ 0000000000]
store_ln0              (store        ) [ 0000000000]
call_ln0               (call         ) [ 0000000000]
softmax_input_load     (load         ) [ 0000000100]
call_ln0               (call         ) [ 0000000000]
sum_loc_load           (load         ) [ 0000000001]
call_ln0               (call         ) [ 0000000000]
ret_ln129              (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="softmax_input">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_input"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax<10>_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax<10>_Pipeline_VITIS_LOOP_89_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax<10>_Pipeline_VITIS_LOOP_114_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="sum_loc_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="softmax_input_load_loc_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_input_load_loc/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="agg_result_0_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="agg_result_0_addr_1_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="61" dir="0" index="4" bw="4" slack="0"/>
<pin id="62" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="63" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="64" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 store_ln0/3 store_ln0/3 store_ln0/4 store_ln0/4 store_ln0/5 store_ln0/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="agg_result_0_addr_2_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="3" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_2/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="agg_result_0_addr_3_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="3" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_3/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="agg_result_0_addr_4_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_4/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="agg_result_0_addr_5_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="4" slack="0"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_5/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="agg_result_0_addr_6_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_6/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="agg_result_0_addr_7_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_7/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="agg_result_0_addr_8_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_8/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="agg_result_0_addr_9_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_9/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_softmax_10_Pipeline_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="0" index="2" bw="64" slack="3"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_softmax_10_Pipeline_VITIS_LOOP_89_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="0" index="3" bw="64" slack="0"/>
<pin id="153" dir="0" index="4" bw="64" slack="5"/>
<pin id="154" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_softmax_10_Pipeline_VITIS_LOOP_114_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="64" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="softmax_input_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="5"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_input_load/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sum_loc_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="7"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/8 "/>
</bind>
</comp>

<comp id="173" class="1005" name="sum_loc_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="5"/>
<pin id="175" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="179" class="1005" name="softmax_input_load_loc_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="3"/>
<pin id="181" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="softmax_input_load_loc "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="198" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub/2 dc/23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="66"><net_src comp="40" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="48" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="85"><net_src comp="69" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="86"><net_src comp="77" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="103"><net_src comp="87" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="104"><net_src comp="95" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="121"><net_src comp="105" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="122"><net_src comp="113" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="123" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="140"><net_src comp="131" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="165" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="172"><net_src comp="169" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="176"><net_src comp="32" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="182"><net_src comp="36" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="165" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_0 | {1 2 3 4 5 6 7 8 9 }
 - Input state : 
	Port: softmax<10> : agg_result_0 | {8 9 }
	Port: softmax<10> : softmax_input | {4 5 6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		store_ln0 : 1
		store_ln0 : 1
	State 3
		store_ln0 : 1
		store_ln0 : 1
	State 4
		store_ln0 : 1
		store_ln0 : 1
	State 5
		store_ln0 : 1
		store_ln0 : 1
	State 6
		call_ln0 : 1
	State 7
	State 8
		call_ln0 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |         grp_softmax_10_Pipeline_1_fu_141        |    0    |  1.956  |   339   |   278   |
|   call   |  grp_softmax_10_Pipeline_VITIS_LOOP_89_1_fu_148 |    29   |  1.641  |   2185  |   3441  |
|          | grp_softmax_10_Pipeline_VITIS_LOOP_114_3_fu_158 |    0    |  0.489  |   201   |    33   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                    grp_fu_195                   |    3    |    0    |   445   |   781   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   dcmp   |                    grp_fu_191                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    32   |  4.086  |   3170  |   4533  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|softmax_input_load_loc_reg_179|   64   |
|        sum_loc_reg_173       |   64   |
+------------------------------+--------+
|             Total            |   128  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_56 |  p0  |   5  |   4  |   20   ||    0    ||    26   |
| grp_access_fu_56 |  p2  |   5  |   0  |    0   ||    0    ||    26   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   20   ||  1.326  ||    0    ||    52   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   32   |    4   |  3170  |  4533  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   52   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   32   |    5   |  3298  |  4585  |
+-----------+--------+--------+--------+--------+
