

================================================================
== Vitis HLS Report for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2'
================================================================
* Date:           Tue Feb 24 22:01:55 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.935 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_152_2  |        1|        1|         2|          1|          1|     0|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%move_type = alloca i32 1" [gp.cpp:145->gp.cpp:202]   --->   Operation 5 'alloca' 'move_type' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%row2 = alloca i32 1" [gp.cpp:145->gp.cpp:202]   --->   Operation 6 'alloca' 'row2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [gp.cpp:152->gp.cpp:202]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln152_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln152"   --->   Operation 8 'read' 'sext_ln152_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_ln144_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %add_ln144"   --->   Operation 9 'read' 'add_ln144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln144_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln144"   --->   Operation 10 'read' 'zext_ln144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln152_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln152"   --->   Operation 11 'read' 'zext_ln152_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln152_cast = sext i32 %sext_ln152_read"   --->   Operation 12 'sext' 'sext_ln152_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln152_cast = zext i32 %zext_ln152_read"   --->   Operation 13 'zext' 'zext_ln152_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln152 = store i34 %zext_ln152_cast, i34 %r" [gp.cpp:152->gp.cpp:202]   --->   Operation 18 'store' 'store_ln152' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln145 = store i32 4294967295, i32 %row2" [gp.cpp:145->gp.cpp:202]   --->   Operation 19 'store' 'store_ln145' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln145 = store i32 0, i32 %move_type" [gp.cpp:145->gp.cpp:202]   --->   Operation 20 'store' 'store_ln145' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body17.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_1 = load i34 %r" [gp.cpp:152->gp.cpp:202]   --->   Operation 22 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i34 %r_1" [gp.cpp:154->gp.cpp:202]   --->   Operation 23 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln154, i6 0" [gp.cpp:154->gp.cpp:202]   --->   Operation 24 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln154_1 = trunc i34 %r_1" [gp.cpp:154->gp.cpp:202]   --->   Operation 25 'trunc' 'trunc_ln154_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln154_1, i4 0" [gp.cpp:154->gp.cpp:202]   --->   Operation 26 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln154_1 = add i15 %p_shl, i15 %p_shl4" [gp.cpp:154->gp.cpp:202]   --->   Operation 27 'add' 'add_ln154_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln154 = add i15 %add_ln154_1, i15 %zext_ln144_read" [gp.cpp:154->gp.cpp:202]   --->   Operation 28 'add' 'add_ln154' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i15 %add_ln154" [gp.cpp:154->gp.cpp:202]   --->   Operation 29 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln154" [gp.cpp:154->gp.cpp:202]   --->   Operation 30 'getelementptr' 'M_e_0_addr' <Predicate = (add_ln144_read == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln154" [gp.cpp:154->gp.cpp:202]   --->   Operation 31 'getelementptr' 'M_e_1_addr' <Predicate = (add_ln144_read == 2)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln154" [gp.cpp:154->gp.cpp:202]   --->   Operation 32 'getelementptr' 'M_e_2_addr' <Predicate = (add_ln144_read == 3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln154" [gp.cpp:154->gp.cpp:202]   --->   Operation 33 'getelementptr' 'M_e_3_addr' <Predicate = (add_ln144_read == 0)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.15ns)   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 34 'load' 'M_e_0_load' <Predicate = (add_ln144_read == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 35 [2/2] (2.15ns)   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 35 'load' 'M_e_1_load' <Predicate = (add_ln144_read == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 36 [2/2] (2.15ns)   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 36 'load' 'M_e_2_load' <Predicate = (add_ln144_read == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 37 [2/2] (2.15ns)   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 37 'load' 'M_e_3_load' <Predicate = (add_ln144_read == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i34 %r_1" [gp.cpp:155->gp.cpp:202]   --->   Operation 38 'trunc' 'trunc_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.74ns)   --->   "%add_ln152 = add i34 %r_1, i34 17179869183" [gp.cpp:152->gp.cpp:202]   --->   Operation 39 'add' 'add_ln152' <Predicate = true> <Delay = 2.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.74ns)   --->   "%icmp_ln152 = icmp_sgt  i34 %add_ln152, i34 %sext_ln152_cast" [gp.cpp:152->gp.cpp:202]   --->   Operation 40 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 2.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.93>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%move_type_2 = load i32 %move_type" [gp.cpp:155->gp.cpp:202]   --->   Operation 41 'load' 'move_type_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%row2_2 = load i32 %row2" [gp.cpp:155->gp.cpp:202]   --->   Operation 42 'load' 'row2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln145 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [gp.cpp:145->gp.cpp:202]   --->   Operation 43 'specpipeline' 'specpipeline_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln145 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0" [gp.cpp:145->gp.cpp:202]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [gp.cpp:152->gp.cpp:202]   --->   Operation 45 'specloopname' 'specloopname_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 46 'load' 'M_e_0_load' <Predicate = (add_ln144_read == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 47 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 47 'load' 'M_e_1_load' <Predicate = (add_ln144_read == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 48 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 48 'load' 'M_e_2_load' <Predicate = (add_ln144_read == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 49 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 49 'load' 'M_e_3_load' <Predicate = (add_ln144_read == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 50 [1/1] (1.67ns)   --->   "%v = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 1, i32 %M_e_0_load, i2 2, i32 %M_e_1_load, i2 3, i32 %M_e_2_load, i2 0, i32 %M_e_3_load, i32 0, i2 %add_ln144_read" [gp.cpp:154->gp.cpp:202]   --->   Operation 50 'sparsemux' 'v' <Predicate = true> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.70ns)   --->   "%icmp_ln155 = icmp_eq  i32 %v, i32 0" [gp.cpp:155->gp.cpp:202]   --->   Operation 51 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.79ns)   --->   "%move_type_3 = select i1 %icmp_ln155, i32 %move_type_2, i32 %v" [gp.cpp:155->gp.cpp:202]   --->   Operation 52 'select' 'move_type_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%row2_3 = select i1 %icmp_ln155, i32 %row2_2, i32 %trunc_ln155" [gp.cpp:155->gp.cpp:202]   --->   Operation 53 'select' 'row2_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%or_cond44 = and i1 %icmp_ln155, i1 %icmp_ln152" [gp.cpp:155->gp.cpp:202]   --->   Operation 54 'and' 'or_cond44' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.61ns)   --->   "%store_ln152 = store i34 %add_ln152, i34 %r" [gp.cpp:152->gp.cpp:202]   --->   Operation 55 'store' 'store_ln152' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 56 [1/1] (1.61ns)   --->   "%store_ln145 = store i32 %row2_3, i32 %row2" [gp.cpp:145->gp.cpp:202]   --->   Operation 56 'store' 'store_ln145' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln145 = store i32 %move_type_3, i32 %move_type" [gp.cpp:145->gp.cpp:202]   --->   Operation 57 'store' 'store_ln145' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %or_cond44, void %cleanup36.i.loopexit.exitStub, void %for.body17.i" [gp.cpp:155->gp.cpp:202]   --->   Operation 58 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %move_type_1_out, i32 %move_type_3" [gp.cpp:155->gp.cpp:202]   --->   Operation 59 'write' 'write_ln155' <Predicate = (!or_cond44)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %row2_1_out, i32 %row2_3" [gp.cpp:155->gp.cpp:202]   --->   Operation 60 'write' 'write_ln155' <Predicate = (!or_cond44)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (!or_cond44)> <Delay = 1.61>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln152]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln144]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln144]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln152]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ move_type_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ row2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
move_type               (alloca           ) [ 011]
row2                    (alloca           ) [ 011]
r                       (alloca           ) [ 011]
sext_ln152_read         (read             ) [ 000]
add_ln144_read          (read             ) [ 011]
zext_ln144_read         (read             ) [ 000]
zext_ln152_read         (read             ) [ 000]
sext_ln152_cast         (sext             ) [ 000]
zext_ln152_cast         (zext             ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
store_ln152             (store            ) [ 000]
store_ln145             (store            ) [ 000]
store_ln145             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
r_1                     (load             ) [ 000]
trunc_ln154             (trunc            ) [ 000]
p_shl                   (bitconcatenate   ) [ 000]
trunc_ln154_1           (trunc            ) [ 000]
p_shl4                  (bitconcatenate   ) [ 000]
add_ln154_1             (add              ) [ 000]
add_ln154               (add              ) [ 000]
zext_ln154              (zext             ) [ 000]
M_e_0_addr              (getelementptr    ) [ 011]
M_e_1_addr              (getelementptr    ) [ 011]
M_e_2_addr              (getelementptr    ) [ 011]
M_e_3_addr              (getelementptr    ) [ 011]
trunc_ln155             (trunc            ) [ 011]
add_ln152               (add              ) [ 011]
icmp_ln152              (icmp             ) [ 011]
move_type_2             (load             ) [ 000]
row2_2                  (load             ) [ 000]
specpipeline_ln145      (specpipeline     ) [ 000]
speclooptripcount_ln145 (speclooptripcount) [ 000]
specloopname_ln152      (specloopname     ) [ 000]
M_e_0_load              (load             ) [ 000]
M_e_1_load              (load             ) [ 000]
M_e_2_load              (load             ) [ 000]
M_e_3_load              (load             ) [ 000]
v                       (sparsemux        ) [ 000]
icmp_ln155              (icmp             ) [ 000]
move_type_3             (select           ) [ 000]
row2_3                  (select           ) [ 000]
or_cond44               (and              ) [ 011]
store_ln152             (store            ) [ 000]
store_ln145             (store            ) [ 000]
store_ln145             (store            ) [ 000]
br_ln155                (br               ) [ 000]
write_ln155             (write            ) [ 000]
write_ln155             (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln152">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln144">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln144">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln144"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln152">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln152"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="move_type_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="move_type_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="row2_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row2_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_e_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_e_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M_e_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="M_e_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="move_type_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="move_type/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="row2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="r_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln152_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln152_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln144_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="2" slack="0"/>
<pin id="97" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln144_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln144_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="15" slack="0"/>
<pin id="102" dir="0" index="1" bw="15" slack="0"/>
<pin id="103" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln144_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln152_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln152_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln155_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln155/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln155_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln155/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="M_e_0_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="15" slack="0"/>
<pin id="130" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="M_e_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="15" slack="0"/>
<pin id="137" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="M_e_2_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="15" slack="0"/>
<pin id="144" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="M_e_3_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="15" slack="0"/>
<pin id="151" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_0_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="15" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_1_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="15" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_2_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="15" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_3_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln152_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln152_cast/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln152_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152_cast/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln152_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="34" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln145_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln145_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="r_1_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="34" slack="0"/>
<pin id="203" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln154_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="34" slack="0"/>
<pin id="206" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_shl_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="15" slack="0"/>
<pin id="210" dir="0" index="1" bw="9" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln154_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="34" slack="0"/>
<pin id="218" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_shl4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="15" slack="0"/>
<pin id="222" dir="0" index="1" bw="11" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln154_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="15" slack="0"/>
<pin id="230" dir="0" index="1" bw="15" slack="0"/>
<pin id="231" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln154_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="15" slack="0"/>
<pin id="236" dir="0" index="1" bw="15" slack="0"/>
<pin id="237" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln154_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="15" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln155_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="34" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln152_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="34" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln152_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="34" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="move_type_2_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="move_type_2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="row2_2_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row2_2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="v_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="0" index="3" bw="2" slack="0"/>
<pin id="275" dir="0" index="4" bw="32" slack="0"/>
<pin id="276" dir="0" index="5" bw="2" slack="0"/>
<pin id="277" dir="0" index="6" bw="32" slack="0"/>
<pin id="278" dir="0" index="7" bw="2" slack="0"/>
<pin id="279" dir="0" index="8" bw="32" slack="0"/>
<pin id="280" dir="0" index="9" bw="32" slack="0"/>
<pin id="281" dir="0" index="10" bw="2" slack="1"/>
<pin id="282" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="v/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln155_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="move_type_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="32" slack="0"/>
<pin id="303" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="move_type_3/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="row2_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="1"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row2_3/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_cond44_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="1"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond44/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln152_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="34" slack="1"/>
<pin id="323" dir="0" index="1" bw="34" slack="1"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln145_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="1"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln145_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="move_type_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="move_type "/>
</bind>
</comp>

<comp id="342" class="1005" name="row2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="row2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="r_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="34" slack="0"/>
<pin id="351" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="356" class="1005" name="add_ln144_read_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="1"/>
<pin id="358" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln144_read "/>
</bind>
</comp>

<comp id="361" class="1005" name="M_e_0_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="15" slack="1"/>
<pin id="363" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_0_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="M_e_1_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="1"/>
<pin id="368" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_1_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="M_e_2_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="15" slack="1"/>
<pin id="373" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_2_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="M_e_3_addr_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="15" slack="1"/>
<pin id="378" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_3_addr "/>
</bind>
</comp>

<comp id="381" class="1005" name="trunc_ln155_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln155 "/>
</bind>
</comp>

<comp id="386" class="1005" name="add_ln152_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="34" slack="1"/>
<pin id="388" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="add_ln152 "/>
</bind>
</comp>

<comp id="391" class="1005" name="icmp_ln152_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln152 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="74" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="74" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="126" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="133" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="140" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="147" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="88" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="106" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="201" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="208" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="220" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="100" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="251"><net_src comp="201" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="201" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="178" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="285"><net_src comp="154" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="287"><net_src comp="160" pin="3"/><net_sink comp="270" pin=4"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="270" pin=5"/></net>

<net id="289"><net_src comp="166" pin="3"/><net_sink comp="270" pin=6"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="270" pin=7"/></net>

<net id="291"><net_src comp="172" pin="3"/><net_sink comp="270" pin=8"/></net>

<net id="292"><net_src comp="72" pin="0"/><net_sink comp="270" pin=9"/></net>

<net id="297"><net_src comp="270" pin="11"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="264" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="270" pin="11"/><net_sink comp="299" pin=2"/></net>

<net id="307"><net_src comp="299" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="313"><net_src comp="293" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="267" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="308" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="320"><net_src comp="293" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="329"><net_src comp="308" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="299" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="76" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="345"><net_src comp="80" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="352"><net_src comp="84" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="359"><net_src comp="94" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="270" pin=10"/></net>

<net id="364"><net_src comp="126" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="369"><net_src comp="133" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="374"><net_src comp="140" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="379"><net_src comp="147" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="384"><net_src comp="248" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="389"><net_src comp="252" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="394"><net_src comp="258" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="316" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: move_type_1_out | {2 }
	Port: row2_1_out | {2 }
 - Input state : 
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 : zext_ln152 | {1 }
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 : zext_ln144 | {1 }
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 : add_ln144 | {1 }
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 : sext_ln152 | {1 }
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 : M_e_0 | {1 2 }
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 : M_e_1 | {1 2 }
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 : M_e_2 | {1 2 }
	Port: compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 : M_e_3 | {1 2 }
  - Chain level:
	State 1
		store_ln152 : 1
		store_ln145 : 1
		store_ln145 : 1
		r_1 : 1
		trunc_ln154 : 2
		p_shl : 3
		trunc_ln154_1 : 2
		p_shl4 : 3
		add_ln154_1 : 4
		add_ln154 : 5
		zext_ln154 : 6
		M_e_0_addr : 7
		M_e_1_addr : 7
		M_e_2_addr : 7
		M_e_3_addr : 7
		M_e_0_load : 8
		M_e_1_load : 8
		M_e_2_load : 8
		M_e_3_load : 8
		trunc_ln155 : 2
		add_ln152 : 2
		icmp_ln152 : 3
	State 2
		v : 1
		icmp_ln155 : 2
		move_type_3 : 3
		row2_3 : 3
		or_cond44 : 3
		store_ln145 : 4
		store_ln145 : 4
		br_ln155 : 3
		write_ln155 : 4
		write_ln155 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln152_fu_258      |    0    |    41   |
|          |      icmp_ln155_fu_293      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |      add_ln154_1_fu_228     |    0    |    15   |
|    add   |       add_ln154_fu_234      |    0    |    15   |
|          |       add_ln152_fu_252      |    0    |    41   |
|----------|-----------------------------|---------|---------|
|  select  |      move_type_3_fu_299     |    0    |    32   |
|          |        row2_3_fu_308        |    0    |    32   |
|----------|-----------------------------|---------|---------|
| sparsemux|           v_fu_270          |    0    |    17   |
|----------|-----------------------------|---------|---------|
|    and   |       or_cond44_fu_316      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  sext_ln152_read_read_fu_88 |    0    |    0    |
|   read   |  add_ln144_read_read_fu_94  |    0    |    0    |
|          | zext_ln144_read_read_fu_100 |    0    |    0    |
|          | zext_ln152_read_read_fu_106 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln155_write_fu_112  |    0    |    0    |
|          |   write_ln155_write_fu_119  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln152_cast_fu_178   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |    zext_ln152_cast_fu_182   |    0    |    0    |
|          |      zext_ln154_fu_240      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln154_fu_204     |    0    |    0    |
|   trunc  |     trunc_ln154_1_fu_216    |    0    |    0    |
|          |      trunc_ln155_fu_248     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         p_shl_fu_208        |    0    |    0    |
|          |        p_shl4_fu_220        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   234   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  M_e_0_addr_reg_361  |   15   |
|  M_e_1_addr_reg_366  |   15   |
|  M_e_2_addr_reg_371  |   15   |
|  M_e_3_addr_reg_376  |   15   |
|add_ln144_read_reg_356|    2   |
|   add_ln152_reg_386  |   34   |
|  icmp_ln152_reg_391  |    1   |
|   move_type_reg_335  |   32   |
|       r_reg_349      |   34   |
|     row2_reg_342     |   32   |
|  trunc_ln155_reg_381 |   32   |
+----------------------+--------+
|         Total        |   227  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_154 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
| grp_access_fu_160 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
| grp_access_fu_166 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
| grp_access_fu_172 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   120  ||   6.44  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   234  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   36   |
|  Register |    -   |   227  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   227  |   270  |
+-----------+--------+--------+--------+
