
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME <EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; charset=UTF-8"
"Content-Transfer-Encoding:8bitGenerated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:2
msgid "PLL BlackBox and reset controller"
msgstr "PLL BlackBox 和复位控制器"
#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:4
msgid ""
"Let's imagine you want to define a ``TopLevel`` component which instantiates"
" a PLL ``BlackBox``\\ , and create a new clock domain from it which will be "
"used by your core logic. Let's also imagine that you want to adapt an "
"external asynchronous reset into this core clock domain to a synchronous "
"reset source."
msgstr ""
"假设您想要定义一个“TopLevel”组件来实例化 "
"PLL“BlackBox”\\，并从中创建一个新的时钟域，该时钟域将由您的核心逻辑使用。我们还假设您希望将此核心时钟域中的外部异步复位调整为同步复位源。"
#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:6
msgid "The following imports will be used in code examples on this page:"
msgstr "本页的代码示例中将使用以下导入："
#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:14
msgid "The PLL BlackBox definition"
msgstr "PLL BlackBox 定义"
#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:16
msgid "This is how to define the PLL ``BlackBox``\\ :"
msgstr "这是定义 PLL ``BlackBox``\\ 的方法："
#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:23
msgid "This will correspond to the following VHDL component:"
msgstr "这将对应于以下 VHDL 组件："
#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:36
msgid "TopLevel definition"
msgstr "顶级定义"
#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:38
msgid ""
"This is how to define your ``TopLevel`` which instantiates the PLL, creates "
"the new ``ClockDomain``\\ , and also adapts the asynchronous reset input to "
"a synchronous reset:"
msgstr "这是定义 ``TopLevel`` 的方法，它实例化 PLL，创建新的 ``ClockDomain``\\ ，并将异步复位输入调整为同步复位："
