
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002e  00800100  00001d14  00001d88  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001d14  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000d0  0080012e  00001d42  00001db6  2**0
                  ALLOC
  3 .debug_aranges 000000e0  00000000  00000000  00001db6  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000004f3  00000000  00000000  00001e96  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001f24  00000000  00000000  00002389  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000c23  00000000  00000000  000042ad  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000013ba  00000000  00000000  00004ed0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000370  00000000  00000000  0000628c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000614  00000000  00000000  000065fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000073a  00000000  00000000  00006c10  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000078  00000000  00000000  0000734a  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 61 01 	jmp	0x2c2	; 0x2c2 <__ctors_end>
       4:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <__bad_interrupt>
       8:	0c 94 72 0a 	jmp	0x14e4	; 0x14e4 <__vector_2>
       c:	0c 94 40 0a 	jmp	0x1480	; 0x1480 <__vector_3>
      10:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <__bad_interrupt>
      14:	0c 94 d0 07 	jmp	0xfa0	; 0xfa0 <__vector_5>
      18:	0c 94 46 07 	jmp	0xe8c	; 0xe8c <__vector_6>
      1c:	0c 94 52 07 	jmp	0xea4	; 0xea4 <__vector_7>
      20:	0c 94 65 07 	jmp	0xeca	; 0xeca <__vector_8>
      24:	0c 94 37 07 	jmp	0xe6e	; 0xe6e <__vector_9>
      28:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <__bad_interrupt>
      2c:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <__bad_interrupt>
      30:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <__bad_interrupt>
      34:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <__bad_interrupt>
      38:	0c 94 02 07 	jmp	0xe04	; 0xe04 <__vector_14>
      3c:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <__bad_interrupt>
      40:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <__bad_interrupt>
      44:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <__bad_interrupt>
      48:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <__bad_interrupt>
      4c:	0c 94 36 03 	jmp	0x66c	; 0x66c <__vector_19>
      50:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <__bad_interrupt>
      54:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <__bad_interrupt>
      58:	0c 94 7e 01 	jmp	0x2fc	; 0x2fc <__bad_interrupt>

0000005c <__c.1772>:
      5c:	0a 0a 49 6e 76 61 6c 69 64 20 49 6e 74 65 72 75     ..Invalid Interu
      6c:	70 74 20 45 6e 61 62 6c 65 64 0a 00                 pt Enabled..

00000078 <__c.1738>:
      78:	0a 43 75 72 72 20 4d 6f 74 6f 72 73 3a 20 4c 3a     .Curr Motors: L:
      88:	25 64 20 25 64 3a 52 00                             %d %d:R.

00000090 <__c.1735>:
      90:	0a 54 75 72 6e 20 49 6e 63 72 65 6d 65 6e 74 3a     .Turn Increment:
      a0:	20 25 64 2c 20 64 69 72 3a 00                        %d, dir:.

000000aa <__c.1730>:
      aa:	0a 4d 61 78 20 43 68 61 6e 20 5b 4c 20 30 20 31     .Max Chan [L 0 1
      ba:	20 32 20 33 20 52 5d 3a 20 25 64 3b 76 3d 25 64      2 3 R]: %d;v=%d
	...

000000cb <__c.1706>:
      cb:	0a 49 6e 69 74 3a 20 44 6f 6e 65 0a 0a 00           .Init: Done...

000000d9 <__c.1826>:
      d9:	09 5b 64 6f 6e 65 5d 00                             .[done].

000000e1 <__c.1824>:
      e1:	0a 61 64 63 3a 20 69 6e 69 74 3a 20 73 65 74 75     .adc: init: setu
      f1:	70 20 63 6f 6e 76 65 72 74 69 6f 6e 73 00           p convertions.

000000ff <__c.1822>:
      ff:	0a 61 64 63 3a 20 69 6e 69 74 00                    .adc: init.

0000010a <__c.1815>:
     10a:	0a 5b 64 65 62 75 67 5d 20 57 61 72 6e 69 6e 67     .[debug] Warning
     11a:	3a 20 75 6e 69 6d 70 6c 69 6d 65 6e 74 65 64 20     : unimplimented 
     12a:	66 75 6e 63 74 69 6f 6e 20 61 64 63 5f 63 61 6c     function adc_cal
     13a:	69 62 72 61 74 65 5f 73 74 6f 72 65 20 63 61 6c     ibrate_store cal
     14a:	6c 65 64 00                                         led.

0000014e <__c.1758>:
     14e:	0a 5b 64 65 62 75 67 5d 20 41 44 43 20 4f 46 46     .[debug] ADC OFF
     15e:	53 45 54 53 3a 20 00                                SETS: .

00000165 <__c.1745>:
     165:	0a 5b 64 65 62 75 67 5d 20 46 49 58 45 44 20 41     .[debug] FIXED A
     175:	44 43 3a 20 00                                      DC: .

0000017a <__c.1739>:
     17a:	0a 5b 64 65 62 75 67 5d 20 20 20 52 41 57 20 41     .[debug]   RAW A
     18a:	44 43 3a 20 00                                      DC: .

0000018f <__c.1646>:
     18f:	0a 75 73 61 72 74 3a 20 69 6e 69 74 20 75 73 61     .usart: init usa
     19f:	72 74 30 09 5b 64 6f 6e 65 5d 00                    rt0.[done].

000001aa <__c.1669>:
     1aa:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 09 5b     .timers: init:.[
     1ba:	64 6f 6e 65 5d 00                                   done].

000001c0 <__c.1667>:
     1c0:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 73     .timers: init: s
     1d0:	74 61 72 74 2e 00                                   tart..

000001d6 <__c.1588>:
     1d6:	09 5b 64 6f 6e 65 5d 00                             .[done].

000001de <__c.1581>:
     1de:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     1ee:	69 6d 65 72 31 00                                   imer1.

000001f4 <__c.1570>:
     1f4:	0a 4d 6f 64 65 3a 20 25 64 00                       .Mode: %d.

000001fe <__c.1531>:
     1fe:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000206 <__c.1523>:
     206:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     216:	69 6d 65 72 32 00                                   imer2.

0000021c <__c.1687>:
     21c:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     22c:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     23c:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

0000024a <__c.1672>:
     24a:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     25a:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     26a:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

00000278 <__c.1650>:
     278:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     288:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     298:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

000002a6 <__c.1521>:
     2a6:	57 61 72 6e 69 6e 67 3a 20 65 6d 70 74 79 20 71     Warning: empty q
     2b6:	75 65 75 65 20 70 6f 70 2e 0a 00 00                 ueue pop....

000002c2 <__ctors_end>:
     2c2:	11 24       	eor	r1, r1
     2c4:	1f be       	out	0x3f, r1	; 63
     2c6:	cf ef       	ldi	r28, 0xFF	; 255
     2c8:	d4 e0       	ldi	r29, 0x04	; 4
     2ca:	de bf       	out	0x3e, r29	; 62
     2cc:	cd bf       	out	0x3d, r28	; 61

000002ce <__do_copy_data>:
     2ce:	11 e0       	ldi	r17, 0x01	; 1
     2d0:	a0 e0       	ldi	r26, 0x00	; 0
     2d2:	b1 e0       	ldi	r27, 0x01	; 1
     2d4:	e4 e1       	ldi	r30, 0x14	; 20
     2d6:	fd e1       	ldi	r31, 0x1D	; 29
     2d8:	02 c0       	rjmp	.+4      	; 0x2de <.do_copy_data_start>

000002da <.do_copy_data_loop>:
     2da:	05 90       	lpm	r0, Z+
     2dc:	0d 92       	st	X+, r0

000002de <.do_copy_data_start>:
     2de:	ae 32       	cpi	r26, 0x2E	; 46
     2e0:	b1 07       	cpc	r27, r17
     2e2:	d9 f7       	brne	.-10     	; 0x2da <.do_copy_data_loop>

000002e4 <__do_clear_bss>:
     2e4:	11 e0       	ldi	r17, 0x01	; 1
     2e6:	ae e2       	ldi	r26, 0x2E	; 46
     2e8:	b1 e0       	ldi	r27, 0x01	; 1
     2ea:	01 c0       	rjmp	.+2      	; 0x2ee <.do_clear_bss_start>

000002ec <.do_clear_bss_loop>:
     2ec:	1d 92       	st	X+, r1

000002ee <.do_clear_bss_start>:
     2ee:	ae 3f       	cpi	r26, 0xFE	; 254
     2f0:	b1 07       	cpc	r27, r17
     2f2:	e1 f7       	brne	.-8      	; 0x2ec <.do_clear_bss_loop>
     2f4:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <main>
     2f8:	0c 94 88 0e 	jmp	0x1d10	; 0x1d10 <_exit>

000002fc <__bad_interrupt>:
     2fc:	0c 94 8b 01 	jmp	0x316	; 0x316 <__vector_default>

00000300 <clock_init>:
#include <util/delay.h>
#include <avr/pgmspace.h>
#include <stdlib.h>


void clock_init(void) {
     300:	80 e0       	ldi	r24, 0x00	; 0
     302:	90 e0       	ldi	r25, 0x00	; 0
     304:	20 e8       	ldi	r18, 0x80	; 128
     306:	0f b6       	in	r0, 0x3f	; 63
     308:	f8 94       	cli
     30a:	20 93 61 00 	sts	0x0061, r18
     30e:	80 93 61 00 	sts	0x0061, r24
     312:	0f be       	out	0x3f, r0	; 63
	#else
		#error "F_CPU Unrecognized"
	#endif
	
	//OSCAL set by the bootloader.
}
     314:	08 95       	ret

00000316 <__vector_default>:
			++sp;
		}
	}	
} 
		
ISR(BADISR_vect) {
     316:	1f 92       	push	r1
     318:	0f 92       	push	r0
     31a:	0f b6       	in	r0, 0x3f	; 63
     31c:	0f 92       	push	r0
     31e:	11 24       	eor	r1, r1
     320:	2f 93       	push	r18
     322:	3f 93       	push	r19
     324:	4f 93       	push	r20
     326:	5f 93       	push	r21
     328:	6f 93       	push	r22
     32a:	7f 93       	push	r23
     32c:	8f 93       	push	r24
     32e:	9f 93       	push	r25
     330:	af 93       	push	r26
     332:	bf 93       	push	r27
     334:	ef 93       	push	r30
     336:	ff 93       	push	r31
	fprintf_P(stderr,PSTR("\n\nInvalid Interupt Enabled\n"));
     338:	8c e5       	ldi	r24, 0x5C	; 92
     33a:	90 e0       	ldi	r25, 0x00	; 0
     33c:	9f 93       	push	r25
     33e:	8f 93       	push	r24
     340:	80 91 fc 01 	lds	r24, 0x01FC
     344:	90 91 fd 01 	lds	r25, 0x01FD
     348:	9f 93       	push	r25
     34a:	8f 93       	push	r24
     34c:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
     350:	0f 90       	pop	r0
     352:	0f 90       	pop	r0
     354:	0f 90       	pop	r0
     356:	0f 90       	pop	r0
}
     358:	ff 91       	pop	r31
     35a:	ef 91       	pop	r30
     35c:	bf 91       	pop	r27
     35e:	af 91       	pop	r26
     360:	9f 91       	pop	r25
     362:	8f 91       	pop	r24
     364:	7f 91       	pop	r23
     366:	6f 91       	pop	r22
     368:	5f 91       	pop	r21
     36a:	4f 91       	pop	r20
     36c:	3f 91       	pop	r19
     36e:	2f 91       	pop	r18
     370:	0f 90       	pop	r0
     372:	0f be       	out	0x3f, r0	; 63
     374:	0f 90       	pop	r0
     376:	1f 90       	pop	r1
     378:	18 95       	reti

0000037a <init>:
	for(int8_t j=7; j>=0; --j) {
	   	fputc(((inp&(1<<j))>>j)+'0',stdout);
	}
}

void init(void) {
     37a:	f8 94       	cli
	cli(); // Starts with interrupts disabled?
	power_all_enable();
     37c:	e4 e6       	ldi	r30, 0x64	; 100
     37e:	f0 e0       	ldi	r31, 0x00	; 0
     380:	80 81       	ld	r24, Z
     382:	80 7e       	andi	r24, 0xE0	; 224
     384:	80 83       	st	Z, r24
	PCMSK1=PCMSK0=EIMSK=0; // Butterfly doesn't remove it's interupts, block them.
     386:	1d ba       	out	0x1d, r1	; 29
     388:	8d b3       	in	r24, 0x1d	; 29
     38a:	eb e6       	ldi	r30, 0x6B	; 107
     38c:	f0 e0       	ldi	r31, 0x00	; 0
     38e:	80 83       	st	Z, r24
     390:	80 81       	ld	r24, Z
     392:	80 93 6c 00 	sts	0x006C, r24
	#elif F_CPU == 2000000
		clock_prescale_set(clock_div_4);	
	#elif F_CPU == 4000000
		clock_prescale_set(clock_div_2);	
	#elif F_CPU == 8000000
		clock_prescale_set(clock_div_1);	
     396:	80 e0       	ldi	r24, 0x00	; 0
     398:	90 e0       	ldi	r25, 0x00	; 0
     39a:	20 e8       	ldi	r18, 0x80	; 128
     39c:	0f b6       	in	r0, 0x3f	; 63
     39e:	f8 94       	cli
     3a0:	20 93 61 00 	sts	0x0061, r18
     3a4:	80 93 61 00 	sts	0x0061, r24
     3a8:	0f be       	out	0x3f, r0	; 63
void init(void) {
	cli(); // Starts with interrupts disabled?
	power_all_enable();
	PCMSK1=PCMSK0=EIMSK=0; // Butterfly doesn't remove it's interupts, block them.
	clock_init();
	joy_init();
     3aa:	0e 94 26 0a 	call	0x144c	; 0x144c <joy_init>
	usart_init();
     3ae:	0e 94 15 06 	call	0xc2a	; 0xc2a <usart_init>
	adc_init();
     3b2:	0e 94 97 03 	call	0x72e	; 0x72e <adc_init>
	timers_init();
     3b6:	0e 94 6f 08 	call	0x10de	; 0x10de <timers_init>
	motors_init();
     3ba:	0e 94 82 09 	call	0x1304	; 0x1304 <motors_init>
	sei();
     3be:	78 94       	sei
	#if DEBUG_L(1)
	printf_P(PSTR("\nInit: Done\n\n"));
     3c0:	8b ec       	ldi	r24, 0xCB	; 203
     3c2:	90 e0       	ldi	r25, 0x00	; 0
     3c4:	9f 93       	push	r25
     3c6:	8f 93       	push	r24
     3c8:	0e 94 b1 0b 	call	0x1762	; 0x1762 <printf_P>
     3cc:	0f 90       	pop	r0
     3ce:	0f 90       	pop	r0
	#endif
}
     3d0:	08 95       	ret

000003d2 <main>:



int main(void) {
     3d2:	2f 92       	push	r2
     3d4:	3f 92       	push	r3
     3d6:	4f 92       	push	r4
     3d8:	5f 92       	push	r5
     3da:	6f 92       	push	r6
     3dc:	7f 92       	push	r7
     3de:	8f 92       	push	r8
     3e0:	9f 92       	push	r9
     3e2:	af 92       	push	r10
     3e4:	bf 92       	push	r11
     3e6:	cf 92       	push	r12
     3e8:	df 92       	push	r13
     3ea:	ef 92       	push	r14
     3ec:	ff 92       	push	r15
     3ee:	0f 93       	push	r16
     3f0:	1f 93       	push	r17
     3f2:	df 93       	push	r29
     3f4:	cf 93       	push	r28
     3f6:	cd b7       	in	r28, 0x3d	; 61
     3f8:	de b7       	in	r29, 0x3e	; 62
     3fa:	28 97       	sbiw	r28, 0x08	; 8
     3fc:	0f b6       	in	r0, 0x3f	; 63
     3fe:	f8 94       	cli
     400:	de bf       	out	0x3e, r29	; 62
     402:	0f be       	out	0x3f, r0	; 63
     404:	cd bf       	out	0x3d, r28	; 61
	init();
     406:	0e 94 bd 01 	call	0x37a	; 0x37a <init>
	c_mode=WAIT;
     40a:	10 92 c1 01 	sts	0x01C1, r1
	initial=true;
     40e:	81 e0       	ldi	r24, 0x01	; 1
     410:	80 93 d3 01 	sts	0x01D3, r24
		if	(c_mode==FOLLOW && new_adc_data) {
			if (new_adc_data) {
				new_adc_data=false;
				if (initial) {
					initial=false;
					lf_speed_full();
     414:	5e 01       	movw	r10, r28
     416:	08 94       	sec
     418:	a1 1c       	adc	r10, r1
     41a:	b1 1c       	adc	r11, r1
					}
				}
			
				#if DEBUG_L(1)
				print_adc_values();
				printf_P(PSTR("\nMax Chan [L 0 1 2 3 R]: %d;v=%d"),max_i,max_v);
     41c:	7a ea       	ldi	r23, 0xAA	; 170
     41e:	27 2e       	mov	r2, r23
     420:	70 e0       	ldi	r23, 0x00	; 0
     422:	37 2e       	mov	r3, r23
				lf_turn_inc(max_v-next_v,SIGN(max_i_S));				
	
				//lf_turn_inc(abs(LF_INC_SMALL*turn_i),turn_i>=0);


				printf_P(PSTR("\nTurn Increment: %d, dir:"),max_v-next_v,SIGN(max_i_S));
     424:	60 e9       	ldi	r22, 0x90	; 144
     426:	46 2e       	mov	r4, r22
     428:	60 e0       	ldi	r22, 0x00	; 0
     42a:	56 2e       	mov	r5, r22
			
				uint16_t cspeed [2] = {	motor_get_speed(LEFT ),\
							motor_get_speed(RIGHT)};
				printf_P(PSTR("\nCurr Motors: L:%d %d:R"),cspeed[0],cspeed[1]);
     42c:	58 e7       	ldi	r21, 0x78	; 120
     42e:	65 2e       	mov	r6, r21
     430:	50 e0       	ldi	r21, 0x00	; 0
     432:	75 2e       	mov	r7, r21
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     434:	40 ea       	ldi	r20, 0xA0	; 160
     436:	84 2e       	mov	r8, r20
     438:	4f e0       	ldi	r20, 0x0F	; 15
     43a:	94 2e       	mov	r9, r20
	init();
	c_mode=WAIT;
	initial=true;
		
	for(;;) {
		if	(c_mode==FOLLOW && new_adc_data) {
     43c:	80 91 c1 01 	lds	r24, 0x01C1
     440:	82 30       	cpi	r24, 0x02	; 2
     442:	09 f0       	breq	.+2      	; 0x446 <main+0x74>
     444:	97 c0       	rjmp	.+302    	; 0x574 <__stack+0x75>
     446:	80 91 d4 01 	lds	r24, 0x01D4
     44a:	88 23       	and	r24, r24
     44c:	09 f4       	brne	.+2      	; 0x450 <main+0x7e>
     44e:	92 c0       	rjmp	.+292    	; 0x574 <__stack+0x75>
			if (new_adc_data) {
     450:	80 91 d4 01 	lds	r24, 0x01D4
     454:	88 23       	and	r24, r24
     456:	91 f3       	breq	.-28     	; 0x43c <main+0x6a>
				new_adc_data=false;
     458:	10 92 d4 01 	sts	0x01D4, r1
				if (initial) {
     45c:	80 91 d3 01 	lds	r24, 0x01D3
     460:	88 23       	and	r24, r24
     462:	21 f0       	breq	.+8      	; 0x46c <main+0x9a>
					initial=false;
     464:	10 92 d3 01 	sts	0x01D3, r1
					lf_speed_full();
     468:	0e 94 88 09 	call	0x1310	; 0x1310 <lf_speed_full>
     46c:	65 01       	movw	r12, r10
     46e:	75 01       	movw	r14, r10
     470:	00 e0       	ldi	r16, 0x00	; 0
				}
				
				// gen copy of fixed adc inputs.
				uint16_t adc_vc[channel_amt];
				for (uint8_t i=0;i<channel_amt;++i) {
					adc_vc[i]=adc_get_val(i);
     472:	80 2f       	mov	r24, r16
     474:	0e 94 19 03 	call	0x632	; 0x632 <adc_get_val>
     478:	f7 01       	movw	r30, r14
     47a:	81 93       	st	Z+, r24
     47c:	91 93       	st	Z+, r25
     47e:	7f 01       	movw	r14, r30
					lf_speed_full();
				}
				
				// gen copy of fixed adc inputs.
				uint16_t adc_vc[channel_amt];
				for (uint8_t i=0;i<channel_amt;++i) {
     480:	0f 5f       	subi	r16, 0xFF	; 255
     482:	04 30       	cpi	r16, 0x04	; 4
     484:	b1 f7       	brne	.-20     	; 0x472 <main+0xa0>
     486:	80 e0       	ldi	r24, 0x00	; 0
     488:	90 e0       	ldi	r25, 0x00	; 0
     48a:	20 e0       	ldi	r18, 0x00	; 0
				}
		
				uint8_t  max_i=channel_amt;
				uint16_t max_v=0;
				for (uint8_t i=0;i<channel_amt;++i) {
					if (adc_vc[i]>max_v) {
     48c:	f6 01       	movw	r30, r12
     48e:	e0 80       	ld	r14, Z
     490:	f1 80       	ldd	r15, Z+1	; 0x01
     492:	8e 15       	cp	r24, r14
     494:	9f 05       	cpc	r25, r15
     496:	10 f0       	brcs	.+4      	; 0x49c <main+0xca>
     498:	7c 01       	movw	r14, r24
     49a:	01 c0       	rjmp	.+2      	; 0x49e <main+0xcc>
     49c:	02 2f       	mov	r16, r18
					adc_vc[i]=adc_get_val(i);
				}
		
				uint8_t  max_i=channel_amt;
				uint16_t max_v=0;
				for (uint8_t i=0;i<channel_amt;++i) {
     49e:	2f 5f       	subi	r18, 0xFF	; 255
     4a0:	82 e0       	ldi	r24, 0x02	; 2
     4a2:	90 e0       	ldi	r25, 0x00	; 0
     4a4:	c8 0e       	add	r12, r24
     4a6:	d9 1e       	adc	r13, r25
     4a8:	24 30       	cpi	r18, 0x04	; 4
     4aa:	11 f0       	breq	.+4      	; 0x4b0 <main+0xde>
     4ac:	c7 01       	movw	r24, r14
     4ae:	ee cf       	rjmp	.-36     	; 0x48c <main+0xba>
						max_v=adc_vc[i];
					}
				}
			
				#if DEBUG_L(1)
				print_adc_values();
     4b0:	0e 94 1a 05 	call	0xa34	; 0xa34 <print_adc_values>
				printf_P(PSTR("\nMax Chan [L 0 1 2 3 R]: %d;v=%d"),max_i,max_v);
     4b4:	ff 92       	push	r15
     4b6:	ef 92       	push	r14
     4b8:	80 2f       	mov	r24, r16
     4ba:	90 e0       	ldi	r25, 0x00	; 0
     4bc:	9f 93       	push	r25
     4be:	8f 93       	push	r24
     4c0:	3f 92       	push	r3
     4c2:	2f 92       	push	r2
     4c4:	0e 94 b1 0b 	call	0x1762	; 0x1762 <printf_P>
				#endif

				int8_t max_i_S;			
				max_i_S = max_i-channel_amt/2; 
     4c8:	10 2f       	mov	r17, r16
     4ca:	12 50       	subi	r17, 0x02	; 2
				// Correction needed for even numbers of sensors.
				#if SENSOR_NUM_EVEN
				if (max_i_S>0)
     4cc:	ed b7       	in	r30, 0x3d	; 61
     4ce:	fe b7       	in	r31, 0x3e	; 62
     4d0:	36 96       	adiw	r30, 0x06	; 6
     4d2:	0f b6       	in	r0, 0x3f	; 63
     4d4:	f8 94       	cli
     4d6:	fe bf       	out	0x3e, r31	; 62
     4d8:	0f be       	out	0x3f, r0	; 63
     4da:	ed bf       	out	0x3d, r30	; 61
     4dc:	11 16       	cp	r1, r17
     4de:	1c f4       	brge	.+6      	; 0x4e6 <main+0x114>
					++max_i_S;	
     4e0:	1f 5f       	subi	r17, 0xFF	; 255

				//Find Sensor "next to" max sensor.
				uint8_t next_i=0;
				uint16_t next_v;
				if (max_i_S>0)
					next_i=max_i-1;
     4e2:	81 2f       	mov	r24, r17
     4e4:	04 c0       	rjmp	.+8      	; 0x4ee <main+0x11c>
				else if (max_i_S<0)
     4e6:	11 23       	and	r17, r17
     4e8:	41 f0       	breq	.+16     	; 0x4fa <main+0x128>
					next_i=max_i+1;
     4ea:	80 2f       	mov	r24, r16
     4ec:	8f 5f       	subi	r24, 0xFF	; 255
					next_i=0; // should be 1 or -1, which ever is larger.
				#endif
				
				//Hack for lack of zero sensor on even sensored bots.
				#if SENSOR_NUM_EVEN
				if (next_i==0) {
     4ee:	88 23       	and	r24, r24
     4f0:	29 f4       	brne	.+10     	; 0x4fc <main+0x12a>
					if (max_i_S<0)
     4f2:	17 ff       	sbrs	r17, 7
     4f4:	02 c0       	rjmp	.+4      	; 0x4fa <main+0x128>
     4f6:	81 e0       	ldi	r24, 0x01	; 1
     4f8:	01 c0       	rjmp	.+2      	; 0x4fc <main+0x12a>
     4fa:	8f ef       	ldi	r24, 0xFF	; 255
				#endif	

				next_v=adc_vc[next_i];
				
				//TODO: Use next[vi], max[vi] to find a turn increment.
				lf_turn_inc(max_v-next_v,SIGN(max_i_S));				
     4fc:	e8 2f       	mov	r30, r24
     4fe:	f0 e0       	ldi	r31, 0x00	; 0
     500:	ee 0f       	add	r30, r30
     502:	ff 1f       	adc	r31, r31
     504:	ea 0d       	add	r30, r10
     506:	fb 1d       	adc	r31, r11
     508:	80 81       	ld	r24, Z
     50a:	91 81       	ldd	r25, Z+1	; 0x01
     50c:	e8 1a       	sub	r14, r24
     50e:	f9 0a       	sbc	r15, r25
     510:	61 2f       	mov	r22, r17
     512:	60 95       	com	r22
     514:	66 1f       	adc	r22, r22
     516:	66 27       	eor	r22, r22
     518:	66 1f       	adc	r22, r22
     51a:	c7 01       	movw	r24, r14
     51c:	0e 94 c7 09 	call	0x138e	; 0x138e <lf_turn_inc>
	
				//lf_turn_inc(abs(LF_INC_SMALL*turn_i),turn_i>=0);


				printf_P(PSTR("\nTurn Increment: %d, dir:"),max_v-next_v,SIGN(max_i_S));
     520:	81 2f       	mov	r24, r17
     522:	99 27       	eor	r25, r25
     524:	87 fd       	sbrc	r24, 7
     526:	90 95       	com	r25
     528:	80 95       	com	r24
     52a:	90 95       	com	r25
     52c:	88 27       	eor	r24, r24
     52e:	99 0f       	add	r25, r25
     530:	88 1f       	adc	r24, r24
     532:	99 27       	eor	r25, r25
     534:	9f 93       	push	r25
     536:	8f 93       	push	r24
     538:	ff 92       	push	r15
     53a:	ef 92       	push	r14
     53c:	5f 92       	push	r5
     53e:	4f 92       	push	r4
     540:	0e 94 b1 0b 	call	0x1762	; 0x1762 <printf_P>
			
				uint16_t cspeed [2] = {	motor_get_speed(LEFT ),\
     544:	80 e0       	ldi	r24, 0x00	; 0
     546:	0e 94 9b 09 	call	0x1336	; 0x1336 <motor_get_speed>
     54a:	7c 01       	movw	r14, r24
     54c:	81 e0       	ldi	r24, 0x01	; 1
     54e:	0e 94 9b 09 	call	0x1336	; 0x1336 <motor_get_speed>
							motor_get_speed(RIGHT)};
				printf_P(PSTR("\nCurr Motors: L:%d %d:R"),cspeed[0],cspeed[1]);
     552:	9f 93       	push	r25
     554:	8f 93       	push	r24
     556:	ff 92       	push	r15
     558:	ef 92       	push	r14
     55a:	7f 92       	push	r7
     55c:	6f 92       	push	r6
     55e:	0e 94 b1 0b 	call	0x1762	; 0x1762 <printf_P>
     562:	8d b7       	in	r24, 0x3d	; 61
     564:	9e b7       	in	r25, 0x3e	; 62
     566:	0c 96       	adiw	r24, 0x0c	; 12
     568:	0f b6       	in	r0, 0x3f	; 63
     56a:	f8 94       	cli
     56c:	9e bf       	out	0x3e, r25	; 62
     56e:	0f be       	out	0x3f, r0	; 63
     570:	8d bf       	out	0x3d, r24	; 61
     572:	64 cf       	rjmp	.-312    	; 0x43c <main+0x6a>
			else { // if !new_adc_data
				// Sleep? (need adc, timers, pwm outputs (IO clock), 
			}
			*/
		}
		else if	(c_mode==TEST) {
     574:	80 91 c1 01 	lds	r24, 0x01C1
     578:	81 30       	cpi	r24, 0x01	; 1
     57a:	09 f0       	breq	.+2      	; 0x57e <__stack+0x7f>
     57c:	5f cf       	rjmp	.-322    	; 0x43c <main+0x6a>
			if (initial) {
     57e:	80 91 d3 01 	lds	r24, 0x01D3
     582:	88 23       	and	r24, r24
     584:	51 f0       	breq	.+20     	; 0x59a <__stack+0x9b>
				initial=false;
     586:	10 92 d3 01 	sts	0x01D3, r1
				motor_mode(MOTOR_L_FWD,LEFT);
     58a:	60 e0       	ldi	r22, 0x00	; 0
     58c:	81 e0       	ldi	r24, 0x01	; 1
     58e:	0e 94 c8 08 	call	0x1190	; 0x1190 <motor_mode>
				motor_mode(MOTOR_R_FWD,RIGHT);
     592:	61 e0       	ldi	r22, 0x01	; 1
     594:	81 e0       	ldi	r24, 0x01	; 1
     596:	0e 94 c8 08 	call	0x1190	; 0x1190 <motor_mode>
			}
			static uint16_t sp;
			
			motor_set_speed(sp,LEFT);
     59a:	60 e0       	ldi	r22, 0x00	; 0
     59c:	80 91 2e 01 	lds	r24, 0x012E
     5a0:	90 91 2f 01 	lds	r25, 0x012F
     5a4:	0e 94 47 09 	call	0x128e	; 0x128e <motor_set_speed>
			motor_set_speed(sp,RIGHT);
     5a8:	61 e0       	ldi	r22, 0x01	; 1
     5aa:	80 91 2e 01 	lds	r24, 0x012E
     5ae:	90 91 2f 01 	lds	r25, 0x012F
     5b2:	0e 94 47 09 	call	0x128e	; 0x128e <motor_set_speed>
     5b6:	c4 01       	movw	r24, r8
     5b8:	01 97       	sbiw	r24, 0x01	; 1
     5ba:	f1 f7       	brne	.-4      	; 0x5b8 <__stack+0xb9>
			_delay_ms(2);
			//if (!(sp%0x100))
			//	printf("\nsp=%x",sp);
			++sp;
     5bc:	80 91 2e 01 	lds	r24, 0x012E
     5c0:	90 91 2f 01 	lds	r25, 0x012F
     5c4:	01 96       	adiw	r24, 0x01	; 1
     5c6:	90 93 2f 01 	sts	0x012F, r25
     5ca:	80 93 2e 01 	sts	0x012E, r24
     5ce:	36 cf       	rjmp	.-404    	; 0x43c <main+0x6a>

000005d0 <print_bin>:
	#endif
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
     5d0:	ef 92       	push	r14
     5d2:	ff 92       	push	r15
     5d4:	0f 93       	push	r16
     5d6:	1f 93       	push	r17
     5d8:	cf 93       	push	r28
     5da:	df 93       	push	r29
     5dc:	c7 e0       	ldi	r28, 0x07	; 7
     5de:	d0 e0       	ldi	r29, 0x00	; 0
	for(int8_t j=7; j>=0; --j) {
	   	fputc(((inp&(1<<j))>>j)+'0',stdout);
     5e0:	e1 e0       	ldi	r30, 0x01	; 1
     5e2:	ee 2e       	mov	r14, r30
     5e4:	f1 2c       	mov	r15, r1
     5e6:	08 2f       	mov	r16, r24
     5e8:	10 e0       	ldi	r17, 0x00	; 0
     5ea:	60 91 fa 01 	lds	r22, 0x01FA
     5ee:	70 91 fb 01 	lds	r23, 0x01FB
     5f2:	c7 01       	movw	r24, r14
     5f4:	0c 2e       	mov	r0, r28
     5f6:	02 c0       	rjmp	.+4      	; 0x5fc <print_bin+0x2c>
     5f8:	88 0f       	add	r24, r24
     5fa:	99 1f       	adc	r25, r25
     5fc:	0a 94       	dec	r0
     5fe:	e2 f7       	brpl	.-8      	; 0x5f8 <print_bin+0x28>
     600:	80 23       	and	r24, r16
     602:	91 23       	and	r25, r17
     604:	0c 2e       	mov	r0, r28
     606:	02 c0       	rjmp	.+4      	; 0x60c <print_bin+0x3c>
     608:	95 95       	asr	r25
     60a:	87 95       	ror	r24
     60c:	0a 94       	dec	r0
     60e:	e2 f7       	brpl	.-8      	; 0x608 <print_bin+0x38>
     610:	c0 96       	adiw	r24, 0x30	; 48
     612:	0e 94 85 0b 	call	0x170a	; 0x170a <fputc>
     616:	21 97       	sbiw	r28, 0x01	; 1
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
	for(int8_t j=7; j>=0; --j) {
     618:	8f ef       	ldi	r24, 0xFF	; 255
     61a:	cf 3f       	cpi	r28, 0xFF	; 255
     61c:	d8 07       	cpc	r29, r24
     61e:	29 f7       	brne	.-54     	; 0x5ea <print_bin+0x1a>
	   	fputc(((inp&(1<<j))>>j)+'0',stdout);
	}
}
     620:	df 91       	pop	r29
     622:	cf 91       	pop	r28
     624:	1f 91       	pop	r17
     626:	0f 91       	pop	r16
     628:	ff 90       	pop	r15
     62a:	ef 90       	pop	r14
     62c:	08 95       	ret

0000062e <max>:
#include <math.h>
#include <util/delay_basic.h>
#include <avr/pgmspace.h>
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
     62e:	86 2f       	mov	r24, r22
		if (val[c]<tmpv) {
			tmpi=c;
			tmpv=val[c];
		}
	return tmpi;
}
     630:	08 95       	ret

00000632 <adc_get_val>:
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_offset[chan]);
}


uint16_t adc_get_val(uint8_t ch) {
     632:	e8 2f       	mov	r30, r24
     634:	f0 e0       	ldi	r31, 0x00	; 0
     636:	ee 0f       	add	r30, r30
     638:	ff 1f       	adc	r31, r31
     63a:	df 01       	movw	r26, r30
     63c:	a7 54       	subi	r26, 0x47	; 71
     63e:	be 4f       	sbci	r27, 0xFE	; 254
     640:	ee 53       	subi	r30, 0x3E	; 62
     642:	fe 4f       	sbci	r31, 0xFE	; 254
     644:	20 81       	ld	r18, Z
     646:	31 81       	ldd	r19, Z+1	; 0x01
     648:	8d 91       	ld	r24, X+
     64a:	9c 91       	ld	r25, X
     64c:	28 0f       	add	r18, r24
     64e:	39 1f       	adc	r19, r25
	return adc_val[ch]+adc_offset[ch];
}
     650:	c9 01       	movw	r24, r18
     652:	08 95       	ret

00000654 <adc_set_channel>:
	#ifdef debug
	fprintf_P(stderr,PSTR("\t[done]"));
	#endif
}

void adc_set_channel(uint8_t channel) {
     654:	ac e7       	ldi	r26, 0x7C	; 124
     656:	b0 e0       	ldi	r27, 0x00	; 0
     658:	9c 91       	ld	r25, X
     65a:	ee e0       	ldi	r30, 0x0E	; 14
     65c:	f1 e0       	ldi	r31, 0x01	; 1
     65e:	e8 0f       	add	r30, r24
     660:	f1 1d       	adc	r31, r1
     662:	90 7e       	andi	r25, 0xE0	; 224
     664:	80 81       	ld	r24, Z
     666:	98 2b       	or	r25, r24
     668:	9c 93       	st	X, r25
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
	//print_adc_values();
	//printf("V - chan %X\n",channel);
}
     66a:	08 95       	ret

0000066c <__vector_19>:

//ADC Interupt handler
ISR(ADC_vect) {
     66c:	1f 92       	push	r1
     66e:	0f 92       	push	r0
     670:	0f b6       	in	r0, 0x3f	; 63
     672:	0f 92       	push	r0
     674:	11 24       	eor	r1, r1
     676:	2f 93       	push	r18
     678:	3f 93       	push	r19
     67a:	4f 93       	push	r20
     67c:	8f 93       	push	r24
     67e:	9f 93       	push	r25
     680:	af 93       	push	r26
     682:	bf 93       	push	r27
     684:	ef 93       	push	r30
     686:	ff 93       	push	r31
	// New conversion has already started.
	uint16_t adc_value;
	adc_value  =  ADCL;  
     688:	40 91 78 00 	lds	r20, 0x0078
	adc_value += (ADCH<<8);
     68c:	30 91 79 00 	lds	r19, 0x0079
	uint8_t real_channel;
	static uint8_t ct;
	++ct;
     690:	20 91 30 01 	lds	r18, 0x0130
     694:	2f 5f       	subi	r18, 0xFF	; 255
     696:	20 93 30 01 	sts	0x0130, r18

	// the curr_ch now has the chan of the on going conversion, we need the last one
	if (curr_ch==0)	real_channel = channel_amt-1; //curr_ch==0 
     69a:	80 91 ca 01 	lds	r24, 0x01CA
     69e:	88 23       	and	r24, r24
     6a0:	11 f4       	brne	.+4      	; 0x6a6 <__vector_19+0x3a>
     6a2:	e3 e0       	ldi	r30, 0x03	; 3
     6a4:	03 c0       	rjmp	.+6      	; 0x6ac <__vector_19+0x40>
	else		real_channel = curr_ch-1;
     6a6:	e0 91 ca 01 	lds	r30, 0x01CA
     6aa:	e1 50       	subi	r30, 0x01	; 1

	adc_val[real_channel] = adc_value;
     6ac:	f0 e0       	ldi	r31, 0x00	; 0
     6ae:	ee 0f       	add	r30, r30
     6b0:	ff 1f       	adc	r31, r31
     6b2:	df 01       	movw	r26, r30
     6b4:	a7 54       	subi	r26, 0x47	; 71
     6b6:	be 4f       	sbci	r27, 0xFE	; 254
     6b8:	93 2f       	mov	r25, r19
     6ba:	80 e0       	ldi	r24, 0x00	; 0
     6bc:	84 0f       	add	r24, r20
     6be:	91 1d       	adc	r25, r1
     6c0:	8d 93       	st	X+, r24
     6c2:	9c 93       	st	X, r25
	++adc_amt[real_channel];
     6c4:	e5 53       	subi	r30, 0x35	; 53
     6c6:	fe 4f       	sbci	r31, 0xFE	; 254
     6c8:	80 81       	ld	r24, Z
     6ca:	91 81       	ldd	r25, Z+1	; 0x01
     6cc:	01 96       	adiw	r24, 0x01	; 1
     6ce:	91 83       	std	Z+1, r25	; 0x01
     6d0:	80 83       	st	Z, r24

	// Change the channel for the conversion after the one currently processing.
	if (++curr_ch >= channel_amt)	curr_ch = 0;
     6d2:	80 91 ca 01 	lds	r24, 0x01CA
     6d6:	8f 5f       	subi	r24, 0xFF	; 255
     6d8:	80 93 ca 01 	sts	0x01CA, r24
     6dc:	80 91 ca 01 	lds	r24, 0x01CA
     6e0:	84 30       	cpi	r24, 0x04	; 4
     6e2:	10 f0       	brcs	.+4      	; 0x6e8 <__vector_19+0x7c>
     6e4:	10 92 ca 01 	sts	0x01CA, r1
	
	adc_set_channel(curr_ch);
     6e8:	e0 91 ca 01 	lds	r30, 0x01CA

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     6ec:	80 91 7c 00 	lds	r24, 0x007C
     6f0:	f0 e0       	ldi	r31, 0x00	; 0
     6f2:	e2 5f       	subi	r30, 0xF2	; 242
     6f4:	fe 4f       	sbci	r31, 0xFE	; 254
     6f6:	80 7e       	andi	r24, 0xE0	; 224
     6f8:	90 81       	ld	r25, Z
     6fa:	89 2b       	or	r24, r25
     6fc:	80 93 7c 00 	sts	0x007C, r24
	//printf("adc_value: %d",adc_value);
	
	//TODO: modify for running average (Ave= (Ave*(ct-1)+New)/ct)
	//INFO: Vin[V]=(ADCH·256+ADCL)·Vref[V]/1024
	
	if (!(ct%channel_amt)) {
     700:	82 2f       	mov	r24, r18
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	83 70       	andi	r24, 0x03	; 3
     706:	90 70       	andi	r25, 0x00	; 0
     708:	89 2b       	or	r24, r25
     70a:	19 f4       	brne	.+6      	; 0x712 <__vector_19+0xa6>
		new_adc_data=true;//all values have been recalculated, update motors.
     70c:	81 e0       	ldi	r24, 0x01	; 1
     70e:	80 93 d4 01 	sts	0x01D4, r24
	}
}
     712:	ff 91       	pop	r31
     714:	ef 91       	pop	r30
     716:	bf 91       	pop	r27
     718:	af 91       	pop	r26
     71a:	9f 91       	pop	r25
     71c:	8f 91       	pop	r24
     71e:	4f 91       	pop	r20
     720:	3f 91       	pop	r19
     722:	2f 91       	pop	r18
     724:	0f 90       	pop	r0
     726:	0f be       	out	0x3f, r0	; 63
     728:	0f 90       	pop	r0
     72a:	1f 90       	pop	r1
     72c:	18 95       	reti

0000072e <adc_init>:
	//	adc_offset[j]=0;
	memset(adc_offset,0,sizeof(adc_offset));
	num_calibrations = 0;
}

void adc_init() {
     72e:	ef 92       	push	r14
     730:	ff 92       	push	r15
     732:	0f 93       	push	r16
     734:	1f 93       	push	r17
	#ifdef debug
	fprintf_P(stderr,PSTR("\nadc: init"));
     736:	8f ef       	ldi	r24, 0xFF	; 255
     738:	90 e0       	ldi	r25, 0x00	; 0
     73a:	9f 93       	push	r25
     73c:	8f 93       	push	r24
     73e:	80 91 fc 01 	lds	r24, 0x01FC
     742:	90 91 fd 01 	lds	r25, 0x01FD
     746:	9f 93       	push	r25
     748:	8f 93       	push	r24
     74a:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
	#endif
	power_adc_enable();
     74e:	e4 e6       	ldi	r30, 0x64	; 100
     750:	f0 e0       	ldi	r31, 0x00	; 0
     752:	80 81       	ld	r24, Z
     754:	8e 7f       	andi	r24, 0xFE	; 254
     756:	80 83       	st	Z, r24

	//Set Voltage to AVCC with external capacitor at AREF pin
	ADMUX|= (uint8_t)(1<<REFS0);
     758:	0c e7       	ldi	r16, 0x7C	; 124
     75a:	10 e0       	ldi	r17, 0x00	; 0
     75c:	f8 01       	movw	r30, r16
     75e:	80 81       	ld	r24, Z
     760:	80 64       	ori	r24, 0x40	; 64
     762:	80 83       	st	Z, r24
	ADMUX&=(uint8_t)~(1<<REFS1);
     764:	80 81       	ld	r24, Z
     766:	8f 77       	andi	r24, 0x7F	; 127
     768:	80 83       	st	Z, r24
	//ADMUX&=~(1<<ADLAR); // Default disabled
	
	// Enable ADC, Inturupt, Trigger mode and set prescaler
	//ADCSRA=(((1<<ADEN)|(1<<ADIE)|(1<<ADATE))&0b11111000)|(ADC_PRESCALE);
	ADCSRA|= (uint8_t)(1<<ADEN)|(1<<ADIE)|(1<<ADATE);
     76a:	2a e7       	ldi	r18, 0x7A	; 122
     76c:	e2 2e       	mov	r14, r18
     76e:	f1 2c       	mov	r15, r1
     770:	f7 01       	movw	r30, r14
     772:	80 81       	ld	r24, Z
     774:	88 6a       	ori	r24, 0xA8	; 168
     776:	80 83       	st	Z, r24
	ADCSRA = (uint8_t)(ADCSRA & 0b11111000)|((uint8_t)ADC_PRESCALE);
     778:	80 81       	ld	r24, Z
     77a:	88 7f       	andi	r24, 0xF8	; 248
     77c:	86 60       	ori	r24, 0x06	; 6
     77e:	80 83       	st	Z, r24
	
	// Enable Free Running Mode 
	ADCSRB|= (1<<7); //reserved bit.
     780:	eb e7       	ldi	r30, 0x7B	; 123
     782:	f0 e0       	ldi	r31, 0x00	; 0
     784:	80 81       	ld	r24, Z
     786:	80 68       	ori	r24, 0x80	; 128
     788:	80 83       	st	Z, r24
	ADCSRB&= (uint8_t)~(0b111); //(ADTS2:0)=0
     78a:	80 81       	ld	r24, Z
     78c:	88 7f       	andi	r24, 0xF8	; 248
     78e:	80 83       	st	Z, r24
	
	// Disable Digital reads from analog pins
	DIDR0 |= (uint8_t)((1<<ADC4D)|(1<<ADC5D)|(1<<ADC6D)|(1<<ADC7D));
     790:	ee e7       	ldi	r30, 0x7E	; 126
     792:	f0 e0       	ldi	r31, 0x00	; 0
     794:	80 81       	ld	r24, Z
     796:	80 6f       	ori	r24, 0xF0	; 240
     798:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     79a:	83 b7       	in	r24, 0x33	; 51
     79c:	81 7f       	andi	r24, 0xF1	; 241
     79e:	82 60       	ori	r24, 0x02	; 2
     7a0:	83 bf       	out	0x33, r24	; 51
	#ifdef debug	
	fprintf_P(stderr,PSTR("\nadc: init: setup convertions"));
     7a2:	81 ee       	ldi	r24, 0xE1	; 225
     7a4:	90 e0       	ldi	r25, 0x00	; 0
     7a6:	9f 93       	push	r25
     7a8:	8f 93       	push	r24
     7aa:	80 91 fc 01 	lds	r24, 0x01FC
     7ae:	90 91 fd 01 	lds	r25, 0x01FD
     7b2:	9f 93       	push	r25
     7b4:	8f 93       	push	r24
     7b6:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
	#endif
	adc_set_channel(curr_ch);
     7ba:	90 91 ca 01 	lds	r25, 0x01CA

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     7be:	f8 01       	movw	r30, r16
     7c0:	80 81       	ld	r24, Z
     7c2:	ae e0       	ldi	r26, 0x0E	; 14
     7c4:	b1 e0       	ldi	r27, 0x01	; 1
     7c6:	fd 01       	movw	r30, r26
     7c8:	e9 0f       	add	r30, r25
     7ca:	f1 1d       	adc	r31, r1
     7cc:	80 7e       	andi	r24, 0xE0	; 224
     7ce:	90 81       	ld	r25, Z
     7d0:	89 2b       	or	r24, r25
     7d2:	f8 01       	movw	r30, r16
     7d4:	80 83       	st	Z, r24
	#ifdef debug	
	fprintf_P(stderr,PSTR("\nadc: init: setup convertions"));
	#endif
	adc_set_channel(curr_ch);
	//Start the convertions
	ADCSRA|= (1<<ADSC);
     7d6:	f7 01       	movw	r30, r14
     7d8:	80 81       	ld	r24, Z
     7da:	80 64       	ori	r24, 0x40	; 64
     7dc:	80 83       	st	Z, r24
     7de:	80 e0       	ldi	r24, 0x00	; 0
     7e0:	90 e0       	ldi	r25, 0x00	; 0
     7e2:	01 97       	sbiw	r24, 0x01	; 1
     7e4:	f1 f7       	brne	.-4      	; 0x7e2 <adc_init+0xb4>

	// Wait one adc clock cycle and change the channel, done by interupt later.
	_delay_loop_2(ADC_CYCLE_DELAY);
	adc_set_channel(++curr_ch);
     7e6:	80 91 ca 01 	lds	r24, 0x01CA
     7ea:	8f 5f       	subi	r24, 0xFF	; 255
     7ec:	80 93 ca 01 	sts	0x01CA, r24
     7f0:	90 91 ca 01 	lds	r25, 0x01CA

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     7f4:	f8 01       	movw	r30, r16
     7f6:	80 81       	ld	r24, Z
     7f8:	a9 0f       	add	r26, r25
     7fa:	b1 1d       	adc	r27, r1
     7fc:	80 7e       	andi	r24, 0xE0	; 224
     7fe:	9c 91       	ld	r25, X
     800:	89 2b       	or	r24, r25
     802:	80 83       	st	Z, r24
	adc_set_channel(++curr_ch);
	
	// Wait for one set of convertions to complete.
	//_delay_loop_2(ADC_CYCLE_DELAY*26);
	#ifdef debug
	fprintf_P(stderr,PSTR("\t[done]"));
     804:	89 ed       	ldi	r24, 0xD9	; 217
     806:	90 e0       	ldi	r25, 0x00	; 0
     808:	9f 93       	push	r25
     80a:	8f 93       	push	r24
     80c:	80 91 fc 01 	lds	r24, 0x01FC
     810:	90 91 fd 01 	lds	r25, 0x01FD
     814:	9f 93       	push	r25
     816:	8f 93       	push	r24
     818:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
     81c:	8d b7       	in	r24, 0x3d	; 61
     81e:	9e b7       	in	r25, 0x3e	; 62
     820:	0c 96       	adiw	r24, 0x0c	; 12
     822:	0f b6       	in	r0, 0x3f	; 63
     824:	f8 94       	cli
     826:	9e bf       	out	0x3e, r25	; 62
     828:	0f be       	out	0x3f, r0	; 63
     82a:	8d bf       	out	0x3d, r24	; 61
	#endif
}
     82c:	1f 91       	pop	r17
     82e:	0f 91       	pop	r16
     830:	ff 90       	pop	r15
     832:	ef 90       	pop	r14
     834:	08 95       	ret

00000836 <adc_calibrate_store>:
		}
			
	++num_calibrations;
}

void adc_calibrate_store() {
     836:	8a e0       	ldi	r24, 0x0A	; 10
     838:	91 e0       	ldi	r25, 0x01	; 1
     83a:	9f 93       	push	r25
     83c:	8f 93       	push	r24
     83e:	80 91 fc 01 	lds	r24, 0x01FC
     842:	90 91 fd 01 	lds	r25, 0x01FD
     846:	9f 93       	push	r25
     848:	8f 93       	push	r24
     84a:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
     84e:	0f 90       	pop	r0
     850:	0f 90       	pop	r0
     852:	0f 90       	pop	r0
     854:	0f 90       	pop	r0
	fprintf_P(stderr,PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}
     856:	08 95       	ret

00000858 <adc_calibrate_clear>:

void adc_calibrate_clear() {
     858:	88 e0       	ldi	r24, 0x08	; 8
     85a:	e2 ec       	ldi	r30, 0xC2	; 194
     85c:	f1 e0       	ldi	r31, 0x01	; 1
     85e:	df 01       	movw	r26, r30
     860:	1d 92       	st	X+, r1
     862:	8a 95       	dec	r24
     864:	e9 f7       	brne	.-6      	; 0x860 <adc_calibrate_clear+0x8>
	//for(uint8_t j= 0;j<channel_amt;++j)
	//	adc_offset[j]=0;
	memset(adc_offset,0,sizeof(adc_offset));
	num_calibrations = 0;
     866:	10 92 31 01 	sts	0x0131, r1
}
     86a:	08 95       	ret

0000086c <adc_calibrate_update>:
uint16_t adc_get_val(uint8_t ch) {
	return adc_val[ch]+adc_offset[ch];
}

static uint8_t num_calibrations;
void adc_calibrate_update() {
     86c:	cf 92       	push	r12
     86e:	df 92       	push	r13
     870:	ef 92       	push	r14
     872:	ff 92       	push	r15
     874:	0f 93       	push	r16
     876:	1f 93       	push	r17
     878:	df 93       	push	r29
     87a:	cf 93       	push	r28
     87c:	cd b7       	in	r28, 0x3d	; 61
     87e:	de b7       	in	r29, 0x3e	; 62
     880:	60 97       	sbiw	r28, 0x10	; 16
     882:	0f b6       	in	r0, 0x3f	; 63
     884:	f8 94       	cli
     886:	de bf       	out	0x3e, r29	; 62
     888:	0f be       	out	0x3f, r0	; 63
     88a:	cd bf       	out	0x3d, r28	; 61
	int16_t offsets[channel_amt];
	uint16_t adc_val_cpy[channel_amt];
	memcpy(adc_val_cpy,adc_val,sizeof(adc_val));
     88c:	de 01       	movw	r26, r28
     88e:	19 96       	adiw	r26, 0x09	; 9
     890:	e9 eb       	ldi	r30, 0xB9	; 185
     892:	f1 e0       	ldi	r31, 0x01	; 1
     894:	88 e0       	ldi	r24, 0x08	; 8
     896:	01 90       	ld	r0, Z+
     898:	0d 92       	st	X+, r0
     89a:	81 50       	subi	r24, 0x01	; 1
     89c:	e1 f7       	brne	.-8      	; 0x896 <adc_calibrate_update+0x2a>
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
     89e:	49 85       	ldd	r20, Y+9	; 0x09
     8a0:	5a 85       	ldd	r21, Y+10	; 0x0a
     8a2:	20 e0       	ldi	r18, 0x00	; 0
     8a4:	30 e0       	ldi	r19, 0x00	; 0
     8a6:	8e 01       	movw	r16, r28
     8a8:	0f 5f       	subi	r16, 0xFF	; 255
     8aa:	1f 4f       	sbci	r17, 0xFF	; 255
     8ac:	be 01       	movw	r22, r28
     8ae:	67 5f       	subi	r22, 0xF7	; 247
     8b0:	7f 4f       	sbci	r23, 0xFF	; 255
     8b2:	d8 01       	movw	r26, r16
     8b4:	a2 0f       	add	r26, r18
     8b6:	b3 1f       	adc	r27, r19
     8b8:	fb 01       	movw	r30, r22
     8ba:	e2 0f       	add	r30, r18
     8bc:	f3 1f       	adc	r31, r19
     8be:	80 81       	ld	r24, Z
     8c0:	91 81       	ldd	r25, Z+1	; 0x01
     8c2:	fa 01       	movw	r30, r20
     8c4:	e8 1b       	sub	r30, r24
     8c6:	f9 0b       	sbc	r31, r25
     8c8:	ed 93       	st	X+, r30
     8ca:	fc 93       	st	X, r31
     8cc:	2e 5f       	subi	r18, 0xFE	; 254
     8ce:	3f 4f       	sbci	r19, 0xFF	; 255
			i=c;
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
     8d0:	28 30       	cpi	r18, 0x08	; 8
     8d2:	31 05       	cpc	r19, r1
     8d4:	71 f7       	brne	.-36     	; 0x8b2 <adc_calibrate_update+0x46>
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
	}
		
	if (num_calibrations==0)
     8d6:	80 91 31 01 	lds	r24, 0x0131
     8da:	9e 01       	movw	r18, r28
     8dc:	2f 5f       	subi	r18, 0xFF	; 255
     8de:	3f 4f       	sbci	r19, 0xFF	; 255
     8e0:	88 23       	and	r24, r24
     8e2:	49 f4       	brne	.+18     	; 0x8f6 <adc_calibrate_update+0x8a>
		memcpy(adc_offset,offsets,sizeof(adc_offset));
     8e4:	a2 ec       	ldi	r26, 0xC2	; 194
     8e6:	b1 e0       	ldi	r27, 0x01	; 1
     8e8:	f9 01       	movw	r30, r18
     8ea:	88 e0       	ldi	r24, 0x08	; 8
     8ec:	01 90       	ld	r0, Z+
     8ee:	0d 92       	st	X+, r0
     8f0:	81 50       	subi	r24, 0x01	; 1
     8f2:	e1 f7       	brne	.-8      	; 0x8ec <adc_calibrate_update+0x80>
     8f4:	22 c0       	rjmp	.+68     	; 0x93a <adc_calibrate_update+0xce>
     8f6:	e2 ec       	ldi	r30, 0xC2	; 194
     8f8:	f1 e0       	ldi	r31, 0x01	; 1
     8fa:	79 01       	movw	r14, r18
	else
		for(uint8_t c=0;c<channel_amt;++c) {
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
     8fc:	08 2f       	mov	r16, r24
     8fe:	10 e0       	ldi	r17, 0x00	; 0
     900:	68 01       	movw	r12, r16
     902:	08 94       	sec
     904:	c1 1c       	adc	r12, r1
     906:	d1 1c       	adc	r13, r1
     908:	80 81       	ld	r24, Z
     90a:	91 81       	ldd	r25, Z+1	; 0x01
     90c:	9c 01       	movw	r18, r24
     90e:	02 9f       	mul	r16, r18
     910:	c0 01       	movw	r24, r0
     912:	03 9f       	mul	r16, r19
     914:	90 0d       	add	r25, r0
     916:	12 9f       	mul	r17, r18
     918:	90 0d       	add	r25, r0
     91a:	11 24       	eor	r1, r1
     91c:	d7 01       	movw	r26, r14
     91e:	2d 91       	ld	r18, X+
     920:	3d 91       	ld	r19, X+
     922:	7d 01       	movw	r14, r26
     924:	82 0f       	add	r24, r18
     926:	93 1f       	adc	r25, r19
     928:	b6 01       	movw	r22, r12
     92a:	0e 94 2a 0e 	call	0x1c54	; 0x1c54 <__divmodhi4>
     92e:	61 93       	st	Z+, r22
     930:	71 93       	st	Z+, r23
	}
		
	if (num_calibrations==0)
		memcpy(adc_offset,offsets,sizeof(adc_offset));
	else
		for(uint8_t c=0;c<channel_amt;++c) {
     932:	b1 e0       	ldi	r27, 0x01	; 1
     934:	ea 3c       	cpi	r30, 0xCA	; 202
     936:	fb 07       	cpc	r31, r27
     938:	39 f7       	brne	.-50     	; 0x908 <adc_calibrate_update+0x9c>
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
		}
			
	++num_calibrations;
     93a:	80 91 31 01 	lds	r24, 0x0131
     93e:	8f 5f       	subi	r24, 0xFF	; 255
     940:	80 93 31 01 	sts	0x0131, r24
}
     944:	60 96       	adiw	r28, 0x10	; 16
     946:	0f b6       	in	r0, 0x3f	; 63
     948:	f8 94       	cli
     94a:	de bf       	out	0x3e, r29	; 62
     94c:	0f be       	out	0x3f, r0	; 63
     94e:	cd bf       	out	0x3d, r28	; 61
     950:	cf 91       	pop	r28
     952:	df 91       	pop	r29
     954:	1f 91       	pop	r17
     956:	0f 91       	pop	r16
     958:	ff 90       	pop	r15
     95a:	ef 90       	pop	r14
     95c:	df 90       	pop	r13
     95e:	cf 90       	pop	r12
     960:	08 95       	ret

00000962 <print_adc_calibration>:
	fprintf_P(stderr,PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_get_val(chan));
}

void print_adc_calibration() {
     962:	0f 93       	push	r16
     964:	1f 93       	push	r17
	fprintf_P(stderr,PSTR("\n[debug] ADC OFFSETS: "));
     966:	8e e4       	ldi	r24, 0x4E	; 78
     968:	91 e0       	ldi	r25, 0x01	; 1
     96a:	9f 93       	push	r25
     96c:	8f 93       	push	r24
     96e:	80 91 fc 01 	lds	r24, 0x01FC
     972:	90 91 fd 01 	lds	r25, 0x01FD
     976:	9f 93       	push	r25
     978:	8f 93       	push	r24
     97a:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_offset[chan]);
     97e:	80 91 c2 01 	lds	r24, 0x01C2
     982:	90 91 c3 01 	lds	r25, 0x01C3
     986:	9f 93       	push	r25
     988:	8f 93       	push	r24
     98a:	1f 92       	push	r1
     98c:	1f 92       	push	r1
     98e:	00 e0       	ldi	r16, 0x00	; 0
     990:	11 e0       	ldi	r17, 0x01	; 1
     992:	1f 93       	push	r17
     994:	0f 93       	push	r16
     996:	80 91 fc 01 	lds	r24, 0x01FC
     99a:	90 91 fd 01 	lds	r25, 0x01FD
     99e:	9f 93       	push	r25
     9a0:	8f 93       	push	r24
     9a2:	0e 94 55 0b 	call	0x16aa	; 0x16aa <fprintf>
     9a6:	80 91 c4 01 	lds	r24, 0x01C4
     9aa:	90 91 c5 01 	lds	r25, 0x01C5
     9ae:	9f 93       	push	r25
     9b0:	8f 93       	push	r24
     9b2:	81 e0       	ldi	r24, 0x01	; 1
     9b4:	90 e0       	ldi	r25, 0x00	; 0
     9b6:	9f 93       	push	r25
     9b8:	8f 93       	push	r24
     9ba:	1f 93       	push	r17
     9bc:	0f 93       	push	r16
     9be:	80 91 fc 01 	lds	r24, 0x01FC
     9c2:	90 91 fd 01 	lds	r25, 0x01FD
     9c6:	9f 93       	push	r25
     9c8:	8f 93       	push	r24
     9ca:	0e 94 55 0b 	call	0x16aa	; 0x16aa <fprintf>
     9ce:	80 91 c6 01 	lds	r24, 0x01C6
     9d2:	90 91 c7 01 	lds	r25, 0x01C7
     9d6:	9f 93       	push	r25
     9d8:	8f 93       	push	r24
     9da:	82 e0       	ldi	r24, 0x02	; 2
     9dc:	90 e0       	ldi	r25, 0x00	; 0
     9de:	9f 93       	push	r25
     9e0:	8f 93       	push	r24
     9e2:	1f 93       	push	r17
     9e4:	0f 93       	push	r16
     9e6:	80 91 fc 01 	lds	r24, 0x01FC
     9ea:	90 91 fd 01 	lds	r25, 0x01FD
     9ee:	9f 93       	push	r25
     9f0:	8f 93       	push	r24
     9f2:	0e 94 55 0b 	call	0x16aa	; 0x16aa <fprintf>
     9f6:	80 91 c8 01 	lds	r24, 0x01C8
     9fa:	90 91 c9 01 	lds	r25, 0x01C9
     9fe:	9f 93       	push	r25
     a00:	8f 93       	push	r24
     a02:	83 e0       	ldi	r24, 0x03	; 3
     a04:	90 e0       	ldi	r25, 0x00	; 0
     a06:	9f 93       	push	r25
     a08:	8f 93       	push	r24
     a0a:	1f 93       	push	r17
     a0c:	0f 93       	push	r16
     a0e:	80 91 fc 01 	lds	r24, 0x01FC
     a12:	90 91 fd 01 	lds	r25, 0x01FD
     a16:	9f 93       	push	r25
     a18:	8f 93       	push	r24
     a1a:	0e 94 55 0b 	call	0x16aa	; 0x16aa <fprintf>
     a1e:	8d b7       	in	r24, 0x3d	; 61
     a20:	9e b7       	in	r25, 0x3e	; 62
     a22:	84 96       	adiw	r24, 0x24	; 36
     a24:	0f b6       	in	r0, 0x3f	; 63
     a26:	f8 94       	cli
     a28:	9e bf       	out	0x3e, r25	; 62
     a2a:	0f be       	out	0x3f, r0	; 63
     a2c:	8d bf       	out	0x3d, r24	; 61
}
     a2e:	1f 91       	pop	r17
     a30:	0f 91       	pop	r16
     a32:	08 95       	ret

00000a34 <print_adc_values>:
			tmpv=val[c];
		}
	return tmpi;
}

void print_adc_values() {
     a34:	cf 92       	push	r12
     a36:	df 92       	push	r13
     a38:	ef 92       	push	r14
     a3a:	ff 92       	push	r15
     a3c:	0f 93       	push	r16
     a3e:	1f 93       	push	r17
     a40:	cf 93       	push	r28
     a42:	df 93       	push	r29
	fprintf_P(stderr,PSTR("\n[debug]   RAW ADC: "));
     a44:	8a e7       	ldi	r24, 0x7A	; 122
     a46:	91 e0       	ldi	r25, 0x01	; 1
     a48:	9f 93       	push	r25
     a4a:	8f 93       	push	r24
     a4c:	80 91 fc 01 	lds	r24, 0x01FC
     a50:	90 91 fd 01 	lds	r25, 0x01FD
     a54:	9f 93       	push	r25
     a56:	8f 93       	push	r24
     a58:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_val[chan]);
     a5c:	80 91 b9 01 	lds	r24, 0x01B9
     a60:	90 91 ba 01 	lds	r25, 0x01BA
     a64:	9f 93       	push	r25
     a66:	8f 93       	push	r24
     a68:	1f 92       	push	r1
     a6a:	1f 92       	push	r1
     a6c:	00 e0       	ldi	r16, 0x00	; 0
     a6e:	11 e0       	ldi	r17, 0x01	; 1
     a70:	1f 93       	push	r17
     a72:	0f 93       	push	r16
     a74:	80 91 fc 01 	lds	r24, 0x01FC
     a78:	90 91 fd 01 	lds	r25, 0x01FD
     a7c:	9f 93       	push	r25
     a7e:	8f 93       	push	r24
     a80:	0e 94 55 0b 	call	0x16aa	; 0x16aa <fprintf>
     a84:	80 91 bb 01 	lds	r24, 0x01BB
     a88:	90 91 bc 01 	lds	r25, 0x01BC
     a8c:	9f 93       	push	r25
     a8e:	8f 93       	push	r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	90 e0       	ldi	r25, 0x00	; 0
     a94:	9f 93       	push	r25
     a96:	8f 93       	push	r24
     a98:	1f 93       	push	r17
     a9a:	0f 93       	push	r16
     a9c:	80 91 fc 01 	lds	r24, 0x01FC
     aa0:	90 91 fd 01 	lds	r25, 0x01FD
     aa4:	9f 93       	push	r25
     aa6:	8f 93       	push	r24
     aa8:	0e 94 55 0b 	call	0x16aa	; 0x16aa <fprintf>
     aac:	80 91 bd 01 	lds	r24, 0x01BD
     ab0:	90 91 be 01 	lds	r25, 0x01BE
     ab4:	9f 93       	push	r25
     ab6:	8f 93       	push	r24
     ab8:	82 e0       	ldi	r24, 0x02	; 2
     aba:	90 e0       	ldi	r25, 0x00	; 0
     abc:	9f 93       	push	r25
     abe:	8f 93       	push	r24
     ac0:	1f 93       	push	r17
     ac2:	0f 93       	push	r16
     ac4:	80 91 fc 01 	lds	r24, 0x01FC
     ac8:	90 91 fd 01 	lds	r25, 0x01FD
     acc:	9f 93       	push	r25
     ace:	8f 93       	push	r24
     ad0:	0e 94 55 0b 	call	0x16aa	; 0x16aa <fprintf>
     ad4:	80 91 bf 01 	lds	r24, 0x01BF
     ad8:	90 91 c0 01 	lds	r25, 0x01C0
     adc:	9f 93       	push	r25
     ade:	8f 93       	push	r24
     ae0:	83 e0       	ldi	r24, 0x03	; 3
     ae2:	90 e0       	ldi	r25, 0x00	; 0
     ae4:	9f 93       	push	r25
     ae6:	8f 93       	push	r24
     ae8:	1f 93       	push	r17
     aea:	0f 93       	push	r16
     aec:	80 91 fc 01 	lds	r24, 0x01FC
     af0:	90 91 fd 01 	lds	r25, 0x01FD
     af4:	9f 93       	push	r25
     af6:	8f 93       	push	r24
     af8:	0e 94 55 0b 	call	0x16aa	; 0x16aa <fprintf>
	
	fprintf_P(stderr,PSTR("\n[debug] FIXED ADC: "));
     afc:	8d b7       	in	r24, 0x3d	; 61
     afe:	9e b7       	in	r25, 0x3e	; 62
     b00:	84 96       	adiw	r24, 0x24	; 36
     b02:	0f b6       	in	r0, 0x3f	; 63
     b04:	f8 94       	cli
     b06:	9e bf       	out	0x3e, r25	; 62
     b08:	0f be       	out	0x3f, r0	; 63
     b0a:	8d bf       	out	0x3d, r24	; 61
     b0c:	85 e6       	ldi	r24, 0x65	; 101
     b0e:	91 e0       	ldi	r25, 0x01	; 1
     b10:	9f 93       	push	r25
     b12:	8f 93       	push	r24
     b14:	80 91 fc 01 	lds	r24, 0x01FC
     b18:	90 91 fd 01 	lds	r25, 0x01FD
     b1c:	9f 93       	push	r25
     b1e:	8f 93       	push	r24
     b20:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
     b24:	49 eb       	ldi	r20, 0xB9	; 185
     b26:	c4 2e       	mov	r12, r20
     b28:	41 e0       	ldi	r20, 0x01	; 1
     b2a:	d4 2e       	mov	r13, r20
     b2c:	32 ec       	ldi	r19, 0xC2	; 194
     b2e:	e3 2e       	mov	r14, r19
     b30:	31 e0       	ldi	r19, 0x01	; 1
     b32:	f3 2e       	mov	r15, r19
     b34:	c0 e0       	ldi	r28, 0x00	; 0
     b36:	d0 e0       	ldi	r29, 0x00	; 0
     b38:	0f 90       	pop	r0
     b3a:	0f 90       	pop	r0
     b3c:	0f 90       	pop	r0
     b3e:	0f 90       	pop	r0
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_get_val(chan));
     b40:	f7 01       	movw	r30, r14
     b42:	81 91       	ld	r24, Z+
     b44:	91 91       	ld	r25, Z+
     b46:	7f 01       	movw	r14, r30
     b48:	f6 01       	movw	r30, r12
     b4a:	21 91       	ld	r18, Z+
     b4c:	31 91       	ld	r19, Z+
     b4e:	6f 01       	movw	r12, r30
     b50:	82 0f       	add	r24, r18
     b52:	93 1f       	adc	r25, r19
     b54:	9f 93       	push	r25
     b56:	8f 93       	push	r24
     b58:	df 93       	push	r29
     b5a:	cf 93       	push	r28
     b5c:	1f 93       	push	r17
     b5e:	0f 93       	push	r16
     b60:	80 91 fc 01 	lds	r24, 0x01FC
     b64:	90 91 fd 01 	lds	r25, 0x01FD
     b68:	9f 93       	push	r25
     b6a:	8f 93       	push	r24
     b6c:	0e 94 55 0b 	call	0x16aa	; 0x16aa <fprintf>
     b70:	21 96       	adiw	r28, 0x01	; 1
	fprintf_P(stderr,PSTR("\n[debug]   RAW ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_val[chan]);
	
	fprintf_P(stderr,PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
     b72:	8d b7       	in	r24, 0x3d	; 61
     b74:	9e b7       	in	r25, 0x3e	; 62
     b76:	08 96       	adiw	r24, 0x08	; 8
     b78:	0f b6       	in	r0, 0x3f	; 63
     b7a:	f8 94       	cli
     b7c:	9e bf       	out	0x3e, r25	; 62
     b7e:	0f be       	out	0x3f, r0	; 63
     b80:	8d bf       	out	0x3d, r24	; 61
     b82:	c4 30       	cpi	r28, 0x04	; 4
     b84:	d1 05       	cpc	r29, r1
     b86:	e1 f6       	brne	.-72     	; 0xb40 <print_adc_values+0x10c>
		fprintf(stderr," [ %d : %d ] ", chan, adc_get_val(chan));
}
     b88:	df 91       	pop	r29
     b8a:	cf 91       	pop	r28
     b8c:	1f 91       	pop	r17
     b8e:	0f 91       	pop	r16
     b90:	ff 90       	pop	r15
     b92:	ef 90       	pop	r14
     b94:	df 90       	pop	r13
     b96:	cf 90       	pop	r12
     b98:	08 95       	ret

00000b9a <usart0_putchar_direct>:
}
static void disable_usart0_tx_inter(void) {
	UCSR0B&=(uint8_t)~(1<<UDRIE0);
}

static int usart0_putchar_direct(char c, FILE *stream) {
     b9a:	1f 93       	push	r17
     b9c:	18 2f       	mov	r17, r24
	if (c == '\n')
     b9e:	8a 30       	cpi	r24, 0x0A	; 10
     ba0:	19 f4       	brne	.+6      	; 0xba8 <usart0_putchar_direct+0xe>
		usart0_putchar_direct('\r', stream);
     ba2:	8d e0       	ldi	r24, 0x0D	; 13
     ba4:	0e 94 cd 05 	call	0xb9a	; 0xb9a <usart0_putchar_direct>
	loop_until_bit_is_set(UCSR0A, UDRE0);
     ba8:	80 91 c0 00 	lds	r24, 0x00C0
     bac:	85 ff       	sbrs	r24, 5
     bae:	fc cf       	rjmp	.-8      	; 0xba8 <usart0_putchar_direct+0xe>
	UDR0 = c;
     bb0:	10 93 c6 00 	sts	0x00C6, r17
	return 0;
}
     bb4:	80 e0       	ldi	r24, 0x00	; 0
     bb6:	90 e0       	ldi	r25, 0x00	; 0
     bb8:	1f 91       	pop	r17
     bba:	08 95       	ret

00000bbc <usart0_init>:
		disable_usart0_tx_inter();			
}



void usart0_init(void) {
     bbc:	e4 e6       	ldi	r30, 0x64	; 100
     bbe:	f0 e0       	ldi	r31, 0x00	; 0
     bc0:	80 81       	ld	r24, Z
     bc2:	8d 7f       	andi	r24, 0xFD	; 253
     bc4:	80 83       	st	Z, r24
	power_usart0_enable();
	
	q_init(&tx_q);	
     bc6:	85 ed       	ldi	r24, 0xD5	; 213
     bc8:	91 e0       	ldi	r25, 0x01	; 1
     bca:	0e 94 c2 0a 	call	0x1584	; 0x1584 <q_init>
	
	/* Set baud rate (12bit) */
	UBRR0 = UBRR_VALUE;
     bce:	89 e1       	ldi	r24, 0x19	; 25
     bd0:	90 e0       	ldi	r25, 0x00	; 0
     bd2:	90 93 c5 00 	sts	0x00C5, r25
     bd6:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |= (1 << U2X0);
	#else
	UCSR0A &=(uint8_t)~(1 << U2X0);
     bda:	e0 ec       	ldi	r30, 0xC0	; 192
     bdc:	f0 e0       	ldi	r31, 0x00	; 0
     bde:	80 81       	ld	r24, Z
     be0:	8d 7f       	andi	r24, 0xFD	; 253
     be2:	80 83       	st	Z, r24
	#endif
	/* Double the uart clock */
	//UCSR0A |=(1<<U2X0);
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)	;
     be4:	88 e1       	ldi	r24, 0x18	; 24
     be6:	80 93 c1 00 	sts	0x00C1, r24
	/* Enable r/t interupts, hangles input when used with some buffering functions */
	//UCSR0B |=(1<<RXCIE0);
	//UCSR0B |=(1<<TXCIE0);
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);
     bea:	86 e0       	ldi	r24, 0x06	; 6
     bec:	80 93 c2 00 	sts	0x00C2, r24
	
	
	stdout=stdin=&usart0_stdio;
     bf0:	82 e1       	ldi	r24, 0x12	; 18
     bf2:	91 e0       	ldi	r25, 0x01	; 1
     bf4:	90 93 f9 01 	sts	0x01F9, r25
     bf8:	80 93 f8 01 	sts	0x01F8, r24
     bfc:	90 93 fb 01 	sts	0x01FB, r25
     c00:	80 93 fa 01 	sts	0x01FA, r24
	stderr=&usart0_stderr;
     c04:	20 e2       	ldi	r18, 0x20	; 32
     c06:	31 e0       	ldi	r19, 0x01	; 1
     c08:	30 93 fd 01 	sts	0x01FD, r19
     c0c:	20 93 fc 01 	sts	0x01FC, r18
	fprintf_P(stderr,PSTR("\nusart: init usart0\t[done]"));
     c10:	8f e8       	ldi	r24, 0x8F	; 143
     c12:	91 e0       	ldi	r25, 0x01	; 1
     c14:	9f 93       	push	r25
     c16:	8f 93       	push	r24
     c18:	3f 93       	push	r19
     c1a:	2f 93       	push	r18
     c1c:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
     c20:	0f 90       	pop	r0
     c22:	0f 90       	pop	r0
     c24:	0f 90       	pop	r0
     c26:	0f 90       	pop	r0
}
     c28:	08 95       	ret

00000c2a <usart_init>:

void usart_init(void) {
     c2a:	0e 94 de 05 	call	0xbbc	; 0xbbc <usart0_init>
	usart0_init();
}
     c2e:	08 95       	ret

00000c30 <usart0_putchar>:
	if (c == '\n')	rxp = 0;
	return c;
}


static int usart0_putchar(char c, FILE *stream) {
     c30:	1f 93       	push	r17
     c32:	18 2f       	mov	r17, r24
  if (c == '\n')
     c34:	8a 30       	cpi	r24, 0x0A	; 10
     c36:	19 f4       	brne	.+6      	; 0xc3e <usart0_putchar+0xe>
	usart0_putchar('\r', stream);
     c38:	8d e0       	ldi	r24, 0x0D	; 13
     c3a:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
  // Polled
//  loop_until_bit_is_set(UCSR0A, UDRE0);
//  UDR0 = c;

  //Queued
  while (q_full(&tx_q));
     c3e:	85 ed       	ldi	r24, 0xD5	; 213
     c40:	91 e0       	ldi	r25, 0x01	; 1
     c42:	0e 94 0b 0b 	call	0x1616	; 0x1616 <q_full>
     c46:	88 23       	and	r24, r24
     c48:	d1 f7       	brne	.-12     	; 0xc3e <usart0_putchar+0xe>

static void enable_usart0_tx_inter(void) {
	UCSR0B|=(1<<UDRIE0);
}
static void disable_usart0_tx_inter(void) {
	UCSR0B&=(uint8_t)~(1<<UDRIE0);
     c4a:	80 91 c1 00 	lds	r24, 0x00C1
     c4e:	8f 7d       	andi	r24, 0xDF	; 223
     c50:	80 93 c1 00 	sts	0x00C1, r24
//  UDR0 = c;

  //Queued
  while (q_full(&tx_q));
  disable_usart0_tx_inter();
  q_push(&tx_q,c);	
     c54:	61 2f       	mov	r22, r17
     c56:	85 ed       	ldi	r24, 0xD5	; 213
     c58:	91 e0       	ldi	r25, 0x01	; 1
     c5a:	0e 94 c7 0a 	call	0x158e	; 0x158e <q_push>

static FILE usart0_stderr = FDEV_SETUP_STREAM(usart0_putchar_direct, NULL,_FDEV_SETUP_WRITE);
static FILE usart0_stdio = FDEV_SETUP_STREAM(usart0_putchar, usart0_getchar ,_FDEV_SETUP_RW);

static void enable_usart0_tx_inter(void) {
	UCSR0B|=(1<<UDRIE0);
     c5e:	80 91 c1 00 	lds	r24, 0x00C1
     c62:	80 62       	ori	r24, 0x20	; 32
     c64:	80 93 c1 00 	sts	0x00C1, r24
  disable_usart0_tx_inter();
  q_push(&tx_q,c);	
  enable_usart0_tx_inter();

  return 0;
}
     c68:	80 e0       	ldi	r24, 0x00	; 0
     c6a:	90 e0       	ldi	r25, 0x00	; 0
     c6c:	1f 91       	pop	r17
     c6e:	08 95       	ret

00000c70 <usart0_getchar>:
	loop_until_bit_is_set(UCSR0A, UDRE0);
	UDR0 = c;
	return 0;
}

int usart0_getchar(FILE *stream) {
     c70:	ef 92       	push	r14
     c72:	ff 92       	push	r15
     c74:	0f 93       	push	r16
     c76:	1f 93       	push	r17
     c78:	cf 93       	push	r28
     c7a:	df 93       	push	r29
     c7c:	7c 01       	movw	r14, r24
	static char b[RX_BUFSIZE];
	static char *rxp;
	//if (UCSR0B&(1<<RXCIE0)) // Disable the interrupt while scanf is working.
	//	UCSR0B &=(uint8_t)~(1<<RXCIE0);
	
	if (rxp == 0) {
     c7e:	80 91 32 01 	lds	r24, 0x0132
     c82:	90 91 33 01 	lds	r25, 0x0133
     c86:	89 2b       	or	r24, r25
     c88:	09 f0       	breq	.+2      	; 0xc8c <usart0_getchar+0x1c>
     c8a:	a0 c0       	rjmp	.+320    	; 0xdcc <usart0_getchar+0x15c>
     c8c:	04 e3       	ldi	r16, 0x34	; 52
     c8e:	11 e0       	ldi	r17, 0x01	; 1
		for (cp = b;;) {
			loop_until_bit_is_set(UCSR0A, RXC0);
     c90:	80 91 c0 00 	lds	r24, 0x00C0
     c94:	87 ff       	sbrs	r24, 7
     c96:	fc cf       	rjmp	.-8      	; 0xc90 <usart0_getchar+0x20>
			if (UCSR0A & _BV(FE0))	return _FDEV_EOF;
     c98:	80 91 c0 00 	lds	r24, 0x00C0
     c9c:	84 ff       	sbrs	r24, 4
     c9e:	03 c0       	rjmp	.+6      	; 0xca6 <usart0_getchar+0x36>
     ca0:	2e ef       	ldi	r18, 0xFE	; 254
     ca2:	3f ef       	ldi	r19, 0xFF	; 255
     ca4:	a7 c0       	rjmp	.+334    	; 0xdf4 <usart0_getchar+0x184>
			if (UCSR0A & _BV(DOR0))	return _FDEV_ERR;
     ca6:	80 91 c0 00 	lds	r24, 0x00C0
     caa:	83 fd       	sbrc	r24, 3
     cac:	a1 c0       	rjmp	.+322    	; 0xdf0 <usart0_getchar+0x180>
			c = UDR0;
     cae:	90 91 c6 00 	lds	r25, 0x00C6
			/* behaviour similar to Unix stty ICRNL */
			if (c == '\r') c = '\n';
     cb2:	9d 30       	cpi	r25, 0x0D	; 13
     cb4:	11 f0       	breq	.+4      	; 0xcba <usart0_getchar+0x4a>
			if (c == '\n') {
     cb6:	9a 30       	cpi	r25, 0x0A	; 10
     cb8:	69 f4       	brne	.+26     	; 0xcd4 <usart0_getchar+0x64>
				*cp = c;
     cba:	8a e0       	ldi	r24, 0x0A	; 10
     cbc:	f8 01       	movw	r30, r16
     cbe:	80 83       	st	Z, r24
				usart0_putchar(c, stream);
     cc0:	b7 01       	movw	r22, r14
     cc2:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
				rxp = b;
     cc6:	84 e3       	ldi	r24, 0x34	; 52
     cc8:	91 e0       	ldi	r25, 0x01	; 1
     cca:	90 93 33 01 	sts	0x0133, r25
     cce:	80 93 32 01 	sts	0x0132, r24
     cd2:	7c c0       	rjmp	.+248    	; 0xdcc <usart0_getchar+0x15c>
			//	UCSR0B |=(1<<RXCIE0); //scanf done?
				break;
			}
			else if (c == '\t') 	c = ' ';
     cd4:	99 30       	cpi	r25, 0x09	; 9
     cd6:	09 f4       	brne	.+2      	; 0xcda <usart0_getchar+0x6a>
     cd8:	90 e2       	ldi	r25, 0x20	; 32
			
			if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') || c >= (uint8_t)'\xa0') {
     cda:	89 2f       	mov	r24, r25
     cdc:	80 52       	subi	r24, 0x20	; 32
     cde:	8f 35       	cpi	r24, 0x5F	; 95
     ce0:	10 f0       	brcs	.+4      	; 0xce6 <usart0_getchar+0x76>
     ce2:	90 3a       	cpi	r25, 0xA0	; 160
     ce4:	78 f0       	brcs	.+30     	; 0xd04 <usart0_getchar+0x94>
				if (cp == b + RX_BUFSIZE - 1)
     ce6:	f1 e0       	ldi	r31, 0x01	; 1
     ce8:	03 3b       	cpi	r16, 0xB3	; 179
     cea:	1f 07       	cpc	r17, r31
     cec:	19 f4       	brne	.+6      	; 0xcf4 <usart0_getchar+0x84>
					usart0_putchar('\a', stream);
     cee:	b7 01       	movw	r22, r14
     cf0:	87 e0       	ldi	r24, 0x07	; 7
     cf2:	05 c0       	rjmp	.+10     	; 0xcfe <usart0_getchar+0x8e>
				else {
					*cp++ = c;
     cf4:	f8 01       	movw	r30, r16
     cf6:	91 93       	st	Z+, r25
     cf8:	8f 01       	movw	r16, r30
					usart0_putchar(c, stream);
     cfa:	b7 01       	movw	r22, r14
     cfc:	89 2f       	mov	r24, r25
     cfe:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
     d02:	c6 cf       	rjmp	.-116    	; 0xc90 <usart0_getchar+0x20>
				}
				continue;
			}
				
			switch (c) {
     d04:	92 31       	cpi	r25, 0x12	; 18
     d06:	39 f1       	breq	.+78     	; 0xd56 <usart0_getchar+0xe6>
     d08:	93 31       	cpi	r25, 0x13	; 19
     d0a:	38 f4       	brcc	.+14     	; 0xd1a <usart0_getchar+0xaa>
     d0c:	93 30       	cpi	r25, 0x03	; 3
     d0e:	09 f4       	brne	.+2      	; 0xd12 <usart0_getchar+0xa2>
     d10:	6f c0       	rjmp	.+222    	; 0xdf0 <usart0_getchar+0x180>
     d12:	98 30       	cpi	r25, 0x08	; 8
     d14:	09 f0       	breq	.+2      	; 0xd18 <usart0_getchar+0xa8>
     d16:	bc cf       	rjmp	.-136    	; 0xc90 <usart0_getchar+0x20>
     d18:	09 c0       	rjmp	.+18     	; 0xd2c <usart0_getchar+0xbc>
     d1a:	97 31       	cpi	r25, 0x17	; 23
     d1c:	09 f4       	brne	.+2      	; 0xd20 <usart0_getchar+0xb0>
     d1e:	4b c0       	rjmp	.+150    	; 0xdb6 <usart0_getchar+0x146>
     d20:	9f 37       	cpi	r25, 0x7F	; 127
     d22:	21 f0       	breq	.+8      	; 0xd2c <usart0_getchar+0xbc>
     d24:	95 31       	cpi	r25, 0x15	; 21
     d26:	09 f0       	breq	.+2      	; 0xd2a <usart0_getchar+0xba>
     d28:	b3 cf       	rjmp	.-154    	; 0xc90 <usart0_getchar+0x20>
     d2a:	32 c0       	rjmp	.+100    	; 0xd90 <usart0_getchar+0x120>
			  case 'c' & 0x1f:
				return -1;
				
			  case '\b':
			  case '\x7f':
				if (cp > b) {
     d2c:	f1 e0       	ldi	r31, 0x01	; 1
     d2e:	04 33       	cpi	r16, 0x34	; 52
     d30:	1f 07       	cpc	r17, r31
     d32:	09 f0       	breq	.+2      	; 0xd36 <usart0_getchar+0xc6>
     d34:	08 f4       	brcc	.+2      	; 0xd38 <usart0_getchar+0xc8>
     d36:	ac cf       	rjmp	.-168    	; 0xc90 <usart0_getchar+0x20>
					usart0_putchar('\b', stream);
     d38:	b7 01       	movw	r22, r14
     d3a:	88 e0       	ldi	r24, 0x08	; 8
     d3c:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
					usart0_putchar(' ', stream);
     d40:	b7 01       	movw	r22, r14
     d42:	80 e2       	ldi	r24, 0x20	; 32
     d44:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
					usart0_putchar('\b', stream);
     d48:	b7 01       	movw	r22, r14
     d4a:	88 e0       	ldi	r24, 0x08	; 8
     d4c:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
					cp--;
     d50:	01 50       	subi	r16, 0x01	; 1
     d52:	10 40       	sbci	r17, 0x00	; 0
     d54:	9d cf       	rjmp	.-198    	; 0xc90 <usart0_getchar+0x20>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
     d56:	b7 01       	movw	r22, r14
     d58:	8d e0       	ldi	r24, 0x0D	; 13
     d5a:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
     d5e:	c4 e3       	ldi	r28, 0x34	; 52
     d60:	d1 e0       	ldi	r29, 0x01	; 1
     d62:	04 c0       	rjmp	.+8      	; 0xd6c <usart0_getchar+0xfc>
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
     d64:	b7 01       	movw	r22, r14
     d66:	89 91       	ld	r24, Y+
     d68:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
				for (cp2 = b; cp2 < cp; cp2++)
     d6c:	c0 17       	cp	r28, r16
     d6e:	d1 07       	cpc	r29, r17
     d70:	c8 f3       	brcs	.-14     	; 0xd64 <usart0_getchar+0xf4>
     d72:	8e cf       	rjmp	.-228    	; 0xc90 <usart0_getchar+0x20>
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
					usart0_putchar('\b', stream);
     d74:	b7 01       	movw	r22, r14
     d76:	88 e0       	ldi	r24, 0x08	; 8
     d78:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
					usart0_putchar(' ', stream);
     d7c:	b7 01       	movw	r22, r14
     d7e:	80 e2       	ldi	r24, 0x20	; 32
     d80:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
					usart0_putchar('\b', stream);
     d84:	b7 01       	movw	r22, r14
     d86:	88 e0       	ldi	r24, 0x08	; 8
     d88:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
					cp--;
     d8c:	01 50       	subi	r16, 0x01	; 1
     d8e:	10 40       	sbci	r17, 0x00	; 0
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
     d90:	81 e0       	ldi	r24, 0x01	; 1
     d92:	04 33       	cpi	r16, 0x34	; 52
     d94:	18 07       	cpc	r17, r24
     d96:	09 f0       	breq	.+2      	; 0xd9a <usart0_getchar+0x12a>
     d98:	68 f7       	brcc	.-38     	; 0xd74 <usart0_getchar+0x104>
     d9a:	7a cf       	rjmp	.-268    	; 0xc90 <usart0_getchar+0x20>
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
					usart0_putchar('\b', stream);
     d9c:	b7 01       	movw	r22, r14
     d9e:	88 e0       	ldi	r24, 0x08	; 8
     da0:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
					usart0_putchar(' ', stream);
     da4:	b7 01       	movw	r22, r14
     da6:	80 e2       	ldi	r24, 0x20	; 32
     da8:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
					usart0_putchar('\b', stream);
     dac:	b7 01       	movw	r22, r14
     dae:	88 e0       	ldi	r24, 0x08	; 8
     db0:	0e 94 18 06 	call	0xc30	; 0xc30 <usart0_putchar>
     db4:	8e 01       	movw	r16, r28
					cp--;
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
     db6:	e1 e0       	ldi	r30, 0x01	; 1
     db8:	04 33       	cpi	r16, 0x34	; 52
     dba:	1e 07       	cpc	r17, r30
     dbc:	09 f0       	breq	.+2      	; 0xdc0 <usart0_getchar+0x150>
     dbe:	08 f4       	brcc	.+2      	; 0xdc2 <usart0_getchar+0x152>
     dc0:	67 cf       	rjmp	.-306    	; 0xc90 <usart0_getchar+0x20>
     dc2:	e8 01       	movw	r28, r16
     dc4:	8a 91       	ld	r24, -Y
     dc6:	80 32       	cpi	r24, 0x20	; 32
     dc8:	49 f7       	brne	.-46     	; 0xd9c <usart0_getchar+0x12c>
     dca:	62 cf       	rjmp	.-316    	; 0xc90 <usart0_getchar+0x20>
				}
				break;
			}
		}
	}
	c = *rxp++;
     dcc:	e0 91 32 01 	lds	r30, 0x0132
     dd0:	f0 91 33 01 	lds	r31, 0x0133
     dd4:	81 91       	ld	r24, Z+
     dd6:	f0 93 33 01 	sts	0x0133, r31
     dda:	e0 93 32 01 	sts	0x0132, r30
	if (c == '\n')	rxp = 0;
     dde:	8a 30       	cpi	r24, 0x0A	; 10
     de0:	21 f4       	brne	.+8      	; 0xdea <usart0_getchar+0x17a>
     de2:	10 92 33 01 	sts	0x0133, r1
     de6:	10 92 32 01 	sts	0x0132, r1
	return c;
     dea:	28 2f       	mov	r18, r24
     dec:	30 e0       	ldi	r19, 0x00	; 0
     dee:	02 c0       	rjmp	.+4      	; 0xdf4 <usart0_getchar+0x184>
     df0:	2f ef       	ldi	r18, 0xFF	; 255
     df2:	3f ef       	ldi	r19, 0xFF	; 255
}
     df4:	c9 01       	movw	r24, r18
     df6:	df 91       	pop	r29
     df8:	cf 91       	pop	r28
     dfa:	1f 91       	pop	r17
     dfc:	0f 91       	pop	r16
     dfe:	ff 90       	pop	r15
     e00:	ef 90       	pop	r14
     e02:	08 95       	ret

00000e04 <__vector_14>:
		c_mode=WAIT;
	printf_P(PSTR("\nMode now: %d\n"),c_mode);
}
*/

ISR(USART0_UDRE_vect) {	
     e04:	1f 92       	push	r1
     e06:	0f 92       	push	r0
     e08:	0f b6       	in	r0, 0x3f	; 63
     e0a:	0f 92       	push	r0
     e0c:	11 24       	eor	r1, r1
     e0e:	2f 93       	push	r18
     e10:	3f 93       	push	r19
     e12:	4f 93       	push	r20
     e14:	5f 93       	push	r21
     e16:	6f 93       	push	r22
     e18:	7f 93       	push	r23
     e1a:	8f 93       	push	r24
     e1c:	9f 93       	push	r25
     e1e:	af 93       	push	r26
     e20:	bf 93       	push	r27
     e22:	ef 93       	push	r30
     e24:	ff 93       	push	r31
	if (tx_q.ct>0) // !q_empty(&tx_q)
     e26:	80 91 f7 01 	lds	r24, 0x01F7
     e2a:	88 23       	and	r24, r24
     e2c:	31 f0       	breq	.+12     	; 0xe3a <__vector_14+0x36>
		UDR0 = q_pop(&tx_q);
     e2e:	85 ed       	ldi	r24, 0xD5	; 213
     e30:	91 e0       	ldi	r25, 0x01	; 1
     e32:	0e 94 13 0b 	call	0x1626	; 0x1626 <q_pop>
     e36:	80 93 c6 00 	sts	0x00C6, r24
	if (tx_q.ct==0)// q_empty(&tx_q)
     e3a:	80 91 f7 01 	lds	r24, 0x01F7
     e3e:	88 23       	and	r24, r24
     e40:	29 f4       	brne	.+10     	; 0xe4c <__vector_14+0x48>

static void enable_usart0_tx_inter(void) {
	UCSR0B|=(1<<UDRIE0);
}
static void disable_usart0_tx_inter(void) {
	UCSR0B&=(uint8_t)~(1<<UDRIE0);
     e42:	80 91 c1 00 	lds	r24, 0x00C1
     e46:	8f 7d       	andi	r24, 0xDF	; 223
     e48:	80 93 c1 00 	sts	0x00C1, r24
ISR(USART0_UDRE_vect) {	
	if (tx_q.ct>0) // !q_empty(&tx_q)
		UDR0 = q_pop(&tx_q);
	if (tx_q.ct==0)// q_empty(&tx_q)
		disable_usart0_tx_inter();			
}
     e4c:	ff 91       	pop	r31
     e4e:	ef 91       	pop	r30
     e50:	bf 91       	pop	r27
     e52:	af 91       	pop	r26
     e54:	9f 91       	pop	r25
     e56:	8f 91       	pop	r24
     e58:	7f 91       	pop	r23
     e5a:	6f 91       	pop	r22
     e5c:	5f 91       	pop	r21
     e5e:	4f 91       	pop	r20
     e60:	3f 91       	pop	r19
     e62:	2f 91       	pop	r18
     e64:	0f 90       	pop	r0
     e66:	0f be       	out	0x3f, r0	; 63
     e68:	0f 90       	pop	r0
     e6a:	1f 90       	pop	r1
     e6c:	18 95       	reti

00000e6e <__vector_9>:
}

enum {DOWN, UP};
static uint8_t timer_2_dir;
/* Timer/Counter1 Overflow ; BOTTOM */
ISR(TIMER1_OVF_vect) {
     e6e:	1f 92       	push	r1
     e70:	0f 92       	push	r0
     e72:	0f b6       	in	r0, 0x3f	; 63
     e74:	0f 92       	push	r0
     e76:	11 24       	eor	r1, r1
     e78:	8f 93       	push	r24
	timer_2_dir=UP;
     e7a:	81 e0       	ldi	r24, 0x01	; 1
     e7c:	80 93 b6 01 	sts	0x01B6, r24
}
     e80:	8f 91       	pop	r24
     e82:	0f 90       	pop	r0
     e84:	0f be       	out	0x3f, r0	; 63
     e86:	0f 90       	pop	r0
     e88:	1f 90       	pop	r1
     e8a:	18 95       	reti

00000e8c <__vector_6>:

/* Timer/Counter1 ISR1 ; TOP */
ISR(SIG_INPUT_CAPTURE1) {
     e8c:	1f 92       	push	r1
     e8e:	0f 92       	push	r0
     e90:	0f b6       	in	r0, 0x3f	; 63
     e92:	0f 92       	push	r0
     e94:	11 24       	eor	r1, r1
	timer_2_dir=DOWN;
     e96:	10 92 b6 01 	sts	0x01B6, r1
}
     e9a:	0f 90       	pop	r0
     e9c:	0f be       	out	0x3f, r0	; 63
     e9e:	0f 90       	pop	r0
     ea0:	1f 90       	pop	r1
     ea2:	18 95       	reti

00000ea4 <__vector_7>:
		return '?';
}


/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
     ea4:	1f 92       	push	r1
     ea6:	0f 92       	push	r0
     ea8:	0f b6       	in	r0, 0x3f	; 63
     eaa:	0f 92       	push	r0
     eac:	11 24       	eor	r1, r1
     eae:	8f 93       	push	r24
	if (timer_2_dir==UP)	
     eb0:	80 91 b6 01 	lds	r24, 0x01B6
     eb4:	81 30       	cpi	r24, 0x01	; 1
     eb6:	11 f4       	brne	.+4      	; 0xebc <__vector_7+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMA_PIN);
     eb8:	2a 98       	cbi	0x05, 2	; 5
     eba:	01 c0       	rjmp	.+2      	; 0xebe <__vector_7+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
     ebc:	2a 9a       	sbi	0x05, 2	; 5
	//debugpf("\nCA:%c:%x",dirtoc(timer_2_dir),TCNT1);	
}
     ebe:	8f 91       	pop	r24
     ec0:	0f 90       	pop	r0
     ec2:	0f be       	out	0x3f, r0	; 63
     ec4:	0f 90       	pop	r0
     ec6:	1f 90       	pop	r1
     ec8:	18 95       	reti

00000eca <__vector_8>:

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
     eca:	1f 92       	push	r1
     ecc:	0f 92       	push	r0
     ece:	0f b6       	in	r0, 0x3f	; 63
     ed0:	0f 92       	push	r0
     ed2:	11 24       	eor	r1, r1
     ed4:	8f 93       	push	r24
	if (timer_2_dir==UP)	
     ed6:	80 91 b6 01 	lds	r24, 0x01B6
     eda:	81 30       	cpi	r24, 0x01	; 1
     edc:	11 f4       	brne	.+4      	; 0xee2 <__vector_8+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMB_PIN);
     ede:	2b 98       	cbi	0x05, 3	; 5
     ee0:	01 c0       	rjmp	.+2      	; 0xee4 <__vector_8+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMB_PIN);
     ee2:	2b 9a       	sbi	0x05, 3	; 5
	//debugpf("\nCB:%c:%x",dirtoc(timer_2_dir),TCNT1);
}
     ee4:	8f 91       	pop	r24
     ee6:	0f 90       	pop	r0
     ee8:	0f be       	out	0x3f, r0	; 63
     eea:	0f 90       	pop	r0
     eec:	1f 90       	pop	r1
     eee:	18 95       	reti

00000ef0 <timer1_init>:
		#endif
	}

}

void timer1_init(void) { // Runs the PWMs
     ef0:	8e ed       	ldi	r24, 0xDE	; 222
     ef2:	91 e0       	ldi	r25, 0x01	; 1
     ef4:	9f 93       	push	r25
     ef6:	8f 93       	push	r24
     ef8:	80 91 fc 01 	lds	r24, 0x01FC
     efc:	90 91 fd 01 	lds	r25, 0x01FD
     f00:	9f 93       	push	r25
     f02:	8f 93       	push	r24
     f04:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
	#ifdef debug
	fprintf_P(stderr,PSTR("\ntimers: init: timer1"));
	#endif
	power_timer1_enable();
     f08:	e4 e6       	ldi	r30, 0x64	; 100
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	80 81       	ld	r24, Z
     f0e:	87 7f       	andi	r24, 0xF7	; 247
     f10:	80 83       	st	Z, r24
	// Set OC1A/B on up, clear on down
//	TCCR1A|= (1<<COM1A1)|(1<<COM1A0);
//	TCCR1A|= (1<<COM1B1)|(1<<COM1B0);

	// OC1A/B disconnected
	TCCR1A&= (uint8_t) ~((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0));
     f12:	e0 e8       	ldi	r30, 0x80	; 128
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	8f 70       	andi	r24, 0x0F	; 15
     f1a:	80 83       	st	Z, r24
	
	// Waveform Generation Set to PWM (Phase and frequency correct, mode 8)
	//TCCR1A&= (uint8_t) ~((1<<WGM11)|(1<<WGM10));
	
	// Phase correct only
	TCCR1A|= (1<<WGM11);
     f1c:	80 81       	ld	r24, Z
     f1e:	82 60       	ori	r24, 0x02	; 2
     f20:	80 83       	st	Z, r24
	TCCR1A&= (uint8_t) ~(1<<WGM11);
     f22:	80 81       	ld	r24, Z
     f24:	8d 7f       	andi	r24, 0xFD	; 253
     f26:	80 83       	st	Z, r24
	
	TCCR1B|= (uint8_t) (1<<5); //Reserved bit
     f28:	e1 e8       	ldi	r30, 0x81	; 129
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	80 81       	ld	r24, Z
     f2e:	80 62       	ori	r24, 0x20	; 32
     f30:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<WGM13);
     f32:	80 81       	ld	r24, Z
     f34:	80 61       	ori	r24, 0x10	; 16
     f36:	80 83       	st	Z, r24
	TCCR1B&= (uint8_t)~(1<<WGM12);
     f38:	80 81       	ld	r24, Z
     f3a:	87 7f       	andi	r24, 0xF7	; 247
     f3c:	80 83       	st	Z, r24

	// Disable Input noise canceler
	TCCR1B&= (uint8_t)~(1<<ICNC1);
     f3e:	80 81       	ld	r24, Z
     f40:	8f 77       	andi	r24, 0x7F	; 127
     f42:	80 83       	st	Z, r24
	
	// Set TOP
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     f44:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f46:	f8 94       	cli
		ICR1=0xFFFF;
     f48:	8f ef       	ldi	r24, 0xFF	; 255
     f4a:	9f ef       	ldi	r25, 0xFF	; 255
     f4c:	90 93 87 00 	sts	0x0087, r25
     f50:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f54:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     f56:	e1 e8       	ldi	r30, 0x81	; 129
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	89 7f       	andi	r24, 0xF9	; 249
     f5e:	80 83       	st	Z, r24
	// At 8MHz the best we get is 60Hz (bad. very bad.)
	
	// Set prescale to 1
	// TCCR1B = (TCCR1B & 0b11111000)|(log(prescale)/log(2));
	TCCR1B&= (uint8_t)~((1<<CS12)|(1<<CS11));
	TCCR1B|= (uint8_t) (1<<CS10);
     f60:	80 81       	ld	r24, Z
     f62:	81 60       	ori	r24, 0x01	; 1
     f64:	80 83       	st	Z, r24
	
	//OCR1A and OCR1B are the Compare / PWM registers
	//OCR1A = OCR1B = 0xFFFF; // Max = 65535,0xFFFF
	
	// Enable the interupts, used to avoid the fucking speaker.
	TIMSK1|=((1<<OCIE1B)|(1<<OCIE1A)|(1<<TOIE1));
     f66:	ef e6       	ldi	r30, 0x6F	; 111
     f68:	f0 e0       	ldi	r31, 0x00	; 0
     f6a:	80 81       	ld	r24, Z
     f6c:	87 60       	ori	r24, 0x07	; 7
     f6e:	80 83       	st	Z, r24
	
	MOTOR_PWM_DDR|= ((1<<M_PWMA_PIN)|(1<<M_PWMB_PIN));
     f70:	84 b1       	in	r24, 0x04	; 4
     f72:	8c 60       	ori	r24, 0x0C	; 12
     f74:	84 b9       	out	0x04, r24	; 4
	#ifdef debug
	fprintf_P(stderr,PSTR("\t[done]"));
     f76:	86 ed       	ldi	r24, 0xD6	; 214
     f78:	91 e0       	ldi	r25, 0x01	; 1
     f7a:	9f 93       	push	r25
     f7c:	8f 93       	push	r24
     f7e:	80 91 fc 01 	lds	r24, 0x01FC
     f82:	90 91 fd 01 	lds	r25, 0x01FD
     f86:	9f 93       	push	r25
     f88:	8f 93       	push	r24
     f8a:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
     f8e:	8d b7       	in	r24, 0x3d	; 61
     f90:	9e b7       	in	r25, 0x3e	; 62
     f92:	08 96       	adiw	r24, 0x08	; 8
     f94:	0f b6       	in	r0, 0x3f	; 63
     f96:	f8 94       	cli
     f98:	9e bf       	out	0x3e, r25	; 62
     f9a:	0f be       	out	0x3f, r0	; 63
     f9c:	8d bf       	out	0x3d, r24	; 61
	#endif
}
     f9e:	08 95       	ret

00000fa0 <__vector_5>:
	#endif
}


// Timer2 Overflow
ISR(TIMER2_OVF_vect) {
     fa0:	1f 92       	push	r1
     fa2:	0f 92       	push	r0
     fa4:	0f b6       	in	r0, 0x3f	; 63
     fa6:	0f 92       	push	r0
     fa8:	11 24       	eor	r1, r1
     faa:	2f 93       	push	r18
     fac:	3f 93       	push	r19
     fae:	4f 93       	push	r20
     fb0:	5f 93       	push	r21
     fb2:	6f 93       	push	r22
     fb4:	7f 93       	push	r23
     fb6:	8f 93       	push	r24
     fb8:	9f 93       	push	r25
     fba:	af 93       	push	r26
     fbc:	bf 93       	push	r27
     fbe:	ef 93       	push	r30
     fc0:	ff 93       	push	r31
	static uint16_t sec;//=0
	++sec;
     fc2:	80 91 b4 01 	lds	r24, 0x01B4
     fc6:	90 91 b5 01 	lds	r25, 0x01B5
     fca:	01 96       	adiw	r24, 0x01	; 1
     fcc:	90 93 b5 01 	sts	0x01B5, r25
     fd0:	80 93 b4 01 	sts	0x01B4, r24
	if (c_mode==WAIT) {
     fd4:	80 91 c1 01 	lds	r24, 0x01C1
     fd8:	88 23       	and	r24, r24
     fda:	c9 f4       	brne	.+50     	; 0x100e <__vector_5+0x6e>
		//printf("\n\tT: %ds\n",sec);
		#ifdef debug
		fprintf_P(stderr,PSTR("\nMode: %d"),c_mode);
     fdc:	80 91 c1 01 	lds	r24, 0x01C1
     fe0:	90 e0       	ldi	r25, 0x00	; 0
     fe2:	9f 93       	push	r25
     fe4:	8f 93       	push	r24
     fe6:	84 ef       	ldi	r24, 0xF4	; 244
     fe8:	91 e0       	ldi	r25, 0x01	; 1
     fea:	9f 93       	push	r25
     fec:	8f 93       	push	r24
     fee:	80 91 fc 01 	lds	r24, 0x01FC
     ff2:	90 91 fd 01 	lds	r25, 0x01FD
     ff6:	9f 93       	push	r25
     ff8:	8f 93       	push	r24
     ffa:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
     ffe:	8d b7       	in	r24, 0x3d	; 61
    1000:	9e b7       	in	r25, 0x3e	; 62
    1002:	06 96       	adiw	r24, 0x06	; 6
    1004:	0f b6       	in	r0, 0x3f	; 63
    1006:	f8 94       	cli
    1008:	9e bf       	out	0x3e, r25	; 62
    100a:	0f be       	out	0x3f, r0	; 63
    100c:	8d bf       	out	0x3d, r24	; 61
		#endif
	}

}
    100e:	ff 91       	pop	r31
    1010:	ef 91       	pop	r30
    1012:	bf 91       	pop	r27
    1014:	af 91       	pop	r26
    1016:	9f 91       	pop	r25
    1018:	8f 91       	pop	r24
    101a:	7f 91       	pop	r23
    101c:	6f 91       	pop	r22
    101e:	5f 91       	pop	r21
    1020:	4f 91       	pop	r20
    1022:	3f 91       	pop	r19
    1024:	2f 91       	pop	r18
    1026:	0f 90       	pop	r0
    1028:	0f be       	out	0x3f, r0	; 63
    102a:	0f 90       	pop	r0
    102c:	1f 90       	pop	r1
    102e:	18 95       	reti

00001030 <timer2_init>:
#include <stdio.h>
#include <avr/pgmspace.h>
#include <avr/power.h>


void timer2_init(void) {
    1030:	86 e0       	ldi	r24, 0x06	; 6
    1032:	92 e0       	ldi	r25, 0x02	; 2
    1034:	9f 93       	push	r25
    1036:	8f 93       	push	r24
    1038:	80 91 fc 01 	lds	r24, 0x01FC
    103c:	90 91 fd 01 	lds	r25, 0x01FD
    1040:	9f 93       	push	r25
    1042:	8f 93       	push	r24
    1044:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
	e. Clear the Timer/Counter2 Interrupt Flags.
	f. Enable interrupts, if needed.
	*/
	
	// disable interupts (probably alread done)
	TIMSK2&=(uint8_t)~((1<<OCIE2A)|(1<<TOIE2));
    1048:	80 91 70 00 	lds	r24, 0x0070
    104c:	8c 7f       	andi	r24, 0xFC	; 252
    104e:	80 93 70 00 	sts	0x0070, r24
	
	// Enable asyncronous clocking.
	ASSR&=(uint8_t)~(1<<EXCLK);
    1052:	80 91 b6 00 	lds	r24, 0x00B6
    1056:	8f 7e       	andi	r24, 0xEF	; 239
    1058:	80 93 b6 00 	sts	0x00B6, r24
	ASSR|=(uint8_t)(1<<AS2);
    105c:	80 91 b6 00 	lds	r24, 0x00B6
    1060:	88 60       	ori	r24, 0x08	; 8
    1062:	80 93 b6 00 	sts	0x00B6, r24
	
	// Reset acculumator
	TCNT2 = 0;
    1066:	10 92 b2 00 	sts	0x00B2, r1
	
	TCCR2A&=(uint8_t)~(1<<FOC2A);
    106a:	80 91 b0 00 	lds	r24, 0x00B0
    106e:	8f 77       	andi	r24, 0x7F	; 127
    1070:	80 93 b0 00 	sts	0x00B0, r24
	*/
	// : CTC Mode.
	//TCCR2A|=(1<<WGM20);
	//TCCR2A&=~(1<<WGM21);
	// : Normal Mode.
	TCCR2A&=(uint8_t)~((1<<WGM20)|(1<<WGM21));
    1074:	80 91 b0 00 	lds	r24, 0x00B0
    1078:	87 7b       	andi	r24, 0xB7	; 183
    107a:	80 93 b0 00 	sts	0x00B0, r24
		0		1		Toggle on compare match
		1		0		clear on compare match
		1		1		set on 		"		"
	*/
	// : No output
	TCCR2A&=(uint8_t)~((1<<COM2A1)|(1<<COM2A0));
    107e:	80 91 b0 00 	lds	r24, 0x00B0
    1082:	8f 7c       	andi	r24, 0xCF	; 207
    1084:	80 93 b0 00 	sts	0x00B0, r24
	// 32768/8/256 = 16Hz
	//TCCR2A|= (uint8_t)(1<<CS21);
	//TCCR2A&=(uint8_t)~((uint8_t)((1<<CS20)|(1<<CS22)));

	// 32768/128/256 = 1Hz
	TCCR2A|= (1<<CS20)|(1<<CS22);
    1088:	80 91 b0 00 	lds	r24, 0x00B0
    108c:	85 60       	ori	r24, 0x05	; 5
    108e:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2A&=(uint8_t)~(1<<CS21);
    1092:	80 91 b0 00 	lds	r24, 0x00B0
    1096:	8d 7f       	andi	r24, 0xFD	; 253
    1098:	80 93 b0 00 	sts	0x00B0, r24
    109c:	0f 90       	pop	r0
    109e:	0f 90       	pop	r0
    10a0:	0f 90       	pop	r0
    10a2:	0f 90       	pop	r0

	// 32768/1024/256 = 1/8Hz
	//TCCR2A|= (1<<CS21)|(1<<CS20)|(1<<CS22);

	loop_until_bit_is_clear(ASSR,TCN2UB);
    10a4:	80 91 b6 00 	lds	r24, 0x00B6
    10a8:	82 fd       	sbrc	r24, 2
    10aa:	fc cf       	rjmp	.-8      	; 0x10a4 <timer2_init+0x74>
	loop_until_bit_is_clear(ASSR,OCR2UB);
    10ac:	80 91 b6 00 	lds	r24, 0x00B6
    10b0:	81 fd       	sbrc	r24, 1
    10b2:	fc cf       	rjmp	.-8      	; 0x10ac <timer2_init+0x7c>
	loop_until_bit_is_clear(ASSR,TCR2UB);
    10b4:	80 91 b6 00 	lds	r24, 0x00B6
    10b8:	80 fd       	sbrc	r24, 0
    10ba:	fc cf       	rjmp	.-8      	; 0x10b4 <timer2_init+0x84>
	
	// Enable overflow interrupt, disable match.
	//TIMSK2|= (1<<TOIE2);
	//TIMSK2&=~(1<<OCIE2A); // Disabled
	#ifdef debug
	fprintf_P(stderr,PSTR("\t[done]"));
    10bc:	8e ef       	ldi	r24, 0xFE	; 254
    10be:	91 e0       	ldi	r25, 0x01	; 1
    10c0:	9f 93       	push	r25
    10c2:	8f 93       	push	r24
    10c4:	80 91 fc 01 	lds	r24, 0x01FC
    10c8:	90 91 fd 01 	lds	r25, 0x01FD
    10cc:	9f 93       	push	r25
    10ce:	8f 93       	push	r24
    10d0:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
    10d4:	0f 90       	pop	r0
    10d6:	0f 90       	pop	r0
    10d8:	0f 90       	pop	r0
    10da:	0f 90       	pop	r0
	#endif
}
    10dc:	08 95       	ret

000010de <timers_init>:

/*
void timer0_init(void) {}
*/

void timers_init(void) {
    10de:	80 ec       	ldi	r24, 0xC0	; 192
    10e0:	91 e0       	ldi	r25, 0x01	; 1
    10e2:	9f 93       	push	r25
    10e4:	8f 93       	push	r24
    10e6:	80 91 fc 01 	lds	r24, 0x01FC
    10ea:	90 91 fd 01 	lds	r25, 0x01FD
    10ee:	9f 93       	push	r25
    10f0:	8f 93       	push	r24
    10f2:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
	fprintf_P(stderr,PSTR("\ntimers: init: start."));
//	timer0_init(); // Not implimented.
	timer1_init(); //PWM
    10f6:	0e 94 78 07 	call	0xef0	; 0xef0 <timer1_init>
	timer2_init(); //RTC
    10fa:	0e 94 18 08 	call	0x1030	; 0x1030 <timer2_init>
	fprintf_P(stderr,PSTR("\ntimers: init:\t[done]"));
    10fe:	8a ea       	ldi	r24, 0xAA	; 170
    1100:	91 e0       	ldi	r25, 0x01	; 1
    1102:	9f 93       	push	r25
    1104:	8f 93       	push	r24
    1106:	80 91 fc 01 	lds	r24, 0x01FC
    110a:	90 91 fd 01 	lds	r25, 0x01FD
    110e:	9f 93       	push	r25
    1110:	8f 93       	push	r24
    1112:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <fprintf_P>
    1116:	8d b7       	in	r24, 0x3d	; 61
    1118:	9e b7       	in	r25, 0x3e	; 62
    111a:	08 96       	adiw	r24, 0x08	; 8
    111c:	0f b6       	in	r0, 0x3f	; 63
    111e:	f8 94       	cli
    1120:	9e bf       	out	0x3e, r25	; 62
    1122:	0f be       	out	0x3f, r0	; 63
    1124:	8d bf       	out	0x3d, r24	; 61
	
}
    1126:	08 95       	ret

00001128 <inc_limit>:
	#endif
	
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
    1128:	fc 01       	movw	r30, r24
	uint16_t space_left = lim-(*org);
    112a:	20 81       	ld	r18, Z
    112c:	31 81       	ldd	r19, Z+1	; 0x01
    112e:	42 1b       	sub	r20, r18
    1130:	53 0b       	sbc	r21, r19
	if (inc>space_left) {
    1132:	46 17       	cp	r20, r22
    1134:	57 07       	cpc	r21, r23
    1136:	48 f4       	brcc	.+18     	; 0x114a <inc_limit+0x22>
		*org+=space_left;
    1138:	24 0f       	add	r18, r20
    113a:	35 1f       	adc	r19, r21
    113c:	31 83       	std	Z+1, r19	; 0x01
    113e:	20 83       	st	Z, r18
		//*org=max;
		return (inc-space_left);
    1140:	cb 01       	movw	r24, r22
    1142:	84 1b       	sub	r24, r20
    1144:	95 0b       	sbc	r25, r21
    1146:	ac 01       	movw	r20, r24
    1148:	06 c0       	rjmp	.+12     	; 0x1156 <inc_limit+0x2e>
	}
	else {
		*org+=inc;
    114a:	26 0f       	add	r18, r22
    114c:	37 1f       	adc	r19, r23
    114e:	31 83       	std	Z+1, r19	; 0x01
    1150:	20 83       	st	Z, r18
    1152:	40 e0       	ldi	r20, 0x00	; 0
    1154:	50 e0       	ldi	r21, 0x00	; 0
		return 0;
	}
}
    1156:	ca 01       	movw	r24, r20
    1158:	08 95       	ret

0000115a <dec_limit>:

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
    115a:	fc 01       	movw	r30, r24
    115c:	cb 01       	movw	r24, r22
	uint16_t space_left = (*org)-lim;
    115e:	20 81       	ld	r18, Z
    1160:	31 81       	ldd	r19, Z+1	; 0x01
    1162:	b9 01       	movw	r22, r18
    1164:	64 1b       	sub	r22, r20
    1166:	75 0b       	sbc	r23, r21
	if (dec>space_left) {
    1168:	68 17       	cp	r22, r24
    116a:	79 07       	cpc	r23, r25
    116c:	48 f4       	brcc	.+18     	; 0x1180 <dec_limit+0x26>
		*org-=space_left;
    116e:	26 1b       	sub	r18, r22
    1170:	37 0b       	sbc	r19, r23
    1172:	31 83       	std	Z+1, r19	; 0x01
    1174:	20 83       	st	Z, r18
		return (dec-space_left);
    1176:	9c 01       	movw	r18, r24
    1178:	26 1b       	sub	r18, r22
    117a:	37 0b       	sbc	r19, r23
    117c:	b9 01       	movw	r22, r18
    117e:	06 c0       	rjmp	.+12     	; 0x118c <dec_limit+0x32>
	}
	else {
		*org-=dec;
    1180:	28 1b       	sub	r18, r24
    1182:	39 0b       	sbc	r19, r25
    1184:	31 83       	std	Z+1, r19	; 0x01
    1186:	20 83       	st	Z, r18
    1188:	60 e0       	ldi	r22, 0x00	; 0
    118a:	70 e0       	ldi	r23, 0x00	; 0
		return 0;
	}
}
    118c:	cb 01       	movw	r24, r22
    118e:	08 95       	ret

00001190 <motor_mode>:
	}
	else 
		error_invalid_motor(motor);
}

uint8_t motor_mode(motor_mode_t mode, uint8_t motor) {
    1190:	78 2f       	mov	r23, r24
	static uint8_t c_modes[2]; //=0;
	uint8_t M_IN1,M_IN2;
	uint8_t * c_mode;
	if (motor==LEFT) {
    1192:	66 23       	and	r22, r22
    1194:	01 f1       	breq	.+64     	; 0x11d6 <motor_mode+0x46>
		M_IN1=M_LIN1;
		M_IN2=M_LIN2;
		c_mode=&c_modes[LEFT];
	}
	else if (motor==RIGHT){
    1196:	61 30       	cpi	r22, 0x01	; 1
    1198:	29 f4       	brne	.+10     	; 0x11a4 <motor_mode+0x14>
    119a:	55 e0       	ldi	r21, 0x05	; 5
    119c:	67 e0       	ldi	r22, 0x07	; 7
    119e:	e8 eb       	ldi	r30, 0xB8	; 184
    11a0:	f1 e0       	ldi	r31, 0x01	; 1
    11a2:	1d c0       	rjmp	.+58     	; 0x11de <motor_mode+0x4e>
		M_IN1=M_RIN1;
		M_IN2=M_RIN2;
		c_mode=&c_modes[RIGHT];
	}
	else {
		error_invalid_motor(motor);
    11a4:	8d e3       	ldi	r24, 0x3D	; 61
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	9f 93       	push	r25
    11aa:	8f 93       	push	r24
    11ac:	86 2f       	mov	r24, r22
    11ae:	90 e0       	ldi	r25, 0x00	; 0
    11b0:	9f 93       	push	r25
    11b2:	8f 93       	push	r24
    11b4:	8c e1       	ldi	r24, 0x1C	; 28
    11b6:	92 e0       	ldi	r25, 0x02	; 2
    11b8:	9f 93       	push	r25
    11ba:	8f 93       	push	r24
    11bc:	0e 94 b1 0b 	call	0x1762	; 0x1762 <printf_P>
    11c0:	87 e0       	ldi	r24, 0x07	; 7
    11c2:	2d b7       	in	r18, 0x3d	; 61
    11c4:	3e b7       	in	r19, 0x3e	; 62
    11c6:	2a 5f       	subi	r18, 0xFA	; 250
    11c8:	3f 4f       	sbci	r19, 0xFF	; 255
    11ca:	0f b6       	in	r0, 0x3f	; 63
    11cc:	f8 94       	cli
    11ce:	3e bf       	out	0x3e, r19	; 62
    11d0:	0f be       	out	0x3f, r0	; 63
    11d2:	2d bf       	out	0x3d, r18	; 61
    11d4:	08 95       	ret
		return MOTOR_MODE_ERROR;
    11d6:	51 e0       	ldi	r21, 0x01	; 1
    11d8:	63 e0       	ldi	r22, 0x03	; 3
    11da:	e7 eb       	ldi	r30, 0xB7	; 183
    11dc:	f1 e0       	ldi	r31, 0x01	; 1
	}
	
	if 	(mode == MOTOR_MODE_CCW ) {
    11de:	72 30       	cpi	r23, 0x02	; 2
    11e0:	a1 f4       	brne	.+40     	; 0x120a <motor_mode+0x7a>
		MOTOR_CTL_PORT&=~(1<<M_IN1); // IN1 = L, IN2 = H
    11e2:	4b b1       	in	r20, 0x0b	; 11
    11e4:	21 e0       	ldi	r18, 0x01	; 1
    11e6:	30 e0       	ldi	r19, 0x00	; 0
    11e8:	c9 01       	movw	r24, r18
    11ea:	02 c0       	rjmp	.+4      	; 0x11f0 <motor_mode+0x60>
    11ec:	88 0f       	add	r24, r24
    11ee:	99 1f       	adc	r25, r25
    11f0:	5a 95       	dec	r21
    11f2:	e2 f7       	brpl	.-8      	; 0x11ec <motor_mode+0x5c>
    11f4:	80 95       	com	r24
    11f6:	84 23       	and	r24, r20
    11f8:	8b b9       	out	0x0b, r24	; 11
		MOTOR_CTL_PORT|=(1<<M_IN2);
    11fa:	8b b1       	in	r24, 0x0b	; 11
    11fc:	02 c0       	rjmp	.+4      	; 0x1202 <motor_mode+0x72>
    11fe:	22 0f       	add	r18, r18
    1200:	33 1f       	adc	r19, r19
    1202:	6a 95       	dec	r22
    1204:	e2 f7       	brpl	.-8      	; 0x11fe <motor_mode+0x6e>
    1206:	82 2b       	or	r24, r18
    1208:	29 c0       	rjmp	.+82     	; 0x125c <motor_mode+0xcc>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    120a:	71 30       	cpi	r23, 0x01	; 1
    120c:	a1 f4       	brne	.+40     	; 0x1236 <motor_mode+0xa6>
		MOTOR_CTL_PORT|=(1<<M_IN1);
    120e:	4b b1       	in	r20, 0x0b	; 11
    1210:	81 e0       	ldi	r24, 0x01	; 1
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	9c 01       	movw	r18, r24
    1216:	02 c0       	rjmp	.+4      	; 0x121c <motor_mode+0x8c>
    1218:	22 0f       	add	r18, r18
    121a:	33 1f       	adc	r19, r19
    121c:	5a 95       	dec	r21
    121e:	e2 f7       	brpl	.-8      	; 0x1218 <motor_mode+0x88>
    1220:	42 2b       	or	r20, r18
    1222:	4b b9       	out	0x0b, r20	; 11
		MOTOR_CTL_PORT&=~(1<<M_IN2); // IN1 = H, IN2 = L
    1224:	2b b1       	in	r18, 0x0b	; 11
    1226:	02 c0       	rjmp	.+4      	; 0x122c <motor_mode+0x9c>
    1228:	88 0f       	add	r24, r24
    122a:	99 1f       	adc	r25, r25
    122c:	6a 95       	dec	r22
    122e:	e2 f7       	brpl	.-8      	; 0x1228 <motor_mode+0x98>
    1230:	80 95       	com	r24
    1232:	82 23       	and	r24, r18
    1234:	13 c0       	rjmp	.+38     	; 0x125c <motor_mode+0xcc>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    1236:	73 30       	cpi	r23, 0x03	; 3
    1238:	99 f4       	brne	.+38     	; 0x1260 <motor_mode+0xd0>
		MOTOR_CTL_PORT&=~((1<<M_IN1)|(1<<M_IN2)); // IN1 = L, IN2 = L
    123a:	4b b1       	in	r20, 0x0b	; 11
    123c:	21 e0       	ldi	r18, 0x01	; 1
    123e:	30 e0       	ldi	r19, 0x00	; 0
    1240:	c9 01       	movw	r24, r18
    1242:	02 c0       	rjmp	.+4      	; 0x1248 <motor_mode+0xb8>
    1244:	88 0f       	add	r24, r24
    1246:	99 1f       	adc	r25, r25
    1248:	6a 95       	dec	r22
    124a:	e2 f7       	brpl	.-8      	; 0x1244 <motor_mode+0xb4>
    124c:	02 c0       	rjmp	.+4      	; 0x1252 <motor_mode+0xc2>
    124e:	22 0f       	add	r18, r18
    1250:	33 1f       	adc	r19, r19
    1252:	5a 95       	dec	r21
    1254:	e2 f7       	brpl	.-8      	; 0x124e <motor_mode+0xbe>
    1256:	82 2b       	or	r24, r18
    1258:	80 95       	com	r24
    125a:	84 23       	and	r24, r20
    125c:	8b b9       	out	0x0b, r24	; 11
    125e:	14 c0       	rjmp	.+40     	; 0x1288 <motor_mode+0xf8>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    1260:	74 30       	cpi	r23, 0x04	; 4
    1262:	99 f4       	brne	.+38     	; 0x128a <motor_mode+0xfa>
		MOTOR_CTL_PORT|=(1<<M_IN1)|(1<<M_IN2); // IN1 = H, IN2 = H
    1264:	8b b1       	in	r24, 0x0b	; 11
    1266:	21 e0       	ldi	r18, 0x01	; 1
    1268:	30 e0       	ldi	r19, 0x00	; 0
    126a:	d9 01       	movw	r26, r18
    126c:	02 c0       	rjmp	.+4      	; 0x1272 <motor_mode+0xe2>
    126e:	aa 0f       	add	r26, r26
    1270:	bb 1f       	adc	r27, r27
    1272:	5a 95       	dec	r21
    1274:	e2 f7       	brpl	.-8      	; 0x126e <motor_mode+0xde>
    1276:	ad 01       	movw	r20, r26
    1278:	02 c0       	rjmp	.+4      	; 0x127e <motor_mode+0xee>
    127a:	22 0f       	add	r18, r18
    127c:	33 1f       	adc	r19, r19
    127e:	6a 95       	dec	r22
    1280:	e2 f7       	brpl	.-8      	; 0x127a <motor_mode+0xea>
    1282:	42 2b       	or	r20, r18
    1284:	48 2b       	or	r20, r24
    1286:	4b b9       	out	0x0b, r20	; 11
		*c_mode = mode;
    1288:	70 83       	st	Z, r23
	else
		mname='R';
	printf("\nMotor: %c mode: %d",mname,*c_mode);
	#endif
	
	return *c_mode;
    128a:	80 81       	ld	r24, Z
}
    128c:	08 95       	ret

0000128e <motor_set_speed>:
		temp=0;
	}
	return temp;
}

void motor_set_speed(uint16_t speed, uint8_t motor) {
    128e:	66 23       	and	r22, r22
    1290:	31 f4       	brne	.+12     	; 0x129e <motor_set_speed+0x10>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1292:	f8 94       	cli
	if		(motor==LEFT)
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    1294:	90 93 89 00 	sts	0x0089, r25
    1298:	80 93 88 00 	sts	0x0088, r24
    129c:	07 c0       	rjmp	.+14     	; 0x12ac <motor_set_speed+0x1e>
	}
	else if (motor==RIGHT)
    129e:	61 30       	cpi	r22, 0x01	; 1
    12a0:	39 f4       	brne	.+14     	; 0x12b0 <motor_set_speed+0x22>
    12a2:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    12a4:	90 93 8b 00 	sts	0x008B, r25
    12a8:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    12ac:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    12ae:	08 95       	ret
	}
	else 
		error_invalid_motor(motor);
    12b0:	8b e2       	ldi	r24, 0x2B	; 43
    12b2:	90 e0       	ldi	r25, 0x00	; 0
    12b4:	9f 93       	push	r25
    12b6:	8f 93       	push	r24
    12b8:	86 2f       	mov	r24, r22
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	9f 93       	push	r25
    12be:	8f 93       	push	r24
    12c0:	8a e4       	ldi	r24, 0x4A	; 74
    12c2:	92 e0       	ldi	r25, 0x02	; 2
    12c4:	9f 93       	push	r25
    12c6:	8f 93       	push	r24
    12c8:	0e 94 b1 0b 	call	0x1762	; 0x1762 <printf_P>
    12cc:	8d b7       	in	r24, 0x3d	; 61
    12ce:	9e b7       	in	r25, 0x3e	; 62
    12d0:	06 96       	adiw	r24, 0x06	; 6
    12d2:	0f b6       	in	r0, 0x3f	; 63
    12d4:	f8 94       	cli
    12d6:	9e bf       	out	0x3e, r25	; 62
    12d8:	0f be       	out	0x3f, r0	; 63
    12da:	8d bf       	out	0x3d, r24	; 61
    12dc:	08 95       	ret

000012de <lf_speed_stop>:
	motor_set_speed(LF_MAX_SPEED,RIGHT);
	motor_mode(MOTOR_L_FWD,LEFT);
	motor_mode(MOTOR_L_FWD,RIGHT);
}

void lf_speed_stop(void) {
    12de:	60 e0       	ldi	r22, 0x00	; 0
    12e0:	83 e0       	ldi	r24, 0x03	; 3
    12e2:	0e 94 c8 08 	call	0x1190	; 0x1190 <motor_mode>
	motor_mode(MOTOR_MODE_STOP,LEFT);
	motor_mode(MOTOR_MODE_STOP,RIGHT);
    12e6:	61 e0       	ldi	r22, 0x01	; 1
    12e8:	83 e0       	ldi	r24, 0x03	; 3
    12ea:	0e 94 c8 08 	call	0x1190	; 0x1190 <motor_mode>
	motor_set_speed(LF_MIN_SPEED,LEFT);
    12ee:	60 e0       	ldi	r22, 0x00	; 0
    12f0:	80 e0       	ldi	r24, 0x00	; 0
    12f2:	95 e0       	ldi	r25, 0x05	; 5
    12f4:	0e 94 47 09 	call	0x128e	; 0x128e <motor_set_speed>
	motor_set_speed(LF_MIN_SPEED,RIGHT);
    12f8:	61 e0       	ldi	r22, 0x01	; 1
    12fa:	80 e0       	ldi	r24, 0x00	; 0
    12fc:	95 e0       	ldi	r25, 0x05	; 5
    12fe:	0e 94 47 09 	call	0x128e	; 0x128e <motor_set_speed>
}
    1302:	08 95       	ret

00001304 <motors_init>:

void motors_init(void) {
    1304:	8a b1       	in	r24, 0x0a	; 10
    1306:	8a 6a       	ori	r24, 0xAA	; 170
    1308:	8a b9       	out	0x0a, r24	; 10
	MOTOR_CTL_DDR|=((1<<M_AIN1)|(1<<M_AIN2)|(1<<M_BIN1)|(1<<M_BIN2));
	lf_speed_stop();
    130a:	0e 94 6f 09 	call	0x12de	; 0x12de <lf_speed_stop>
}
    130e:	08 95       	ret

00001310 <lf_speed_full>:
		dec_limit(&ml,inc_limit(&mr,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	motor_set_speed(mr,RIGHT);
	motor_set_speed(ml,LEFT);
}

void lf_speed_full(void) {
    1310:	60 e0       	ldi	r22, 0x00	; 0
    1312:	80 e0       	ldi	r24, 0x00	; 0
    1314:	90 ec       	ldi	r25, 0xC0	; 192
    1316:	0e 94 47 09 	call	0x128e	; 0x128e <motor_set_speed>
	motor_set_speed(LF_MAX_SPEED,LEFT);
	motor_set_speed(LF_MAX_SPEED,RIGHT);
    131a:	61 e0       	ldi	r22, 0x01	; 1
    131c:	80 e0       	ldi	r24, 0x00	; 0
    131e:	90 ec       	ldi	r25, 0xC0	; 192
    1320:	0e 94 47 09 	call	0x128e	; 0x128e <motor_set_speed>
	motor_mode(MOTOR_L_FWD,LEFT);
    1324:	60 e0       	ldi	r22, 0x00	; 0
    1326:	81 e0       	ldi	r24, 0x01	; 1
    1328:	0e 94 c8 08 	call	0x1190	; 0x1190 <motor_mode>
	motor_mode(MOTOR_L_FWD,RIGHT);
    132c:	61 e0       	ldi	r22, 0x01	; 1
    132e:	81 e0       	ldi	r24, 0x01	; 1
    1330:	0e 94 c8 08 	call	0x1190	; 0x1190 <motor_mode>
}
    1334:	08 95       	ret

00001336 <motor_get_speed>:
#define error_invalid_motor(_m) printf_P(PSTR("\n[error] Motor: Invalid Motor Number: %d [%s]"),_m,__LINE__)
#else
#define error_invalid_motor(_m) 
#endif

uint16_t motor_get_speed(uint8_t motor) {
    1336:	28 2f       	mov	r18, r24
	uint16_t temp;
	if		(motor==LEFT)
    1338:	88 23       	and	r24, r24
    133a:	31 f4       	brne	.+12     	; 0x1348 <motor_get_speed+0x12>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    133c:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    133e:	20 91 88 00 	lds	r18, 0x0088
    1342:	30 91 89 00 	lds	r19, 0x0089
    1346:	07 c0       	rjmp	.+14     	; 0x1356 <motor_get_speed+0x20>
	}
	else if	(motor==RIGHT)
    1348:	81 30       	cpi	r24, 0x01	; 1
    134a:	39 f4       	brne	.+14     	; 0x135a <motor_get_speed+0x24>
    134c:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    134e:	20 91 8a 00 	lds	r18, 0x008A
    1352:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1356:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1358:	18 c0       	rjmp	.+48     	; 0x138a <motor_get_speed+0x54>
	}
	else {
		error_invalid_motor(motor);
    135a:	8b e1       	ldi	r24, 0x1B	; 27
    135c:	90 e0       	ldi	r25, 0x00	; 0
    135e:	9f 93       	push	r25
    1360:	8f 93       	push	r24
    1362:	82 2f       	mov	r24, r18
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	9f 93       	push	r25
    1368:	8f 93       	push	r24
    136a:	88 e7       	ldi	r24, 0x78	; 120
    136c:	92 e0       	ldi	r25, 0x02	; 2
    136e:	9f 93       	push	r25
    1370:	8f 93       	push	r24
    1372:	0e 94 b1 0b 	call	0x1762	; 0x1762 <printf_P>
    1376:	20 e0       	ldi	r18, 0x00	; 0
    1378:	30 e0       	ldi	r19, 0x00	; 0
    137a:	8d b7       	in	r24, 0x3d	; 61
    137c:	9e b7       	in	r25, 0x3e	; 62
    137e:	06 96       	adiw	r24, 0x06	; 6
    1380:	0f b6       	in	r0, 0x3f	; 63
    1382:	f8 94       	cli
    1384:	9e bf       	out	0x3e, r25	; 62
    1386:	0f be       	out	0x3f, r0	; 63
    1388:	8d bf       	out	0x3d, r24	; 61
		temp=0;
	}
	return temp;
}
    138a:	c9 01       	movw	r24, r18
    138c:	08 95       	ret

0000138e <lf_turn_inc>:
		*org-=dec;
		return 0;
	}
}

void lf_turn_inc(uint16_t inc,int8_t dir) {
    138e:	df 92       	push	r13
    1390:	ef 92       	push	r14
    1392:	ff 92       	push	r15
    1394:	0f 93       	push	r16
    1396:	1f 93       	push	r17
    1398:	cf 93       	push	r28
    139a:	df 93       	push	r29
    139c:	7c 01       	movw	r14, r24
    139e:	d6 2e       	mov	r13, r22
	uint16_t mr = motor_get_speed(RIGHT);
    13a0:	81 e0       	ldi	r24, 0x01	; 1
    13a2:	0e 94 9b 09 	call	0x1336	; 0x1336 <motor_get_speed>
    13a6:	8c 01       	movw	r16, r24
	uint16_t ml = motor_get_speed(LEFT);
    13a8:	80 e0       	ldi	r24, 0x00	; 0
    13aa:	0e 94 9b 09 	call	0x1336	; 0x1336 <motor_get_speed>
    13ae:	ec 01       	movw	r28, r24
	if		(dir==POS)
    13b0:	81 e0       	ldi	r24, 0x01	; 1
    13b2:	d8 16       	cp	r13, r24
    13b4:	e9 f4       	brne	.+58     	; 0x13f0 <lf_turn_inc+0x62>
	
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
    13b6:	80 e0       	ldi	r24, 0x00	; 0
    13b8:	90 ec       	ldi	r25, 0xC0	; 192
    13ba:	8c 1b       	sub	r24, r28
    13bc:	9d 0b       	sbc	r25, r29
	if (inc>space_left) {
    13be:	8e 15       	cp	r24, r14
    13c0:	9f 05       	cpc	r25, r15
    13c2:	30 f4       	brcc	.+12     	; 0x13d0 <lf_turn_inc+0x42>
		*org+=space_left;
		//*org=max;
		return (inc-space_left);
    13c4:	97 01       	movw	r18, r14
    13c6:	28 1b       	sub	r18, r24
    13c8:	39 0b       	sbc	r19, r25
    13ca:	c0 e0       	ldi	r28, 0x00	; 0
    13cc:	d0 ec       	ldi	r29, 0xC0	; 192
    13ce:	04 c0       	rjmp	.+8      	; 0x13d8 <lf_turn_inc+0x4a>
	}
	else {
		*org+=inc;
    13d0:	ce 0d       	add	r28, r14
    13d2:	df 1d       	adc	r29, r15
    13d4:	20 e0       	ldi	r18, 0x00	; 0
    13d6:	30 e0       	ldi	r19, 0x00	; 0
	}
}

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
	uint16_t space_left = (*org)-lim;
	if (dec>space_left) {
    13d8:	c8 01       	movw	r24, r16
    13da:	80 50       	subi	r24, 0x00	; 0
    13dc:	95 40       	sbci	r25, 0x05	; 5
    13de:	82 17       	cp	r24, r18
    13e0:	93 07       	cpc	r25, r19
    13e2:	18 f4       	brcc	.+6      	; 0x13ea <lf_turn_inc+0x5c>
    13e4:	00 e0       	ldi	r16, 0x00	; 0
    13e6:	15 e0       	ldi	r17, 0x05	; 5
    13e8:	21 c0       	rjmp	.+66     	; 0x142c <lf_turn_inc+0x9e>
		*org-=space_left;
		return (dec-space_left);
	}
	else {
		*org-=dec;
    13ea:	02 1b       	sub	r16, r18
    13ec:	13 0b       	sbc	r17, r19
    13ee:	1e c0       	rjmp	.+60     	; 0x142c <lf_turn_inc+0x9e>
void lf_turn_inc(uint16_t inc,int8_t dir) {
	uint16_t mr = motor_get_speed(RIGHT);
	uint16_t ml = motor_get_speed(LEFT);
	if		(dir==POS)
		dec_limit(&mr,inc_limit(&ml,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	else if (dir==NEG)
    13f0:	dd 20       	and	r13, r13
    13f2:	e1 f4       	brne	.+56     	; 0x142c <lf_turn_inc+0x9e>
	
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
    13f4:	80 e0       	ldi	r24, 0x00	; 0
    13f6:	90 ec       	ldi	r25, 0xC0	; 192
    13f8:	80 1b       	sub	r24, r16
    13fa:	91 0b       	sbc	r25, r17
	if (inc>space_left) {
    13fc:	8e 15       	cp	r24, r14
    13fe:	9f 05       	cpc	r25, r15
    1400:	30 f4       	brcc	.+12     	; 0x140e <lf_turn_inc+0x80>
		*org+=space_left;
		//*org=max;
		return (inc-space_left);
    1402:	97 01       	movw	r18, r14
    1404:	28 1b       	sub	r18, r24
    1406:	39 0b       	sbc	r19, r25
    1408:	00 e0       	ldi	r16, 0x00	; 0
    140a:	10 ec       	ldi	r17, 0xC0	; 192
    140c:	04 c0       	rjmp	.+8      	; 0x1416 <lf_turn_inc+0x88>
	}
	else {
		*org+=inc;
    140e:	0e 0d       	add	r16, r14
    1410:	1f 1d       	adc	r17, r15
    1412:	20 e0       	ldi	r18, 0x00	; 0
    1414:	30 e0       	ldi	r19, 0x00	; 0
	}
}

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
	uint16_t space_left = (*org)-lim;
	if (dec>space_left) {
    1416:	ce 01       	movw	r24, r28
    1418:	80 50       	subi	r24, 0x00	; 0
    141a:	95 40       	sbci	r25, 0x05	; 5
    141c:	82 17       	cp	r24, r18
    141e:	93 07       	cpc	r25, r19
    1420:	18 f4       	brcc	.+6      	; 0x1428 <lf_turn_inc+0x9a>
    1422:	c0 e0       	ldi	r28, 0x00	; 0
    1424:	d5 e0       	ldi	r29, 0x05	; 5
    1426:	02 c0       	rjmp	.+4      	; 0x142c <lf_turn_inc+0x9e>
		*org-=space_left;
		return (dec-space_left);
	}
	else {
		*org-=dec;
    1428:	c2 1b       	sub	r28, r18
    142a:	d3 0b       	sbc	r29, r19
	uint16_t ml = motor_get_speed(LEFT);
	if		(dir==POS)
		dec_limit(&mr,inc_limit(&ml,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	else if (dir==NEG)
		dec_limit(&ml,inc_limit(&mr,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	motor_set_speed(mr,RIGHT);
    142c:	61 e0       	ldi	r22, 0x01	; 1
    142e:	c8 01       	movw	r24, r16
    1430:	0e 94 47 09 	call	0x128e	; 0x128e <motor_set_speed>
	motor_set_speed(ml,LEFT);
    1434:	60 e0       	ldi	r22, 0x00	; 0
    1436:	ce 01       	movw	r24, r28
    1438:	0e 94 47 09 	call	0x128e	; 0x128e <motor_set_speed>
}
    143c:	df 91       	pop	r29
    143e:	cf 91       	pop	r28
    1440:	1f 91       	pop	r17
    1442:	0f 91       	pop	r16
    1444:	ff 90       	pop	r15
    1446:	ef 90       	pop	r14
    1448:	df 90       	pop	r13
    144a:	08 95       	ret

0000144c <joy_init>:
#include <stdio.h>
#include <avr/io.h>
#include <avr/interrupt.h>
#include <avr/pgmspace.h>

void joy_init(void) {
    144c:	84 b1       	in	r24, 0x04	; 4
    144e:	8f 72       	andi	r24, 0x2F	; 47
    1450:	84 b9       	out	0x04, r24	; 4
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
    1452:	8d b1       	in	r24, 0x0d	; 13
    1454:	83 7f       	andi	r24, 0xF3	; 243
    1456:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
    1458:	85 b1       	in	r24, 0x05	; 5
    145a:	80 6d       	ori	r24, 0xD0	; 208
    145c:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
    145e:	8e b1       	in	r24, 0x0e	; 14
    1460:	8c 60       	ori	r24, 0x0C	; 12
    1462:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK|=(1<<PCIE1)|(1<<PCIE0);
    1464:	8d b3       	in	r24, 0x1d	; 29
    1466:	80 6c       	ori	r24, 0xC0	; 192
    1468:	8d bb       	out	0x1d, r24	; 29
	PCMSK1|=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
    146a:	ec e6       	ldi	r30, 0x6C	; 108
    146c:	f0 e0       	ldi	r31, 0x00	; 0
    146e:	80 81       	ld	r24, Z
    1470:	80 6d       	ori	r24, 0xD0	; 208
    1472:	80 83       	st	Z, r24
	PCMSK0|=(1<<PCINT3)|(1<<PCINT2);	
    1474:	eb e6       	ldi	r30, 0x6B	; 107
    1476:	f0 e0       	ldi	r31, 0x00	; 0
    1478:	80 81       	ld	r24, Z
    147a:	8c 60       	ori	r24, 0x0C	; 12
    147c:	80 83       	st	Z, r24
	
}
    147e:	08 95       	ret

00001480 <__vector_3>:
	else
		fprintf_P(stderr,PSTR("\n[debug] PE? Released"));
	#endif
}

ISR(PCINT1_vect) {
    1480:	1f 92       	push	r1
    1482:	0f 92       	push	r0
    1484:	0f b6       	in	r0, 0x3f	; 63
    1486:	0f 92       	push	r0
    1488:	11 24       	eor	r1, r1
    148a:	1f 93       	push	r17
    148c:	2f 93       	push	r18
    148e:	3f 93       	push	r19
    1490:	4f 93       	push	r20
    1492:	5f 93       	push	r21
    1494:	6f 93       	push	r22
    1496:	7f 93       	push	r23
    1498:	8f 93       	push	r24
    149a:	9f 93       	push	r25
    149c:	af 93       	push	r26
    149e:	bf 93       	push	r27
    14a0:	ef 93       	push	r30
    14a2:	ff 93       	push	r31
	//PB7,4,6
	uint8_t iPINB = (uint8_t)~PINB;
    14a4:	93 b1       	in	r25, 0x03	; 3
    14a6:	90 95       	com	r25
	if (iPINB&((1<<7)|(1<<6)|(1<<4))) {
    14a8:	19 2f       	mov	r17, r25
    14aa:	89 2f       	mov	r24, r25
    14ac:	80 7d       	andi	r24, 0xD0	; 208
    14ae:	41 f0       	breq	.+16     	; 0x14c0 <__vector_3+0x40>
		if (iPINB&(1<<7)) {// Down
    14b0:	97 ff       	sbrs	r25, 7
    14b2:	02 c0       	rjmp	.+4      	; 0x14b8 <__vector_3+0x38>
			adc_calibrate_update();
    14b4:	0e 94 36 04 	call	0x86c	; 0x86c <adc_calibrate_update>
			#if DEBUG_L(2)
			print_adc_calibration();
			print_adc_values();
			#endif
		}
		if (iPINB&(1<<6)) {// Up
    14b8:	16 ff       	sbrs	r17, 6
    14ba:	02 c0       	rjmp	.+4      	; 0x14c0 <__vector_3+0x40>
			adc_calibrate_clear();
    14bc:	0e 94 2c 04 	call	0x858	; 0x858 <adc_calibrate_clear>
	}
	#if DEBUG_L(3)
	else
		fprintf_P(stderr,PSTR("\n[debug] PB? Released"));
	#endif
}
    14c0:	ff 91       	pop	r31
    14c2:	ef 91       	pop	r30
    14c4:	bf 91       	pop	r27
    14c6:	af 91       	pop	r26
    14c8:	9f 91       	pop	r25
    14ca:	8f 91       	pop	r24
    14cc:	7f 91       	pop	r23
    14ce:	6f 91       	pop	r22
    14d0:	5f 91       	pop	r21
    14d2:	4f 91       	pop	r20
    14d4:	3f 91       	pop	r19
    14d6:	2f 91       	pop	r18
    14d8:	1f 91       	pop	r17
    14da:	0f 90       	pop	r0
    14dc:	0f be       	out	0x3f, r0	; 63
    14de:	0f 90       	pop	r0
    14e0:	1f 90       	pop	r1
    14e2:	18 95       	reti

000014e4 <__vector_2>:
	PCMSK1|=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
	PCMSK0|=(1<<PCINT3)|(1<<PCINT2);	
	
}

ISR(PCINT0_vect) {
    14e4:	1f 92       	push	r1
    14e6:	0f 92       	push	r0
    14e8:	0f b6       	in	r0, 0x3f	; 63
    14ea:	0f 92       	push	r0
    14ec:	11 24       	eor	r1, r1
    14ee:	2f 93       	push	r18
    14f0:	3f 93       	push	r19
    14f2:	4f 93       	push	r20
    14f4:	5f 93       	push	r21
    14f6:	6f 93       	push	r22
    14f8:	7f 93       	push	r23
    14fa:	8f 93       	push	r24
    14fc:	9f 93       	push	r25
    14fe:	af 93       	push	r26
    1500:	bf 93       	push	r27
    1502:	cf 93       	push	r28
    1504:	df 93       	push	r29
    1506:	ef 93       	push	r30
    1508:	ff 93       	push	r31
	//PE2,3
	uint8_t iPINE = (uint8_t)~PINE;
    150a:	8c b1       	in	r24, 0x0c	; 12
	if (iPINE&((1<<2)|(1<<3))) {
    150c:	80 95       	com	r24
    150e:	c8 2f       	mov	r28, r24
    1510:	d0 e0       	ldi	r29, 0x00	; 0
    1512:	ce 01       	movw	r24, r28
    1514:	8c 70       	andi	r24, 0x0C	; 12
    1516:	90 70       	andi	r25, 0x00	; 0
    1518:	89 2b       	or	r24, r25
    151a:	09 f1       	breq	.+66     	; 0x155e <__vector_2+0x7a>
		if (iPINE&(1<<2)) {// Left
    151c:	c2 ff       	sbrs	r28, 2
    151e:	0e c0       	rjmp	.+28     	; 0x153c <__vector_2+0x58>
			if (c_mode!=WAIT) {
    1520:	80 91 c1 01 	lds	r24, 0x01C1
    1524:	88 23       	and	r24, r24
    1526:	29 f0       	breq	.+10     	; 0x1532 <__vector_2+0x4e>
				c_mode=WAIT;
    1528:	10 92 c1 01 	sts	0x01C1, r1
				lf_speed_stop();
    152c:	0e 94 6f 09 	call	0x12de	; 0x12de <lf_speed_stop>
    1530:	05 c0       	rjmp	.+10     	; 0x153c <__vector_2+0x58>
			}
			else {
				initial=true;
    1532:	81 e0       	ldi	r24, 0x01	; 1
    1534:	80 93 d3 01 	sts	0x01D3, r24
				c_mode=TEST;
    1538:	80 93 c1 01 	sts	0x01C1, r24
			}
			#if DEBUG_L(2)
			fprintf_P(stderr,PSTR("\nCurrent Mode (T/W) = %d"),c_mode);
			#endif
		}
		if (iPINE&(1<<3)) {// Right
    153c:	c3 ff       	sbrs	r28, 3
    153e:	0f c0       	rjmp	.+30     	; 0x155e <__vector_2+0x7a>
			if (c_mode!=WAIT) {
    1540:	80 91 c1 01 	lds	r24, 0x01C1
    1544:	88 23       	and	r24, r24
    1546:	29 f0       	breq	.+10     	; 0x1552 <__vector_2+0x6e>
				c_mode=WAIT;
    1548:	10 92 c1 01 	sts	0x01C1, r1
				lf_speed_stop();
    154c:	0e 94 6f 09 	call	0x12de	; 0x12de <lf_speed_stop>
    1550:	06 c0       	rjmp	.+12     	; 0x155e <__vector_2+0x7a>
			}
			else {
				initial=true;
    1552:	81 e0       	ldi	r24, 0x01	; 1
    1554:	80 93 d3 01 	sts	0x01D3, r24
				c_mode=FOLLOW;
    1558:	82 e0       	ldi	r24, 0x02	; 2
    155a:	80 93 c1 01 	sts	0x01C1, r24
	}
	#if DEBUG_L(3)
	else
		fprintf_P(stderr,PSTR("\n[debug] PE? Released"));
	#endif
}
    155e:	ff 91       	pop	r31
    1560:	ef 91       	pop	r30
    1562:	df 91       	pop	r29
    1564:	cf 91       	pop	r28
    1566:	bf 91       	pop	r27
    1568:	af 91       	pop	r26
    156a:	9f 91       	pop	r25
    156c:	8f 91       	pop	r24
    156e:	7f 91       	pop	r23
    1570:	6f 91       	pop	r22
    1572:	5f 91       	pop	r21
    1574:	4f 91       	pop	r20
    1576:	3f 91       	pop	r19
    1578:	2f 91       	pop	r18
    157a:	0f 90       	pop	r0
    157c:	0f be       	out	0x3f, r0	; 63
    157e:	0f 90       	pop	r0
    1580:	1f 90       	pop	r1
    1582:	18 95       	reti

00001584 <q_init>:
#include <stdio.h>
#include <stdbool.h>
#include "queue.h"
#include <avr/pgmspace.h>

void q_init(queue_t *q) {
    1584:	fc 01       	movw	r30, r24
        q->first	= 0;
    1586:	10 a2       	std	Z+32, r1	; 0x20
        q->last		= 0;
    1588:	11 a2       	std	Z+33, r1	; 0x21
	q->ct		= 0;
    158a:	12 a2       	std	Z+34, r1	; 0x22
}
    158c:	08 95       	ret

0000158e <q_push>:

int8_t q_push(queue_t *q, QUEUE_BASE_T x)
{
    158e:	dc 01       	movw	r26, r24
        if (q->ct >= QUEUE_SZ){
    1590:	92 96       	adiw	r26, 0x22	; 34
    1592:	8c 91       	ld	r24, X
    1594:	92 97       	sbiw	r26, 0x22	; 34
    1596:	80 32       	cpi	r24, 0x20	; 32
    1598:	10 f0       	brcs	.+4      	; 0x159e <q_push+0x10>
    159a:	8f ef       	ldi	r24, 0xFF	; 255
    159c:	08 95       	ret
		printf_P(PSTR("Warning: queue overflow push x=%d\n"),x);
		#endif
		return -1;
        }
        else {
                q->buffer[ q->last ] = x;
    159e:	91 96       	adiw	r26, 0x21	; 33
    15a0:	8c 91       	ld	r24, X
    15a2:	91 97       	sbiw	r26, 0x21	; 33
    15a4:	fd 01       	movw	r30, r26
    15a6:	e8 0f       	add	r30, r24
    15a8:	f1 1d       	adc	r31, r1
    15aa:	60 83       	st	Z, r22
                q->last = (q->last+1) % (QUEUE_SZ);
    15ac:	91 96       	adiw	r26, 0x21	; 33
    15ae:	8c 91       	ld	r24, X
    15b0:	91 97       	sbiw	r26, 0x21	; 33
    15b2:	90 e0       	ldi	r25, 0x00	; 0
    15b4:	01 96       	adiw	r24, 0x01	; 1
    15b6:	8f 71       	andi	r24, 0x1F	; 31
    15b8:	90 70       	andi	r25, 0x00	; 0
    15ba:	91 96       	adiw	r26, 0x21	; 33
    15bc:	8c 93       	st	X, r24
    15be:	91 97       	sbiw	r26, 0x21	; 33
		++(q->ct);
    15c0:	92 96       	adiw	r26, 0x22	; 34
    15c2:	8c 91       	ld	r24, X
    15c4:	92 97       	sbiw	r26, 0x22	; 34
    15c6:	8f 5f       	subi	r24, 0xFF	; 255
    15c8:	92 96       	adiw	r26, 0x22	; 34
    15ca:	8c 93       	st	X, r24
    15cc:	80 e0       	ldi	r24, 0x00	; 0
        }
	return 0;
}
    15ce:	08 95       	ret

000015d0 <q_apush>:

void q_apush(queue_t *q, const QUEUE_BASE_T x[],QUEUE_INDEX_T sz)
{
    15d0:	ef 92       	push	r14
    15d2:	ff 92       	push	r15
    15d4:	0f 93       	push	r16
    15d6:	1f 93       	push	r17
    15d8:	cf 93       	push	r28
    15da:	df 93       	push	r29
    15dc:	7c 01       	movw	r14, r24
    15de:	04 2f       	mov	r16, r20
    15e0:	eb 01       	movw	r28, r22
    15e2:	10 e0       	ldi	r17, 0x00	; 0
    15e4:	01 c0       	rjmp	.+2      	; 0x15e8 <q_apush+0x18>
	QUEUE_INDEX_T i;
        for(i=0;i<sz && (q_push(q,x[i])>0);++i);
    15e6:	1f 5f       	subi	r17, 0xFF	; 255
    15e8:	10 17       	cp	r17, r16
    15ea:	30 f4       	brcc	.+12     	; 0x15f8 <q_apush+0x28>
    15ec:	69 91       	ld	r22, Y+
    15ee:	c7 01       	movw	r24, r14
    15f0:	0e 94 c7 0a 	call	0x158e	; 0x158e <q_push>
    15f4:	18 16       	cp	r1, r24
    15f6:	bc f3       	brlt	.-18     	; 0x15e6 <q_apush+0x16>
}
    15f8:	df 91       	pop	r29
    15fa:	cf 91       	pop	r28
    15fc:	1f 91       	pop	r17
    15fe:	0f 91       	pop	r16
    1600:	ff 90       	pop	r15
    1602:	ef 90       	pop	r14
    1604:	08 95       	ret

00001606 <q_empty>:
	for(i=0;i<sz;++i)
		buffer[i]=q_pop(q);
}


bool q_empty(queue_t *q) {
    1606:	fc 01       	movw	r30, r24
	if (q->ct <= 0)	return true;
    1608:	82 a1       	ldd	r24, Z+34	; 0x22
    160a:	90 e0       	ldi	r25, 0x00	; 0
    160c:	88 23       	and	r24, r24
    160e:	09 f4       	brne	.+2      	; 0x1612 <q_empty+0xc>
    1610:	91 e0       	ldi	r25, 0x01	; 1
	else	 	return false;
}
    1612:	89 2f       	mov	r24, r25
    1614:	08 95       	ret

00001616 <q_full>:

bool q_full(queue_t *q) {
    1616:	fc 01       	movw	r30, r24
	if (q->ct >= QUEUE_SZ)return true;
    1618:	82 a1       	ldd	r24, Z+34	; 0x22
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	80 32       	cpi	r24, 0x20	; 32
    161e:	08 f0       	brcs	.+2      	; 0x1622 <q_full+0xc>
    1620:	91 e0       	ldi	r25, 0x01	; 1
	else 			return false;
}
    1622:	89 2f       	mov	r24, r25
    1624:	08 95       	ret

00001626 <q_pop>:
	QUEUE_INDEX_T i;
        for(i=0;i<sz && (q_push(q,x[i])>0);++i);
}

QUEUE_BASE_T q_pop(queue_t *q)
{
    1626:	dc 01       	movw	r26, r24
        QUEUE_BASE_T x;

        if (q->ct <= 0) {
    1628:	92 96       	adiw	r26, 0x22	; 34
    162a:	8c 91       	ld	r24, X
    162c:	92 97       	sbiw	r26, 0x22	; 34
    162e:	88 23       	and	r24, r24
    1630:	51 f4       	brne	.+20     	; 0x1646 <q_pop+0x20>
		printf_P(PSTR("Warning: empty queue pop.\n"));
    1632:	86 ea       	ldi	r24, 0xA6	; 166
    1634:	92 e0       	ldi	r25, 0x02	; 2
    1636:	9f 93       	push	r25
    1638:	8f 93       	push	r24
    163a:	0e 94 b1 0b 	call	0x1762	; 0x1762 <printf_P>
    163e:	ef ef       	ldi	r30, 0xFF	; 255
    1640:	0f 90       	pop	r0
    1642:	0f 90       	pop	r0
    1644:	17 c0       	rjmp	.+46     	; 0x1674 <q_pop+0x4e>
		x=QUEUE_BASE_T_MAX;
	}
        else {
                x = q->buffer[ q->first ];
    1646:	90 96       	adiw	r26, 0x20	; 32
    1648:	8c 91       	ld	r24, X
    164a:	90 97       	sbiw	r26, 0x20	; 32
    164c:	fd 01       	movw	r30, r26
    164e:	e8 0f       	add	r30, r24
    1650:	f1 1d       	adc	r31, r1
    1652:	e0 81       	ld	r30, Z
                q->first = (q->first+1) % (QUEUE_SZ);
    1654:	90 96       	adiw	r26, 0x20	; 32
    1656:	8c 91       	ld	r24, X
    1658:	90 97       	sbiw	r26, 0x20	; 32
    165a:	90 e0       	ldi	r25, 0x00	; 0
    165c:	01 96       	adiw	r24, 0x01	; 1
    165e:	8f 71       	andi	r24, 0x1F	; 31
    1660:	90 70       	andi	r25, 0x00	; 0
    1662:	90 96       	adiw	r26, 0x20	; 32
    1664:	8c 93       	st	X, r24
    1666:	90 97       	sbiw	r26, 0x20	; 32
		--(q->ct);
    1668:	92 96       	adiw	r26, 0x22	; 34
    166a:	8c 91       	ld	r24, X
    166c:	92 97       	sbiw	r26, 0x22	; 34
    166e:	81 50       	subi	r24, 0x01	; 1
    1670:	92 96       	adiw	r26, 0x22	; 34
    1672:	8c 93       	st	X, r24
        }

        return x;
}
    1674:	8e 2f       	mov	r24, r30
    1676:	08 95       	ret

00001678 <q_apop>:

void q_apop(queue_t *q, QUEUE_BASE_T * buffer, QUEUE_INDEX_T sz) {
    1678:	ef 92       	push	r14
    167a:	ff 92       	push	r15
    167c:	0f 93       	push	r16
    167e:	1f 93       	push	r17
    1680:	cf 93       	push	r28
    1682:	df 93       	push	r29
    1684:	7c 01       	movw	r14, r24
    1686:	04 2f       	mov	r16, r20
    1688:	eb 01       	movw	r28, r22
    168a:	10 e0       	ldi	r17, 0x00	; 0
    168c:	05 c0       	rjmp	.+10     	; 0x1698 <q_apop+0x20>
	QUEUE_INDEX_T i;
	for(i=0;i<sz;++i)
		buffer[i]=q_pop(q);
    168e:	c7 01       	movw	r24, r14
    1690:	0e 94 13 0b 	call	0x1626	; 0x1626 <q_pop>
    1694:	89 93       	st	Y+, r24
        return x;
}

void q_apop(queue_t *q, QUEUE_BASE_T * buffer, QUEUE_INDEX_T sz) {
	QUEUE_INDEX_T i;
	for(i=0;i<sz;++i)
    1696:	1f 5f       	subi	r17, 0xFF	; 255
    1698:	10 17       	cp	r17, r16
    169a:	c8 f3       	brcs	.-14     	; 0x168e <q_apop+0x16>
		buffer[i]=q_pop(q);
}
    169c:	df 91       	pop	r29
    169e:	cf 91       	pop	r28
    16a0:	1f 91       	pop	r17
    16a2:	0f 91       	pop	r16
    16a4:	ff 90       	pop	r15
    16a6:	ef 90       	pop	r14
    16a8:	08 95       	ret

000016aa <fprintf>:
    16aa:	a0 e0       	ldi	r26, 0x00	; 0
    16ac:	b0 e0       	ldi	r27, 0x00	; 0
    16ae:	eb e5       	ldi	r30, 0x5B	; 91
    16b0:	fb e0       	ldi	r31, 0x0B	; 11
    16b2:	0c 94 61 0e 	jmp	0x1cc2	; 0x1cc2 <__prologue_saves__+0x20>
    16b6:	ce 01       	movw	r24, r28
    16b8:	09 96       	adiw	r24, 0x09	; 9
    16ba:	ac 01       	movw	r20, r24
    16bc:	6f 81       	ldd	r22, Y+7	; 0x07
    16be:	78 85       	ldd	r23, Y+8	; 0x08
    16c0:	8d 81       	ldd	r24, Y+5	; 0x05
    16c2:	9e 81       	ldd	r25, Y+6	; 0x06
    16c4:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <vfprintf>
    16c8:	20 96       	adiw	r28, 0x00	; 0
    16ca:	e2 e0       	ldi	r30, 0x02	; 2
    16cc:	0c 94 7d 0e 	jmp	0x1cfa	; 0x1cfa <__epilogue_restores__+0x20>

000016d0 <fprintf_P>:
    16d0:	a0 e0       	ldi	r26, 0x00	; 0
    16d2:	b0 e0       	ldi	r27, 0x00	; 0
    16d4:	ee e6       	ldi	r30, 0x6E	; 110
    16d6:	fb e0       	ldi	r31, 0x0B	; 11
    16d8:	0c 94 5f 0e 	jmp	0x1cbe	; 0x1cbe <__prologue_saves__+0x1c>
    16dc:	0f 81       	ldd	r16, Y+7	; 0x07
    16de:	18 85       	ldd	r17, Y+8	; 0x08
    16e0:	9e 01       	movw	r18, r28
    16e2:	25 5f       	subi	r18, 0xF5	; 245
    16e4:	3f 4f       	sbci	r19, 0xFF	; 255
    16e6:	f8 01       	movw	r30, r16
    16e8:	83 81       	ldd	r24, Z+3	; 0x03
    16ea:	88 60       	ori	r24, 0x08	; 8
    16ec:	83 83       	std	Z+3, r24	; 0x03
    16ee:	a9 01       	movw	r20, r18
    16f0:	69 85       	ldd	r22, Y+9	; 0x09
    16f2:	7a 85       	ldd	r23, Y+10	; 0x0a
    16f4:	c8 01       	movw	r24, r16
    16f6:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <vfprintf>
    16fa:	f8 01       	movw	r30, r16
    16fc:	23 81       	ldd	r18, Z+3	; 0x03
    16fe:	27 7f       	andi	r18, 0xF7	; 247
    1700:	23 83       	std	Z+3, r18	; 0x03
    1702:	20 96       	adiw	r28, 0x00	; 0
    1704:	e4 e0       	ldi	r30, 0x04	; 4
    1706:	0c 94 7b 0e 	jmp	0x1cf6	; 0x1cf6 <__epilogue_restores__+0x1c>

0000170a <fputc>:
    170a:	0f 93       	push	r16
    170c:	1f 93       	push	r17
    170e:	cf 93       	push	r28
    1710:	df 93       	push	r29
    1712:	8c 01       	movw	r16, r24
    1714:	eb 01       	movw	r28, r22
    1716:	8b 81       	ldd	r24, Y+3	; 0x03
    1718:	81 ff       	sbrs	r24, 1
    171a:	1b c0       	rjmp	.+54     	; 0x1752 <fputc+0x48>
    171c:	82 ff       	sbrs	r24, 2
    171e:	0d c0       	rjmp	.+26     	; 0x173a <fputc+0x30>
    1720:	2e 81       	ldd	r18, Y+6	; 0x06
    1722:	3f 81       	ldd	r19, Y+7	; 0x07
    1724:	8c 81       	ldd	r24, Y+4	; 0x04
    1726:	9d 81       	ldd	r25, Y+5	; 0x05
    1728:	28 17       	cp	r18, r24
    172a:	39 07       	cpc	r19, r25
    172c:	64 f4       	brge	.+24     	; 0x1746 <fputc+0x3c>
    172e:	e8 81       	ld	r30, Y
    1730:	f9 81       	ldd	r31, Y+1	; 0x01
    1732:	01 93       	st	Z+, r16
    1734:	f9 83       	std	Y+1, r31	; 0x01
    1736:	e8 83       	st	Y, r30
    1738:	06 c0       	rjmp	.+12     	; 0x1746 <fputc+0x3c>
    173a:	e8 85       	ldd	r30, Y+8	; 0x08
    173c:	f9 85       	ldd	r31, Y+9	; 0x09
    173e:	80 2f       	mov	r24, r16
    1740:	09 95       	icall
    1742:	89 2b       	or	r24, r25
    1744:	31 f4       	brne	.+12     	; 0x1752 <fputc+0x48>
    1746:	8e 81       	ldd	r24, Y+6	; 0x06
    1748:	9f 81       	ldd	r25, Y+7	; 0x07
    174a:	01 96       	adiw	r24, 0x01	; 1
    174c:	9f 83       	std	Y+7, r25	; 0x07
    174e:	8e 83       	std	Y+6, r24	; 0x06
    1750:	02 c0       	rjmp	.+4      	; 0x1756 <fputc+0x4c>
    1752:	0f ef       	ldi	r16, 0xFF	; 255
    1754:	1f ef       	ldi	r17, 0xFF	; 255
    1756:	c8 01       	movw	r24, r16
    1758:	df 91       	pop	r29
    175a:	cf 91       	pop	r28
    175c:	1f 91       	pop	r17
    175e:	0f 91       	pop	r16
    1760:	08 95       	ret

00001762 <printf_P>:
    1762:	a0 e0       	ldi	r26, 0x00	; 0
    1764:	b0 e0       	ldi	r27, 0x00	; 0
    1766:	e7 eb       	ldi	r30, 0xB7	; 183
    1768:	fb e0       	ldi	r31, 0x0B	; 11
    176a:	0c 94 61 0e 	jmp	0x1cc2	; 0x1cc2 <__prologue_saves__+0x20>
    176e:	fe 01       	movw	r30, r28
    1770:	35 96       	adiw	r30, 0x05	; 5
    1772:	61 91       	ld	r22, Z+
    1774:	71 91       	ld	r23, Z+
    1776:	a0 91 fa 01 	lds	r26, 0x01FA
    177a:	b0 91 fb 01 	lds	r27, 0x01FB
    177e:	13 96       	adiw	r26, 0x03	; 3
    1780:	8c 91       	ld	r24, X
    1782:	13 97       	sbiw	r26, 0x03	; 3
    1784:	88 60       	ori	r24, 0x08	; 8
    1786:	13 96       	adiw	r26, 0x03	; 3
    1788:	8c 93       	st	X, r24
    178a:	af 01       	movw	r20, r30
    178c:	80 91 fa 01 	lds	r24, 0x01FA
    1790:	90 91 fb 01 	lds	r25, 0x01FB
    1794:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <vfprintf>
    1798:	e0 91 fa 01 	lds	r30, 0x01FA
    179c:	f0 91 fb 01 	lds	r31, 0x01FB
    17a0:	23 81       	ldd	r18, Z+3	; 0x03
    17a2:	27 7f       	andi	r18, 0xF7	; 247
    17a4:	23 83       	std	Z+3, r18	; 0x03
    17a6:	20 96       	adiw	r28, 0x00	; 0
    17a8:	e2 e0       	ldi	r30, 0x02	; 2
    17aa:	0c 94 7d 0e 	jmp	0x1cfa	; 0x1cfa <__epilogue_restores__+0x20>

000017ae <vfprintf>:
    17ae:	ab e0       	ldi	r26, 0x0B	; 11
    17b0:	b0 e0       	ldi	r27, 0x00	; 0
    17b2:	ed ed       	ldi	r30, 0xDD	; 221
    17b4:	fb e0       	ldi	r31, 0x0B	; 11
    17b6:	0c 94 51 0e 	jmp	0x1ca2	; 0x1ca2 <__prologue_saves__>
    17ba:	3c 01       	movw	r6, r24
    17bc:	2b 01       	movw	r4, r22
    17be:	5a 01       	movw	r10, r20
    17c0:	fc 01       	movw	r30, r24
    17c2:	17 82       	std	Z+7, r1	; 0x07
    17c4:	16 82       	std	Z+6, r1	; 0x06
    17c6:	83 81       	ldd	r24, Z+3	; 0x03
    17c8:	81 fd       	sbrc	r24, 1
    17ca:	03 c0       	rjmp	.+6      	; 0x17d2 <vfprintf+0x24>
    17cc:	6f ef       	ldi	r22, 0xFF	; 255
    17ce:	7f ef       	ldi	r23, 0xFF	; 255
    17d0:	c8 c1       	rjmp	.+912    	; 0x1b62 <vfprintf+0x3b4>
    17d2:	9a e0       	ldi	r25, 0x0A	; 10
    17d4:	89 2e       	mov	r8, r25
    17d6:	1e 01       	movw	r2, r28
    17d8:	08 94       	sec
    17da:	21 1c       	adc	r2, r1
    17dc:	31 1c       	adc	r3, r1
    17de:	f3 01       	movw	r30, r6
    17e0:	23 81       	ldd	r18, Z+3	; 0x03
    17e2:	f2 01       	movw	r30, r4
    17e4:	23 fd       	sbrc	r18, 3
    17e6:	85 91       	lpm	r24, Z+
    17e8:	23 ff       	sbrs	r18, 3
    17ea:	81 91       	ld	r24, Z+
    17ec:	2f 01       	movw	r4, r30
    17ee:	88 23       	and	r24, r24
    17f0:	09 f4       	brne	.+2      	; 0x17f4 <vfprintf+0x46>
    17f2:	b4 c1       	rjmp	.+872    	; 0x1b5c <vfprintf+0x3ae>
    17f4:	85 32       	cpi	r24, 0x25	; 37
    17f6:	39 f4       	brne	.+14     	; 0x1806 <vfprintf+0x58>
    17f8:	23 fd       	sbrc	r18, 3
    17fa:	85 91       	lpm	r24, Z+
    17fc:	23 ff       	sbrs	r18, 3
    17fe:	81 91       	ld	r24, Z+
    1800:	2f 01       	movw	r4, r30
    1802:	85 32       	cpi	r24, 0x25	; 37
    1804:	29 f4       	brne	.+10     	; 0x1810 <vfprintf+0x62>
    1806:	b3 01       	movw	r22, r6
    1808:	90 e0       	ldi	r25, 0x00	; 0
    180a:	0e 94 85 0b 	call	0x170a	; 0x170a <fputc>
    180e:	e7 cf       	rjmp	.-50     	; 0x17de <vfprintf+0x30>
    1810:	98 2f       	mov	r25, r24
    1812:	dd 24       	eor	r13, r13
    1814:	cc 24       	eor	r12, r12
    1816:	99 24       	eor	r9, r9
    1818:	ff e1       	ldi	r31, 0x1F	; 31
    181a:	fd 15       	cp	r31, r13
    181c:	d0 f0       	brcs	.+52     	; 0x1852 <vfprintf+0xa4>
    181e:	9b 32       	cpi	r25, 0x2B	; 43
    1820:	69 f0       	breq	.+26     	; 0x183c <vfprintf+0x8e>
    1822:	9c 32       	cpi	r25, 0x2C	; 44
    1824:	28 f4       	brcc	.+10     	; 0x1830 <vfprintf+0x82>
    1826:	90 32       	cpi	r25, 0x20	; 32
    1828:	59 f0       	breq	.+22     	; 0x1840 <vfprintf+0x92>
    182a:	93 32       	cpi	r25, 0x23	; 35
    182c:	91 f4       	brne	.+36     	; 0x1852 <vfprintf+0xa4>
    182e:	0e c0       	rjmp	.+28     	; 0x184c <vfprintf+0x9e>
    1830:	9d 32       	cpi	r25, 0x2D	; 45
    1832:	49 f0       	breq	.+18     	; 0x1846 <vfprintf+0x98>
    1834:	90 33       	cpi	r25, 0x30	; 48
    1836:	69 f4       	brne	.+26     	; 0x1852 <vfprintf+0xa4>
    1838:	41 e0       	ldi	r20, 0x01	; 1
    183a:	24 c0       	rjmp	.+72     	; 0x1884 <vfprintf+0xd6>
    183c:	52 e0       	ldi	r21, 0x02	; 2
    183e:	d5 2a       	or	r13, r21
    1840:	84 e0       	ldi	r24, 0x04	; 4
    1842:	d8 2a       	or	r13, r24
    1844:	28 c0       	rjmp	.+80     	; 0x1896 <vfprintf+0xe8>
    1846:	98 e0       	ldi	r25, 0x08	; 8
    1848:	d9 2a       	or	r13, r25
    184a:	25 c0       	rjmp	.+74     	; 0x1896 <vfprintf+0xe8>
    184c:	e0 e1       	ldi	r30, 0x10	; 16
    184e:	de 2a       	or	r13, r30
    1850:	22 c0       	rjmp	.+68     	; 0x1896 <vfprintf+0xe8>
    1852:	d7 fc       	sbrc	r13, 7
    1854:	29 c0       	rjmp	.+82     	; 0x18a8 <vfprintf+0xfa>
    1856:	89 2f       	mov	r24, r25
    1858:	80 53       	subi	r24, 0x30	; 48
    185a:	8a 30       	cpi	r24, 0x0A	; 10
    185c:	70 f4       	brcc	.+28     	; 0x187a <vfprintf+0xcc>
    185e:	d6 fe       	sbrs	r13, 6
    1860:	05 c0       	rjmp	.+10     	; 0x186c <vfprintf+0xbe>
    1862:	98 9c       	mul	r9, r8
    1864:	90 2c       	mov	r9, r0
    1866:	11 24       	eor	r1, r1
    1868:	98 0e       	add	r9, r24
    186a:	15 c0       	rjmp	.+42     	; 0x1896 <vfprintf+0xe8>
    186c:	c8 9c       	mul	r12, r8
    186e:	c0 2c       	mov	r12, r0
    1870:	11 24       	eor	r1, r1
    1872:	c8 0e       	add	r12, r24
    1874:	f0 e2       	ldi	r31, 0x20	; 32
    1876:	df 2a       	or	r13, r31
    1878:	0e c0       	rjmp	.+28     	; 0x1896 <vfprintf+0xe8>
    187a:	9e 32       	cpi	r25, 0x2E	; 46
    187c:	29 f4       	brne	.+10     	; 0x1888 <vfprintf+0xda>
    187e:	d6 fc       	sbrc	r13, 6
    1880:	6d c1       	rjmp	.+730    	; 0x1b5c <vfprintf+0x3ae>
    1882:	40 e4       	ldi	r20, 0x40	; 64
    1884:	d4 2a       	or	r13, r20
    1886:	07 c0       	rjmp	.+14     	; 0x1896 <vfprintf+0xe8>
    1888:	9c 36       	cpi	r25, 0x6C	; 108
    188a:	19 f4       	brne	.+6      	; 0x1892 <vfprintf+0xe4>
    188c:	50 e8       	ldi	r21, 0x80	; 128
    188e:	d5 2a       	or	r13, r21
    1890:	02 c0       	rjmp	.+4      	; 0x1896 <vfprintf+0xe8>
    1892:	98 36       	cpi	r25, 0x68	; 104
    1894:	49 f4       	brne	.+18     	; 0x18a8 <vfprintf+0xfa>
    1896:	f2 01       	movw	r30, r4
    1898:	23 fd       	sbrc	r18, 3
    189a:	95 91       	lpm	r25, Z+
    189c:	23 ff       	sbrs	r18, 3
    189e:	91 91       	ld	r25, Z+
    18a0:	2f 01       	movw	r4, r30
    18a2:	99 23       	and	r25, r25
    18a4:	09 f0       	breq	.+2      	; 0x18a8 <vfprintf+0xfa>
    18a6:	b8 cf       	rjmp	.-144    	; 0x1818 <vfprintf+0x6a>
    18a8:	89 2f       	mov	r24, r25
    18aa:	85 54       	subi	r24, 0x45	; 69
    18ac:	83 30       	cpi	r24, 0x03	; 3
    18ae:	18 f0       	brcs	.+6      	; 0x18b6 <vfprintf+0x108>
    18b0:	80 52       	subi	r24, 0x20	; 32
    18b2:	83 30       	cpi	r24, 0x03	; 3
    18b4:	38 f4       	brcc	.+14     	; 0x18c4 <vfprintf+0x116>
    18b6:	44 e0       	ldi	r20, 0x04	; 4
    18b8:	50 e0       	ldi	r21, 0x00	; 0
    18ba:	a4 0e       	add	r10, r20
    18bc:	b5 1e       	adc	r11, r21
    18be:	5f e3       	ldi	r21, 0x3F	; 63
    18c0:	59 83       	std	Y+1, r21	; 0x01
    18c2:	0f c0       	rjmp	.+30     	; 0x18e2 <vfprintf+0x134>
    18c4:	93 36       	cpi	r25, 0x63	; 99
    18c6:	31 f0       	breq	.+12     	; 0x18d4 <vfprintf+0x126>
    18c8:	93 37       	cpi	r25, 0x73	; 115
    18ca:	79 f0       	breq	.+30     	; 0x18ea <vfprintf+0x13c>
    18cc:	93 35       	cpi	r25, 0x53	; 83
    18ce:	09 f0       	breq	.+2      	; 0x18d2 <vfprintf+0x124>
    18d0:	56 c0       	rjmp	.+172    	; 0x197e <vfprintf+0x1d0>
    18d2:	20 c0       	rjmp	.+64     	; 0x1914 <vfprintf+0x166>
    18d4:	f5 01       	movw	r30, r10
    18d6:	80 81       	ld	r24, Z
    18d8:	89 83       	std	Y+1, r24	; 0x01
    18da:	42 e0       	ldi	r20, 0x02	; 2
    18dc:	50 e0       	ldi	r21, 0x00	; 0
    18de:	a4 0e       	add	r10, r20
    18e0:	b5 1e       	adc	r11, r21
    18e2:	71 01       	movw	r14, r2
    18e4:	01 e0       	ldi	r16, 0x01	; 1
    18e6:	10 e0       	ldi	r17, 0x00	; 0
    18e8:	12 c0       	rjmp	.+36     	; 0x190e <vfprintf+0x160>
    18ea:	f5 01       	movw	r30, r10
    18ec:	e0 80       	ld	r14, Z
    18ee:	f1 80       	ldd	r15, Z+1	; 0x01
    18f0:	d6 fc       	sbrc	r13, 6
    18f2:	03 c0       	rjmp	.+6      	; 0x18fa <vfprintf+0x14c>
    18f4:	6f ef       	ldi	r22, 0xFF	; 255
    18f6:	7f ef       	ldi	r23, 0xFF	; 255
    18f8:	02 c0       	rjmp	.+4      	; 0x18fe <vfprintf+0x150>
    18fa:	69 2d       	mov	r22, r9
    18fc:	70 e0       	ldi	r23, 0x00	; 0
    18fe:	42 e0       	ldi	r20, 0x02	; 2
    1900:	50 e0       	ldi	r21, 0x00	; 0
    1902:	a4 0e       	add	r10, r20
    1904:	b5 1e       	adc	r11, r21
    1906:	c7 01       	movw	r24, r14
    1908:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <strnlen>
    190c:	8c 01       	movw	r16, r24
    190e:	5f e7       	ldi	r21, 0x7F	; 127
    1910:	d5 22       	and	r13, r21
    1912:	14 c0       	rjmp	.+40     	; 0x193c <vfprintf+0x18e>
    1914:	f5 01       	movw	r30, r10
    1916:	e0 80       	ld	r14, Z
    1918:	f1 80       	ldd	r15, Z+1	; 0x01
    191a:	d6 fc       	sbrc	r13, 6
    191c:	03 c0       	rjmp	.+6      	; 0x1924 <vfprintf+0x176>
    191e:	6f ef       	ldi	r22, 0xFF	; 255
    1920:	7f ef       	ldi	r23, 0xFF	; 255
    1922:	02 c0       	rjmp	.+4      	; 0x1928 <vfprintf+0x17a>
    1924:	69 2d       	mov	r22, r9
    1926:	70 e0       	ldi	r23, 0x00	; 0
    1928:	42 e0       	ldi	r20, 0x02	; 2
    192a:	50 e0       	ldi	r21, 0x00	; 0
    192c:	a4 0e       	add	r10, r20
    192e:	b5 1e       	adc	r11, r21
    1930:	c7 01       	movw	r24, r14
    1932:	0e 94 b6 0d 	call	0x1b6c	; 0x1b6c <strnlen_P>
    1936:	8c 01       	movw	r16, r24
    1938:	50 e8       	ldi	r21, 0x80	; 128
    193a:	d5 2a       	or	r13, r21
    193c:	d3 fe       	sbrs	r13, 3
    193e:	07 c0       	rjmp	.+14     	; 0x194e <vfprintf+0x1a0>
    1940:	1a c0       	rjmp	.+52     	; 0x1976 <vfprintf+0x1c8>
    1942:	b3 01       	movw	r22, r6
    1944:	80 e2       	ldi	r24, 0x20	; 32
    1946:	90 e0       	ldi	r25, 0x00	; 0
    1948:	0e 94 85 0b 	call	0x170a	; 0x170a <fputc>
    194c:	ca 94       	dec	r12
    194e:	8c 2d       	mov	r24, r12
    1950:	90 e0       	ldi	r25, 0x00	; 0
    1952:	08 17       	cp	r16, r24
    1954:	19 07       	cpc	r17, r25
    1956:	a8 f3       	brcs	.-22     	; 0x1942 <vfprintf+0x194>
    1958:	0e c0       	rjmp	.+28     	; 0x1976 <vfprintf+0x1c8>
    195a:	f7 01       	movw	r30, r14
    195c:	d7 fc       	sbrc	r13, 7
    195e:	85 91       	lpm	r24, Z+
    1960:	d7 fe       	sbrs	r13, 7
    1962:	81 91       	ld	r24, Z+
    1964:	7f 01       	movw	r14, r30
    1966:	b3 01       	movw	r22, r6
    1968:	90 e0       	ldi	r25, 0x00	; 0
    196a:	0e 94 85 0b 	call	0x170a	; 0x170a <fputc>
    196e:	c1 10       	cpse	r12, r1
    1970:	ca 94       	dec	r12
    1972:	01 50       	subi	r16, 0x01	; 1
    1974:	10 40       	sbci	r17, 0x00	; 0
    1976:	01 15       	cp	r16, r1
    1978:	11 05       	cpc	r17, r1
    197a:	79 f7       	brne	.-34     	; 0x195a <vfprintf+0x1ac>
    197c:	ec c0       	rjmp	.+472    	; 0x1b56 <vfprintf+0x3a8>
    197e:	94 36       	cpi	r25, 0x64	; 100
    1980:	11 f0       	breq	.+4      	; 0x1986 <vfprintf+0x1d8>
    1982:	99 36       	cpi	r25, 0x69	; 105
    1984:	71 f5       	brne	.+92     	; 0x19e2 <vfprintf+0x234>
    1986:	d7 fe       	sbrs	r13, 7
    1988:	08 c0       	rjmp	.+16     	; 0x199a <vfprintf+0x1ec>
    198a:	f5 01       	movw	r30, r10
    198c:	e0 80       	ld	r14, Z
    198e:	f1 80       	ldd	r15, Z+1	; 0x01
    1990:	02 81       	ldd	r16, Z+2	; 0x02
    1992:	13 81       	ldd	r17, Z+3	; 0x03
    1994:	44 e0       	ldi	r20, 0x04	; 4
    1996:	50 e0       	ldi	r21, 0x00	; 0
    1998:	0a c0       	rjmp	.+20     	; 0x19ae <vfprintf+0x200>
    199a:	f5 01       	movw	r30, r10
    199c:	80 81       	ld	r24, Z
    199e:	91 81       	ldd	r25, Z+1	; 0x01
    19a0:	7c 01       	movw	r14, r24
    19a2:	00 27       	eor	r16, r16
    19a4:	f7 fc       	sbrc	r15, 7
    19a6:	00 95       	com	r16
    19a8:	10 2f       	mov	r17, r16
    19aa:	42 e0       	ldi	r20, 0x02	; 2
    19ac:	50 e0       	ldi	r21, 0x00	; 0
    19ae:	a4 0e       	add	r10, r20
    19b0:	b5 1e       	adc	r11, r21
    19b2:	5f e6       	ldi	r21, 0x6F	; 111
    19b4:	d5 22       	and	r13, r21
    19b6:	17 ff       	sbrs	r17, 7
    19b8:	0a c0       	rjmp	.+20     	; 0x19ce <vfprintf+0x220>
    19ba:	10 95       	com	r17
    19bc:	00 95       	com	r16
    19be:	f0 94       	com	r15
    19c0:	e0 94       	com	r14
    19c2:	e1 1c       	adc	r14, r1
    19c4:	f1 1c       	adc	r15, r1
    19c6:	01 1d       	adc	r16, r1
    19c8:	11 1d       	adc	r17, r1
    19ca:	80 e8       	ldi	r24, 0x80	; 128
    19cc:	d8 2a       	or	r13, r24
    19ce:	2a e0       	ldi	r18, 0x0A	; 10
    19d0:	30 e0       	ldi	r19, 0x00	; 0
    19d2:	a1 01       	movw	r20, r2
    19d4:	c8 01       	movw	r24, r16
    19d6:	b7 01       	movw	r22, r14
    19d8:	0e 94 cc 0d 	call	0x1b98	; 0x1b98 <__ultoa_invert>
    19dc:	f8 2e       	mov	r15, r24
    19de:	f2 18       	sub	r15, r2
    19e0:	40 c0       	rjmp	.+128    	; 0x1a62 <vfprintf+0x2b4>
    19e2:	95 37       	cpi	r25, 0x75	; 117
    19e4:	29 f4       	brne	.+10     	; 0x19f0 <vfprintf+0x242>
    19e6:	1d 2d       	mov	r17, r13
    19e8:	1f 7e       	andi	r17, 0xEF	; 239
    19ea:	2a e0       	ldi	r18, 0x0A	; 10
    19ec:	30 e0       	ldi	r19, 0x00	; 0
    19ee:	1d c0       	rjmp	.+58     	; 0x1a2a <vfprintf+0x27c>
    19f0:	1d 2d       	mov	r17, r13
    19f2:	19 7f       	andi	r17, 0xF9	; 249
    19f4:	9f 36       	cpi	r25, 0x6F	; 111
    19f6:	61 f0       	breq	.+24     	; 0x1a10 <vfprintf+0x262>
    19f8:	90 37       	cpi	r25, 0x70	; 112
    19fa:	20 f4       	brcc	.+8      	; 0x1a04 <vfprintf+0x256>
    19fc:	98 35       	cpi	r25, 0x58	; 88
    19fe:	09 f0       	breq	.+2      	; 0x1a02 <vfprintf+0x254>
    1a00:	ad c0       	rjmp	.+346    	; 0x1b5c <vfprintf+0x3ae>
    1a02:	0f c0       	rjmp	.+30     	; 0x1a22 <vfprintf+0x274>
    1a04:	90 37       	cpi	r25, 0x70	; 112
    1a06:	39 f0       	breq	.+14     	; 0x1a16 <vfprintf+0x268>
    1a08:	98 37       	cpi	r25, 0x78	; 120
    1a0a:	09 f0       	breq	.+2      	; 0x1a0e <vfprintf+0x260>
    1a0c:	a7 c0       	rjmp	.+334    	; 0x1b5c <vfprintf+0x3ae>
    1a0e:	04 c0       	rjmp	.+8      	; 0x1a18 <vfprintf+0x26a>
    1a10:	28 e0       	ldi	r18, 0x08	; 8
    1a12:	30 e0       	ldi	r19, 0x00	; 0
    1a14:	0a c0       	rjmp	.+20     	; 0x1a2a <vfprintf+0x27c>
    1a16:	10 61       	ori	r17, 0x10	; 16
    1a18:	14 fd       	sbrc	r17, 4
    1a1a:	14 60       	ori	r17, 0x04	; 4
    1a1c:	20 e1       	ldi	r18, 0x10	; 16
    1a1e:	30 e0       	ldi	r19, 0x00	; 0
    1a20:	04 c0       	rjmp	.+8      	; 0x1a2a <vfprintf+0x27c>
    1a22:	14 fd       	sbrc	r17, 4
    1a24:	16 60       	ori	r17, 0x06	; 6
    1a26:	20 e1       	ldi	r18, 0x10	; 16
    1a28:	32 e0       	ldi	r19, 0x02	; 2
    1a2a:	17 ff       	sbrs	r17, 7
    1a2c:	08 c0       	rjmp	.+16     	; 0x1a3e <vfprintf+0x290>
    1a2e:	f5 01       	movw	r30, r10
    1a30:	60 81       	ld	r22, Z
    1a32:	71 81       	ldd	r23, Z+1	; 0x01
    1a34:	82 81       	ldd	r24, Z+2	; 0x02
    1a36:	93 81       	ldd	r25, Z+3	; 0x03
    1a38:	44 e0       	ldi	r20, 0x04	; 4
    1a3a:	50 e0       	ldi	r21, 0x00	; 0
    1a3c:	08 c0       	rjmp	.+16     	; 0x1a4e <vfprintf+0x2a0>
    1a3e:	f5 01       	movw	r30, r10
    1a40:	80 81       	ld	r24, Z
    1a42:	91 81       	ldd	r25, Z+1	; 0x01
    1a44:	bc 01       	movw	r22, r24
    1a46:	80 e0       	ldi	r24, 0x00	; 0
    1a48:	90 e0       	ldi	r25, 0x00	; 0
    1a4a:	42 e0       	ldi	r20, 0x02	; 2
    1a4c:	50 e0       	ldi	r21, 0x00	; 0
    1a4e:	a4 0e       	add	r10, r20
    1a50:	b5 1e       	adc	r11, r21
    1a52:	a1 01       	movw	r20, r2
    1a54:	0e 94 cc 0d 	call	0x1b98	; 0x1b98 <__ultoa_invert>
    1a58:	f8 2e       	mov	r15, r24
    1a5a:	f2 18       	sub	r15, r2
    1a5c:	8f e7       	ldi	r24, 0x7F	; 127
    1a5e:	d8 2e       	mov	r13, r24
    1a60:	d1 22       	and	r13, r17
    1a62:	d6 fe       	sbrs	r13, 6
    1a64:	0b c0       	rjmp	.+22     	; 0x1a7c <vfprintf+0x2ce>
    1a66:	5e ef       	ldi	r21, 0xFE	; 254
    1a68:	d5 22       	and	r13, r21
    1a6a:	f9 14       	cp	r15, r9
    1a6c:	38 f4       	brcc	.+14     	; 0x1a7c <vfprintf+0x2ce>
    1a6e:	d4 fe       	sbrs	r13, 4
    1a70:	07 c0       	rjmp	.+14     	; 0x1a80 <vfprintf+0x2d2>
    1a72:	d2 fc       	sbrc	r13, 2
    1a74:	05 c0       	rjmp	.+10     	; 0x1a80 <vfprintf+0x2d2>
    1a76:	8f ee       	ldi	r24, 0xEF	; 239
    1a78:	d8 22       	and	r13, r24
    1a7a:	02 c0       	rjmp	.+4      	; 0x1a80 <vfprintf+0x2d2>
    1a7c:	1f 2d       	mov	r17, r15
    1a7e:	01 c0       	rjmp	.+2      	; 0x1a82 <vfprintf+0x2d4>
    1a80:	19 2d       	mov	r17, r9
    1a82:	d4 fe       	sbrs	r13, 4
    1a84:	0d c0       	rjmp	.+26     	; 0x1aa0 <vfprintf+0x2f2>
    1a86:	fe 01       	movw	r30, r28
    1a88:	ef 0d       	add	r30, r15
    1a8a:	f1 1d       	adc	r31, r1
    1a8c:	80 81       	ld	r24, Z
    1a8e:	80 33       	cpi	r24, 0x30	; 48
    1a90:	19 f4       	brne	.+6      	; 0x1a98 <vfprintf+0x2ea>
    1a92:	99 ee       	ldi	r25, 0xE9	; 233
    1a94:	d9 22       	and	r13, r25
    1a96:	08 c0       	rjmp	.+16     	; 0x1aa8 <vfprintf+0x2fa>
    1a98:	1f 5f       	subi	r17, 0xFF	; 255
    1a9a:	d2 fe       	sbrs	r13, 2
    1a9c:	05 c0       	rjmp	.+10     	; 0x1aa8 <vfprintf+0x2fa>
    1a9e:	03 c0       	rjmp	.+6      	; 0x1aa6 <vfprintf+0x2f8>
    1aa0:	8d 2d       	mov	r24, r13
    1aa2:	86 78       	andi	r24, 0x86	; 134
    1aa4:	09 f0       	breq	.+2      	; 0x1aa8 <vfprintf+0x2fa>
    1aa6:	1f 5f       	subi	r17, 0xFF	; 255
    1aa8:	0d 2d       	mov	r16, r13
    1aaa:	d3 fc       	sbrc	r13, 3
    1aac:	14 c0       	rjmp	.+40     	; 0x1ad6 <vfprintf+0x328>
    1aae:	d0 fe       	sbrs	r13, 0
    1ab0:	0f c0       	rjmp	.+30     	; 0x1ad0 <vfprintf+0x322>
    1ab2:	1c 15       	cp	r17, r12
    1ab4:	10 f0       	brcs	.+4      	; 0x1aba <vfprintf+0x30c>
    1ab6:	9f 2c       	mov	r9, r15
    1ab8:	0b c0       	rjmp	.+22     	; 0x1ad0 <vfprintf+0x322>
    1aba:	9f 2c       	mov	r9, r15
    1abc:	9c 0c       	add	r9, r12
    1abe:	91 1a       	sub	r9, r17
    1ac0:	1c 2d       	mov	r17, r12
    1ac2:	06 c0       	rjmp	.+12     	; 0x1ad0 <vfprintf+0x322>
    1ac4:	b3 01       	movw	r22, r6
    1ac6:	80 e2       	ldi	r24, 0x20	; 32
    1ac8:	90 e0       	ldi	r25, 0x00	; 0
    1aca:	0e 94 85 0b 	call	0x170a	; 0x170a <fputc>
    1ace:	1f 5f       	subi	r17, 0xFF	; 255
    1ad0:	1c 15       	cp	r17, r12
    1ad2:	c0 f3       	brcs	.-16     	; 0x1ac4 <vfprintf+0x316>
    1ad4:	04 c0       	rjmp	.+8      	; 0x1ade <vfprintf+0x330>
    1ad6:	1c 15       	cp	r17, r12
    1ad8:	10 f4       	brcc	.+4      	; 0x1ade <vfprintf+0x330>
    1ada:	c1 1a       	sub	r12, r17
    1adc:	01 c0       	rjmp	.+2      	; 0x1ae0 <vfprintf+0x332>
    1ade:	cc 24       	eor	r12, r12
    1ae0:	04 ff       	sbrs	r16, 4
    1ae2:	10 c0       	rjmp	.+32     	; 0x1b04 <vfprintf+0x356>
    1ae4:	b3 01       	movw	r22, r6
    1ae6:	80 e3       	ldi	r24, 0x30	; 48
    1ae8:	90 e0       	ldi	r25, 0x00	; 0
    1aea:	0e 94 85 0b 	call	0x170a	; 0x170a <fputc>
    1aee:	02 ff       	sbrs	r16, 2
    1af0:	1e c0       	rjmp	.+60     	; 0x1b2e <vfprintf+0x380>
    1af2:	01 fd       	sbrc	r16, 1
    1af4:	03 c0       	rjmp	.+6      	; 0x1afc <vfprintf+0x34e>
    1af6:	88 e7       	ldi	r24, 0x78	; 120
    1af8:	90 e0       	ldi	r25, 0x00	; 0
    1afa:	02 c0       	rjmp	.+4      	; 0x1b00 <vfprintf+0x352>
    1afc:	88 e5       	ldi	r24, 0x58	; 88
    1afe:	90 e0       	ldi	r25, 0x00	; 0
    1b00:	b3 01       	movw	r22, r6
    1b02:	0c c0       	rjmp	.+24     	; 0x1b1c <vfprintf+0x36e>
    1b04:	80 2f       	mov	r24, r16
    1b06:	86 78       	andi	r24, 0x86	; 134
    1b08:	91 f0       	breq	.+36     	; 0x1b2e <vfprintf+0x380>
    1b0a:	01 ff       	sbrs	r16, 1
    1b0c:	02 c0       	rjmp	.+4      	; 0x1b12 <vfprintf+0x364>
    1b0e:	8b e2       	ldi	r24, 0x2B	; 43
    1b10:	01 c0       	rjmp	.+2      	; 0x1b14 <vfprintf+0x366>
    1b12:	80 e2       	ldi	r24, 0x20	; 32
    1b14:	d7 fc       	sbrc	r13, 7
    1b16:	8d e2       	ldi	r24, 0x2D	; 45
    1b18:	b3 01       	movw	r22, r6
    1b1a:	90 e0       	ldi	r25, 0x00	; 0
    1b1c:	0e 94 85 0b 	call	0x170a	; 0x170a <fputc>
    1b20:	06 c0       	rjmp	.+12     	; 0x1b2e <vfprintf+0x380>
    1b22:	b3 01       	movw	r22, r6
    1b24:	80 e3       	ldi	r24, 0x30	; 48
    1b26:	90 e0       	ldi	r25, 0x00	; 0
    1b28:	0e 94 85 0b 	call	0x170a	; 0x170a <fputc>
    1b2c:	9a 94       	dec	r9
    1b2e:	f9 14       	cp	r15, r9
    1b30:	c0 f3       	brcs	.-16     	; 0x1b22 <vfprintf+0x374>
    1b32:	fa 94       	dec	r15
    1b34:	f1 01       	movw	r30, r2
    1b36:	ef 0d       	add	r30, r15
    1b38:	f1 1d       	adc	r31, r1
    1b3a:	b3 01       	movw	r22, r6
    1b3c:	80 81       	ld	r24, Z
    1b3e:	90 e0       	ldi	r25, 0x00	; 0
    1b40:	0e 94 85 0b 	call	0x170a	; 0x170a <fputc>
    1b44:	ff 20       	and	r15, r15
    1b46:	a9 f7       	brne	.-22     	; 0x1b32 <vfprintf+0x384>
    1b48:	06 c0       	rjmp	.+12     	; 0x1b56 <vfprintf+0x3a8>
    1b4a:	b3 01       	movw	r22, r6
    1b4c:	80 e2       	ldi	r24, 0x20	; 32
    1b4e:	90 e0       	ldi	r25, 0x00	; 0
    1b50:	0e 94 85 0b 	call	0x170a	; 0x170a <fputc>
    1b54:	ca 94       	dec	r12
    1b56:	cc 20       	and	r12, r12
    1b58:	c1 f7       	brne	.-16     	; 0x1b4a <vfprintf+0x39c>
    1b5a:	41 ce       	rjmp	.-894    	; 0x17de <vfprintf+0x30>
    1b5c:	f3 01       	movw	r30, r6
    1b5e:	66 81       	ldd	r22, Z+6	; 0x06
    1b60:	77 81       	ldd	r23, Z+7	; 0x07
    1b62:	cb 01       	movw	r24, r22
    1b64:	2b 96       	adiw	r28, 0x0b	; 11
    1b66:	e2 e1       	ldi	r30, 0x12	; 18
    1b68:	0c 94 6d 0e 	jmp	0x1cda	; 0x1cda <__epilogue_restores__>

00001b6c <strnlen_P>:
    1b6c:	fc 01       	movw	r30, r24
    1b6e:	05 90       	lpm	r0, Z+
    1b70:	61 50       	subi	r22, 0x01	; 1
    1b72:	70 40       	sbci	r23, 0x00	; 0
    1b74:	01 10       	cpse	r0, r1
    1b76:	d8 f7       	brcc	.-10     	; 0x1b6e <strnlen_P+0x2>
    1b78:	80 95       	com	r24
    1b7a:	90 95       	com	r25
    1b7c:	8e 0f       	add	r24, r30
    1b7e:	9f 1f       	adc	r25, r31
    1b80:	08 95       	ret

00001b82 <strnlen>:
    1b82:	fc 01       	movw	r30, r24
    1b84:	61 50       	subi	r22, 0x01	; 1
    1b86:	70 40       	sbci	r23, 0x00	; 0
    1b88:	01 90       	ld	r0, Z+
    1b8a:	01 10       	cpse	r0, r1
    1b8c:	d8 f7       	brcc	.-10     	; 0x1b84 <strnlen+0x2>
    1b8e:	80 95       	com	r24
    1b90:	90 95       	com	r25
    1b92:	8e 0f       	add	r24, r30
    1b94:	9f 1f       	adc	r25, r31
    1b96:	08 95       	ret

00001b98 <__ultoa_invert>:
    1b98:	fa 01       	movw	r30, r20
    1b9a:	aa 27       	eor	r26, r26
    1b9c:	28 30       	cpi	r18, 0x08	; 8
    1b9e:	51 f1       	breq	.+84     	; 0x1bf4 <__ultoa_invert+0x5c>
    1ba0:	20 31       	cpi	r18, 0x10	; 16
    1ba2:	81 f1       	breq	.+96     	; 0x1c04 <__ultoa_invert+0x6c>
    1ba4:	e8 94       	clt
    1ba6:	6f 93       	push	r22
    1ba8:	6e 7f       	andi	r22, 0xFE	; 254
    1baa:	6e 5f       	subi	r22, 0xFE	; 254
    1bac:	7f 4f       	sbci	r23, 0xFF	; 255
    1bae:	8f 4f       	sbci	r24, 0xFF	; 255
    1bb0:	9f 4f       	sbci	r25, 0xFF	; 255
    1bb2:	af 4f       	sbci	r26, 0xFF	; 255
    1bb4:	b1 e0       	ldi	r27, 0x01	; 1
    1bb6:	3e d0       	rcall	.+124    	; 0x1c34 <__ultoa_invert+0x9c>
    1bb8:	b4 e0       	ldi	r27, 0x04	; 4
    1bba:	3c d0       	rcall	.+120    	; 0x1c34 <__ultoa_invert+0x9c>
    1bbc:	67 0f       	add	r22, r23
    1bbe:	78 1f       	adc	r23, r24
    1bc0:	89 1f       	adc	r24, r25
    1bc2:	9a 1f       	adc	r25, r26
    1bc4:	a1 1d       	adc	r26, r1
    1bc6:	68 0f       	add	r22, r24
    1bc8:	79 1f       	adc	r23, r25
    1bca:	8a 1f       	adc	r24, r26
    1bcc:	91 1d       	adc	r25, r1
    1bce:	a1 1d       	adc	r26, r1
    1bd0:	6a 0f       	add	r22, r26
    1bd2:	71 1d       	adc	r23, r1
    1bd4:	81 1d       	adc	r24, r1
    1bd6:	91 1d       	adc	r25, r1
    1bd8:	a1 1d       	adc	r26, r1
    1bda:	20 d0       	rcall	.+64     	; 0x1c1c <__ultoa_invert+0x84>
    1bdc:	09 f4       	brne	.+2      	; 0x1be0 <__ultoa_invert+0x48>
    1bde:	68 94       	set
    1be0:	3f 91       	pop	r19
    1be2:	2a e0       	ldi	r18, 0x0A	; 10
    1be4:	26 9f       	mul	r18, r22
    1be6:	11 24       	eor	r1, r1
    1be8:	30 19       	sub	r19, r0
    1bea:	30 5d       	subi	r19, 0xD0	; 208
    1bec:	31 93       	st	Z+, r19
    1bee:	de f6       	brtc	.-74     	; 0x1ba6 <__ultoa_invert+0xe>
    1bf0:	cf 01       	movw	r24, r30
    1bf2:	08 95       	ret
    1bf4:	46 2f       	mov	r20, r22
    1bf6:	47 70       	andi	r20, 0x07	; 7
    1bf8:	40 5d       	subi	r20, 0xD0	; 208
    1bfa:	41 93       	st	Z+, r20
    1bfc:	b3 e0       	ldi	r27, 0x03	; 3
    1bfe:	0f d0       	rcall	.+30     	; 0x1c1e <__ultoa_invert+0x86>
    1c00:	c9 f7       	brne	.-14     	; 0x1bf4 <__ultoa_invert+0x5c>
    1c02:	f6 cf       	rjmp	.-20     	; 0x1bf0 <__ultoa_invert+0x58>
    1c04:	46 2f       	mov	r20, r22
    1c06:	4f 70       	andi	r20, 0x0F	; 15
    1c08:	40 5d       	subi	r20, 0xD0	; 208
    1c0a:	4a 33       	cpi	r20, 0x3A	; 58
    1c0c:	18 f0       	brcs	.+6      	; 0x1c14 <__ultoa_invert+0x7c>
    1c0e:	49 5d       	subi	r20, 0xD9	; 217
    1c10:	31 fd       	sbrc	r19, 1
    1c12:	40 52       	subi	r20, 0x20	; 32
    1c14:	41 93       	st	Z+, r20
    1c16:	02 d0       	rcall	.+4      	; 0x1c1c <__ultoa_invert+0x84>
    1c18:	a9 f7       	brne	.-22     	; 0x1c04 <__ultoa_invert+0x6c>
    1c1a:	ea cf       	rjmp	.-44     	; 0x1bf0 <__ultoa_invert+0x58>
    1c1c:	b4 e0       	ldi	r27, 0x04	; 4
    1c1e:	a6 95       	lsr	r26
    1c20:	97 95       	ror	r25
    1c22:	87 95       	ror	r24
    1c24:	77 95       	ror	r23
    1c26:	67 95       	ror	r22
    1c28:	ba 95       	dec	r27
    1c2a:	c9 f7       	brne	.-14     	; 0x1c1e <__ultoa_invert+0x86>
    1c2c:	00 97       	sbiw	r24, 0x00	; 0
    1c2e:	61 05       	cpc	r22, r1
    1c30:	71 05       	cpc	r23, r1
    1c32:	08 95       	ret
    1c34:	9b 01       	movw	r18, r22
    1c36:	ac 01       	movw	r20, r24
    1c38:	0a 2e       	mov	r0, r26
    1c3a:	06 94       	lsr	r0
    1c3c:	57 95       	ror	r21
    1c3e:	47 95       	ror	r20
    1c40:	37 95       	ror	r19
    1c42:	27 95       	ror	r18
    1c44:	ba 95       	dec	r27
    1c46:	c9 f7       	brne	.-14     	; 0x1c3a <__ultoa_invert+0xa2>
    1c48:	62 0f       	add	r22, r18
    1c4a:	73 1f       	adc	r23, r19
    1c4c:	84 1f       	adc	r24, r20
    1c4e:	95 1f       	adc	r25, r21
    1c50:	a0 1d       	adc	r26, r0
    1c52:	08 95       	ret

00001c54 <__divmodhi4>:
    1c54:	97 fb       	bst	r25, 7
    1c56:	09 2e       	mov	r0, r25
    1c58:	07 26       	eor	r0, r23
    1c5a:	0a d0       	rcall	.+20     	; 0x1c70 <__divmodhi4_neg1>
    1c5c:	77 fd       	sbrc	r23, 7
    1c5e:	04 d0       	rcall	.+8      	; 0x1c68 <__divmodhi4_neg2>
    1c60:	0c d0       	rcall	.+24     	; 0x1c7a <__udivmodhi4>
    1c62:	06 d0       	rcall	.+12     	; 0x1c70 <__divmodhi4_neg1>
    1c64:	00 20       	and	r0, r0
    1c66:	1a f4       	brpl	.+6      	; 0x1c6e <__divmodhi4_exit>

00001c68 <__divmodhi4_neg2>:
    1c68:	70 95       	com	r23
    1c6a:	61 95       	neg	r22
    1c6c:	7f 4f       	sbci	r23, 0xFF	; 255

00001c6e <__divmodhi4_exit>:
    1c6e:	08 95       	ret

00001c70 <__divmodhi4_neg1>:
    1c70:	f6 f7       	brtc	.-4      	; 0x1c6e <__divmodhi4_exit>
    1c72:	90 95       	com	r25
    1c74:	81 95       	neg	r24
    1c76:	9f 4f       	sbci	r25, 0xFF	; 255
    1c78:	08 95       	ret

00001c7a <__udivmodhi4>:
    1c7a:	aa 1b       	sub	r26, r26
    1c7c:	bb 1b       	sub	r27, r27
    1c7e:	51 e1       	ldi	r21, 0x11	; 17
    1c80:	07 c0       	rjmp	.+14     	; 0x1c90 <__udivmodhi4_ep>

00001c82 <__udivmodhi4_loop>:
    1c82:	aa 1f       	adc	r26, r26
    1c84:	bb 1f       	adc	r27, r27
    1c86:	a6 17       	cp	r26, r22
    1c88:	b7 07       	cpc	r27, r23
    1c8a:	10 f0       	brcs	.+4      	; 0x1c90 <__udivmodhi4_ep>
    1c8c:	a6 1b       	sub	r26, r22
    1c8e:	b7 0b       	sbc	r27, r23

00001c90 <__udivmodhi4_ep>:
    1c90:	88 1f       	adc	r24, r24
    1c92:	99 1f       	adc	r25, r25
    1c94:	5a 95       	dec	r21
    1c96:	a9 f7       	brne	.-22     	; 0x1c82 <__udivmodhi4_loop>
    1c98:	80 95       	com	r24
    1c9a:	90 95       	com	r25
    1c9c:	bc 01       	movw	r22, r24
    1c9e:	cd 01       	movw	r24, r26
    1ca0:	08 95       	ret

00001ca2 <__prologue_saves__>:
    1ca2:	2f 92       	push	r2
    1ca4:	3f 92       	push	r3
    1ca6:	4f 92       	push	r4
    1ca8:	5f 92       	push	r5
    1caa:	6f 92       	push	r6
    1cac:	7f 92       	push	r7
    1cae:	8f 92       	push	r8
    1cb0:	9f 92       	push	r9
    1cb2:	af 92       	push	r10
    1cb4:	bf 92       	push	r11
    1cb6:	cf 92       	push	r12
    1cb8:	df 92       	push	r13
    1cba:	ef 92       	push	r14
    1cbc:	ff 92       	push	r15
    1cbe:	0f 93       	push	r16
    1cc0:	1f 93       	push	r17
    1cc2:	cf 93       	push	r28
    1cc4:	df 93       	push	r29
    1cc6:	cd b7       	in	r28, 0x3d	; 61
    1cc8:	de b7       	in	r29, 0x3e	; 62
    1cca:	ca 1b       	sub	r28, r26
    1ccc:	db 0b       	sbc	r29, r27
    1cce:	0f b6       	in	r0, 0x3f	; 63
    1cd0:	f8 94       	cli
    1cd2:	de bf       	out	0x3e, r29	; 62
    1cd4:	0f be       	out	0x3f, r0	; 63
    1cd6:	cd bf       	out	0x3d, r28	; 61
    1cd8:	09 94       	ijmp

00001cda <__epilogue_restores__>:
    1cda:	2a 88       	ldd	r2, Y+18	; 0x12
    1cdc:	39 88       	ldd	r3, Y+17	; 0x11
    1cde:	48 88       	ldd	r4, Y+16	; 0x10
    1ce0:	5f 84       	ldd	r5, Y+15	; 0x0f
    1ce2:	6e 84       	ldd	r6, Y+14	; 0x0e
    1ce4:	7d 84       	ldd	r7, Y+13	; 0x0d
    1ce6:	8c 84       	ldd	r8, Y+12	; 0x0c
    1ce8:	9b 84       	ldd	r9, Y+11	; 0x0b
    1cea:	aa 84       	ldd	r10, Y+10	; 0x0a
    1cec:	b9 84       	ldd	r11, Y+9	; 0x09
    1cee:	c8 84       	ldd	r12, Y+8	; 0x08
    1cf0:	df 80       	ldd	r13, Y+7	; 0x07
    1cf2:	ee 80       	ldd	r14, Y+6	; 0x06
    1cf4:	fd 80       	ldd	r15, Y+5	; 0x05
    1cf6:	0c 81       	ldd	r16, Y+4	; 0x04
    1cf8:	1b 81       	ldd	r17, Y+3	; 0x03
    1cfa:	aa 81       	ldd	r26, Y+2	; 0x02
    1cfc:	b9 81       	ldd	r27, Y+1	; 0x01
    1cfe:	ce 0f       	add	r28, r30
    1d00:	d1 1d       	adc	r29, r1
    1d02:	0f b6       	in	r0, 0x3f	; 63
    1d04:	f8 94       	cli
    1d06:	de bf       	out	0x3e, r29	; 62
    1d08:	0f be       	out	0x3f, r0	; 63
    1d0a:	cd bf       	out	0x3d, r28	; 61
    1d0c:	ed 01       	movw	r28, r26
    1d0e:	08 95       	ret

00001d10 <_exit>:
    1d10:	f8 94       	cli

00001d12 <__stop_program>:
    1d12:	ff cf       	rjmp	.-2      	; 0x1d12 <__stop_program>
