
*** Running vivado
    with args -log Shift_Divider.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Shift_Divider.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Shift_Divider.tcl -notrace
Command: synth_design -top Shift_Divider -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9304
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Shift_Divider' [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_Divider.v:5]
INFO: [Synth 8-6157] synthesizing module 'Shift_1' [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'MUX_2x1' [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/MUX_2x1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2x1' (1#1) [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/MUX_2x1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Shift_1' (2#1) [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_1.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'data' does not match port width (16) of module 'Shift_1' [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_Divider.v:16]
INFO: [Synth 8-6157] synthesizing module 'Shift_2' [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Shift_2' (3#1) [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_2.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'data' does not match port width (16) of module 'Shift_2' [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_Divider.v:22]
INFO: [Synth 8-6157] synthesizing module 'Shift_4' [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_4.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Shift_4' (4#1) [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_4.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'data' does not match port width (16) of module 'Shift_4' [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_Divider.v:28]
INFO: [Synth 8-6157] synthesizing module 'Shift_8' [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_8.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Shift_8' (5#1) [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_8.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'data' does not match port width (16) of module 'Shift_8' [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_Divider.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Shift_Divider' (6#1) [D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.srcs/sources_1/new/Shift_Divider.v:5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   16 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     4|
|2     |LUT5 |    11|
|3     |LUT6 |    18|
|4     |IBUF |    20|
|5     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    69|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.875 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.875 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.875 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1111.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1160.316 ; gain = 48.441
INFO: [Common 17-1381] The checkpoint 'D:/Mtech/Vivado/Binary Weighted Shift Register/Binary Weighted Shift Register.runs/synth_1/Shift_Divider.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Shift_Divider_utilization_synth.rpt -pb Shift_Divider_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 29 00:17:23 2025...
