<stg><name>AlignStatic_Pipeline_4</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p_n = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_n"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i9 0, i9 %p_n

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.i:0 %p_n_1 = load i9 %p_n

]]></Node>
<StgValue><ssdm name="p_n_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:2 %icmp_ln212 = icmp_eq  i9 %p_n_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:3 %p_n_2 = add i9 %p_n_1, i9 1

]]></Node>
<StgValue><ssdm name="p_n_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln212 = br i1 %icmp_ln212, void %for.inc.i.split, void %_ZSt4swapIN3hls6vectorI8ap_fixedILi16ELi11EL9ap_q_mode5EL9ap_o_mode3ELi0EELm3EEELm256EENSt9enable_ifIXsr14__is_swappableIT_EE5valueEvE4typeERAT0__S8_SC_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split:0 %p_n_cast = zext i9 %p_n_1

]]></Node>
<StgValue><ssdm name="p_n_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:2 %init_row_score_addr = getelementptr i48 %init_row_score, i64 0, i64 %p_n_cast

]]></Node>
<StgValue><ssdm name="init_row_score_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="48" op_0_bw="8">
<![CDATA[
for.inc.i.split:3 %init_row_score_load = load i8 %init_row_score_addr

]]></Node>
<StgValue><ssdm name="init_row_score_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:7 %preserved_row_buffer_addr = getelementptr i16 %preserved_row_buffer, i64 0, i64 %p_n_cast

]]></Node>
<StgValue><ssdm name="preserved_row_buffer_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="8">
<![CDATA[
for.inc.i.split:8 %preserved_row_buffer_load = load i8 %preserved_row_buffer_addr

]]></Node>
<StgValue><ssdm name="preserved_row_buffer_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:9 %preserved_row_buffer_3_addr = getelementptr i16 %preserved_row_buffer_3, i64 0, i64 %p_n_cast

]]></Node>
<StgValue><ssdm name="preserved_row_buffer_3_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="8">
<![CDATA[
for.inc.i.split:10 %preserved_row_buffer_3_load = load i8 %preserved_row_buffer_3_addr

]]></Node>
<StgValue><ssdm name="preserved_row_buffer_3_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:11 %preserved_row_buffer_4_addr = getelementptr i16 %preserved_row_buffer_4, i64 0, i64 %p_n_cast

]]></Node>
<StgValue><ssdm name="preserved_row_buffer_4_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="8">
<![CDATA[
for.inc.i.split:12 %preserved_row_buffer_4_load = load i8 %preserved_row_buffer_4_addr

]]></Node>
<StgValue><ssdm name="preserved_row_buffer_4_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:18 %store_ln212 = store i9 %p_n_2, i9 %p_n

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
_ZSt4swapIN3hls6vectorI8ap_fixedILi16ELi11EL9ap_q_mode5EL9ap_o_mode3ELi0EELm3EEELm256EENSt9enable_ifIXsr14__is_swappableIT_EE5valueEvE4typeERAT0__S8_SC_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:1 %speclooptripcount_ln212 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln212"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="48" op_0_bw="8">
<![CDATA[
for.inc.i.split:3 %init_row_score_load = load i8 %init_row_score_addr

]]></Node>
<StgValue><ssdm name="init_row_score_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="48">
<![CDATA[
for.inc.i.split:4 %trunc_ln193 = trunc i48 %init_row_score_load

]]></Node>
<StgValue><ssdm name="trunc_ln193"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:5 %trunc_ln193_1 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_row_score_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln193_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:6 %trunc_ln193_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_row_score_load, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln193_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="8">
<![CDATA[
for.inc.i.split:8 %preserved_row_buffer_load = load i8 %preserved_row_buffer_addr

]]></Node>
<StgValue><ssdm name="preserved_row_buffer_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="8">
<![CDATA[
for.inc.i.split:10 %preserved_row_buffer_3_load = load i8 %preserved_row_buffer_3_addr

]]></Node>
<StgValue><ssdm name="preserved_row_buffer_3_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="8">
<![CDATA[
for.inc.i.split:12 %preserved_row_buffer_4_load = load i8 %preserved_row_buffer_4_addr

]]></Node>
<StgValue><ssdm name="preserved_row_buffer_4_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
for.inc.i.split:13 %or_ln194_1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %preserved_row_buffer_4_load, i16 %preserved_row_buffer_3_load, i16 %preserved_row_buffer_load

]]></Node>
<StgValue><ssdm name="or_ln194_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="48" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i.split:14 %store_ln194 = store i48 %or_ln194_1, i8 %init_row_score_addr

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i.split:15 %store_ln195 = store i16 %trunc_ln193, i8 %preserved_row_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i.split:16 %store_ln195 = store i16 %trunc_ln193_1, i8 %preserved_row_buffer_3_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i.split:17 %store_ln195 = store i16 %trunc_ln193_2, i8 %preserved_row_buffer_4_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:19 %br_ln212 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
