|Mem_dados
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
data[1] => ram.data_a[1].DATAIN
data[1] => ram.DATAIN1
data[2] => ram.data_a[2].DATAIN
data[2] => ram.DATAIN2
data[3] => ram.data_a[3].DATAIN
data[3] => ram.DATAIN3
data[4] => ram.data_a[4].DATAIN
data[4] => ram.DATAIN4
data[5] => ram.data_a[5].DATAIN
data[5] => ram.DATAIN5
data[6] => ram.data_a[6].DATAIN
data[6] => ram.DATAIN6
data[7] => ram.data_a[7].DATAIN
data[7] => ram.DATAIN7
data[8] => ram.data_a[8].DATAIN
data[8] => ram.DATAIN8
data[9] => ram.data_a[9].DATAIN
data[9] => ram.DATAIN9
data[10] => ram.data_a[10].DATAIN
data[10] => ram.DATAIN10
data[11] => ram.data_a[11].DATAIN
data[11] => ram.DATAIN11
data[12] => ram.data_a[12].DATAIN
data[12] => ram.DATAIN12
data[13] => ram.data_a[13].DATAIN
data[13] => ram.DATAIN13
data[14] => ram.data_a[14].DATAIN
data[14] => ram.DATAIN14
data[15] => ram.data_a[15].DATAIN
data[15] => ram.DATAIN15
data[16] => ram.data_a[16].DATAIN
data[16] => ram.DATAIN16
data[17] => ram.data_a[17].DATAIN
data[17] => ram.DATAIN17
data[18] => ram.data_a[18].DATAIN
data[18] => ram.DATAIN18
data[19] => ram.data_a[19].DATAIN
data[19] => ram.DATAIN19
data[20] => ram.data_a[20].DATAIN
data[20] => ram.DATAIN20
data[21] => ram.data_a[21].DATAIN
data[21] => ram.DATAIN21
data[22] => ram.data_a[22].DATAIN
data[22] => ram.DATAIN22
data[23] => ram.data_a[23].DATAIN
data[23] => ram.DATAIN23
data[24] => ram.data_a[24].DATAIN
data[24] => ram.DATAIN24
data[25] => ram.data_a[25].DATAIN
data[25] => ram.DATAIN25
data[26] => ram.data_a[26].DATAIN
data[26] => ram.DATAIN26
data[27] => ram.data_a[27].DATAIN
data[27] => ram.DATAIN27
data[28] => ram.data_a[28].DATAIN
data[28] => ram.DATAIN28
data[29] => ram.data_a[29].DATAIN
data[29] => ram.DATAIN29
data[30] => ram.data_a[30].DATAIN
data[30] => ram.DATAIN30
data[31] => ram.data_a[31].DATAIN
data[31] => ram.DATAIN31
read_addr[0] => ram.RADDR
read_addr[1] => ram.RADDR1
read_addr[2] => ram.RADDR2
read_addr[3] => ram.RADDR3
read_addr[4] => ram.RADDR4
read_addr[5] => ~NO_FANOUT~
read_addr[6] => ~NO_FANOUT~
read_addr[7] => ~NO_FANOUT~
read_addr[8] => ~NO_FANOUT~
read_addr[9] => ~NO_FANOUT~
read_addr[10] => ~NO_FANOUT~
read_addr[11] => ~NO_FANOUT~
read_addr[12] => ~NO_FANOUT~
read_addr[13] => ~NO_FANOUT~
read_addr[14] => ~NO_FANOUT~
read_addr[15] => ~NO_FANOUT~
read_addr[16] => ~NO_FANOUT~
read_addr[17] => ~NO_FANOUT~
read_addr[18] => ~NO_FANOUT~
read_addr[19] => ~NO_FANOUT~
read_addr[20] => ~NO_FANOUT~
read_addr[21] => ~NO_FANOUT~
read_addr[22] => ~NO_FANOUT~
read_addr[23] => ~NO_FANOUT~
read_addr[24] => ~NO_FANOUT~
read_addr[25] => ~NO_FANOUT~
read_addr[26] => ~NO_FANOUT~
read_addr[27] => ~NO_FANOUT~
read_addr[28] => ~NO_FANOUT~
read_addr[29] => ~NO_FANOUT~
read_addr[30] => ~NO_FANOUT~
read_addr[31] => ~NO_FANOUT~
write_addr[0] => ram.waddr_a[0].DATAIN
write_addr[0] => ram.WADDR
write_addr[1] => ram.waddr_a[1].DATAIN
write_addr[1] => ram.WADDR1
write_addr[2] => ram.waddr_a[2].DATAIN
write_addr[2] => ram.WADDR2
write_addr[3] => ram.waddr_a[3].DATAIN
write_addr[3] => ram.WADDR3
write_addr[4] => ram.waddr_a[4].DATAIN
write_addr[4] => ram.WADDR4
write_addr[5] => ~NO_FANOUT~
write_addr[6] => ~NO_FANOUT~
write_addr[7] => ~NO_FANOUT~
write_addr[8] => ~NO_FANOUT~
write_addr[9] => ~NO_FANOUT~
write_addr[10] => ~NO_FANOUT~
write_addr[11] => ~NO_FANOUT~
write_addr[12] => ~NO_FANOUT~
write_addr[13] => ~NO_FANOUT~
write_addr[14] => ~NO_FANOUT~
write_addr[15] => ~NO_FANOUT~
write_addr[16] => ~NO_FANOUT~
write_addr[17] => ~NO_FANOUT~
write_addr[18] => ~NO_FANOUT~
write_addr[19] => ~NO_FANOUT~
write_addr[20] => ~NO_FANOUT~
write_addr[21] => ~NO_FANOUT~
write_addr[22] => ~NO_FANOUT~
write_addr[23] => ~NO_FANOUT~
write_addr[24] => ~NO_FANOUT~
write_addr[25] => ~NO_FANOUT~
write_addr[26] => ~NO_FANOUT~
write_addr[27] => ~NO_FANOUT~
write_addr[28] => ~NO_FANOUT~
write_addr[29] => ~NO_FANOUT~
write_addr[30] => ~NO_FANOUT~
write_addr[31] => ~NO_FANOUT~
we => ram.we_a.DATAIN
we => ram.WE
read_clock => q[0]~reg0.CLK
read_clock => q[1]~reg0.CLK
read_clock => q[2]~reg0.CLK
read_clock => q[3]~reg0.CLK
read_clock => q[4]~reg0.CLK
read_clock => q[5]~reg0.CLK
read_clock => q[6]~reg0.CLK
read_clock => q[7]~reg0.CLK
read_clock => q[8]~reg0.CLK
read_clock => q[9]~reg0.CLK
read_clock => q[10]~reg0.CLK
read_clock => q[11]~reg0.CLK
read_clock => q[12]~reg0.CLK
read_clock => q[13]~reg0.CLK
read_clock => q[14]~reg0.CLK
read_clock => q[15]~reg0.CLK
read_clock => q[16]~reg0.CLK
read_clock => q[17]~reg0.CLK
read_clock => q[18]~reg0.CLK
read_clock => q[19]~reg0.CLK
read_clock => q[20]~reg0.CLK
read_clock => q[21]~reg0.CLK
read_clock => q[22]~reg0.CLK
read_clock => q[23]~reg0.CLK
read_clock => q[24]~reg0.CLK
read_clock => q[25]~reg0.CLK
read_clock => q[26]~reg0.CLK
read_clock => q[27]~reg0.CLK
read_clock => q[28]~reg0.CLK
read_clock => q[29]~reg0.CLK
read_clock => q[30]~reg0.CLK
read_clock => q[31]~reg0.CLK
write_clock => ram.we_a.CLK
write_clock => ram.waddr_a[4].CLK
write_clock => ram.waddr_a[3].CLK
write_clock => ram.waddr_a[2].CLK
write_clock => ram.waddr_a[1].CLK
write_clock => ram.waddr_a[0].CLK
write_clock => ram.data_a[31].CLK
write_clock => ram.data_a[30].CLK
write_clock => ram.data_a[29].CLK
write_clock => ram.data_a[28].CLK
write_clock => ram.data_a[27].CLK
write_clock => ram.data_a[26].CLK
write_clock => ram.data_a[25].CLK
write_clock => ram.data_a[24].CLK
write_clock => ram.data_a[23].CLK
write_clock => ram.data_a[22].CLK
write_clock => ram.data_a[21].CLK
write_clock => ram.data_a[20].CLK
write_clock => ram.data_a[19].CLK
write_clock => ram.data_a[18].CLK
write_clock => ram.data_a[17].CLK
write_clock => ram.data_a[16].CLK
write_clock => ram.data_a[15].CLK
write_clock => ram.data_a[14].CLK
write_clock => ram.data_a[13].CLK
write_clock => ram.data_a[12].CLK
write_clock => ram.data_a[11].CLK
write_clock => ram.data_a[10].CLK
write_clock => ram.data_a[9].CLK
write_clock => ram.data_a[8].CLK
write_clock => ram.data_a[7].CLK
write_clock => ram.data_a[6].CLK
write_clock => ram.data_a[5].CLK
write_clock => ram.data_a[4].CLK
write_clock => ram.data_a[3].CLK
write_clock => ram.data_a[2].CLK
write_clock => ram.data_a[1].CLK
write_clock => ram.data_a[0].CLK
write_clock => ram.CLK0
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


