<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="DW_apb_ssi has the following features:"><meta name="keywords" content="rust, rustlang, rust-lang, xip_ssi"><title>rp2040_pac::xip_ssi - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"><a href="#">Module xip_ssi</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div></section></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../rp2040_pac/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="main-heading"><h1 class="fqn"><span class="in-band">Module <a href="../index.html">rp2040_pac</a>::<wbr><a class="mod" href="#">xip_ssi</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a class="srclink" href="../../src/rp2040_pac/xip_ssi.rs.html#1-173">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>DW_apb_ssi has the following features:</p>
<ul>
<li>APB interface – Allows for easy integration into a DesignWare Synthesizable Components for AMBA 2 implementation.</li>
<li>APB3 and APB4 protocol support.</li>
<li>Scalable APB data bus width – Supports APB data bus widths of 8, 16, and 32 bits.</li>
<li>Serial-master or serial-slave operation – Enables serial communication with serial-master or serial-slave peripheral devices.</li>
<li>Programmable Dual/Quad/Octal SPI support in Master Mode.</li>
<li>Dual Data Rate (DDR) and Read Data Strobe (RDS) Support - Enables the DW_apb_ssi master to perform operations with the device in DDR and RDS modes when working in Dual/Quad/Octal mode of operation.</li>
<li>Data Mask Support - Enables the DW_apb_ssi to selectively update the bytes in the device. This feature is applicable only in enhanced SPI modes.</li>
<li>eXecute-In-Place (XIP) support - Enables the DW_apb_ssi master to behave as a memory mapped I/O and fetches the data from the device based on the APB read request. This feature is applicable only in enhanced SPI modes.</li>
<li>DMA Controller Interface – Enables the DW_apb_ssi to interface to a DMA controller over the bus using a handshaking interface for transfer requests.</li>
<li>Independent masking of interrupts – Master collision, transmit FIFO overflow, transmit FIFO empty, receive FIFO full, receive FIFO underflow, and receive FIFO overflow interrupts can all be masked independently.</li>
<li>Multi-master contention detection – Informs the processor of multiple serial-master accesses on the serial bus.</li>
<li>Bypass of meta-stability flip-flops for synchronous clocks – When the APB clock (pclk) and the DW_apb_ssi serial clock (ssi_clk) are synchronous, meta-stable flip-flops are not used when transferring control signals across these clock domains.</li>
<li>Programmable delay on the sample time of the received serial data bit (rxd); enables programmable control of routing delays resulting in higher serial data-bit rates.</li>
<li>Programmable features:</li>
</ul>
<ul>
<li>Serial interface operation – Choice of Motorola SPI, Texas Instruments Synchronous Serial Protocol or National Semiconductor Microwire.</li>
<li>Clock bit-rate – Dynamic control of the serial bit rate of the data transfer; used in only serial-master mode of operation.</li>
<li>Data Item size (4 to 32 bits) – Item size of each data transfer under the control of the programmer.</li>
</ul>
<ul>
<li>Configured features:</li>
</ul>
<ul>
<li>FIFO depth – 16 words deep. The FIFO width is fixed at 32 bits.</li>
<li>1 slave select output.</li>
<li>Hardware slave-select – Dedicated hardware slave-select line.</li>
<li>Combined interrupt line - one combined interrupt line from the DW_apb_ssi to the interrupt controller.</li>
<li>Interrupt polarity – active high interrupt lines.</li>
<li>Serial clock polarity – low serial-clock polarity directly after reset.</li>
<li>Serial clock phase – capture on first edge of serial-clock directly after reset.</li>
</ul>
</div></details><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="mod" href="baudr/index.html" title="rp2040_pac::xip_ssi::baudr mod">baudr</a></div><div class="item-right docblock-short"><p>Baud rate</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ctrlr0/index.html" title="rp2040_pac::xip_ssi::ctrlr0 mod">ctrlr0</a></div><div class="item-right docblock-short"><p>Control register 0</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ctrlr1/index.html" title="rp2040_pac::xip_ssi::ctrlr1 mod">ctrlr1</a></div><div class="item-right docblock-short"><p>Master Control register 1</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="dmacr/index.html" title="rp2040_pac::xip_ssi::dmacr mod">dmacr</a></div><div class="item-right docblock-short"><p>DMA control</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="dmardlr/index.html" title="rp2040_pac::xip_ssi::dmardlr mod">dmardlr</a></div><div class="item-right docblock-short"><p>DMA RX data level</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="dmatdlr/index.html" title="rp2040_pac::xip_ssi::dmatdlr mod">dmatdlr</a></div><div class="item-right docblock-short"><p>DMA TX data level</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="dr0/index.html" title="rp2040_pac::xip_ssi::dr0 mod">dr0</a></div><div class="item-right docblock-short"><p>Data Register 0 (of 36)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="icr/index.html" title="rp2040_pac::xip_ssi::icr mod">icr</a></div><div class="item-right docblock-short"><p>Interrupt clear</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="idr/index.html" title="rp2040_pac::xip_ssi::idr mod">idr</a></div><div class="item-right docblock-short"><p>Identification register</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="imr/index.html" title="rp2040_pac::xip_ssi::imr mod">imr</a></div><div class="item-right docblock-short"><p>Interrupt mask</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="isr/index.html" title="rp2040_pac::xip_ssi::isr mod">isr</a></div><div class="item-right docblock-short"><p>Interrupt status</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="msticr/index.html" title="rp2040_pac::xip_ssi::msticr mod">msticr</a></div><div class="item-right docblock-short"><p>Multi-master interrupt clear</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="mwcr/index.html" title="rp2040_pac::xip_ssi::mwcr mod">mwcr</a></div><div class="item-right docblock-short"><p>Microwire Control</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="risr/index.html" title="rp2040_pac::xip_ssi::risr mod">risr</a></div><div class="item-right docblock-short"><p>Raw interrupt status</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="rx_sample_dly/index.html" title="rp2040_pac::xip_ssi::rx_sample_dly mod">rx_sample_dly</a></div><div class="item-right docblock-short"><p>RX sample delay</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="rxflr/index.html" title="rp2040_pac::xip_ssi::rxflr mod">rxflr</a></div><div class="item-right docblock-short"><p>RX FIFO level</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="rxftlr/index.html" title="rp2040_pac::xip_ssi::rxftlr mod">rxftlr</a></div><div class="item-right docblock-short"><p>RX FIFO threshold level</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="rxoicr/index.html" title="rp2040_pac::xip_ssi::rxoicr mod">rxoicr</a></div><div class="item-right docblock-short"><p>RX FIFO overflow interrupt clear</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="rxuicr/index.html" title="rp2040_pac::xip_ssi::rxuicr mod">rxuicr</a></div><div class="item-right docblock-short"><p>RX FIFO underflow interrupt clear</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ser/index.html" title="rp2040_pac::xip_ssi::ser mod">ser</a></div><div class="item-right docblock-short"><p>Slave enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="spi_ctrlr0/index.html" title="rp2040_pac::xip_ssi::spi_ctrlr0 mod">spi_ctrlr0</a></div><div class="item-right docblock-short"><p>SPI control</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="sr/index.html" title="rp2040_pac::xip_ssi::sr mod">sr</a></div><div class="item-right docblock-short"><p>Status register</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ssi_version_id/index.html" title="rp2040_pac::xip_ssi::ssi_version_id mod">ssi_version_id</a></div><div class="item-right docblock-short"><p>Version ID</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ssienr/index.html" title="rp2040_pac::xip_ssi::ssienr mod">ssienr</a></div><div class="item-right docblock-short"><p>SSI Enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="txd_drive_edge/index.html" title="rp2040_pac::xip_ssi::txd_drive_edge mod">txd_drive_edge</a></div><div class="item-right docblock-short"><p>TX drive edge</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="txflr/index.html" title="rp2040_pac::xip_ssi::txflr mod">txflr</a></div><div class="item-right docblock-short"><p>TX FIFO level</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="txftlr/index.html" title="rp2040_pac::xip_ssi::txftlr mod">txftlr</a></div><div class="item-right docblock-short"><p>TX FIFO threshold level</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="txoicr/index.html" title="rp2040_pac::xip_ssi::txoicr mod">txoicr</a></div><div class="item-right docblock-short"><p>TX FIFO overflow interrupt clear</p>
</div></div></div><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.RegisterBlock.html" title="rp2040_pac::xip_ssi::RegisterBlock struct">RegisterBlock</a></div><div class="item-right docblock-short"><p>Register block</p>
</div></div></div><h2 id="types" class="small-section-header"><a href="#types">Type Definitions</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="type" href="type.BAUDR.html" title="rp2040_pac::xip_ssi::BAUDR type">BAUDR</a></div><div class="item-right docblock-short"><p>BAUDR register accessor: an alias for <code>Reg&lt;BAUDR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CTRLR0.html" title="rp2040_pac::xip_ssi::CTRLR0 type">CTRLR0</a></div><div class="item-right docblock-short"><p>CTRLR0 register accessor: an alias for <code>Reg&lt;CTRLR0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CTRLR1.html" title="rp2040_pac::xip_ssi::CTRLR1 type">CTRLR1</a></div><div class="item-right docblock-short"><p>CTRLR1 register accessor: an alias for <code>Reg&lt;CTRLR1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DMACR.html" title="rp2040_pac::xip_ssi::DMACR type">DMACR</a></div><div class="item-right docblock-short"><p>DMACR register accessor: an alias for <code>Reg&lt;DMACR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DMARDLR.html" title="rp2040_pac::xip_ssi::DMARDLR type">DMARDLR</a></div><div class="item-right docblock-short"><p>DMARDLR register accessor: an alias for <code>Reg&lt;DMARDLR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DMATDLR.html" title="rp2040_pac::xip_ssi::DMATDLR type">DMATDLR</a></div><div class="item-right docblock-short"><p>DMATDLR register accessor: an alias for <code>Reg&lt;DMATDLR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DR0.html" title="rp2040_pac::xip_ssi::DR0 type">DR0</a></div><div class="item-right docblock-short"><p>DR0 register accessor: an alias for <code>Reg&lt;DR0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.ICR.html" title="rp2040_pac::xip_ssi::ICR type">ICR</a></div><div class="item-right docblock-short"><p>ICR register accessor: an alias for <code>Reg&lt;ICR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.IDR.html" title="rp2040_pac::xip_ssi::IDR type">IDR</a></div><div class="item-right docblock-short"><p>IDR register accessor: an alias for <code>Reg&lt;IDR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.IMR.html" title="rp2040_pac::xip_ssi::IMR type">IMR</a></div><div class="item-right docblock-short"><p>IMR register accessor: an alias for <code>Reg&lt;IMR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.ISR.html" title="rp2040_pac::xip_ssi::ISR type">ISR</a></div><div class="item-right docblock-short"><p>ISR register accessor: an alias for <code>Reg&lt;ISR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.MSTICR.html" title="rp2040_pac::xip_ssi::MSTICR type">MSTICR</a></div><div class="item-right docblock-short"><p>MSTICR register accessor: an alias for <code>Reg&lt;MSTICR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.MWCR.html" title="rp2040_pac::xip_ssi::MWCR type">MWCR</a></div><div class="item-right docblock-short"><p>MWCR register accessor: an alias for <code>Reg&lt;MWCR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.RISR.html" title="rp2040_pac::xip_ssi::RISR type">RISR</a></div><div class="item-right docblock-short"><p>RISR register accessor: an alias for <code>Reg&lt;RISR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.RXFLR.html" title="rp2040_pac::xip_ssi::RXFLR type">RXFLR</a></div><div class="item-right docblock-short"><p>RXFLR register accessor: an alias for <code>Reg&lt;RXFLR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.RXFTLR.html" title="rp2040_pac::xip_ssi::RXFTLR type">RXFTLR</a></div><div class="item-right docblock-short"><p>RXFTLR register accessor: an alias for <code>Reg&lt;RXFTLR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.RXOICR.html" title="rp2040_pac::xip_ssi::RXOICR type">RXOICR</a></div><div class="item-right docblock-short"><p>RXOICR register accessor: an alias for <code>Reg&lt;RXOICR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.RXUICR.html" title="rp2040_pac::xip_ssi::RXUICR type">RXUICR</a></div><div class="item-right docblock-short"><p>RXUICR register accessor: an alias for <code>Reg&lt;RXUICR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.RX_SAMPLE_DLY.html" title="rp2040_pac::xip_ssi::RX_SAMPLE_DLY type">RX_SAMPLE_DLY</a></div><div class="item-right docblock-short"><p>RX_SAMPLE_DLY register accessor: an alias for <code>Reg&lt;RX_SAMPLE_DLY_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.SER.html" title="rp2040_pac::xip_ssi::SER type">SER</a></div><div class="item-right docblock-short"><p>SER register accessor: an alias for <code>Reg&lt;SER_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.SPI_CTRLR0.html" title="rp2040_pac::xip_ssi::SPI_CTRLR0 type">SPI_CTRLR0</a></div><div class="item-right docblock-short"><p>SPI_CTRLR0 register accessor: an alias for <code>Reg&lt;SPI_CTRLR0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.SR.html" title="rp2040_pac::xip_ssi::SR type">SR</a></div><div class="item-right docblock-short"><p>SR register accessor: an alias for <code>Reg&lt;SR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.SSIENR.html" title="rp2040_pac::xip_ssi::SSIENR type">SSIENR</a></div><div class="item-right docblock-short"><p>SSIENR register accessor: an alias for <code>Reg&lt;SSIENR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.SSI_VERSION_ID.html" title="rp2040_pac::xip_ssi::SSI_VERSION_ID type">SSI_VERSION_ID</a></div><div class="item-right docblock-short"><p>SSI_VERSION_ID register accessor: an alias for <code>Reg&lt;SSI_VERSION_ID_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.TXD_DRIVE_EDGE.html" title="rp2040_pac::xip_ssi::TXD_DRIVE_EDGE type">TXD_DRIVE_EDGE</a></div><div class="item-right docblock-short"><p>TXD_DRIVE_EDGE register accessor: an alias for <code>Reg&lt;TXD_DRIVE_EDGE_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.TXFLR.html" title="rp2040_pac::xip_ssi::TXFLR type">TXFLR</a></div><div class="item-right docblock-short"><p>TXFLR register accessor: an alias for <code>Reg&lt;TXFLR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.TXFTLR.html" title="rp2040_pac::xip_ssi::TXFTLR type">TXFTLR</a></div><div class="item-right docblock-short"><p>TXFTLR register accessor: an alias for <code>Reg&lt;TXFTLR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.TXOICR.html" title="rp2040_pac::xip_ssi::TXOICR type">TXOICR</a></div><div class="item-right docblock-short"><p>TXOICR register accessor: an alias for <code>Reg&lt;TXOICR_SPEC&gt;</code></p>
</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="rp2040_pac" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0" ></div></body></html>