

================================================================
== Synthesis Summary Report of 'systolic_array'
================================================================
+ General Information: 
    * Date:           Wed Feb  5 15:27:08 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        final_systolic_array_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |                   Modules                  |  Issue |       | Latency | Latency| Iteration|         | Trip |          |          |          |            |            |     |
    |                   & Loops                  |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |+ systolic_array                            |  Timing|  -0.37|        -|       -|         -|        -|     -|        no|  27 (~0%)|  10 (~0%)|  6891 (~0%)|  9516 (~0%)|    -|
    | + systolic_array_Pipeline_VITIS_LOOP_23_1  |       -|   5.30|        -|       -|         -|        -|     -|        no|         -|         -|   163 (~0%)|    44 (~0%)|    -|
    |  o VITIS_LOOP_23_1                         |       -|   7.30|        -|       -|         2|        1|     -|       yes|         -|         -|           -|           -|    -|
    | + systolic_array_Pipeline_VITIS_LOOP_52_4  |       -|   5.57|        -|       -|         -|        -|     -|        no|         -|         -|   163 (~0%)|    46 (~0%)|    -|
    |  o VITIS_LOOP_52_4                         |       -|   7.30|        -|       -|         2|        1|     -|       yes|         -|         -|           -|           -|    -|
    | o VITIS_LOOP_35_2                          |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_126_1                        |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_35_2.2                       |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_143_2                       |       -|   7.30|        -|       -|         3|        -|     -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_153_4                       |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_93_1                         |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_98_2                        |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_178_5                        |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_214_6                       |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_226_7                        |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_56_1                         |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_60_2                        |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_71_3                         |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_75_4                        |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_178_5                        |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_214_6                       |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_226_7                        |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_56_1                         |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_60_2                        |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_71_3                         |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_75_4                        |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_126_1                        |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_35_2.13                      |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_143_2                       |       -|   7.30|        -|       -|         3|        -|     -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_153_4                       |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_93_1                         |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_98_2                        |       -|   7.30|        -|       -|         2|        -|     -|        no|         -|         -|           -|           -|    -|
    +--------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register       | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL           | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER           | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER         | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR         | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | accumulateMode | 0x10   | 32    | W      | Data signal of accumulateMode    |                                                                      |
| s_axi_control | totalCycles    | 0x18   | 32    | W      | Data signal of totalCycles       |                                                                      |
+---------------+----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+--------------+-----------+---------------+-------+--------+--------+
| Interface    | Direction | Register Mode | TDATA | TREADY | TVALID |
+--------------+-----------+---------------+-------+--------+--------+
| inputStream  | in        | both          | 160   | 1      | 1      |
| outputStream | out       | both          | 160   | 1      | 1      |
+--------------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+--------------------+
| Argument       | Direction | Datatype           |
+----------------+-----------+--------------------+
| inputStream    | in        | stream<MBItem, 0>& |
| outputStream   | out       | stream<MBItem, 0>& |
| accumulateMode | in        | bool               |
| totalCycles    | in        | int                |
+----------------+-----------+--------------------+

* SW-to-HW Mapping
+----------------+---------------+-----------+------------------------------------------+
| Argument       | HW Interface  | HW Type   | HW Info                                  |
+----------------+---------------+-----------+------------------------------------------+
| inputStream    | inputStream   | interface |                                          |
| outputStream   | outputStream  | interface |                                          |
| accumulateMode | s_axi_control | register  | name=accumulateMode offset=0x10 range=32 |
| totalCycles    | s_axi_control | register  | name=totalCycles offset=0x18 range=32    |
+----------------+---------------+-----------+------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-----------------+------+---------+---------+
| Name                                    | DSP | Pragma | Variable        | Op   | Impl    | Latency |
+-----------------------------------------+-----+--------+-----------------+------+---------+---------+
| + systolic_array                        | 10  |        |                 |      |         |         |
|   add_ln35_fu_3905_p2                   |     |        | add_ln35        | add  | fabric  | 0       |
|   itemsIngested_1_fu_3998_p2            |     |        | itemsIngested_1 | add  | fabric  | 0       |
|   add_ln136_fu_4035_p2                  |     |        | add_ln136       | add  | fabric  | 0       |
|   add_ln137_fu_4052_p2                  |     |        | add_ln137       | add  | fabric  | 0       |
|   grp_fu_3759_p2                        |     |        | add11_i         | add  | fabric  | 0       |
|   add_ln145_fu_4117_p2                  |     |        | add_ln145       | add  | fabric  | 0       |
|   sub_i_fu_4126_p2                      |     |        | sub_i           | add  | fabric  | 0       |
|   add_ln154_fu_4158_p2                  |     |        | add_ln154       | add  | fabric  | 0       |
|   add_ln156_fu_4171_p2                  |     |        | add_ln156       | add  | fabric  | 0       |
|   grp_fu_3771_p2                        |     |        | sub_i34_i       | add  | fabric  | 0       |
|   add_ln99_fu_4240_p2                   |     |        | add_ln99        | add  | fabric  | 0       |
|   add_ln101_fu_4253_p2                  |     |        | add_ln101       | add  | fabric  | 0       |
|   grp_fu_3777_p2                        |     |        | i_14            | add  | fabric  | 0       |
|   grp_fu_3777_p2                        |     |        | i_10            | add  | fabric  | 0       |
|   grp_fu_3759_p2                        |     |        | add_ln93        | add  | fabric  | 0       |
|   faddfsub_32ns_32ns_32_3_full_dsp_1_U5 | 2   |        | outR            | fsub | fulldsp | 2       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U6     | 2   |        | outI            | fadd | fulldsp | 2       |
|   producedCount_1_fu_4275_p2            |     |        | producedCount_1 | add  | fabric  | 0       |
|   producedCount_2_fu_4302_p2            |     |        | producedCount_2 | add  | fabric  | 0       |
|   faddfsub_32ns_32ns_32_3_full_dsp_1_U5 | 2   |        | accumR          | fsub | fulldsp | 2       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U6     | 2   |        | accumI          | fadd | fulldsp | 2       |
|   faddfsub_32ns_32ns_32_3_full_dsp_1_U5 | 2   |        | accumR_4        | fsub | fulldsp | 2       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U6     | 2   |        | accumI_4        | fadd | fulldsp | 2       |
|   grp_fu_3771_p2                        |     |        | sub114_i        | add  | fabric  | 0       |
|   add_ln215_fu_4339_p2                  |     |        | add_ln215       | add  | fabric  | 0       |
|   add_ln217_fu_4352_p2                  |     |        | add_ln217       | add  | fabric  | 0       |
|   i_3_fu_4369_p2                        |     |        | i_3             | add  | fabric  | 0       |
|   grp_fu_3759_p2                        |     |        | add_ln178       | add  | fabric  | 0       |
|   add_ln226_fu_4385_p2                  |     |        | add_ln226       | add  | fabric  | 0       |
|   add_ln228_fu_4412_p2                  |     |        | add_ln228       | add  | fabric  | 0       |
|   grp_fu_3771_p2                        |     |        | add_ln229       | add  | fabric  | 0       |
|   grp_fu_3771_p2                        |     |        | sub_i_i         | add  | fabric  | 0       |
|   add_ln61_fu_4482_p2                   |     |        | add_ln61        | add  | fabric  | 0       |
|   add_ln63_fu_4495_p2                   |     |        | add_ln63        | add  | fabric  | 0       |
|   i_7_fu_4522_p2                        |     |        | i_7             | add  | fabric  | 0       |
|   grp_fu_3759_p2                        |     |        | add_ln56        | add  | fabric  | 0       |
|   i_13_fu_4533_p2                       |     |        | i_13            | add  | fabric  | 0       |
|   grp_fu_3771_p2                        |     |        | sub29_i_i       | add  | fabric  | 0       |
|   add_ln76_fu_4589_p2                   |     |        | add_ln76        | add  | fabric  | 0       |
|   add_ln78_fu_4602_p2                   |     |        | add_ln78        | add  | fabric  | 0       |
|   grp_fu_3759_p2                        |     |        | add_ln71        | add  | fabric  | 0       |
|   itemsIngested_3_fu_4712_p2            |     |        | itemsIngested_3 | add  | fabric  | 0       |
|   add_ln136_1_fu_4749_p2                |     |        | add_ln136_1     | add  | fabric  | 0       |
|   add_ln137_1_fu_4766_p2                |     |        | add_ln137_1     | add  | fabric  | 0       |
|   grp_fu_3799_p2                        |     |        | add11_i_1       | add  | fabric  | 0       |
|   add_ln145_1_fu_4831_p2                |     |        | add_ln145_1     | add  | fabric  | 0       |
|   sub_i_1_fu_4840_p2                    |     |        | sub_i_1         | add  | fabric  | 0       |
|   add_ln154_1_fu_4872_p2                |     |        | add_ln154_1     | add  | fabric  | 0       |
|   add_ln156_1_fu_4885_p2                |     |        | add_ln156_1     | add  | fabric  | 0       |
|   grp_fu_3811_p2                        |     |        | sub_i34_i_1     | add  | fabric  | 0       |
|   add_ln99_1_fu_4954_p2                 |     |        | add_ln99_1      | add  | fabric  | 0       |
|   grp_fu_3877_p2                        |     |        | add_ln101_1     | add  | fabric  | 0       |
|   grp_fu_3817_p2                        |     |        | i_29            | add  | fabric  | 0       |
|   grp_fu_3817_p2                        |     |        | i_25            | add  | fabric  | 0       |
|   grp_fu_3799_p2                        |     |        | add_ln93_1      | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U7      | 3   |        | mul_i_i_1       | fmul | maxdsp  | 1       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U8      | 3   |        | mul1_i_i_1      | fmul | maxdsp  | 1       |
|   faddfsub_32ns_32ns_32_3_full_dsp_1_U5 | 2   |        | outR_1          | fsub | fulldsp | 2       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U6     | 2   |        | outI_1          | fadd | fulldsp | 2       |
|   producedCount_6_fu_4984_p2            |     |        | producedCount_6 | add  | fabric  | 0       |
|   producedCount_7_fu_5012_p2            |     |        | producedCount_7 | add  | fabric  | 0       |
|   faddfsub_32ns_32ns_32_3_full_dsp_1_U5 | 2   |        | accumR_2        | fsub | fulldsp | 2       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U6     | 2   |        | accumI_2        | fadd | fulldsp | 2       |
|   faddfsub_32ns_32ns_32_3_full_dsp_1_U5 | 2   |        | accumR_5        | fsub | fulldsp | 2       |
|   fadd_32ns_32ns_32_3_full_dsp_1_U6     | 2   |        | accumI_5        | fadd | fulldsp | 2       |
|   grp_fu_3811_p2                        |     |        | sub114_i_1      | add  | fabric  | 0       |
|   add_ln215_1_fu_5049_p2                |     |        | add_ln215_1     | add  | fabric  | 0       |
|   add_ln217_1_fu_5062_p2                |     |        | add_ln217_1     | add  | fabric  | 0       |
|   i_18_fu_5079_p2                       |     |        | i_18            | add  | fabric  | 0       |
|   grp_fu_3799_p2                        |     |        | add_ln178_1     | add  | fabric  | 0       |
|   add_ln226_1_fu_5095_p2                |     |        | add_ln226_1     | add  | fabric  | 0       |
|   add_ln228_1_fu_5122_p2                |     |        | add_ln228_1     | add  | fabric  | 0       |
|   grp_fu_3811_p2                        |     |        | add_ln229_1     | add  | fabric  | 0       |
|   grp_fu_3811_p2                        |     |        | sub_i_i_1       | add  | fabric  | 0       |
|   add_ln61_1_fu_5192_p2                 |     |        | add_ln61_1      | add  | fabric  | 0       |
|   add_ln63_1_fu_5205_p2                 |     |        | add_ln63_1      | add  | fabric  | 0       |
|   i_22_fu_5232_p2                       |     |        | i_22            | add  | fabric  | 0       |
|   grp_fu_3799_p2                        |     |        | add_ln56_1      | add  | fabric  | 0       |
|   i_28_fu_5243_p2                       |     |        | i_28            | add  | fabric  | 0       |
|   grp_fu_3811_p2                        |     |        | sub29_i_i_1     | add  | fabric  | 0       |
|   add_ln76_1_fu_5299_p2                 |     |        | add_ln76_1      | add  | fabric  | 0       |
|   grp_fu_3877_p2                        |     |        | add_ln78_1      | add  | fabric  | 0       |
|   grp_fu_3799_p2                        |     |        | add_ln71_1      | add  | fabric  | 0       |
+-----------------------------------------+-----+--------+-----------------+------+---------+---------+


================================================================
== Storage Report
================================================================
+------------------------------------------------------------------------------+---------------+-----------+------+------+--------+---------------------------------------------------------------------+--------+---------+------------------+
| Name                                                                         | Usage         | Type      | BRAM | URAM | Pragma | Variable                                                            | Impl   | Latency | Bitwidth, Depth, |
|                                                                              |               |           |      |      |        |                                                                     |        |         | Banks            |
+------------------------------------------------------------------------------+---------------+-----------+------+------+--------+---------------------------------------------------------------------+--------+---------+------------------+
| + systolic_array                                                             |               |           | 27   | 0    |        |                                                                     |        |         |                  |
|   control_s_axi_U                                                            | interface     | s_axilite |      |      |        |                                                                     |        |         |                  |
|   produced_isWeight_U                                                        | ram_t2p array |           |      |      |        | produced_isWeight                                                   | auto   | 1       | 1, 8, 1          |
|   produced_isRealPart_U                                                      | ram_t2p array |           |      |      |        | produced_isRealPart                                                 | auto   | 1       | 1, 8, 1          |
|   produced_needsMultiply_U                                                   | ram_t2p array |           |      |      |        | produced_needsMultiply                                              | auto   | 1       | 1, 8, 1          |
|   produced_destPE_U                                                          | ram_t2p array |           |      |      |        | produced_destPE                                                     | auto   | 1       | 2, 8, 1          |
|   produced_real_U                                                            | ram_t2p array |           |      |      |        | produced_real                                                       | auto   | 1       | 32, 8, 1         |
|   produced_imag_U                                                            | ram_t2p array |           |      |      |        | produced_imag                                                       | auto   | 1       | 32, 8, 1         |
|   produced_startOfFrame_U                                                    | ram_t2p array |           |      |      |        | produced_startOfFrame                                               | auto   | 1       | 1, 8, 1          |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_U          | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState     | auto   | 1       | 1, 8, 1          |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_4_U        | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_4   | auto   | 1       | 1, 8, 1          |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_6_U        | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_6   | auto   | 1       | 1, 8, 1          |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_8_U        | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_8   | auto   | 1       | 32, 8, 1         |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_10_U       | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_10  | auto   | 1       | 32, 8, 1         |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_12_U       | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_12  | auto   | 1       | 32, 8, 1         |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_14_U       | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_14  | auto   | 1       | 1, 8, 1          |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_3_U        | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_3   | auto   | 1       | 1, 8, 1          |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_9_U        | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_9   | auto   | 1       | 32, 8, 1         |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_7_U        | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_7   | auto   | 1       | 1, 8, 1          |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_11_U       | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_11  | auto   | 1       | 32, 8, 1         |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_13_U       | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_13  | auto   | 1       | 32, 8, 1         |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_5_U        | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_5   | auto   | 1       | 1, 8, 1          |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_15_U       | ram_1p        |           |      |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_15  | auto   | 1       | 1, 8, 1          |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_fifo_U   | fifo          |           | 9    |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams   | memory | 0       | 160, 32, 1       |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_1_fifo_U | fifo          |           | 9    |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_1 | memory | 0       | 160, 32, 1       |
|   systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_2_fifo_U | fifo          |           | 9    |      |        | systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_2 | memory | 0       | 160, 32, 1       |
+------------------------------------------------------------------------------+---------------+-----------+------+------+--------+---------------------------------------------------------------------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------+----------------------------------------------------------------------------------+
| Type            | Options                           | Location                                                                         |
+-----------------+-----------------------------------+----------------------------------------------------------------------------------+
| inline          |                                   | final_systolic_array_hls/pe_cycle.h:16 in complexmul                             |
| inline          |                                   | final_systolic_array_hls/pe_cycle.h:54 in passdownwithpriority                   |
| inline          |                                   | final_systolic_array_hls/pe_cycle.h:91 in passdown_loadphase                     |
| inline          |                                   | final_systolic_array_hls/pe_cycle.h:120 in pe_cycle                              |
| interface       | axis port=inputStream             | final_systolic_array_hls/systolic_array.cpp:9 in systolic_array, inputStream     |
| interface       | axis port=outputStream            | final_systolic_array_hls/systolic_array.cpp:10 in systolic_array, outputStream   |
| interface       | s_axilite port=accumulateMode     | final_systolic_array_hls/systolic_array.cpp:11 in systolic_array, accumulateMode |
| interface       | s_axilite port=totalCycles        | final_systolic_array_hls/systolic_array.cpp:12 in systolic_array, totalCycles    |
| interface       | s_axilite port=return             | final_systolic_array_hls/systolic_array.cpp:13 in systolic_array, return         |
| array_partition | variable=peState complete dim=1   | final_systolic_array_hls/systolic_array.cpp:16 in systolic_array, peState        |
| stream          | variable=peStreams depth=32       | final_systolic_array_hls/systolic_array.cpp:19 in systolic_array, peStreams      |
| array_partition | variable=peStreams complete dim=1 | final_systolic_array_hls/systolic_array.cpp:20 in systolic_array, peStreams      |
| pipeline        | II=1                              | final_systolic_array_hls/systolic_array.cpp:24 in systolic_array                 |
| pipeline        | II=1                              | final_systolic_array_hls/systolic_array.cpp:36 in systolic_array                 |
| unroll          |                                   | final_systolic_array_hls/systolic_array.cpp:38 in systolic_array                 |
| pipeline        | II=1                              | final_systolic_array_hls/systolic_array.cpp:53 in systolic_array                 |
+-----------------+-----------------------------------+----------------------------------------------------------------------------------+


