{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.921604",
   "Default View_TopLeft":"1066,515",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port BRAM_PORTA -pg 1 -lvl 0 -x -10 -y 1180 -defaultsOSRD
preplace port BRAM_PORTB -pg 1 -lvl 0 -x -10 -y 1210 -defaultsOSRD
preplace port port-id_RESET -pg 1 -lvl 0 -x -10 -y 580 -defaultsOSRD
preplace port port-id_CLOCK -pg 1 -lvl 0 -x -10 -y 610 -defaultsOSRD
preplace port port-id_RX_VALID -pg 1 -lvl 0 -x -10 -y 730 -defaultsOSRD
preplace port port-id_RX_ENABLE -pg 1 -lvl 0 -x -10 -y 700 -defaultsOSRD
preplace port port-id_RX_CLOCK -pg 1 -lvl 0 -x -10 -y 640 -defaultsOSRD
preplace port port-id_RX_RESET -pg 1 -lvl 0 -x -10 -y 670 -defaultsOSRD
preplace port port-id_FPGA_REG_WRITE_STROBE -pg 1 -lvl 15 -x 8930 -y 500 -defaultsOSRD
preplace portBus RX_IDATA -pg 1 -lvl 0 -x -10 -y 760 -defaultsOSRD
preplace portBus RX_QDATA -pg 1 -lvl 0 -x -10 -y 790 -defaultsOSRD
preplace portBus POWER -pg 1 -lvl 15 -x 8930 -y 860 -defaultsOSRD
preplace portBus DETECTION_THRESHOLD -pg 1 -lvl 0 -x -10 -y 840 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_ADDRESS -pg 1 -lvl 15 -x 8930 -y 440 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_DATA -pg 1 -lvl 15 -x 8930 -y 470 -defaultsOSRD
preplace portBus SELECT_AXI_REGS_MODE -pg 1 -lvl 0 -x -10 -y 1130 -defaultsOSRD
preplace inst rx_clock_domain_cros_0 -pg 1 -lvl 1 -x 210 -y 690 -defaultsOSRD
preplace inst data_interleaver_0 -pg 1 -lvl 2 -x 570 -y 680 -defaultsOSRD
preplace inst data_delay_0 -pg 1 -lvl 3 -x 970 -y 660 -defaultsOSRD
preplace inst act_power_0 -pg 1 -lvl 14 -x 8582 -y 850 -defaultsOSRD
preplace inst timing_acquisition_8_0 -pg 1 -lvl 4 -x 1630 -y 650 -defaultsOSRD
preplace inst hier_fft_ofdm -pg 1 -lvl 6 -x 3329 -y 970 -defaultsOSRD
preplace inst hier_atan -pg 1 -lvl 4 -x 1630 -y 1260 -defaultsOSRD
preplace inst hier_rotation -pg 1 -lvl 4 -x 1630 -y 1000 -defaultsOSRD
preplace inst equalizer_time_frequ_0 -pg 1 -lvl 5 -x 2350 -y 870 -defaultsOSRD
preplace inst axi_regs_mux_0 -pg 1 -lvl 14 -x 8582 -y 470 -defaultsOSRD
preplace inst hier_atan_constellation -pg 1 -lvl 6 -x 3329 -y 290 -defaultsOSRD
preplace inst hier_rotation_constellation -pg 1 -lvl 6 -x 3329 -y 530 -defaultsOSRD
preplace inst constellation_tracker_0 -pg 1 -lvl 8 -x 4590 -y 200 -defaultsOSRD
preplace inst demapper_0 -pg 1 -lvl 9 -x 5450 -y 280 -defaultsOSRD
preplace inst deinterleaver_0 -pg 1 -lvl 10 -x 6090 -y 280 -defaultsOSRD
preplace inst viterbi_hard_0 -pg 1 -lvl 11 -x 6672 -y 280 -defaultsOSRD
preplace inst descrambler_0 -pg 1 -lvl 12 -x 7252 -y 270 -defaultsOSRD
preplace inst output_ser2par_0 -pg 1 -lvl 13 -x 7812 -y 260 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 1 -x 210 -y 1200 -defaultsOSRD
preplace netloc CLOCK_0_1 1 0 14 50 550 400 550 770 490 1320 450 2070 450 2939 720 3730 570 4170 420 5140 400 5860 400 6422 400 7012 400 7572 370 8232
preplace netloc DETECTION_THRESHOLD_0_1 1 0 4 NJ 840 NJ 840 NJ 840 1350J
preplace netloc RESET_0_1 1 0 14 60 560 390 580 780 500 1360 460 2060 460 2929 60 N 60 4170 0 5160 160 5850 160 6412 160 7002 160 7592 150 8222
preplace netloc RX_CLOCK_0_1 1 0 1 30J 640n
preplace netloc RX_ENABLE_0_1 1 0 1 NJ 700
preplace netloc RX_IDATA_0_1 1 0 1 40J 740n
preplace netloc RX_QDATA_0_1 1 0 1 50J 760n
preplace netloc RX_RESET_0_1 1 0 1 10J 670n
preplace netloc RX_VALID_0_1 1 0 1 50J 720n
preplace netloc SELECT_AXI_REGS_MODE_0_1 1 0 14 20J 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 N 400 5100J 410 NJ 410 NJ 410 NJ 410 NJ 410 8040J
preplace netloc act_power_0_POWER 1 14 1 NJ 860
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_DATA 1 14 1 NJ 470
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_STROBE 1 14 1 8880J 490n
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_CNTR 1 5 4 2999 650 NJ 650 N 650 4980
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_I 1 5 4 3009 410 NJ 410 N 410 4970
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_Q 1 5 4 2989 660 NJ 660 N 660 5000
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_STROBE 1 5 4 3009 -10 NJ -10 N -10 4970
preplace netloc constellation_tracker_0_CONSTELLATION_BPSK_AMPLITUDE_REFERENCE 1 8 1 5120 150n
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER 1 8 6 5090 550 NJ 550 NJ 550 NJ 550 NJ 550 N
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID 1 8 6 5110 530 NJ 530 NJ 530 NJ 530 NJ 530 N
preplace netloc constellation_tracker_0_CONSTELLATION_IDATA_OUT 1 8 6 5150 420 NJ 420 NJ 420 NJ 420 NJ 420 8252
preplace netloc constellation_tracker_0_CONSTELLATION_QDATA_OUT 1 8 6 5130 430 NJ 430 NJ 430 NJ 430 NJ 430 8172
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_CNTR_IN 1 5 4 2959 690 NJ 690 N 690 4960
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_DATA_IN_STROBE 1 5 4 2949 700 NJ 700 N 700 5010
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_IDATA_IN 1 5 4 3009 640 NJ 640 N 640 4940
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_PHASE_IN 1 5 4 2979 670 NJ 670 N 670 4950
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_QDATA_IN 1 5 4 2969 680 NJ 680 N 680 4990
preplace netloc data_delay_0_DATA_OUT_STROBE 1 3 11 1370 840 1970 1090 2710J 810 NJ 810 N 810 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 8132
preplace netloc data_delay_0_IDATA_OUT 1 3 11 1330 850 2040 1100 2979J 820 NJ 820 N 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 8292
preplace netloc data_delay_0_IDATA_OUT_DELAY_16 1 3 1 N 620
preplace netloc data_delay_0_IDATA_OUT_DELAY_32 1 3 1 N 660
preplace netloc data_delay_0_IDATA_OUT_DELAY_48 1 3 1 N 700
preplace netloc data_delay_0_IDATA_OUT_DELAY_64 1 3 1 N 740
preplace netloc data_delay_0_QDATA_OUT 1 3 11 1310 860 2010 1150 3009J 830 NJ 830 N 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 8202
preplace netloc data_delay_0_QDATA_OUT_DELAY_16 1 3 1 N 640
preplace netloc data_delay_0_QDATA_OUT_DELAY_32 1 3 1 N 680
preplace netloc data_delay_0_QDATA_OUT_DELAY_48 1 3 1 N 720
preplace netloc data_delay_0_QDATA_OUT_DELAY_64 1 3 1 N 760
preplace netloc data_interleaver_0_DATA_OUT_STROBE 1 2 1 N 700
preplace netloc data_interleaver_0_IDATA_OUT 1 2 1 N 660
preplace netloc data_interleaver_0_QDATA_OUT 1 2 1 N 680
preplace netloc deinterleaver_0_DEINTERLEAVER_16QAM 1 10 4 6372 630 NJ 630 NJ 630 NJ
preplace netloc deinterleaver_0_DEINTERLEAVER_BPSK 1 10 4 6392 590 NJ 590 NJ 590 NJ
preplace netloc deinterleaver_0_DEINTERLEAVER_QPSK 1 10 4 6382 610 NJ 610 NJ 610 NJ
preplace netloc deinterleaver_0_DEINTERLEAVER_START_MARKER 1 10 1 6412 240n
preplace netloc deinterleaver_0_DEINTERLEAVER_STROBE 1 10 4 6402 570 NJ 570 NJ 570 NJ
preplace netloc demapper_0_DEMAPPING_16QAM 1 9 1 5740 320n
preplace netloc demapper_0_DEMAPPING_BPSK 1 9 1 5760 280n
preplace netloc demapper_0_DEMAPPING_QPSK 1 9 1 5750 300n
preplace netloc demapper_0_DEMAPPING_START_MARKER 1 9 1 5780 240n
preplace netloc demapper_0_DEMAPPING_STROBE 1 9 1 5770 260n
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT 1 12 1 7582 250n
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT_LAST 1 12 1 7500 290n
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT_VALID 1 12 1 7510 270n
preplace netloc equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER 1 5 1 N 1030
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_DATA 1 5 9 NJ 750 NJ 750 N 750 NJ 750 NJ 750 NJ 750 NJ 750 NJ 750 8242
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1 1 5 9 NJ 710 3740J 580 4200 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 8142
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2 1 5 9 NJ 730 3750J 590 4240 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 8162
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER 1 3 3 1380 1120 NJ 1120 2650
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE 1 3 3 1370 870 1880J 1110 2670
preplace netloc equalizer_time_frequ_0_ROTATION_IDATA_IN 1 3 3 1350 1130 NJ 1130 2640
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF 1 3 3 1370 1350 NJ 1350 2660
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE 1 3 3 1330 1150 1900J 1160 2620
preplace netloc equalizer_time_frequ_0_ROTATION_QDATA_IN 1 3 3 1340 1140 NJ 1140 2630
preplace netloc fft_ofdm_0_FFT_DATA_OUT_LAST 1 6 2 3720 160 N
preplace netloc fft_ofdm_0_FFT_DATA_OUT_VALID 1 6 8 3780 620 4220 500 NJ 500 NJ 500 NJ 500 6960J 450 NJ 450 NJ
preplace netloc fft_ofdm_0_FFT_IDATA_OUT 1 6 8 3770 630 4210 510 NJ 510 NJ 510 NJ 510 NJ 510 NJ 510 8152J
preplace netloc fft_ofdm_0_FFT_QDATA_OUT 1 6 8 3760 600 4180 470 NJ 470 NJ 470 NJ 470 NJ 470 NJ 470 8272J
preplace netloc hier_atan_ATAN_PHASE_OUT 1 4 1 2020 940n
preplace netloc hier_atan_ATAN_PHASE_OUT_STROBE 1 4 1 1990 920n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_AMPLITUDE_OUT 1 6 2 3670 240 N
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT 1 6 2 3660 220 N
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_CNTR 1 6 2 3680 260 N
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_STROBE 1 6 2 3650 200 N
preplace netloc hier_fft_ofdm_FFT_DATA_OUT_FIRST_SYMBOL_MARKER 1 6 8 3790 610 4230 480 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 8282J
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_CNTR 1 6 2 3790 340 N
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_STROBE 1 6 2 3690 280 N
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_IDATA_OUT 1 6 2 3700 300 N
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_QDATA_OUT 1 6 2 3710 320 N
preplace netloc output_ser2par_0_PARALLEL_OUTPUT 1 13 1 8212 240n
preplace netloc output_ser2par_0_PARALLEL_OUTPUT_VALID 1 13 1 8192 260n
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_I 1 3 3 1380 1160 1880J 1170 2690
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_Q 1 3 3 1360 1360 NJ 1360 2680
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_STROBE 1 3 3 1340 1370 NJ 1370 2700
preplace netloc receiver_802_11p_0_FFT_DATA_IN_START 1 5 1 N 1010
preplace netloc receiver_802_11p_0_FFT_DATA_IN_STROBE 1 5 1 N 990
preplace netloc receiver_802_11p_0_FFT_IDATA_IN 1 5 1 N 950
preplace netloc receiver_802_11p_0_FFT_QDATA_IN 1 5 1 N 970
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_ADDRESS 1 14 1 8880J 440n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_MARKER 1 4 1 2000 980n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_STROBE 1 4 1 1980 960n
preplace netloc rotation_block_0_ROTATION_IDATA_OUT 1 4 1 2030 1000n
preplace netloc rotation_block_0_ROTATION_QDATA_OUT 1 4 1 2080 1020n
preplace netloc rx_clock_domain_cros_0_DATA_STROBE 1 1 1 360 710n
preplace netloc rx_clock_domain_cros_0_IDATA 1 1 1 360 670n
preplace netloc rx_clock_domain_cros_0_QDATA 1 1 1 370 690n
preplace netloc timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED 1 4 1 2030 620n
preplace netloc timing_acquisition_8_0_DETECTION_STROBE 1 4 1 2050 600n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I 1 4 1 2020 680n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q 1 4 1 1980 700n
preplace netloc viterbi_hard_0_VITERBI_DECODED_OUTPUT 1 11 1 N 300
preplace netloc viterbi_hard_0_VITERBI_DECODED_OUTPUT_VALID 1 11 1 N 280
preplace netloc viterbi_hard_0_VITERBI_RX_ENDED 1 4 8 2080 390 NJ 390 NJ 390 4190 490 NJ 490 NJ 490 NJ 490 6930
preplace netloc viterbi_hard_0_VITERBI_SIGNAL 1 11 3 6940 390 NJ 390 8182J
preplace netloc viterbi_hard_0_VITERBI_SIGNAL_VALID 1 11 3 7002 380 7592J 380 8262J
preplace netloc BRAM_PORTA_0_1 1 0 1 10J 1180n
preplace netloc BRAM_PORTB_0_1 1 0 1 NJ 1210
levelinfo -pg 1 -10 210 570 970 1630 2350 3329 3830 4590 5450 6090 6672 7252 7812 8582 8930
pagesize -pg 1 -db -bbox -sgen -280 -310 10400 1830
"
}
0
