{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476307182282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476307182298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 14:19:42 2016 " "Processing started: Wed Oct 12 14:19:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476307182298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476307182298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476307182298 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1476307182783 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \")\" RegisterFile.sv(146) " "Verilog HDL syntax error at RegisterFile.sv(146) near text \":\";  expecting \")\"" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 146 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1476307182852 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \")\" RegisterFile.sv(147) " "Verilog HDL syntax error at RegisterFile.sv(147) near text \":\";  expecting \")\"" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 147 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1476307182852 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \")\" RegisterFile.sv(148) " "Verilog HDL syntax error at RegisterFile.sv(148) near text \":\";  expecting \")\"" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 148 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1476307182852 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \")\" RegisterFile.sv(149) " "Verilog HDL syntax error at RegisterFile.sv(149) near text \":\";  expecting \")\"" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 149 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1476307182852 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux_16to1 RegisterFile.sv(139) " "Ignored design unit \"mux_16to1\" at RegisterFile.sv(139) due to previous errors" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 139 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1476307182852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 0 0 " "Found 0 design units, including 0 entities, in source file registerfile.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476307182852 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476307182968 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 12 14:19:42 2016 " "Processing ended: Wed Oct 12 14:19:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476307182968 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476307182968 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476307182968 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476307182968 ""}
