-- Alexander Nunez
-- University of Florida

library ieee;
use ieee.std_logic_1164.all;

entity cgen2 is
	port (
		c0, p0, g0, p1, g1 : in std_logic;
		c1, c2, bp, bg : out std_logic);
	end cgen2;
	
architecture BHV of cgen2 is
		begin
		