<inh f='llvm/llvm/include/llvm/CodeGen/BasicTTIImpl.h' l='77' c='llvm::BasicTTIImplBase'/>
<def f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetTransformInfo.h' l='27' ll='114'/>
<size>24</size>
<mbr r='llvm::NVPTXTTIImpl::ST' o='64' t='const llvm::NVPTXSubtarget *'/>
<mbr r='llvm::NVPTXTTIImpl::TLI' o='128' t='const llvm::NVPTXTargetLowering *'/>
<fun r='_ZNK4llvm12NVPTXTTIImpl5getSTEv'/>
<fun r='_ZNK4llvm12NVPTXTTIImpl6getTLIEv'/>
<fun r='_ZN4llvm12NVPTXTTIImplC1EPKNS_18NVPTXTargetMachineERKNS_8FunctionE'/>
<fun r='_ZN4llvm12NVPTXTTIImpl19hasBranchDivergenceEv'/>
<fun r='_ZN4llvm12NVPTXTTIImpl20isSourceOfDivergenceEPKNS_5ValueE'/>
<fun r='_ZNK4llvm12NVPTXTTIImpl19getFlatAddressSpaceEv'/>
<fun r='_ZNK4llvm12NVPTXTTIImpl27isLegalToVectorizeLoadChainEjjj'/>
<fun r='_ZNK4llvm12NVPTXTTIImpl28isLegalToVectorizeStoreChainEjjj'/>
<fun r='_ZNK4llvm12NVPTXTTIImpl20getNumberOfRegistersEb'/>
<fun r='_ZNK4llvm12NVPTXTTIImpl19getRegisterBitWidthEb'/>
<fun r='_ZNK4llvm12NVPTXTTIImpl28getMinVectorRegisterBitWidthEv'/>
<fun r='_ZNK4llvm12NVPTXTTIImpl19areInlineCompatibleEPKNS_8FunctionES3_'/>
<fun r='_ZN4llvm12NVPTXTTIImpl30getInliningThresholdMultiplierEv'/>
<fun r='_ZN4llvm12NVPTXTTIImpl22getArithmeticInstrCostEjPNS_4TypeENS_19TargetTransformInfo16OperandValueKindES4_NS3_22OperandValuePropertiesES5_NS_8ArrayRefIPKNS_5ValueEEE'/>
<fun r='_ZN4llvm12NVPTXTTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE'/>
<fun r='_ZN4llvm12NVPTXTTIImpl18hasVolatileVariantEPNS_11InstructionEj'/>
