{"vcs1":{"timestamp_begin":1696224744.336227340, "rt":19.58, "ut":17.70, "st":0.74}}
{"vcselab":{"timestamp_begin":1696224764.015274467, "rt":1.72, "ut":0.43, "st":0.18}}
{"link":{"timestamp_begin":1696224765.808513295, "rt":0.65, "ut":0.45, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696224743.530445738}
{"VCS_COMP_START_TIME": 1696224743.530445738}
{"VCS_COMP_END_TIME": 1696224766.640082411}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390916}}
{"stitch_vcselab": {"peak_mem": 227836}}
