module i_rxStateMachine(
   input[4:0] rxstate, rxstate_next,
    input get_sfd, // SFD has been received,
   input crc_check_valid,//Indicate the frame passed CRC Check,
    input receiving_d1,
   input get_error_code,
   input check_reset,
   input start_da,// Start to receive Destination Address,
   input crc_check_invalid,//Indicate the frame failed in CRC Check,
    input recv_enable,
   input good_frame_get,// A good frame has been received,
   input get_terminator,//Indicate end of receiving FCS field,
   input receiving, //Rx Engine is working, not in IDLE state and Check state.
    input local_invalid,// The Frame's DA field is not Local MAC,
   input    start_lt,
    input  wait_crc_check, 
    input length_error,//
    input rxclk,
   input bad_frame_get, // A bad frame has been received, 
    input reset
);

assert property(@(posedge rxclk) (rxstate == 8) |-> (receiving_d1 == 1));
assert property(@(posedge rxclk) (rxstate == 8) |-> (wait_crc_check == 1));
assert property(@(posedge rxclk) (rxstate == 8) |-> (receiving == 1));
assert property(@(posedge rxclk) (rxstate == 7) |-> (wait_crc_check == 0));
assert property(@(posedge rxclk) (rxstate == 2) |-> (start_lt == 1));
assert property(@(posedge rxclk) (rxstate == 3) |-> (wait_crc_check == 0));
assert property(@(posedge rxclk) (rxstate == 7) |-> (bad_frame_get == 1));
assert property(@(posedge rxclk) (rxstate == 4) |-> (receiving_d1 == 1));
assert property(@(posedge rxclk) (rxstate == 15) |-> (bad_frame_get == 1));
assert property(@(posedge rxclk) (rxstate == 16) |-> (receiving_d1 == 1));
assert property(@(posedge rxclk) (rxstate == 7) |-> (good_frame_get == 0));
assert property(@(posedge rxclk) (rxstate == 4) |-> (receiving == 1));
assert property(@(posedge rxclk) (rxstate == 3) |-> (good_frame_get == 1));
assert property(@(posedge rxclk)  (rxstate == 1) |-> (start_da == 1));
assert property(@(posedge rxclk) (rxstate == 15) |-> (wait_crc_check == 0));
assert property(@(posedge rxclk) (rxstate == 2) |-> (wait_crc_check == 0));
assert property(@(posedge rxclk) (rxstate == 16) |-> (wait_crc_check == 0));
assert property(@(posedge rxclk) (rxstate == 16) |-> (receiving == 1));
assert property(@(posedge rxclk) (rxstate == 1) |-> (wait_crc_check == 0));
assert property(@(posedge rxclk) (rxstate == 15) |-> (good_frame_get == 0));
assert property(@(posedge rxclk) (rxstate == 3) |-> (bad_frame_get == 0));
assert property(@(posedge rxclk) (rxstate == 2) |-> (receiving_d1 == 1));
assert property(@(posedge rxclk) (rxstate == 4) |-> (wait_crc_check == 1));
assert property(@(posedge rxclk) (rxstate == 1) |-> (receiving_d1 == 0));

endmodule