{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1633750812205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1633750812205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 22:40:11 2021 " "Processing started: Fri Oct 08 22:40:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1633750812205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1633750812205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off U_Control -c U_Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off U_Control -c U_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1633750812209 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1633750812913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg " "Found design unit 1: bcd_7seg" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/bcd_7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633750814454 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_7seg-body " "Found design unit 2: bcd_7seg-body" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/bcd_7seg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633750814454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633750814454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_Control-control " "Found design unit 1: U_Control-control" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633750814462 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_Control " "Found entity 1: U_Control" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633750814462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633750814462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_uc.vhd 2 0 " "Found 2 design units, including 0 entities, in source file alu_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_UC " "Found design unit 1: ALU_UC" {  } { { "ALU_UC.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/ALU_UC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633750814470 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU_UC-body " "Found design unit 2: ALU_UC-body" {  } { { "ALU_UC.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/ALU_UC.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633750814470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633750814470 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "U_Control " "Elaborating entity \"U_Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1633750814669 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IX U_Control.vhd(44) " "VHDL Process Statement warning at U_Control.vhd(44): inferring latch(es) for signal or variable \"IX\", which holds its previous value in one or more paths through the process" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1633750814686 "|U_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IX\[8\] U_Control.vhd(44) " "Inferred latch for \"IX\[8\]\" at U_Control.vhd(44)" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1633750814698 "|U_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IX\[9\] U_Control.vhd(44) " "Inferred latch for \"IX\[9\]\" at U_Control.vhd(44)" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1633750814698 "|U_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IX\[10\] U_Control.vhd(44) " "Inferred latch for \"IX\[10\]\" at U_Control.vhd(44)" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1633750814698 "|U_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IX\[11\] U_Control.vhd(44) " "Inferred latch for \"IX\[11\]\" at U_Control.vhd(44)" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1633750814698 "|U_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IX\[12\] U_Control.vhd(44) " "Inferred latch for \"IX\[12\]\" at U_Control.vhd(44)" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1633750814698 "|U_Control"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ALU_UC.vhd" "Mult0" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/ALU_UC.vhd" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1633750817761 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1633750817761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ALU_UC.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/ALU_UC.vhd" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1633750818232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633750818244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633750818244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633750818244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633750818244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633750818244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633750818244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633750818244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633750818244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1633750818244 ""}  } { { "ALU_UC.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/ALU_UC.vhd" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1633750818244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/db/mult_73t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633750818530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633750818530 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bus_datos\[0\] " "Inserted always-enabled tri-state buffer between \"bus_datos\[0\]\" and its non-tri-state driver." {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633750819592 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bus_datos\[1\] " "Inserted always-enabled tri-state buffer between \"bus_datos\[1\]\" and its non-tri-state driver." {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633750819592 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bus_datos\[2\] " "Inserted always-enabled tri-state buffer between \"bus_datos\[2\]\" and its non-tri-state driver." {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633750819592 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bus_datos\[3\] " "Inserted always-enabled tri-state buffer between \"bus_datos\[3\]\" and its non-tri-state driver." {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633750819592 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bus_datos\[4\] " "Inserted always-enabled tri-state buffer between \"bus_datos\[4\]\" and its non-tri-state driver." {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633750819592 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bus_datos\[5\] " "Inserted always-enabled tri-state buffer between \"bus_datos\[5\]\" and its non-tri-state driver." {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633750819592 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bus_datos\[6\] " "Inserted always-enabled tri-state buffer between \"bus_datos\[6\]\" and its non-tri-state driver." {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633750819592 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bus_datos\[7\] " "Inserted always-enabled tri-state buffer between \"bus_datos\[7\]\" and its non-tri-state driver." {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1633750819592 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1633750819592 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "bus_datos\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"bus_datos\[0\]\" is moved to its source" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633750819600 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "bus_datos\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"bus_datos\[1\]\" is moved to its source" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633750819600 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "bus_datos\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"bus_datos\[2\]\" is moved to its source" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633750819600 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "bus_datos\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"bus_datos\[3\]\" is moved to its source" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633750819600 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "bus_datos\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"bus_datos\[4\]\" is moved to its source" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633750819600 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "bus_datos\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"bus_datos\[5\]\" is moved to its source" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633750819600 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "bus_datos\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"bus_datos\[6\]\" is moved to its source" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633750819600 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "bus_datos\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"bus_datos\[7\]\" is moved to its source" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1633750819600 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1 1633750819600 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "bus_datos\[0\]~synth " "Node \"bus_datos\[0\]~synth\"" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633750819787 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bus_datos\[1\]~synth " "Node \"bus_datos\[1\]~synth\"" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633750819787 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bus_datos\[2\]~synth " "Node \"bus_datos\[2\]~synth\"" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633750819787 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bus_datos\[3\]~synth " "Node \"bus_datos\[3\]~synth\"" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633750819787 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bus_datos\[4\]~synth " "Node \"bus_datos\[4\]~synth\"" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633750819787 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bus_datos\[5\]~synth " "Node \"bus_datos\[5\]~synth\"" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633750819787 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bus_datos\[6\]~synth " "Node \"bus_datos\[6\]~synth\"" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633750819787 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bus_datos\[7\]~synth " "Node \"bus_datos\[7\]~synth\"" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1633750819787 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1633750819787 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[8\] GND " "Pin \"bus_dir\[8\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_dir[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[9\] GND " "Pin \"bus_dir\[9\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_dir[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[10\] GND " "Pin \"bus_dir\[10\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_dir[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[11\] GND " "Pin \"bus_dir\[11\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_dir[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[12\] GND " "Pin \"bus_dir\[12\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_dir[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[13\] GND " "Pin \"bus_dir\[13\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_dir[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[14\] GND " "Pin \"bus_dir\[14\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_dir[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[15\] GND " "Pin \"bus_dir\[15\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_dir[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[16\] GND " "Pin \"bus_dir\[16\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_dir[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[17\] GND " "Pin \"bus_dir\[17\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_dir[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[18\] GND " "Pin \"bus_dir\[18\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_dir[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[19\] GND " "Pin \"bus_dir\[19\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_dir[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_ctrl\[0\] GND " "Pin \"bus_ctrl\[0\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_ctrl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_ctrl\[1\] GND " "Pin \"bus_ctrl\[1\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_ctrl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_ctrl\[3\] GND " "Pin \"bus_ctrl\[3\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_ctrl[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_ctrl\[4\] VCC " "Pin \"bus_ctrl\[4\]\" is stuck at VCC" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|bus_ctrl[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[14\] GND " "Pin \"Disp_7sg\[14\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[15\] GND " "Pin \"Disp_7sg\[15\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[16\] GND " "Pin \"Disp_7sg\[16\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[17\] GND " "Pin \"Disp_7sg\[17\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[18\] GND " "Pin \"Disp_7sg\[18\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[19\] GND " "Pin \"Disp_7sg\[19\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[20\] VCC " "Pin \"Disp_7sg\[20\]\" is stuck at VCC" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[21\] GND " "Pin \"Disp_7sg\[21\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[22\] GND " "Pin \"Disp_7sg\[22\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[23\] GND " "Pin \"Disp_7sg\[23\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[24\] GND " "Pin \"Disp_7sg\[24\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[25\] GND " "Pin \"Disp_7sg\[25\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[26\] GND " "Pin \"Disp_7sg\[26\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[27\] VCC " "Pin \"Disp_7sg\[27\]\" is stuck at VCC" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1633750819791 "|U_Control|Disp_7sg[27]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1633750819791 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1633750820257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1633750822298 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1633750822298 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1633750822729 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1633750822729 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1633750822729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "209 " "Implemented 209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1633750822729 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1633750822729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1633750822729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1633750822822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 22:40:22 2021 " "Processing ended: Fri Oct 08 22:40:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1633750822822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1633750822822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1633750822822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633750822822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1633750825327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1633750825327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 22:40:25 2021 " "Processing started: Fri Oct 08 22:40:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1633750825327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1633750825327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off U_Control -c U_Control " "Command: quartus_fit --read_settings_files=off --write_settings_files=off U_Control -c U_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1633750825327 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1633750825466 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "U_Control EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"U_Control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1633750825490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1633750825583 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1633750825583 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1633750826061 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1633750826081 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633750826962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633750826962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633750826962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633750826962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633750826962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633750826962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633750826962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633750826962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633750826962 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1633750826962 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 0 { 0 ""} 0 672 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633750826966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 0 { 0 ""} 0 674 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633750826966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 0 { 0 ""} 0 676 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633750826966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 0 { 0 ""} 0 678 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633750826966 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1633750826966 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1633750826970 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "U_Control.sdc " "Synopsys Design Constraints File file not found: 'U_Control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1633750831464 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1633750831484 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1633750831492 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1633750831492 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1633750831492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1633750831596 ""}  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 0 { 0 ""} 0 652 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1633750831596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1633750832807 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1633750832810 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1633750832810 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1633750832810 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1633750832814 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1633750832814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1633750832898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1633750832898 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1633750832898 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633750833129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1633750843166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633750843454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1633750843527 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1633750848515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633750848515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1633750849877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1633750854439 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1633750854439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633750856234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1633750856234 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1633750856234 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1633750856432 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1633750857245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1633750857347 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1633750858045 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633750858891 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bus_datos\[0\] a permanently enabled " "Pin bus_datos\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { bus_datos[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bus_datos\[0\]" } } } } { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_datos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633750861227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bus_datos\[1\] a permanently enabled " "Pin bus_datos\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { bus_datos[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bus_datos\[1\]" } } } } { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_datos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633750861227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bus_datos\[2\] a permanently enabled " "Pin bus_datos\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { bus_datos[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bus_datos\[2\]" } } } } { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_datos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633750861227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bus_datos\[3\] a permanently enabled " "Pin bus_datos\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { bus_datos[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bus_datos\[3\]" } } } } { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_datos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633750861227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bus_datos\[4\] a permanently enabled " "Pin bus_datos\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { bus_datos[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bus_datos\[4\]" } } } } { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_datos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633750861227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bus_datos\[5\] a permanently enabled " "Pin bus_datos\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { bus_datos[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bus_datos\[5\]" } } } } { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_datos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633750861227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bus_datos\[6\] a permanently enabled " "Pin bus_datos\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { bus_datos[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bus_datos\[6\]" } } } } { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_datos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633750861227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bus_datos\[7\] a permanently enabled " "Pin bus_datos\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { bus_datos[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bus_datos\[7\]" } } } } { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/U_Control.vhd" 48 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus_datos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633750861227 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1633750861227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/output_files/U_Control.fit.smsg " "Generated suppressed messages file C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/output_files/U_Control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1633750861639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1633750862734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 22:41:02 2021 " "Processing ended: Fri Oct 08 22:41:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1633750862734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1633750862734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1633750862734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633750862734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1633750865777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1633750865777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 22:41:05 2021 " "Processing started: Fri Oct 08 22:41:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1633750865777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1633750865777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off U_Control -c U_Control " "Command: quartus_asm --read_settings_files=off --write_settings_files=off U_Control -c U_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1633750865777 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1633750871772 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1633750871944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1633750874675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 22:41:14 2021 " "Processing ended: Fri Oct 08 22:41:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1633750874675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1633750874675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1633750874675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633750874675 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1633750875711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1633750877231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1633750877231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 22:41:16 2021 " "Processing started: Fri Oct 08 22:41:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1633750877231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1633750877231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta U_Control -c U_Control " "Command: quartus_sta U_Control -c U_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1633750877235 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1633750877395 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1633750877715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1633750877816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1633750877816 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "U_Control.sdc " "Synopsys Design Constraints File file not found: 'U_Control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1633750878391 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1633750878391 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1633750878395 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1633750878395 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1633750879047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1633750879047 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1633750879051 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1633750879075 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1633750879087 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1633750879087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.061 " "Worst-case setup slack is -5.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750879095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750879095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.061      -109.720 clk  " "   -5.061      -109.720 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750879095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633750879095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750879107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750879107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 clk  " "    0.387         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750879107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633750879107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1633750879115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1633750879119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750879127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750879127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -144.350 clk  " "   -3.000      -144.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750879127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633750879127 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1633750879237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1633750879275 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1633750880328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1633750880429 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1633750880441 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1633750880441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.533 " "Worst-case setup slack is -4.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750880457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750880457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.533       -90.307 clk  " "   -4.533       -90.307 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750880457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633750880457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750880484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750880484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 clk  " "    0.340         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750880484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633750880484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1633750880508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1633750880532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750880536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750880536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -144.350 clk  " "   -3.000      -144.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750880536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633750880536 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1633750880682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1633750880998 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1633750881002 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1633750881002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.981 " "Worst-case setup slack is -1.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750881006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750881006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.981       -25.382 clk  " "   -1.981       -25.382 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750881006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633750881006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750881018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750881018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 clk  " "    0.174         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750881018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633750881018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1633750881030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1633750881042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750881050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750881050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -119.845 clk  " "   -3.000      -119.845 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1633750881050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1633750881050 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1633750882085 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1633750882085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1633750882363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 22:41:22 2021 " "Processing ended: Fri Oct 08 22:41:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1633750882363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1633750882363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1633750882363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633750882363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1633750884858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1633750884858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 22:41:24 2021 " "Processing started: Fri Oct 08 22:41:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1633750884858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1633750884858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off U_Control -c U_Control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off U_Control -c U_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1633750884858 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "U_Control_7_1200mv_85c_slow.vho C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/ simulation " "Generated file U_Control_7_1200mv_85c_slow.vho in folder \"C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633750885830 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "U_Control_7_1200mv_0c_slow.vho C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/ simulation " "Generated file U_Control_7_1200mv_0c_slow.vho in folder \"C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633750885982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "U_Control_min_1200mv_0c_fast.vho C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/ simulation " "Generated file U_Control_min_1200mv_0c_fast.vho in folder \"C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633750886114 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "U_Control.vho C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/ simulation " "Generated file U_Control.vho in folder \"C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633750886254 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "U_Control_7_1200mv_85c_vhd_slow.sdo C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/ simulation " "Generated file U_Control_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633750886350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "U_Control_7_1200mv_0c_vhd_slow.sdo C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/ simulation " "Generated file U_Control_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633750886493 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "U_Control_min_1200mv_0c_vhd_fast.sdo C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/ simulation " "Generated file U_Control_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633750886618 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "U_Control_vhd.sdo C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/ simulation " "Generated file U_Control_vhd.sdo in folder \"C:/Users/hugoa/Desktop/Arqui_Compu/Arquitectura8bits_Practica1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1633750886726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1633750886876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 22:41:26 2021 " "Processing ended: Fri Oct 08 22:41:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1633750886876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1633750886876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1633750886876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633750886876 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633750887527 ""}
