IP Upgrade report for reverbFPGA
Thu Jan 18 21:33:27 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; IP Upgrade Summary                                                            ;
+------------------------------+------------------------------------------------+
; IP Components Upgrade Status ; Passed - Thu Jan 18 21:33:27 2024              ;
; Quartus Prime Version        ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                ; reverbFPGA                                     ;
; Top-level Entity Name        ; reverbFPGA                                     ;
; Family                       ; Cyclone V                                      ;
+------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                         ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------------------------------------+---------+
; Entity Name     ; Component Name ; Version ; Original Source File                          ; Generation File Path ; New Source File                               ; Message ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------------------------------------+---------+
; reverbFPGA_Qsys ; Qsys           ; 18.0    ; reverbFPGA_Qsys/synthesis/reverbFPGA_Qsys.qip ; reverbFPGA_Qsys.qsys ; reverbFPGA_Qsys/synthesis/reverbFPGA_Qsys.qip ;         ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "reverbFPGA_Qsys.qsys" to "reverbFPGA_Qsys.BAK.qsys"
Info (11902): Backing up file "reverbFPGA_Qsys/synthesis/reverbFPGA_Qsys.vhd" to "reverbFPGA_Qsys.BAK.vhd"
Info (11837): Started upgrading IP component Qsys with file "reverbFPGA_Qsys.qsys"
Info: 2024.01.18.21:27:39 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2024.01.18.21:27:39 Info: Finished upgrading the ip cores
Info: 2024.01.18.21:28:23 Info: Saving generation log to C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys
Info: 2024.01.18.21:28:23 Info: Starting: Create simulation model
Info: 2024.01.18.21:28:23 Info: qsys-generate C:\Users\User\Documents\Projet_reverb_FPGA\reverbFPGA\reverbFPGA_Qsys.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\User\Documents\Projet_reverb_FPGA\reverbFPGA\reverbFPGA_Qsys\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2024.01.18.21:28:24 Info: Loading reverbFPGA
Info: 2024.01.18.21:28:25 Info: Reading input file
Info: 2024.01.18.21:28:25 Info: Adding audio_config [altera_up_avalon_audio_and_video_config 18.0]
Info: 2024.01.18.21:28:25 Info: Parameterizing module audio_config
Info: 2024.01.18.21:28:25 Info: Adding audio_controller [altera_up_avalon_audio 18.0]
Info: 2024.01.18.21:28:25 Info: Parameterizing module audio_controller
Info: 2024.01.18.21:28:25 Info: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Info: 2024.01.18.21:28:25 Info: Parameterizing module audio_pll_0
Info: 2024.01.18.21:28:25 Info: Adding clkSampling [clock_source 23.1]
Info: 2024.01.18.21:28:25 Info: Parameterizing module clkSampling
Info: 2024.01.18.21:28:25 Info: Adding clk_0 [clock_source 23.1]
Info: 2024.01.18.21:28:25 Info: Parameterizing module clk_0
Info: 2024.01.18.21:28:25 Info: Adding dampingValue_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:28:25 Info: Parameterizing module dampingValue_PIO
Info: 2024.01.18.21:28:25 Info: Adding decayValue_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:28:25 Info: Parameterizing module decayValue_PIO
Info: 2024.01.18.21:28:25 Info: Adding hps_0 [altera_hps 23.1]
Info: 2024.01.18.21:28:25 Info: Parameterizing module hps_0
Info: 2024.01.18.21:28:25 Info: Adding mixValue_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:28:25 Info: Parameterizing module mixValue_PIO
Info: 2024.01.18.21:28:25 Info: Adding paramType_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:28:25 Info: Parameterizing module paramType_PIO
Info: 2024.01.18.21:28:25 Info: Adding paramValueUpdate_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:28:25 Info: Parameterizing module paramValueUpdate_PIO
Info: 2024.01.18.21:28:25 Info: Adding preDelayValue_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:28:25 Info: Parameterizing module preDelayValue_PIO
Info: 2024.01.18.21:28:25 Info: Adding serial_flash_loader [altera_serial_flash_loader 23.1]
Info: 2024.01.18.21:28:25 Info: Parameterizing module serial_flash_loader
Info: 2024.01.18.21:28:25 Info: Building connections
Info: 2024.01.18.21:28:25 Info: Parameterizing connections
Info: 2024.01.18.21:28:25 Info: Validating
Info: 2024.01.18.21:28:39 Info: Done reading input file
Info: 2024.01.18.21:28:47 Info: reverbFPGA_Qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2024.01.18.21:28:47 Info: reverbFPGA_Qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2024.01.18.21:28:47 Warning: reverbFPGA_Qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2024.01.18.21:28:47 Info: reverbFPGA_Qsys.paramType_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.01.18.21:28:47 Info: reverbFPGA_Qsys.paramValueUpdate_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.01.18.21:28:50 Info: reverbFPGA_Qsys: Generating reverbFPGA_Qsys "reverbFPGA_Qsys" for SIM_VHDL
Info: 2024.01.18.21:29:18 Info: audio_config: Starting Generation of Audio and Video Config
Warning: 2024.01.18.21:29:18 Warning: audio_config: No files generated for fileset SIM_VHDL
Info: 2024.01.18.21:29:18 Info: audio_config: "reverbFPGA_Qsys" instantiated altera_up_avalon_audio_and_video_config "audio_config"
Info: 2024.01.18.21:29:18 Info: audio_controller: Starting Generation of Audio Controller
Warning: 2024.01.18.21:29:18 Warning: audio_controller: No files generated for fileset SIM_VHDL
Info: 2024.01.18.21:29:18 Info: audio_controller: "reverbFPGA_Qsys" instantiated altera_up_avalon_audio "audio_controller"
Info: 2024.01.18.21:29:21 Info: audio_pll_0: "reverbFPGA_Qsys" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: 2024.01.18.21:29:21 Info: dampingValue_PIO: Starting RTL generation for module 'reverbFPGA_Qsys_dampingValue_PIO'
Info: 2024.01.18.21:29:21 Info: dampingValue_PIO:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reverbFPGA_Qsys_dampingValue_PIO --dir=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0004_dampingValue_PIO_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0004_dampingValue_PIO_gen//reverbFPGA_Qsys_dampingValue_PIO_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0004_dampingValue_PIO_gen
Info: 2024.01.18.21:29:22 Info: dampingValue_PIO: Done RTL generation for module 'reverbFPGA_Qsys_dampingValue_PIO'
Info: 2024.01.18.21:29:22 Info: dampingValue_PIO: "reverbFPGA_Qsys" instantiated altera_avalon_pio "dampingValue_PIO"
Info: 2024.01.18.21:29:22 Info: hps_0: "Running  for module: hps_0"
Info: 2024.01.18.21:29:23 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2024.01.18.21:29:24 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2024.01.18.21:29:24 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2024.01.18.21:29:31 Info: hps_0: "reverbFPGA_Qsys" instantiated altera_hps "hps_0"
Info: 2024.01.18.21:29:31 Info: paramType_PIO: Starting RTL generation for module 'reverbFPGA_Qsys_paramType_PIO'
Info: 2024.01.18.21:29:31 Info: paramType_PIO:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reverbFPGA_Qsys_paramType_PIO --dir=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0005_paramType_PIO_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0005_paramType_PIO_gen//reverbFPGA_Qsys_paramType_PIO_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0005_paramType_PIO_gen
Info: 2024.01.18.21:29:31 Info: paramType_PIO: Done RTL generation for module 'reverbFPGA_Qsys_paramType_PIO'
Info: 2024.01.18.21:29:31 Info: paramType_PIO: "reverbFPGA_Qsys" instantiated altera_avalon_pio "paramType_PIO"
Info: 2024.01.18.21:29:31 Info: paramValueUpdate_PIO: Starting RTL generation for module 'reverbFPGA_Qsys_paramValueUpdate_PIO'
Info: 2024.01.18.21:29:31 Info: paramValueUpdate_PIO:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reverbFPGA_Qsys_paramValueUpdate_PIO --dir=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0006_paramValueUpdate_PIO_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0006_paramValueUpdate_PIO_gen//reverbFPGA_Qsys_paramValueUpdate_PIO_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0006_paramValueUpdate_PIO_gen
Info: 2024.01.18.21:29:31 Info: paramValueUpdate_PIO: Done RTL generation for module 'reverbFPGA_Qsys_paramValueUpdate_PIO'
Info: 2024.01.18.21:29:31 Info: paramValueUpdate_PIO: "reverbFPGA_Qsys" instantiated altera_avalon_pio "paramValueUpdate_PIO"
Info: 2024.01.18.21:29:31 Info: serial_flash_loader: generating top-level entity altera_serial_flash_loader
Info: 2024.01.18.21:29:31 Info: altclkctrl_inst: "Generating: altclkctrl_inst"
Info: 2024.01.18.21:29:31 Info: serial_flash_loader: "reverbFPGA_Qsys" instantiated altera_serial_flash_loader "serial_flash_loader"
Info: 2024.01.18.21:29:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:29:45 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:29:46 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:29:47 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:29:48 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:29:50 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:29:51 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:30:02 Info: mm_interconnect_0: "reverbFPGA_Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2024.01.18.21:30:02 Info: rst_controller: "reverbFPGA_Qsys" instantiated altera_reset_controller "rst_controller"
Info: 2024.01.18.21:30:02 Info: audio_pll: Generating simgen model
Info: 2024.01.18.21:30:26 Info: audio_pll: Simgen was successful
Info: 2024.01.18.21:30:26 Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: 2024.01.18.21:30:26 Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: 2024.01.18.21:30:27 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2024.01.18.21:30:31 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2024.01.18.21:30:31 Info: altclkctrl_inst: "serial_flash_loader" instantiated altera_serial_flash_loader "altclkctrl_inst"
Info: 2024.01.18.21:30:31 Info: audio_config_avalon_av_config_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audio_config_avalon_av_config_slave_translator"
Info: 2024.01.18.21:30:31 Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: 2024.01.18.21:30:31 Info: audio_config_avalon_av_config_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "audio_config_avalon_av_config_slave_agent"
Info: 2024.01.18.21:30:31 Info: audio_config_avalon_av_config_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "audio_config_avalon_av_config_slave_agent_rsp_fifo"
Info: 2024.01.18.21:30:31 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2024.01.18.21:30:31 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2024.01.18.21:30:31 Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: 2024.01.18.21:30:31 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation/submodules
Info: 2024.01.18.21:30:31 Info: audio_config_avalon_av_config_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "audio_config_avalon_av_config_slave_burst_adapter"
Info: 2024.01.18.21:30:31 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation/submodules
Info: 2024.01.18.21:30:31 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation/submodules
Info: 2024.01.18.21:30:31 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2024.01.18.21:30:31 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2024.01.18.21:30:31 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2024.01.18.21:30:31 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2024.01.18.21:30:31 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation/submodules
Info: 2024.01.18.21:30:33 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2024.01.18.21:30:33 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2024.01.18.21:30:33 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation/submodules
Info: 2024.01.18.21:30:33 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation/submodules
Info: 2024.01.18.21:30:33 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation/submodules
Info: 2024.01.18.21:30:34 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation/submodules
Info: 2024.01.18.21:30:34 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation/submodules
Info: 2024.01.18.21:30:34 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation/submodules
Info: 2024.01.18.21:30:34 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation/submodules
Info: 2024.01.18.21:30:34 Info: altclkctrl_inst: Generating top-level entity reverbFPGA_Qsys_serial_flash_loader_altclkctrl_inst_altclkctrl_inst.
Info: 2024.01.18.21:30:34 Info: altclkctrl_inst: "altclkctrl_inst" instantiated altclkctrl "altclkctrl_inst"
Info: 2024.01.18.21:30:34 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2024.01.18.21:30:34 Info: reverbFPGA_Qsys: Done "reverbFPGA_Qsys" with 32 modules, 58 files
Info: 2024.01.18.21:30:34 Info: qsys-generate succeeded.
Info: 2024.01.18.21:30:34 Info: Finished: Create simulation model
Info: 2024.01.18.21:30:34 Info: Starting: Create Modelsim Project.
Info: 2024.01.18.21:30:34 Info: sim-script-gen --spd=C:\Users\User\Documents\Projet_reverb_FPGA\reverbFPGA\reverbFPGA_Qsys\reverbFPGA_Qsys.spd --output-directory=C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation
Info: 2024.01.18.21:30:34 Info: Doing: ip-make-simscript --spd=C:\Users\User\Documents\Projet_reverb_FPGA\reverbFPGA\reverbFPGA_Qsys\reverbFPGA_Qsys.spd --output-directory=C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation
Info: 2024.01.18.21:30:36 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation
Info: 2024.01.18.21:30:36 Info:     mentor
Info: 2024.01.18.21:30:36 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation
Info: 2024.01.18.21:30:36 Info:     aldec
Info: 2024.01.18.21:30:36 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/simulation
Info: 2024.01.18.21:30:36 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2024.01.18.21:30:36 Info: Finished: Create Modelsim Project.
Info: 2024.01.18.21:30:36 Info: Starting: Create block symbol file (.bsf)
Info: 2024.01.18.21:30:36 Info: qsys-generate C:\Users\User\Documents\Projet_reverb_FPGA\reverbFPGA\reverbFPGA_Qsys.qsys --block-symbol-file --output-directory=C:\Users\User\Documents\Projet_reverb_FPGA\reverbFPGA\reverbFPGA_Qsys --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2024.01.18.21:30:36 Info: Loading reverbFPGA
Info: 2024.01.18.21:30:37 Info: Reading input file
Info: 2024.01.18.21:30:37 Info: Adding audio_config [altera_up_avalon_audio_and_video_config 18.0]
Info: 2024.01.18.21:30:37 Info: Parameterizing module audio_config
Info: 2024.01.18.21:30:37 Info: Adding audio_controller [altera_up_avalon_audio 18.0]
Info: 2024.01.18.21:30:37 Info: Parameterizing module audio_controller
Info: 2024.01.18.21:30:37 Info: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Info: 2024.01.18.21:30:37 Info: Parameterizing module audio_pll_0
Info: 2024.01.18.21:30:37 Info: Adding clkSampling [clock_source 23.1]
Info: 2024.01.18.21:30:37 Info: Parameterizing module clkSampling
Info: 2024.01.18.21:30:37 Info: Adding clk_0 [clock_source 23.1]
Info: 2024.01.18.21:30:37 Info: Parameterizing module clk_0
Info: 2024.01.18.21:30:37 Info: Adding dampingValue_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:30:37 Info: Parameterizing module dampingValue_PIO
Info: 2024.01.18.21:30:37 Info: Adding decayValue_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:30:37 Info: Parameterizing module decayValue_PIO
Info: 2024.01.18.21:30:37 Info: Adding hps_0 [altera_hps 23.1]
Info: 2024.01.18.21:30:37 Info: Parameterizing module hps_0
Info: 2024.01.18.21:30:37 Info: Adding mixValue_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:30:37 Info: Parameterizing module mixValue_PIO
Info: 2024.01.18.21:30:37 Info: Adding paramType_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:30:37 Info: Parameterizing module paramType_PIO
Info: 2024.01.18.21:30:37 Info: Adding paramValueUpdate_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:30:37 Info: Parameterizing module paramValueUpdate_PIO
Info: 2024.01.18.21:30:37 Info: Adding preDelayValue_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:30:37 Info: Parameterizing module preDelayValue_PIO
Info: 2024.01.18.21:30:37 Info: Adding serial_flash_loader [altera_serial_flash_loader 23.1]
Info: 2024.01.18.21:30:37 Info: Parameterizing module serial_flash_loader
Info: 2024.01.18.21:30:37 Info: Building connections
Info: 2024.01.18.21:30:37 Info: Parameterizing connections
Info: 2024.01.18.21:30:37 Info: Validating
Info: 2024.01.18.21:30:50 Info: Done reading input file
Info: 2024.01.18.21:30:58 Info: reverbFPGA_Qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2024.01.18.21:30:58 Info: reverbFPGA_Qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2024.01.18.21:30:58 Warning: reverbFPGA_Qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2024.01.18.21:30:58 Info: reverbFPGA_Qsys.paramType_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.01.18.21:30:58 Info: reverbFPGA_Qsys.paramValueUpdate_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.01.18.21:30:59 Info: qsys-generate succeeded.
Info: 2024.01.18.21:30:59 Info: Finished: Create block symbol file (.bsf)
Info: 2024.01.18.21:30:59 Info:
Info: 2024.01.18.21:30:59 Info: Starting: Create HDL design files for synthesis
Info: 2024.01.18.21:30:59 Info: qsys-generate C:\Users\User\Documents\Projet_reverb_FPGA\reverbFPGA\reverbFPGA_Qsys.qsys --synthesis=VHDL --output-directory=C:\Users\User\Documents\Projet_reverb_FPGA\reverbFPGA\reverbFPGA_Qsys\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2024.01.18.21:30:59 Info: Loading reverbFPGA
Info: 2024.01.18.21:31:00 Info: Reading input file
Info: 2024.01.18.21:31:00 Info: Adding audio_config [altera_up_avalon_audio_and_video_config 18.0]
Info: 2024.01.18.21:31:00 Info: Parameterizing module audio_config
Info: 2024.01.18.21:31:00 Info: Adding audio_controller [altera_up_avalon_audio 18.0]
Info: 2024.01.18.21:31:00 Info: Parameterizing module audio_controller
Info: 2024.01.18.21:31:00 Info: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Info: 2024.01.18.21:31:00 Info: Parameterizing module audio_pll_0
Info: 2024.01.18.21:31:00 Info: Adding clkSampling [clock_source 23.1]
Info: 2024.01.18.21:31:00 Info: Parameterizing module clkSampling
Info: 2024.01.18.21:31:00 Info: Adding clk_0 [clock_source 23.1]
Info: 2024.01.18.21:31:00 Info: Parameterizing module clk_0
Info: 2024.01.18.21:31:00 Info: Adding dampingValue_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:31:00 Info: Parameterizing module dampingValue_PIO
Info: 2024.01.18.21:31:00 Info: Adding decayValue_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:31:00 Info: Parameterizing module decayValue_PIO
Info: 2024.01.18.21:31:00 Info: Adding hps_0 [altera_hps 23.1]
Info: 2024.01.18.21:31:00 Info: Parameterizing module hps_0
Info: 2024.01.18.21:31:00 Info: Adding mixValue_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:31:00 Info: Parameterizing module mixValue_PIO
Info: 2024.01.18.21:31:00 Info: Adding paramType_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:31:00 Info: Parameterizing module paramType_PIO
Info: 2024.01.18.21:31:00 Info: Adding paramValueUpdate_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:31:00 Info: Parameterizing module paramValueUpdate_PIO
Info: 2024.01.18.21:31:00 Info: Adding preDelayValue_PIO [altera_avalon_pio 23.1]
Info: 2024.01.18.21:31:00 Info: Parameterizing module preDelayValue_PIO
Info: 2024.01.18.21:31:00 Info: Adding serial_flash_loader [altera_serial_flash_loader 23.1]
Info: 2024.01.18.21:31:00 Info: Parameterizing module serial_flash_loader
Info: 2024.01.18.21:31:00 Info: Building connections
Info: 2024.01.18.21:31:00 Info: Parameterizing connections
Info: 2024.01.18.21:31:00 Info: Validating
Info: 2024.01.18.21:31:13 Info: Done reading input file
Info: 2024.01.18.21:31:20 Info: reverbFPGA_Qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2024.01.18.21:31:20 Info: reverbFPGA_Qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2024.01.18.21:31:20 Warning: reverbFPGA_Qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2024.01.18.21:31:20 Info: reverbFPGA_Qsys.paramType_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.01.18.21:31:20 Info: reverbFPGA_Qsys.paramValueUpdate_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.01.18.21:31:24 Info: reverbFPGA_Qsys: Generating reverbFPGA_Qsys "reverbFPGA_Qsys" for QUARTUS_SYNTH
Info: 2024.01.18.21:31:45 Info: audio_config: Starting Generation of Audio and Video Config
Info: 2024.01.18.21:31:45 Info: audio_config: "reverbFPGA_Qsys" instantiated altera_up_avalon_audio_and_video_config "audio_config"
Info: 2024.01.18.21:31:45 Info: audio_controller: Starting Generation of Audio Controller
Info: 2024.01.18.21:31:45 Info: audio_controller: "reverbFPGA_Qsys" instantiated altera_up_avalon_audio "audio_controller"
Info: 2024.01.18.21:31:48 Info: audio_pll_0: "reverbFPGA_Qsys" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: 2024.01.18.21:31:48 Info: dampingValue_PIO: Starting RTL generation for module 'reverbFPGA_Qsys_dampingValue_PIO'
Info: 2024.01.18.21:31:48 Info: dampingValue_PIO:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reverbFPGA_Qsys_dampingValue_PIO --dir=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0030_dampingValue_PIO_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0030_dampingValue_PIO_gen/
Info: 2024.01.18.21:31:49 Info: dampingValue_PIO: Done RTL generation for module 'reverbFPGA_Qsys_dampingValue_PIO'
Info: 2024.01.18.21:31:49 Info: dampingValue_PIO: "reverbFPGA_Qsys" instantiated altera_avalon_pio "dampingValue_PIO"
Info: 2024.01.18.21:31:49 Info: hps_0: "Running  for module: hps_0"
Info: 2024.01.18.21:31:50 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2024.01.18.21:31:50 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2024.01.18.21:31:50 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2024.01.18.21:31:57 Info: hps_0: "reverbFPGA_Qsys" instantiated altera_hps "hps_0"
Info: 2024.01.18.21:31:57 Info: paramType_PIO: Starting RTL generation for module 'reverbFPGA_Qsys_paramType_PIO'
Info: 2024.01.18.21:31:57 Info: paramType_PIO:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reverbFPGA_Qsys_paramType_PIO --dir=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0031_paramType_PIO_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0031_paramType_PIO_gen/
Info: 2024.01.18.21:31:57 Info: paramType_PIO: Done RTL generation for module 'reverbFPGA_Qsys_paramType_PIO'
Info: 2024.01.18.21:31:57 Info: paramType_PIO: "reverbFPGA_Qsys" instantiated altera_avalon_pio "paramType_PIO"
Info: 2024.01.18.21:31:57 Info: paramValueUpdate_PIO: Starting RTL generation for module 'reverbFPGA_Qsys_paramValueUpdate_PIO'
Info: 2024.01.18.21:31:57 Info: paramValueUpdate_PIO:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reverbFPGA_Qsys_paramValueUpdate_PIO --dir=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0032_paramValueUpdate_PIO_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9740_5702419638234278126.dir/0032_paramValueUpdate_PIO_gen/
Info: 2024.01.18.21:31:57 Info: paramValueUpdate_PIO: Done RTL generation for module 'reverbFPGA_Qsys_paramValueUpdate_PIO'
Info: 2024.01.18.21:31:57 Info: paramValueUpdate_PIO: "reverbFPGA_Qsys" instantiated altera_avalon_pio "paramValueUpdate_PIO"
Info: 2024.01.18.21:31:57 Info: serial_flash_loader: generating top-level entity altera_serial_flash_loader
Info: 2024.01.18.21:31:57 Info: altclkctrl_inst: "Generating: altclkctrl_inst"
Info: 2024.01.18.21:31:57 Info: serial_flash_loader: "reverbFPGA_Qsys" instantiated altera_serial_flash_loader "serial_flash_loader"
Info: 2024.01.18.21:32:09 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:32:10 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:32:12 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:32:13 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:32:14 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:32:15 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:32:16 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2024.01.18.21:32:27 Info: mm_interconnect_0: "reverbFPGA_Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2024.01.18.21:32:27 Info: rst_controller: "reverbFPGA_Qsys" instantiated altera_reset_controller "rst_controller"
Info: 2024.01.18.21:32:27 Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: 2024.01.18.21:32:27 Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: 2024.01.18.21:32:27 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2024.01.18.21:32:29 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2024.01.18.21:32:29 Info: altclkctrl_inst: "serial_flash_loader" instantiated altera_serial_flash_loader "altclkctrl_inst"
Info: 2024.01.18.21:32:29 Info: audio_config_avalon_av_config_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audio_config_avalon_av_config_slave_translator"
Info: 2024.01.18.21:32:29 Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: 2024.01.18.21:32:29 Info: audio_config_avalon_av_config_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "audio_config_avalon_av_config_slave_agent"
Info: 2024.01.18.21:32:29 Info: audio_config_avalon_av_config_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "audio_config_avalon_av_config_slave_agent_rsp_fifo"
Info: 2024.01.18.21:32:29 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2024.01.18.21:32:29 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2024.01.18.21:32:29 Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: 2024.01.18.21:32:29 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/synthesis/submodules
Info: 2024.01.18.21:32:29 Info: audio_config_avalon_av_config_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "audio_config_avalon_av_config_slave_burst_adapter"
Info: 2024.01.18.21:32:29 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/synthesis/submodules
Info: 2024.01.18.21:32:29 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/synthesis/submodules
Info: 2024.01.18.21:32:30 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2024.01.18.21:32:30 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2024.01.18.21:32:30 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2024.01.18.21:32:30 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2024.01.18.21:32:30 Info: Reusing file C:/Users/User/Documents/Projet_reverb_FPGA/reverbFPGA/reverbFPGA_Qsys/synthesis/submodules
Info: 2024.01.18.21:32:32 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2024.01.18.21:33:11 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2024.01.18.21:33:11 Info: altclkctrl_inst: Generating top-level entity reverbFPGA_Qsys_serial_flash_loader_altclkctrl_inst_altclkctrl_inst.
Info: 2024.01.18.21:33:11 Info: altclkctrl_inst: "altclkctrl_inst" instantiated altclkctrl "altclkctrl_inst"
Info: 2024.01.18.21:33:11 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2024.01.18.21:33:11 Info: reverbFPGA_Qsys: Done "reverbFPGA_Qsys" with 32 modules, 109 files
Info: 2024.01.18.21:33:12 Info: qsys-generate succeeded.
Info: 2024.01.18.21:33:12 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "reverbFPGA_Qsys.qsys"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Thu Jan 18 21:33:43 2024
    Info: Elapsed time: 00:07:07
    Info: Total CPU time (on all processors): 00:08:25


