=========================================================================================================
Auto created by Tang Dynasty v5.6.71036
   Copyright (c) 2012-2023 Anlogic Inc.
Thu Dec 19 16:41:23 2024
=========================================================================================================


Top Model:                demo_1st_top                                                    
Device:                   eagle_20                                                        
Timing Constraint File:   ../../01_src/04_pin/demo_1st.sdc                                
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: sys_clk_50m                                              
Clock = sys_clk_50m, period 20ns, rising at 0ns, falling at 10ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0), 0 hold errors (TNS = 0)
Minimum period is 0ns
---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u1_pll/pll_inst.clkc[0]                                  
Clock = u1_pll/pll_inst.clkc[0], period 2.5ns, rising at 0ns, falling at 1.25ns

48 endpoints analyzed totally, and 120 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 2.192ns
---------------------------------------------------------------------------------------------------------

Paths for end point u3_setio/cnt_60ns_b[2]_syn_11 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.308 ns                                                        
 Start Point:             u3_setio/reg0_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/cnt_60ns_b[2]_syn_11.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.040ns  (logic 1.119ns, net 0.921ns, 54% logic)                
 Logic Levels:            2 ( LUT5=2 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/reg0_syn_29.clk (u3_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_setio/reg0_syn_29.q[1]                                   clk2q                   0.146 r     2.556
 u3_setio/cas_reg1_reg_syn_5.b[1]                            net  (fanout = 3)       0.612 r     3.168
 u3_setio/cas_reg1_reg_syn_5.f[1]                            cell (LUT5)             0.431 r     3.599
 u3_setio/cnt_60ns_b[2]_syn_11.a[0]                          net  (fanout = 2)       0.309 r     3.908
 u3_setio/cnt_60ns_b[2]_syn_11                               path2reg0 (LUT5)        0.542       4.450
 Arrival time                                                                        4.450                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cnt_60ns_b[2]_syn_11.clk (u3_setio/clk)            net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.208       4.758
 Required time                                                                       4.758            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.308ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.477 ns                                                        
 Start Point:             u3_setio/reg0_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/cnt_60ns_b[2]_syn_11.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         1.871ns  (logic 0.950ns, net 0.921ns, 50% logic)                
 Logic Levels:            2 ( LUT5=2 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/reg0_syn_29.clk (u3_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_setio/reg0_syn_29.q[0]                                   clk2q                   0.146 r     2.556
 u3_setio/cas_reg1_reg_syn_5.d[1]                            net  (fanout = 4)       0.612 r     3.168
 u3_setio/cas_reg1_reg_syn_5.f[1]                            cell (LUT5)             0.262 r     3.430
 u3_setio/cnt_60ns_b[2]_syn_11.a[0]                          net  (fanout = 2)       0.309 r     3.739
 u3_setio/cnt_60ns_b[2]_syn_11                               path2reg0 (LUT5)        0.542       4.281
 Arrival time                                                                        4.281                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cnt_60ns_b[2]_syn_11.clk (u3_setio/clk)            net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.208       4.758
 Required time                                                                       4.758            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.477ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.692 ns                                                        
 Start Point:             u3_setio/cnt_60ns_b[2]_syn_13.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/cnt_60ns_b[2]_syn_11.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         1.671ns  (logic 1.036ns, net 0.635ns, 61% logic)                
 Logic Levels:            2 ( LUT5=2 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cnt_60ns_b[2]_syn_13.clk (u3_setio/clk)            net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_setio/cnt_60ns_b[2]_syn_13.q[0]                          clk2q                   0.146 r     2.556
 u3_setio/cas_reg1_reg_syn_5.c[1]                            net  (fanout = 2)       0.326 r     2.882
 u3_setio/cas_reg1_reg_syn_5.f[1]                            cell (LUT5)             0.348 r     3.230
 u3_setio/cnt_60ns_b[2]_syn_11.a[0]                          net  (fanout = 2)       0.309 r     3.539
 u3_setio/cnt_60ns_b[2]_syn_11                               path2reg0 (LUT5)        0.542       4.081
 Arrival time                                                                        4.081                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cnt_60ns_b[2]_syn_11.clk (u3_setio/clk)            net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.223       4.773
 Required time                                                                       4.773            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.692ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u3_setio/cnt_60ns_b[2]_syn_13 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.323 ns                                                        
 Start Point:             u3_setio/cas_reg1_reg_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/cnt_60ns_b[2]_syn_13.b[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.025ns  (logic 0.957ns, net 1.068ns, 47% logic)                
 Logic Levels:            2 ( LUT4=2 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cas_reg1_reg_syn_5.clk (u3_setio/clk)              net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_setio/cas_reg1_reg_syn_5.q[0]                            clk2q                   0.146 r     2.556
 u3_setio/cnt_60ns_b[2]_syn_13.d[1]                          net  (fanout = 6)       0.612 r     3.168
 u3_setio/cnt_60ns_b[2]_syn_13.f[1]                          cell (LUT4)             0.262 r     3.430
 u3_setio/cnt_60ns_b[2]_syn_13.b[0]                          net  (fanout = 2)       0.456 r     3.886
 u3_setio/cnt_60ns_b[2]_syn_13                               path2reg0 (LUT4)        0.549       4.435
 Arrival time                                                                        4.435                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cnt_60ns_b[2]_syn_13.clk (u3_setio/clk)            net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.208       4.758
 Required time                                                                       4.758            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.323ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.372 ns                                                        
 Start Point:             u3_setio/cnt_60ns_b[2]_syn_13.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/cnt_60ns_b[2]_syn_13.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.012ns  (logic 1.036ns, net 0.976ns, 51% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cnt_60ns_b[2]_syn_13.clk (u3_setio/clk)            net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_setio/cnt_60ns_b[2]_syn_13.q[0]                          clk2q                   0.146 r     2.556
 u3_setio/cnt_60ns_b[2]_syn_11.c[1]                          net  (fanout = 2)       0.473 r     3.029
 u3_setio/cnt_60ns_b[2]_syn_11.f[1]                          cell (LUT5)             0.348 r     3.377
 u3_setio/cnt_60ns_b[2]_syn_13.a[0]                          net  (fanout = 1)       0.503 r     3.880
 u3_setio/cnt_60ns_b[2]_syn_13                               path2reg0 (LUT4)        0.542       4.422
 Arrival time                                                                        4.422                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cnt_60ns_b[2]_syn_13.clk (u3_setio/clk)            net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.244       4.794
 Required time                                                                       4.794            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.372ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.382 ns                                                        
 Start Point:             u3_setio/reg0_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/cnt_60ns_b[2]_syn_13.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         1.966ns  (logic 1.119ns, net 0.847ns, 56% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/reg0_syn_29.clk (u3_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_setio/reg0_syn_29.q[1]                                   clk2q                   0.146 r     2.556
 u3_setio/cnt_60ns_b[2]_syn_11.b[1]                          net  (fanout = 3)       0.344 r     2.900
 u3_setio/cnt_60ns_b[2]_syn_11.f[1]                          cell (LUT5)             0.431 r     3.331
 u3_setio/cnt_60ns_b[2]_syn_13.a[0]                          net  (fanout = 1)       0.503 r     3.834
 u3_setio/cnt_60ns_b[2]_syn_13                               path2reg0 (LUT4)        0.542       4.376
 Arrival time                                                                        4.376                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cnt_60ns_b[2]_syn_13.clk (u3_setio/clk)            net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.208       4.758
 Required time                                                                       4.758            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.382ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u3_setio/cas_reg1_reg_syn_5 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.459 ns                                                        
 Start Point:             u3_setio/reg0_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/cas_reg1_reg_syn_5.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         1.889ns  (logic 1.119ns, net 0.770ns, 59% logic)                
 Logic Levels:            2 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/reg0_syn_29.clk (u3_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_setio/reg0_syn_29.q[1]                                   clk2q                   0.146 r     2.556
 u3_setio/cas_reg1_reg_syn_5.b[1]                            net  (fanout = 3)       0.612 r     3.168
 u3_setio/cas_reg1_reg_syn_5.f[1]                            cell (LUT5)             0.431 r     3.599
 u3_setio/cas_reg1_reg_syn_5.a[0]                            net  (fanout = 2)       0.158 r     3.757
 u3_setio/cas_reg1_reg_syn_5                                 path2reg0               0.542       4.299
 Arrival time                                                                        4.299                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cas_reg1_reg_syn_5.clk (u3_setio/clk)              net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.208       4.758
 Required time                                                                       4.758            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.459ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.628 ns                                                        
 Start Point:             u3_setio/reg0_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/cas_reg1_reg_syn_5.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         1.720ns  (logic 0.950ns, net 0.770ns, 55% logic)                
 Logic Levels:            2 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/reg0_syn_29.clk (u3_setio/clk)                     net                     2.410       2.410      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_setio/reg0_syn_29.q[0]                                   clk2q                   0.146 r     2.556
 u3_setio/cas_reg1_reg_syn_5.d[1]                            net  (fanout = 4)       0.612 r     3.168
 u3_setio/cas_reg1_reg_syn_5.f[1]                            cell (LUT5)             0.262 r     3.430
 u3_setio/cas_reg1_reg_syn_5.a[0]                            net  (fanout = 2)       0.158 r     3.588
 u3_setio/cas_reg1_reg_syn_5                                 path2reg0               0.542       4.130
 Arrival time                                                                        4.130                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cas_reg1_reg_syn_5.clk (u3_setio/clk)              net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.208       4.758
 Required time                                                                       4.758            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.628ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.728 ns                                                        
 Start Point:             emif_cas_in_syn_4.ipclk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/cas_reg1_reg_syn_5.b[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         1.801ns  (logic 1.116ns, net 0.685ns, 61% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 emif_cas_in_syn_4.ipclk (u3_setio/clk)                      net                     2.201       2.201      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.201
---------------------------------------------------------------------------------------------------------
 emif_cas_in_syn_4.diq[0]                                    clk2q                   0.567 r     2.768
 u3_setio/cas_reg1_reg_syn_5.b[0]                            net  (fanout = 8)       0.685 r     3.453
 u3_setio/cas_reg1_reg_syn_5                                 path2reg0               0.549       4.002
 Arrival time                                                                        4.002                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cas_reg1_reg_syn_5.clk (u3_setio/clk)              net                     2.166       2.166      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.550
 clock uncertainty                                                                  -0.000       4.550
 clock recovergence pessimism                                                        0.180       4.730
 Required time                                                                       4.730            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.728ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u3_setio/setout_reg_reg_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.379 ns                                                        
 Start Point:             u2_op/we_logic_reg_reg_syn_9.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u3_setio/setout_reg_reg_syn_5.d[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.732ns  (logic 0.325ns, net 0.407ns, 44% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u2_op/we_logic_reg_reg_syn_9.clk (u7_encoder/u11_biss/clk)  net                     1.938       1.938      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u2_op/we_logic_reg_reg_syn_9.q[0]                           clk2q                   0.109 r     2.047
 u3_setio/setout_reg_reg_syn_5.d[0]                          net  (fanout = 2)       0.407 r     2.454
 u3_setio/setout_reg_reg_syn_5                               path2reg0 (LUT2)        0.216       2.670
 Arrival time                                                                        2.670                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/setout_reg_reg_syn_5.clk (u3_setio/clk)            net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.379ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u3_setio/reg0_syn_29 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.434 ns                                                        
 Start Point:             u3_setio/reg0_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/reg0_syn_29.d[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.495ns  (logic 0.378ns, net 0.117ns, 76% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/reg0_syn_29.clk (u3_setio/clk)                     net                     2.029       2.029      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u3_setio/reg0_syn_29.q[0]                                   clk2q                   0.109 r     2.138
 u3_setio/reg0_syn_29.d[1]                                   net  (fanout = 4)       0.117 r     2.255
 u3_setio/reg0_syn_29                                        path2reg1 (LUT5)        0.269       2.524
 Arrival time                                                                        2.524                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/reg0_syn_29.clk (u3_setio/clk)                     net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.201       2.090
 Required time                                                                       2.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.434ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.687 ns                                                        
 Start Point:             u3_setio/reg0_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/reg0_syn_29.e[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.748ns  (logic 0.409ns, net 0.339ns, 54% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/reg0_syn_29.clk (u3_setio/clk)                     net                     2.029       2.029      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u3_setio/reg0_syn_29.q[1]                                   clk2q                   0.109 r     2.138
 u3_setio/reg0_syn_29.e[1]                                   net  (fanout = 3)       0.339 r     2.477
 u3_setio/reg0_syn_29                                        path2reg1 (LUT5)        0.300       2.777
 Arrival time                                                                        2.777                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/reg0_syn_29.clk (u3_setio/clk)                     net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.201       2.090
 Required time                                                                       2.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.687ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.758 ns                                                        
 Start Point:             u3_setio/cas_reg1_reg_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/reg0_syn_29.c[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.848ns  (logic 0.430ns, net 0.418ns, 50% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cas_reg1_reg_syn_5.clk (u3_setio/clk)              net                     2.029       2.029      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u3_setio/cas_reg1_reg_syn_5.q[1]                            clk2q                   0.109 r     2.138
 u3_setio/reg0_syn_29.c[1]                                   net  (fanout = 7)       0.418 r     2.556
 u3_setio/reg0_syn_29                                        path2reg1 (LUT5)        0.321       2.877
 Arrival time                                                                        2.877                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/reg0_syn_29.clk (u3_setio/clk)                     net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.172       2.119
 Required time                                                                       2.119            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.758ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u3_setio/reg0_syn_29 (5 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.520 ns                                                        
 Start Point:             u3_setio/cas_reg1_reg_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/reg0_syn_29.d[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.610ns  (logic 0.378ns, net 0.232ns, 61% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cas_reg1_reg_syn_5.clk (u3_setio/clk)              net                     2.029       2.029      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u3_setio/cas_reg1_reg_syn_5.q[0]                            clk2q                   0.109 r     2.138
 u3_setio/reg0_syn_29.d[0]                                   net  (fanout = 6)       0.232 r     2.370
 u3_setio/reg0_syn_29                                        path2reg0 (LUT5)        0.269       2.639
 Arrival time                                                                        2.639                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/reg0_syn_29.clk (u3_setio/clk)                     net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.172       2.119
 Required time                                                                       2.119            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.520ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.551 ns                                                        
 Start Point:             u3_setio/cnt_60ns_b[2]_syn_11.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/reg0_syn_29.e[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.641ns  (logic 0.409ns, net 0.232ns, 63% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cnt_60ns_b[2]_syn_11.clk (u3_setio/clk)            net                     2.029       2.029      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u3_setio/cnt_60ns_b[2]_syn_11.q[0]                          clk2q                   0.109 r     2.138
 u3_setio/reg0_syn_29.e[0]                                   net  (fanout = 5)       0.232 r     2.370
 u3_setio/reg0_syn_29                                        path2reg0 (LUT5)        0.300       2.670
 Arrival time                                                                        2.670                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/reg0_syn_29.clk (u3_setio/clk)                     net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.172       2.119
 Required time                                                                       2.119            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.551ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.656 ns                                                        
 Start Point:             u3_setio/cas_reg1_reg_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 End Point:               u3_setio/reg0_syn_29.b[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[0])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.746ns  (logic 0.514ns, net 0.232ns, 68% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/cas_reg1_reg_syn_5.clk (u3_setio/clk)              net                     2.029       2.029      ../../01_src/01_rtl/emif_setio.v(20)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u3_setio/cas_reg1_reg_syn_5.q[1]                            clk2q                   0.109 r     2.138
 u3_setio/reg0_syn_29.b[0]                                   net  (fanout = 7)       0.232 r     2.370
 u3_setio/reg0_syn_29                                        path2reg0 (LUT5)        0.405       2.775
 Arrival time                                                                        2.775                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 u1_pll/bufg_feedback.clki (u1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/my_pll.v(43)
 u1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 u3_setio/reg0_syn_29.clk (u3_setio/clk)                     net                     2.230       2.230      ../../01_src/01_rtl/emif_setio.v(20)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.172       2.119
 Required time                                                                       2.119            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.656ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u1_pll/pll_inst.clkc[1]                                  
Clock = u1_pll/pll_inst.clkc[1], period 5ns, rising at 0ns, falling at 2.5ns

608 endpoints analyzed totally, and 8684 paths analyzed
6 errors detected : 6 setup errors (TNS = -0.658), 0 hold errors (TNS = 0.000)
Minimum period is 5.566ns
---------------------------------------------------------------------------------------------------------

Paths for end point sincos_cs_n_syn_4 (196 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.566 ns                                                        
 Start Point:             u7_encoder/u13_sin/u21_sample/reg1_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               sincos_cs_n_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         5.253ns  (logic 1.575ns, net 3.678ns, 29% logic)                
 Logic Levels:            4 ( LUT5=2 LUT3=1 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u13_sin/u21_sample/reg1_syn_56.clk (u7_encoder/u11_biss/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u7_encoder/u13_sin/u21_sample/reg1_syn_56.q[1]              clk2q                   0.146 r     2.422
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_141.d[1]      net  (fanout = 15)      1.390 r     3.812
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_141.f[1]      cell (LUT4)             0.205 r     4.017
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_151.b[1]      net  (fanout = 3)       0.601 r     4.618
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_151.f[1]      cell (LUT3)             0.333 r     4.951
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_132.b[1]      net  (fanout = 2)       0.603 r     5.554
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_132.fx[0]     cell (LUT5)             0.543 r     6.097
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.c[0]      net  (fanout = 1)       0.625 r     6.722
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.f[0]      cell (LUT5)             0.348 r     7.070
 sincos_cs_n_syn_4.do[0]                                     net  (fanout = 1)       0.459 r     7.529
 sincos_cs_n_syn_4                                           path2reg                0.000       7.529
 Arrival time                                                                        7.529                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 sincos_cs_n_syn_4.osclk (u7_encoder/u11_biss/clk)           net                     1.857       1.857      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  5.000       6.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.796
 clock uncertainty                                                                  -0.000       6.796
 clock recovergence pessimism                                                        0.167       6.963
 Required time                                                                       6.963            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.566ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.566 ns                                                        
 Start Point:             u7_encoder/u13_sin/u21_sample/reg1_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               sincos_cs_n_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         5.253ns  (logic 1.575ns, net 3.678ns, 29% logic)                
 Logic Levels:            4 ( LUT5=2 LUT3=1 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u13_sin/u21_sample/reg1_syn_56.clk (u7_encoder/u11_biss/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u7_encoder/u13_sin/u21_sample/reg1_syn_56.q[1]              clk2q                   0.146 r     2.422
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_141.d[1]      net  (fanout = 15)      1.390 r     3.812
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_141.f[1]      cell (LUT4)             0.205 r     4.017
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_151.b[1]      net  (fanout = 3)       0.601 r     4.618
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_151.f[1]      cell (LUT3)             0.333 r     4.951
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_132.b[0]      net  (fanout = 2)       0.603 r     5.554
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_132.fx[0]     cell (LUT5)             0.543 r     6.097
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.c[0]      net  (fanout = 1)       0.625 r     6.722
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.f[0]      cell (LUT5)             0.348 r     7.070
 sincos_cs_n_syn_4.do[0]                                     net  (fanout = 1)       0.459 r     7.529
 sincos_cs_n_syn_4                                           path2reg                0.000       7.529
 Arrival time                                                                        7.529                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 sincos_cs_n_syn_4.osclk (u7_encoder/u11_biss/clk)           net                     1.857       1.857      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  5.000       6.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.796
 clock uncertainty                                                                  -0.000       6.796
 clock recovergence pessimism                                                        0.167       6.963
 Required time                                                                       6.963            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.566ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.519 ns                                                        
 Start Point:             u7_encoder/u13_sin/u21_sample/reg1_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               sincos_cs_n_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         5.206ns  (logic 1.532ns, net 3.674ns, 29% logic)                
 Logic Levels:            4 ( LUT5=3 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u13_sin/u21_sample/reg1_syn_56.clk (u7_encoder/u11_biss/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u7_encoder/u13_sin/u21_sample/reg1_syn_56.q[1]              clk2q                   0.146 r     2.422
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_138.d[1]      net  (fanout = 15)      1.679 r     4.101
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_138.f[1]      cell (LUT4)             0.262 r     4.363
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_128.b[0]      net  (fanout = 2)       0.594 r     4.957
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_128.f[0]      cell (LUT5)             0.431 r     5.388
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.d[1]      net  (fanout = 1)       0.594 r     5.982
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.f[1]      cell (LUT5)             0.262 r     6.244
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.b[0]      net  (fanout = 1)       0.348 r     6.592
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.f[0]      cell (LUT5)             0.431 r     7.023
 sincos_cs_n_syn_4.do[0]                                     net  (fanout = 1)       0.459 r     7.482
 sincos_cs_n_syn_4                                           path2reg                0.000       7.482
 Arrival time                                                                        7.482                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 sincos_cs_n_syn_4.osclk (u7_encoder/u11_biss/clk)           net                     1.857       1.857      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  5.000       6.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       6.796
 clock uncertainty                                                                  -0.000       6.796
 clock recovergence pessimism                                                        0.167       6.963
 Required time                                                                       6.963            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.519ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113 (196 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.092 ns                                                        
 Start Point:             u7_encoder/u13_sin/u21_sample/reg1_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.c[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.912ns  (logic 1.693ns, net 3.219ns, 34% logic)                
 Logic Levels:            4 ( LUT5=2 LUT3=1 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u13_sin/u21_sample/reg1_syn_56.clk (u7_encoder/u11_biss/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u7_encoder/u13_sin/u21_sample/reg1_syn_56.q[1]              clk2q                   0.146 r     2.422
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_141.d[1]      net  (fanout = 15)      1.390 r     3.812
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_141.f[1]      cell (LUT4)             0.205 r     4.017
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_151.b[1]      net  (fanout = 3)       0.601 r     4.618
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_151.f[1]      cell (LUT3)             0.333 r     4.951
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_132.b[1]      net  (fanout = 2)       0.603 r     5.554
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_132.fx[0]     cell (LUT5)             0.543 r     6.097
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.c[0]      net  (fanout = 1)       0.625 r     6.722
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113           path2reg0 (LUT5)        0.466       7.188
 Arrival time                                                                        7.188                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.clk (u7_encoder/u11_biss/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.167       7.096
 Required time                                                                       7.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.092ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.092 ns                                                        
 Start Point:             u7_encoder/u13_sin/u21_sample/reg1_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.c[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.912ns  (logic 1.693ns, net 3.219ns, 34% logic)                
 Logic Levels:            4 ( LUT5=2 LUT3=1 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u13_sin/u21_sample/reg1_syn_56.clk (u7_encoder/u11_biss/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u7_encoder/u13_sin/u21_sample/reg1_syn_56.q[1]              clk2q                   0.146 r     2.422
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_141.d[1]      net  (fanout = 15)      1.390 r     3.812
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_141.f[1]      cell (LUT4)             0.205 r     4.017
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_151.b[1]      net  (fanout = 3)       0.601 r     4.618
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_151.f[1]      cell (LUT3)             0.333 r     4.951
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_132.b[0]      net  (fanout = 2)       0.603 r     5.554
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_132.fx[0]     cell (LUT5)             0.543 r     6.097
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.c[0]      net  (fanout = 1)       0.625 r     6.722
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113           path2reg0 (LUT5)        0.466       7.188
 Arrival time                                                                        7.188                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.clk (u7_encoder/u11_biss/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.167       7.096
 Required time                                                                       7.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.092ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.045 ns                                                        
 Start Point:             u7_encoder/u13_sin/u21_sample/reg1_syn_56.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.b[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.865ns  (logic 1.650ns, net 3.215ns, 33% logic)                
 Logic Levels:            4 ( LUT5=3 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u13_sin/u21_sample/reg1_syn_56.clk (u7_encoder/u11_biss/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u7_encoder/u13_sin/u21_sample/reg1_syn_56.q[1]              clk2q                   0.146 r     2.422
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_138.d[1]      net  (fanout = 15)      1.679 r     4.101
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_138.f[1]      cell (LUT4)             0.262 r     4.363
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_128.b[0]      net  (fanout = 2)       0.594 r     4.957
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_128.f[0]      cell (LUT5)             0.431 r     5.388
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.d[1]      net  (fanout = 1)       0.594 r     5.982
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.f[1]      cell (LUT5)             0.262 r     6.244
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.b[0]      net  (fanout = 1)       0.348 r     6.592
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113           path2reg0 (LUT5)        0.549       7.141
 Arrival time                                                                        7.141                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u13_sin/u21_sample/cs_n_reg_n1_syn_113.clk (u7_encoder/u11_biss/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.167       7.096
 Required time                                                                       7.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.045ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u7_encoder/u15_endat/u41_control/flag_MI_n_syn_8 (92 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.151 ns                                                        
 Start Point:             u7_encoder/u15_endat/u41_control/reg6_syn_179.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_encoder/u15_endat/u41_control/flag_MI_n_syn_8.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.597ns  (logic 1.996ns, net 2.601ns, 43% logic)                
 Logic Levels:            4 ( LUT5=3 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/reg6_syn_179.clk (u7_encoder/u11_biss/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u7_encoder/u15_endat/u41_control/reg6_syn_179.q[0]          clk2q                   0.146 r     2.422
 u7_encoder/u15_endat/u41_control/clk_out_reg0_reg_syn_5.a[1] net  (fanout = 3)       0.760 r     3.182
 u7_encoder/u15_endat/u41_control/clk_out_reg0_reg_syn_5.f[1] cell (LUT4)             0.408 r     3.590
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_71.a[1]      net  (fanout = 3)       0.468 r     4.058
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_71.fx[0]     cell (LUT5)             0.618 r     4.676
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_69.e[0]      net  (fanout = 2)       0.917 r     5.593
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_69.f[0]      cell (LUT5)             0.282 r     5.875
 u7_encoder/u15_endat/u41_control/flag_MI_n_syn_8.a[0]       net  (fanout = 2)       0.456 r     6.331
 u7_encoder/u15_endat/u41_control/flag_MI_n_syn_8            path2reg0 (LUT5)        0.542       6.873
 Arrival time                                                                        6.873                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/flag_MI_n_syn_8.clk (u7_encoder/u11_biss/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.151ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.151 ns                                                        
 Start Point:             u7_encoder/u15_endat/u41_control/reg6_syn_179.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_encoder/u15_endat/u41_control/flag_MI_n_syn_8.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.597ns  (logic 1.996ns, net 2.601ns, 43% logic)                
 Logic Levels:            4 ( LUT5=3 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/reg6_syn_179.clk (u7_encoder/u11_biss/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u7_encoder/u15_endat/u41_control/reg6_syn_179.q[0]          clk2q                   0.146 r     2.422
 u7_encoder/u15_endat/u41_control/clk_out_reg0_reg_syn_5.a[1] net  (fanout = 3)       0.760 r     3.182
 u7_encoder/u15_endat/u41_control/clk_out_reg0_reg_syn_5.f[1] cell (LUT4)             0.408 r     3.590
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_71.a[0]      net  (fanout = 3)       0.468 r     4.058
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_71.fx[0]     cell (LUT5)             0.618 r     4.676
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_69.e[0]      net  (fanout = 2)       0.917 r     5.593
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_69.f[0]      cell (LUT5)             0.282 r     5.875
 u7_encoder/u15_endat/u41_control/flag_MI_n_syn_8.a[0]       net  (fanout = 2)       0.456 r     6.331
 u7_encoder/u15_endat/u41_control/flag_MI_n_syn_8            path2reg0 (LUT5)        0.542       6.873
 Arrival time                                                                        6.873                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/flag_MI_n_syn_8.clk (u7_encoder/u11_biss/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.151ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.497 ns                                                        
 Start Point:             u7_encoder/u15_endat/u41_control/clk_out_reg0_reg_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_encoder/u15_endat/u41_control/flag_MI_n_syn_8.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         4.251ns  (logic 1.921ns, net 2.330ns, 45% logic)                
 Logic Levels:            4 ( LUT5=3 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/clk_out_reg0_reg_syn_5.clk (u7_encoder/u11_biss/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u7_encoder/u15_endat/u41_control/clk_out_reg0_reg_syn_5.q[0] clk2q                   0.146 r     2.422
 u7_encoder/u15_endat/u41_control/clk_out_reg0_reg_syn_5.b[1] net  (fanout = 3)       0.489 r     2.911
 u7_encoder/u15_endat/u41_control/clk_out_reg0_reg_syn_5.f[1] cell (LUT4)             0.333 r     3.244
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_71.a[1]      net  (fanout = 3)       0.468 r     3.712
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_71.fx[0]     cell (LUT5)             0.618 r     4.330
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_69.e[0]      net  (fanout = 2)       0.917 r     5.247
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_69.f[0]      cell (LUT5)             0.282 r     5.529
 u7_encoder/u15_endat/u41_control/flag_MI_n_syn_8.a[0]       net  (fanout = 2)       0.456 r     5.985
 u7_encoder/u15_endat/u41_control/flag_MI_n_syn_8            path2reg0 (LUT5)        0.542       6.527
 Arrival time                                                                        6.527                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/flag_MI_n_syn_8.clk (u7_encoder/u11_biss/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.497ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u7_encoder/u15_endat/u41_control/flag_S1_n_syn_93 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.260 ns                                                        
 Start Point:             u7_encoder/u15_endat/u41_control/clk_out_reg0_reg_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_encoder/u15_endat/u41_control/flag_S1_n_syn_93.mi[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/clk_out_reg0_reg_syn_5.clk (u7_encoder/u11_biss/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u7_encoder/u15_endat/u41_control/clk_out_reg0_reg_syn_5.q[1] clk2q                   0.109 r     2.047
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_93.mi[0]     net  (fanout = 3)       0.225 r     2.272
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_93           path2reg0               0.095       2.367
 Arrival time                                                                        2.367                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_93.clk (u7_encoder/u11_biss/clk) net                     2.130       2.130      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.084       2.107
 Required time                                                                       2.107            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.260ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5 (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.375 ns                                                        
 Start Point:             u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.d[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.436ns  (logic 0.325ns, net 0.111ns, 74% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.clk (u7_encoder/u11_biss/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.q[0] clk2q                   0.109 r     2.047
 u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.d[1] net  (fanout = 2)       0.111 r     2.158
 u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5  path2reg1 (LUT4)        0.216       2.374
 Arrival time                                                                        2.374                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.clk (u7_encoder/u11_biss/clk) net                     2.130       2.130      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.375ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.554 ns                                                        
 Start Point:             u7_encoder/u15_endat/u41_control/clk_10M_reg1_reg_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.b[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.644ns  (logic 0.428ns, net 0.216ns, 66% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/clk_10M_reg1_reg_syn_5.clk (u7_encoder/u11_biss/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u7_encoder/u15_endat/u41_control/clk_10M_reg1_reg_syn_5.q[1] clk2q                   0.109 r     2.047
 u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.b[1] net  (fanout = 1)       0.216 r     2.263
 u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5  path2reg1 (LUT4)        0.319       2.582
 Arrival time                                                                        2.582                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.clk (u7_encoder/u11_biss/clk) net                     2.130       2.130      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.163       2.028
 Required time                                                                       2.028            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.554ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.611 ns                                                        
 Start Point:             u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.c[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.672ns  (logic 0.350ns, net 0.322ns, 52% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.clk (u7_encoder/u11_biss/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.q[1] clk2q                   0.109 r     2.047
 u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.c[1] net  (fanout = 2)       0.322 r     2.369
 u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5  path2reg1 (LUT4)        0.241       2.610
 Arrival time                                                                        2.610                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/pose_clk_200kHz_reg_syn_5.clk (u7_encoder/u11_biss/clk) net                     2.130       2.130      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.611ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u2_op/reg1_syn_29 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.381 ns                                                        
 Start Point:             u2_op/reg1_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u2_op/reg1_syn_29.d[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.442ns  (logic 0.325ns, net 0.117ns, 73% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u2_op/reg1_syn_29.clk (u7_encoder/u11_biss/clk)             net                     1.938       1.938      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u2_op/reg1_syn_29.q[1]                                      clk2q                   0.109 r     2.047
 u2_op/reg1_syn_29.d[0]                                      net  (fanout = 3)       0.117 r     2.164
 u2_op/reg1_syn_29                                           path2reg0 (LUT4)        0.216       2.380
 Arrival time                                                                        2.380                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u2_op/reg1_syn_29.clk (u7_encoder/u11_biss/clk)             net                     2.130       2.130      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.381ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.604 ns                                                        
 Start Point:             u2_op/reg1_syn_26.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u2_op/reg1_syn_29.c[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.680ns  (logic 0.350ns, net 0.330ns, 51% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u2_op/reg1_syn_26.clk (u7_encoder/u11_biss/clk)             net                     1.938       1.938      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u2_op/reg1_syn_26.q[0]                                      clk2q                   0.109 r     2.047
 u2_op/reg1_syn_29.c[0]                                      net  (fanout = 5)       0.330 r     2.377
 u2_op/reg1_syn_29                                           path2reg0 (LUT4)        0.241       2.618
 Arrival time                                                                        2.618                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u2_op/reg1_syn_29.clk (u7_encoder/u11_biss/clk)             net                     2.130       2.130      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.177       2.014
 Required time                                                                       2.014            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.604ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.689 ns                                                        
 Start Point:             u2_op/reg1_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 End Point:               u2_op/reg1_syn_29.b[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.750ns  (logic 0.428ns, net 0.322ns, 57% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u2_op/reg1_syn_29.clk (u7_encoder/u11_biss/clk)             net                     1.938       1.938      ../../01_src/01_rtl/biss_control.v(20)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u2_op/reg1_syn_29.q[0]                                      clk2q                   0.109 r     2.047
 u2_op/reg1_syn_29.b[0]                                      net  (fanout = 2)       0.322 r     2.369
 u2_op/reg1_syn_29                                           path2reg0 (LUT4)        0.319       2.688
 Arrival time                                                                        2.688                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u2_op/reg1_syn_29.clk (u7_encoder/u11_biss/clk)             net                     2.130       2.130      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.689ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u7_encoder/u15_endat/u41_control/flag_S1_n_syn_91 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  1.726 ns                                                        
 Start Point:             u7_encoder/rst_n1_reg_syn_23.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/u15_endat/u41_control/flag_S1_n_syn_91.sr (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.609ns  (logic 0.289ns, net 2.320ns, 11% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/rst_n1_reg_syn_23.clk (clk_100M)                 net                     2.410       2.410      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u7_encoder/rst_n1_reg_syn_23.q[0]                           clk2q                   0.146 r     2.556
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_91.sr        net  (fanout = 12)      2.320 r     4.876
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_91           path2reg                0.143       5.019
 Arrival time                                                                        5.019                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/flag_S1_n_syn_91.clk (u7_encoder/u11_biss/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       6.745
 clock uncertainty                                                                  -0.000       6.745
 clock recovergence pessimism                                                        0.000       6.745
 Required time                                                                       6.745            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.726ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u7_encoder/u13_sin/u21_sample/reg1_syn_41 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.304 ns                                                        
 Start Point:             u1_pll/reset_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/u13_sin/u21_sample/reg1_syn_41.sr (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.031ns  (logic 0.289ns, net 1.742ns, 14% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u1_pll/reset_syn_5.clk (clk_100M)                           net                     2.410       2.410      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u1_pll/reset_syn_5.q[0]                                     clk2q                   0.146 r     2.556
 u7_encoder/u13_sin/u21_sample/reg1_syn_41.sr                net  (fanout = 12)      1.742 r     4.298
 u7_encoder/u13_sin/u21_sample/reg1_syn_41                   path2reg                0.143       4.441
 Arrival time                                                                        4.441                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u13_sin/u21_sample/reg1_syn_41.clk (u7_encoder/u11_biss/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       6.745
 clock uncertainty                                                                  -0.000       6.745
 clock recovergence pessimism                                                        0.000       6.745
 Required time                                                                       6.745            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.304ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u7_encoder/u13_sin/u21_sample/reg1_syn_59 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.304 ns                                                        
 Start Point:             u1_pll/reset_syn_5.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/u13_sin/u21_sample/reg1_syn_59.sr (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         2.031ns  (logic 0.289ns, net 1.742ns, 14% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u1_pll/reset_syn_5.clk (clk_100M)                           net                     2.410       2.410      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u1_pll/reset_syn_5.q[0]                                     clk2q                   0.146 r     2.556
 u7_encoder/u13_sin/u21_sample/reg1_syn_59.sr                net  (fanout = 12)      1.742 r     4.298
 u7_encoder/u13_sin/u21_sample/reg1_syn_59                   path2reg                0.143       4.441
 Arrival time                                                                        4.441                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u13_sin/u21_sample/reg1_syn_59.clk (u7_encoder/u11_biss/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       6.745
 clock uncertainty                                                                  -0.000       6.745
 clock recovergence pessimism                                                        0.000       6.745
 Required time                                                                       6.745            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.304ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u7_encoder/u15_endat/u41_control/reg2_syn_193 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.090 ns                                                        
 Start Point:             u7_encoder/u15_endat/u41_control/add1_syn_194.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/u15_endat/u41_control/reg2_syn_193.sr (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.444ns  (logic 0.196ns, net 0.248ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/add1_syn_194.clk (clk_100M) net                     2.029       2.029      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u7_encoder/u15_endat/u41_control/add1_syn_194.q[0]          clk2q                   0.109 r     2.138
 u7_encoder/u15_endat/u41_control/reg2_syn_193.sr            net  (fanout = 21)      0.248 r     2.386
 u7_encoder/u15_endat/u41_control/reg2_syn_193               path2reg                0.087       2.473
 Arrival time                                                                        2.473                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/reg2_syn_193.clk (u7_encoder/u11_biss/clk) net                     2.130       2.130      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                        0.000       2.383
 Required time                                                                       2.383            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.090ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u7_encoder/u15_endat/u41_control/reg2_syn_190 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.090 ns                                                        
 Start Point:             u7_encoder/u15_endat/u41_control/add1_syn_194.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/u15_endat/u41_control/reg2_syn_190.sr (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.444ns  (logic 0.196ns, net 0.248ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/add1_syn_194.clk (clk_100M) net                     2.029       2.029      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u7_encoder/u15_endat/u41_control/add1_syn_194.q[0]          clk2q                   0.109 r     2.138
 u7_encoder/u15_endat/u41_control/reg2_syn_190.sr            net  (fanout = 21)      0.248 r     2.386
 u7_encoder/u15_endat/u41_control/reg2_syn_190               path2reg                0.087       2.473
 Arrival time                                                                        2.473                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/reg2_syn_190.clk (u7_encoder/u11_biss/clk) net                     2.130       2.130      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                        0.000       2.383
 Required time                                                                       2.383            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.090ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u7_encoder/u15_endat/u41_control/reg2_syn_167 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.109 ns                                                        
 Start Point:             u7_encoder/rst_n1_reg_syn_29.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/u15_endat/u41_control/reg2_syn_167.sr (rising edge triggered by clock u1_pll/pll_inst.clkc[1])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.463ns  (logic 0.196ns, net 0.267ns, 42% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/rst_n1_reg_syn_29.clk (clk_100M)                 net                     2.029       2.029      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u7_encoder/rst_n1_reg_syn_29.q[0]                           clk2q                   0.109 r     2.138
 u7_encoder/u15_endat/u41_control/reg2_syn_167.sr            net  (fanout = 24)      0.267 r     2.405
 u7_encoder/u15_endat/u41_control/reg2_syn_167               path2reg                0.087       2.492
 Arrival time                                                                        2.492                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 u7_encoder/u15_endat/u41_control/reg2_syn_167.clk (u7_encoder/u11_biss/clk) net                     2.130       2.130      ../../01_src/01_rtl/biss_control.v(20)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                        0.000       2.383
 Required time                                                                       2.383            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.109ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u1_pll/pll_inst.clkc[2]                                  
Clock = u1_pll/pll_inst.clkc[2], period 10ns, rising at 0ns, falling at 5ns

120 endpoints analyzed totally, and 4582 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 8.392ns
---------------------------------------------------------------------------------------------------------

Paths for end point led_out[3]_syn_4 (137 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.608 ns                                                        
 Start Point:             u8_led/reg1_syn_198.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               led_out[3]_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         8.007ns  (logic 2.257ns, net 5.750ns, 28% logic)                
 Logic Levels:            5 ( LUT4=3 LUT5=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_led/reg1_syn_198.clk (clk_100M)                          net                     2.410       2.410      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u8_led/reg1_syn_198.q[0]                                    clk2q                   0.146 r     2.556
 u8_led/reg1_syn_198.a[1]                                    net  (fanout = 2)       0.749 r     3.305
 u8_led/reg1_syn_198.f[1]                                    cell (LUT2)             0.424 r     3.729
 u8_led/led_reg_b[0]_syn_115.a[0]                            net  (fanout = 1)       0.307 r     4.036
 u8_led/led_reg_b[0]_syn_115.f[0]                            cell (LUT4)             0.408 r     4.444
 u8_led/led_reg_b[0]_syn_109.a[1]                            net  (fanout = 5)       1.207 r     5.651
 u8_led/led_reg_b[0]_syn_109.f[1]                            cell (LUT4)             0.424 r     6.075
 u8_led/led_reg_b[0]_syn_129.a[0]                            net  (fanout = 1)       0.526 r     6.601
 u8_led/led_reg_b[0]_syn_129.f[0]                            cell (LUT4)             0.424 r     7.025
 u8_led/reg0_syn_28.b[1]                                     net  (fanout = 4)       0.631 r     7.656
 u8_led/reg0_syn_28.f[1]                                     cell (LUT5)             0.431 r     8.087
 led_out[3]_syn_4.do[0]                                      net  (fanout = 1)       2.330 r    10.417
 led_out[3]_syn_4                                            path2reg                0.000      10.417
 Arrival time                                                                       10.417                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 led_out[3]_syn_4.osclk (clk_100M)                           net                     1.978       1.978      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                 10.000      11.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      11.917
 clock uncertainty                                                                  -0.000      11.917
 clock recovergence pessimism                                                        0.108      12.025
 Required time                                                                      12.025            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.608ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.728 ns                                                        
 Start Point:             u8_led/reg1_syn_177.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               led_out[3]_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         7.887ns  (logic 2.368ns, net 5.519ns, 30% logic)                
 Logic Levels:            5 ( LUT5=3 LUT4=2 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_led/reg1_syn_177.clk (clk_100M)                          net                     2.410       2.410      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u8_led/reg1_syn_177.q[0]                                    clk2q                   0.146 r     2.556
 u8_led/reg1_syn_174.c[0]                                    net  (fanout = 6)       0.669 r     3.225
 u8_led/reg1_syn_174.f[0]                                    cell (LUT4)             0.348 r     3.573
 u8_led/reg1_syn_180.a[0]                                    net  (fanout = 1)       0.515 r     4.088
 u8_led/reg1_syn_180.f[0]                                    cell (LUT4)             0.408 r     4.496
 u8_led/led_reg_b[3]_syn_26.a[1]                             net  (fanout = 2)       0.738 r     5.234
 u8_led/led_reg_b[3]_syn_26.fx[0]                            cell (LUT5)             0.618 r     5.852
 u8_led/led_reg_b[3]_syn_24.a[1]                             net  (fanout = 1)       0.355 r     6.207
 u8_led/led_reg_b[3]_syn_24.f[1]                             cell (LUT5)             0.424 r     6.631
 u8_led/reg0_syn_28.a[1]                                     net  (fanout = 15)      0.912 r     7.543
 u8_led/reg0_syn_28.f[1]                                     cell (LUT5)             0.424 r     7.967
 led_out[3]_syn_4.do[0]                                      net  (fanout = 1)       2.330 r    10.297
 led_out[3]_syn_4                                            path2reg                0.000      10.297
 Arrival time                                                                       10.297                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 led_out[3]_syn_4.osclk (clk_100M)                           net                     1.978       1.978      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                 10.000      11.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      11.917
 clock uncertainty                                                                  -0.000      11.917
 clock recovergence pessimism                                                        0.108      12.025
 Required time                                                                      12.025            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.728ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.728 ns                                                        
 Start Point:             u8_led/reg1_syn_177.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               led_out[3]_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         7.887ns  (logic 2.368ns, net 5.519ns, 30% logic)                
 Logic Levels:            5 ( LUT5=3 LUT4=2 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_led/reg1_syn_177.clk (clk_100M)                          net                     2.410       2.410      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u8_led/reg1_syn_177.q[0]                                    clk2q                   0.146 r     2.556
 u8_led/reg1_syn_174.c[0]                                    net  (fanout = 6)       0.669 r     3.225
 u8_led/reg1_syn_174.f[0]                                    cell (LUT4)             0.348 r     3.573
 u8_led/reg1_syn_180.a[0]                                    net  (fanout = 1)       0.515 r     4.088
 u8_led/reg1_syn_180.f[0]                                    cell (LUT4)             0.408 r     4.496
 u8_led/led_reg_b[3]_syn_26.a[0]                             net  (fanout = 2)       0.738 r     5.234
 u8_led/led_reg_b[3]_syn_26.fx[0]                            cell (LUT5)             0.618 r     5.852
 u8_led/led_reg_b[3]_syn_24.a[1]                             net  (fanout = 1)       0.355 r     6.207
 u8_led/led_reg_b[3]_syn_24.f[1]                             cell (LUT5)             0.424 r     6.631
 u8_led/reg0_syn_28.a[1]                                     net  (fanout = 15)      0.912 r     7.543
 u8_led/reg0_syn_28.f[1]                                     cell (LUT5)             0.424 r     7.967
 led_out[3]_syn_4.do[0]                                      net  (fanout = 1)       2.330 r    10.297
 led_out[3]_syn_4                                            path2reg                0.000      10.297
 Arrival time                                                                       10.297                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 led_out[3]_syn_4.osclk (clk_100M)                           net                     1.978       1.978      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                 10.000      11.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      11.917
 clock uncertainty                                                                  -0.000      11.917
 clock recovergence pessimism                                                        0.108      12.025
 Required time                                                                      12.025            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.728ns          

---------------------------------------------------------------------------------------------------------

Paths for end point led_out[2]_syn_4 (137 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.805 ns                                                        
 Start Point:             u8_led/reg1_syn_198.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               led_out[2]_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         7.810ns  (logic 2.257ns, net 5.553ns, 28% logic)                
 Logic Levels:            5 ( LUT4=3 LUT5=1 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_led/reg1_syn_198.clk (clk_100M)                          net                     2.410       2.410      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u8_led/reg1_syn_198.q[0]                                    clk2q                   0.146 r     2.556
 u8_led/reg1_syn_198.a[1]                                    net  (fanout = 2)       0.749 r     3.305
 u8_led/reg1_syn_198.f[1]                                    cell (LUT2)             0.424 r     3.729
 u8_led/led_reg_b[0]_syn_115.a[0]                            net  (fanout = 1)       0.307 r     4.036
 u8_led/led_reg_b[0]_syn_115.f[0]                            cell (LUT4)             0.408 r     4.444
 u8_led/led_reg_b[0]_syn_109.a[1]                            net  (fanout = 5)       1.207 r     5.651
 u8_led/led_reg_b[0]_syn_109.f[1]                            cell (LUT4)             0.424 r     6.075
 u8_led/led_reg_b[0]_syn_129.a[0]                            net  (fanout = 1)       0.526 r     6.601
 u8_led/led_reg_b[0]_syn_129.f[0]                            cell (LUT4)             0.424 r     7.025
 u8_led/reg0_syn_28.b[0]                                     net  (fanout = 4)       0.631 r     7.656
 u8_led/reg0_syn_28.f[0]                                     cell (LUT5)             0.431 r     8.087
 led_out[2]_syn_4.do[0]                                      net  (fanout = 1)       2.133 r    10.220
 led_out[2]_syn_4                                            path2reg                0.000      10.220
 Arrival time                                                                       10.220                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 led_out[2]_syn_4.osclk (clk_100M)                           net                     1.978       1.978      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                 10.000      11.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      11.917
 clock uncertainty                                                                  -0.000      11.917
 clock recovergence pessimism                                                        0.108      12.025
 Required time                                                                      12.025            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.805ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.925 ns                                                        
 Start Point:             u8_led/reg1_syn_177.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               led_out[2]_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         7.690ns  (logic 2.368ns, net 5.322ns, 30% logic)                
 Logic Levels:            5 ( LUT5=3 LUT4=2 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_led/reg1_syn_177.clk (clk_100M)                          net                     2.410       2.410      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u8_led/reg1_syn_177.q[0]                                    clk2q                   0.146 r     2.556
 u8_led/reg1_syn_174.c[0]                                    net  (fanout = 6)       0.669 r     3.225
 u8_led/reg1_syn_174.f[0]                                    cell (LUT4)             0.348 r     3.573
 u8_led/reg1_syn_180.a[0]                                    net  (fanout = 1)       0.515 r     4.088
 u8_led/reg1_syn_180.f[0]                                    cell (LUT4)             0.408 r     4.496
 u8_led/led_reg_b[3]_syn_26.a[1]                             net  (fanout = 2)       0.738 r     5.234
 u8_led/led_reg_b[3]_syn_26.fx[0]                            cell (LUT5)             0.618 r     5.852
 u8_led/led_reg_b[3]_syn_24.a[1]                             net  (fanout = 1)       0.355 r     6.207
 u8_led/led_reg_b[3]_syn_24.f[1]                             cell (LUT5)             0.424 r     6.631
 u8_led/reg0_syn_28.a[0]                                     net  (fanout = 15)      0.912 r     7.543
 u8_led/reg0_syn_28.f[0]                                     cell (LUT5)             0.424 r     7.967
 led_out[2]_syn_4.do[0]                                      net  (fanout = 1)       2.133 r    10.100
 led_out[2]_syn_4                                            path2reg                0.000      10.100
 Arrival time                                                                       10.100                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 led_out[2]_syn_4.osclk (clk_100M)                           net                     1.978       1.978      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                 10.000      11.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      11.917
 clock uncertainty                                                                  -0.000      11.917
 clock recovergence pessimism                                                        0.108      12.025
 Required time                                                                      12.025            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.925ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.925 ns                                                        
 Start Point:             u8_led/reg1_syn_177.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               led_out[2]_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         7.690ns  (logic 2.368ns, net 5.322ns, 30% logic)                
 Logic Levels:            5 ( LUT5=3 LUT4=2 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_led/reg1_syn_177.clk (clk_100M)                          net                     2.410       2.410      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u8_led/reg1_syn_177.q[0]                                    clk2q                   0.146 r     2.556
 u8_led/reg1_syn_174.c[0]                                    net  (fanout = 6)       0.669 r     3.225
 u8_led/reg1_syn_174.f[0]                                    cell (LUT4)             0.348 r     3.573
 u8_led/reg1_syn_180.a[0]                                    net  (fanout = 1)       0.515 r     4.088
 u8_led/reg1_syn_180.f[0]                                    cell (LUT4)             0.408 r     4.496
 u8_led/led_reg_b[3]_syn_26.a[0]                             net  (fanout = 2)       0.738 r     5.234
 u8_led/led_reg_b[3]_syn_26.fx[0]                            cell (LUT5)             0.618 r     5.852
 u8_led/led_reg_b[3]_syn_24.a[1]                             net  (fanout = 1)       0.355 r     6.207
 u8_led/led_reg_b[3]_syn_24.f[1]                             cell (LUT5)             0.424 r     6.631
 u8_led/reg0_syn_28.a[0]                                     net  (fanout = 15)      0.912 r     7.543
 u8_led/reg0_syn_28.f[0]                                     cell (LUT5)             0.424 r     7.967
 led_out[2]_syn_4.do[0]                                      net  (fanout = 1)       2.133 r    10.100
 led_out[2]_syn_4                                            path2reg                0.000      10.100
 Arrival time                                                                       10.100                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 led_out[2]_syn_4.osclk (clk_100M)                           net                     1.978       1.978      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                 10.000      11.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      11.917
 clock uncertainty                                                                  -0.000      11.917
 clock recovergence pessimism                                                        0.108      12.025
 Required time                                                                      12.025            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.925ns          

---------------------------------------------------------------------------------------------------------

Paths for end point led_out[1]_syn_4 (119 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.877 ns                                                        
 Start Point:             u8_led/reg1_syn_198.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               led_out[1]_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         7.738ns  (logic 2.257ns, net 5.481ns, 29% logic)                
 Logic Levels:            5 ( LUT4=4 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_led/reg1_syn_198.clk (clk_100M)                          net                     2.410       2.410      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u8_led/reg1_syn_198.q[0]                                    clk2q                   0.146 r     2.556
 u8_led/reg1_syn_198.a[1]                                    net  (fanout = 2)       0.749 r     3.305
 u8_led/reg1_syn_198.f[1]                                    cell (LUT2)             0.424 r     3.729
 u8_led/led_reg_b[0]_syn_115.a[0]                            net  (fanout = 1)       0.307 r     4.036
 u8_led/led_reg_b[0]_syn_115.f[0]                            cell (LUT4)             0.408 r     4.444
 u8_led/led_reg_b[0]_syn_109.a[1]                            net  (fanout = 5)       1.207 r     5.651
 u8_led/led_reg_b[0]_syn_109.f[1]                            cell (LUT4)             0.424 r     6.075
 u8_led/led_reg_b[0]_syn_129.a[0]                            net  (fanout = 1)       0.526 r     6.601
 u8_led/led_reg_b[0]_syn_129.f[0]                            cell (LUT4)             0.424 r     7.025
 u8_led/reg0_syn_31.b[1]                                     net  (fanout = 4)       0.615 r     7.640
 u8_led/reg0_syn_31.f[1]                                     cell (LUT4)             0.431 r     8.071
 led_out[1]_syn_4.do[0]                                      net  (fanout = 1)       2.077 r    10.148
 led_out[1]_syn_4                                            path2reg                0.000      10.148
 Arrival time                                                                       10.148                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 led_out[1]_syn_4.osclk (clk_100M)                           net                     1.978       1.978      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                 10.000      11.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      11.917
 clock uncertainty                                                                  -0.000      11.917
 clock recovergence pessimism                                                        0.108      12.025
 Required time                                                                      12.025            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.877ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.164 ns                                                        
 Start Point:             u8_led/led_reg_b[0]_syn_103.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               led_out[1]_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         7.451ns  (logic 2.181ns, net 5.270ns, 29% logic)                
 Logic Levels:            5 ( LUT4=4 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_led/led_reg_b[0]_syn_103.clk (clk_100M)                  net                     2.410       2.410      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u8_led/led_reg_b[0]_syn_103.q[0]                            clk2q                   0.146 r     2.556
 u8_led/reg1_syn_198.c[1]                                    net  (fanout = 2)       0.538 r     3.094
 u8_led/reg1_syn_198.f[1]                                    cell (LUT2)             0.348 r     3.442
 u8_led/led_reg_b[0]_syn_115.a[0]                            net  (fanout = 1)       0.307 r     3.749
 u8_led/led_reg_b[0]_syn_115.f[0]                            cell (LUT4)             0.408 r     4.157
 u8_led/led_reg_b[0]_syn_109.a[1]                            net  (fanout = 5)       1.207 r     5.364
 u8_led/led_reg_b[0]_syn_109.f[1]                            cell (LUT4)             0.424 r     5.788
 u8_led/led_reg_b[0]_syn_129.a[0]                            net  (fanout = 1)       0.526 r     6.314
 u8_led/led_reg_b[0]_syn_129.f[0]                            cell (LUT4)             0.424 r     6.738
 u8_led/reg0_syn_31.b[1]                                     net  (fanout = 4)       0.615 r     7.353
 u8_led/reg0_syn_31.f[1]                                     cell (LUT4)             0.431 r     7.784
 led_out[1]_syn_4.do[0]                                      net  (fanout = 1)       2.077 r     9.861
 led_out[1]_syn_4                                            path2reg                0.000       9.861
 Arrival time                                                                        9.861                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 led_out[1]_syn_4.osclk (clk_100M)                           net                     1.978       1.978      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                 10.000      11.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      11.917
 clock uncertainty                                                                  -0.000      11.917
 clock recovergence pessimism                                                        0.108      12.025
 Required time                                                                      12.025            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.164ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.186 ns                                                        
 Start Point:             u8_led/add0_syn_170.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               led_out[1]_syn_4.do[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Slow                                                            
 Data Path Delay:         7.429ns  (logic 2.095ns, net 5.334ns, 28% logic)                
 Logic Levels:            5 ( LUT4=4 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u8_led/add0_syn_170.clk (clk_100M)                          net                     2.410       2.410      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u8_led/add0_syn_170.q[0]                                    clk2q                   0.146 r     2.556
 u8_led/reg1_syn_198.d[1]                                    net  (fanout = 2)       0.602 r     3.158
 u8_led/reg1_syn_198.f[1]                                    cell (LUT2)             0.262 r     3.420
 u8_led/led_reg_b[0]_syn_115.a[0]                            net  (fanout = 1)       0.307 r     3.727
 u8_led/led_reg_b[0]_syn_115.f[0]                            cell (LUT4)             0.408 r     4.135
 u8_led/led_reg_b[0]_syn_109.a[1]                            net  (fanout = 5)       1.207 r     5.342
 u8_led/led_reg_b[0]_syn_109.f[1]                            cell (LUT4)             0.424 r     5.766
 u8_led/led_reg_b[0]_syn_129.a[0]                            net  (fanout = 1)       0.526 r     6.292
 u8_led/led_reg_b[0]_syn_129.f[0]                            cell (LUT4)             0.424 r     6.716
 u8_led/reg0_syn_31.b[1]                                     net  (fanout = 4)       0.615 r     7.331
 u8_led/reg0_syn_31.f[1]                                     cell (LUT4)             0.431 r     7.762
 led_out[1]_syn_4.do[0]                                      net  (fanout = 1)       2.077 r     9.839
 led_out[1]_syn_4                                            path2reg                0.000       9.839
 Arrival time                                                                        9.839                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 led_out[1]_syn_4.osclk (clk_100M)                           net                     1.978       1.978      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                 10.000      11.978
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      11.917
 clock uncertainty                                                                  -0.000      11.917
 clock recovergence pessimism                                                        0.108      12.025
 Required time                                                                      12.025            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.186ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u7_encoder/reg1_syn_88 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.525 ns                                                        
 Start Point:             u7_encoder/reg1_syn_88.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/reg1_syn_88.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.586ns  (logic 0.475ns, net 0.111ns, 81% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_88.clk (clk_100M)                       net                     2.029       2.029      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u7_encoder/reg1_syn_88.q[0]                                 clk2q                   0.109 r     2.138
 u7_encoder/reg1_syn_88.a[0]                                 net  (fanout = 2)       0.111 r     2.249
 u7_encoder/reg1_syn_88                                      path2reg0               0.366       2.615
 Arrival time                                                                        2.615                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_88.clk (clk_100M)                       net                     2.230       2.230      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.201       2.090
 Required time                                                                       2.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.525ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.803 ns                                                        
 Start Point:             u7_encoder/timer_100M_b[3]_syn_22.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/reg1_syn_88.fci (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.879ns  (logic 0.557ns, net 0.322ns, 63% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/timer_100M_b[3]_syn_22.clk (clk_100M)            net                     2.029       2.029      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u7_encoder/timer_100M_b[3]_syn_22.q[0]                      clk2q                   0.109 r     2.138
 u7_encoder/add0_syn_124.a[1]                                net  (fanout = 2)       0.322 r     2.460
 u7_encoder/add0_syn_124.fco                                 cell (ADDER)            0.378 r     2.838
 u7_encoder/reg1_syn_88.fci                                  net  (fanout = 1)       0.000 f     2.838
 u7_encoder/reg1_syn_88                                      path2reg0 (ADDER)       0.070       2.908
 Arrival time                                                                        2.908                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_88.clk (clk_100M)                       net                     2.230       2.230      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.186       2.105
 Required time                                                                       2.105            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.803ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u7_encoder/reg1_syn_93 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.525 ns                                                        
 Start Point:             u7_encoder/reg1_syn_93.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/reg1_syn_93.a[1] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.586ns  (logic 0.475ns, net 0.111ns, 81% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_93.clk (clk_100M)                       net                     2.029       2.029      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u7_encoder/reg1_syn_93.q[1]                                 clk2q                   0.109 r     2.138
 u7_encoder/reg1_syn_93.a[1]                                 net  (fanout = 2)       0.111 r     2.249
 u7_encoder/reg1_syn_93                                      path2reg1               0.366       2.615
 Arrival time                                                                        2.615                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_93.clk (clk_100M)                       net                     2.230       2.230      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.201       2.090
 Required time                                                                       2.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.525ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.777 ns                                                        
 Start Point:             u7_encoder/reg1_syn_90.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/reg1_syn_93.fci (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.853ns  (logic 0.742ns, net 0.111ns, 86% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_90.clk (clk_100M)                       net                     2.029       2.029      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u7_encoder/reg1_syn_90.q[1]                                 clk2q                   0.109 r     2.138
 u7_encoder/reg1_syn_90.a[1]                                 net  (fanout = 2)       0.111 r     2.249
 u7_encoder/reg1_syn_90.fco                                  cell (ADDER)            0.378 r     2.627
 u7_encoder/reg1_syn_93.fci                                  net  (fanout = 1)       0.000 f     2.627
 u7_encoder/reg1_syn_93                                      path2reg1 (ADDER)       0.255       2.882
 Arrival time                                                                        2.882                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_93.clk (clk_100M)                       net                     2.230       2.230      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.186       2.105
 Required time                                                                       2.105            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.777ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.818 ns                                                        
 Start Point:             u7_encoder/reg1_syn_88.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/reg1_syn_93.fci (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.908ns  (logic 0.797ns, net 0.111ns, 87% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_88.clk (clk_100M)                       net                     2.029       2.029      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u7_encoder/reg1_syn_88.q[1]                                 clk2q                   0.109 r     2.138
 u7_encoder/reg1_syn_88.a[1]                                 net  (fanout = 2)       0.111 r     2.249
 u7_encoder/reg1_syn_88.fco                                  cell (ADDER)            0.378 r     2.627
 u7_encoder/reg1_syn_90.fci                                  net  (fanout = 1)       0.000 f     2.627
 u7_encoder/reg1_syn_90.fco                                  cell (ADDER)            0.055 r     2.682
 u7_encoder/reg1_syn_93.fci                                  net  (fanout = 1)       0.000 f     2.682
 u7_encoder/reg1_syn_93                                      path2reg1 (ADDER)       0.255       2.937
 Arrival time                                                                        2.937                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_93.clk (clk_100M)                       net                     2.230       2.230      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.172       2.119
 Required time                                                                       2.119            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.818ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u7_encoder/reg1_syn_93 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.525 ns                                                        
 Start Point:             u7_encoder/reg1_syn_93.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/reg1_syn_93.a[0] (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.586ns  (logic 0.475ns, net 0.111ns, 81% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_93.clk (clk_100M)                       net                     2.029       2.029      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u7_encoder/reg1_syn_93.q[0]                                 clk2q                   0.109 r     2.138
 u7_encoder/reg1_syn_93.a[0]                                 net  (fanout = 2)       0.111 r     2.249
 u7_encoder/reg1_syn_93                                      path2reg0               0.366       2.615
 Arrival time                                                                        2.615                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_93.clk (clk_100M)                       net                     2.230       2.230      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.201       2.090
 Required time                                                                       2.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.525ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.592 ns                                                        
 Start Point:             u7_encoder/reg1_syn_90.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/reg1_syn_93.fci (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.668ns  (logic 0.557ns, net 0.111ns, 83% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_90.clk (clk_100M)                       net                     2.029       2.029      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u7_encoder/reg1_syn_90.q[1]                                 clk2q                   0.109 r     2.138
 u7_encoder/reg1_syn_90.a[1]                                 net  (fanout = 2)       0.111 r     2.249
 u7_encoder/reg1_syn_90.fco                                  cell (ADDER)            0.378 r     2.627
 u7_encoder/reg1_syn_93.fci                                  net  (fanout = 1)       0.000 f     2.627
 u7_encoder/reg1_syn_93                                      path2reg0 (ADDER)       0.070       2.697
 Arrival time                                                                        2.697                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_93.clk (clk_100M)                       net                     2.230       2.230      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.186       2.105
 Required time                                                                       2.105            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.592ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.633 ns                                                        
 Start Point:             u7_encoder/reg1_syn_88.clk (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 End Point:               u7_encoder/reg1_syn_93.fci (rising edge triggered by clock u1_pll/pll_inst.clkc[2])
 Clock group:             sys_clk_50m                                                     
 Process:                 Fast                                                            
 Data Path Delay:         0.723ns  (logic 0.612ns, net 0.111ns, 84% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_88.clk (clk_100M)                       net                     2.029       2.029      ../../01_src/01_rtl/demo_1st_top.v(103)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u7_encoder/reg1_syn_88.q[1]                                 clk2q                   0.109 r     2.138
 u7_encoder/reg1_syn_88.a[1]                                 net  (fanout = 2)       0.111 r     2.249
 u7_encoder/reg1_syn_88.fco                                  cell (ADDER)            0.378 r     2.627
 u7_encoder/reg1_syn_90.fci                                  net  (fanout = 1)       0.000 f     2.627
 u7_encoder/reg1_syn_90.fco                                  cell (ADDER)            0.055 r     2.682
 u7_encoder/reg1_syn_93.fci                                  net  (fanout = 1)       0.000 f     2.682
 u7_encoder/reg1_syn_93                                      path2reg0 (ADDER)       0.070       2.752
 Arrival time                                                                        2.752                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u1_pll/pll_inst.clkc[2]                                                             0.000       0.000                    
 u7_encoder/reg1_syn_93.clk (clk_100M)                       net                     2.230       2.230      ../../01_src/01_rtl/demo_1st_top.v(103)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.172       2.119
 Required time                                                                       2.119            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.633ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 13386 (STA coverage = 89.24%)
Timing violations: 6 setup errors, and 0 hold errors.
Minimal setup slack: -0.566, minimal hold slack: 0.090

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  u1_pll/pll_inst.clkc[1] (200.0MHz)             5.566ns     179.662MHz        0.326ns       112       -0.658ns
	  u1_pll/pll_inst.clkc[2] (100.0MHz)             8.392ns     119.161MHz        0.326ns        45        0.000ns
	  u1_pll/pll_inst.clkc[0] (400.0MHz)             2.192ns     456.000MHz        0.480ns        23        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 2 clock net(s): 
	u7_encoder/u15_endat/u41_control/clk_200k_syn_4
	u7_encoder/u15_endat/u41_control/clk_out_reg1_syn_6

---------------------------------------------------------------------------------------------------------
