INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_2/workshop_2.srcs/sources_1/new/ram_sdp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sdp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_2/workshop_2.srcs/sources_1/new/vadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_2/workshop_2.srcs/sim_1/new/vadd_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vadd_tb
