Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 14 18:59:40 2024
| Host         : DESKTOP-JBTK6O5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                               20          
TIMING-10  Warning   Missing property on synchronizer                        1           
TIMING-18  Warning   Missing input or output delay                           14          
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.115        0.000                      0                 3935        0.132        0.000                      0                 3935        2.868        0.000                       0                   602  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk100MHz                 {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_150MHz_clk_wiz_0_1  {0.000 3.368}        6.737           148.438         
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0_1        0.171        0.000                      0                 2254        0.152        0.000                      0                 2254        4.500        0.000                       0                   302  
  clk_150MHz_clk_wiz_0_1        0.115        0.000                      0                 1681        0.132        0.000                      0                 1681        2.868        0.000                       0                   296  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  clk_100MHz_clk_wiz_0_1  clk_150MHz_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  clk_100MHz_clk_wiz_0_1                          
(none)                  clk_150MHz_clk_wiz_0_1                          
(none)                  clkfbout_clk_wiz_0_1                            
(none)                                          clk_100MHz_clk_wiz_0_1  
(none)                                          clk_150MHz_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 0.434ns (4.781%)  route 8.643ns (95.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.756    -0.856    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    DSP48_X2Y2           DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y2           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.422 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/P[14]
                         net (fo=57, routed)          8.643     8.221    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X5Y14         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.637     8.563    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.462     9.025    
                         clock uncertainty           -0.067     8.958    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.392    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 0.518ns (5.862%)  route 8.319ns (94.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.735    -0.877    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X86Y7          FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[0]/Q
                         net (fo=33, routed)          8.319     7.960    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X1Y0          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.613     8.539    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476     9.015    
                         clock uncertainty           -0.067     8.948    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     8.211    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.211    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 0.456ns (5.219%)  route 8.282ns (94.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.732    -0.880    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X81Y11         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/Q
                         net (fo=33, routed)          8.282     7.858    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X0Y1          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.614     8.540    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476     9.016    
                         clock uncertainty           -0.067     8.949    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737     8.212    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 0.434ns (4.864%)  route 8.488ns (95.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.756    -0.856    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    DSP48_X2Y2           DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y2           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.422 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/P[14]
                         net (fo=57, routed)          8.488     8.066    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X5Y7          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.655     8.581    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.476     9.057    
                         clock uncertainty           -0.067     8.990    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.424    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 0.434ns (4.881%)  route 8.459ns (95.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.756    -0.856    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    DSP48_X2Y2           DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y2           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434    -0.422 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/P[13]
                         net (fo=57, routed)          8.459     8.036    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X5Y3          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.654     8.580    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.476     9.056    
                         clock uncertainty           -0.067     8.989    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.423    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 0.518ns (5.975%)  route 8.152ns (94.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.735    -0.877    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X86Y8          FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[3]/Q
                         net (fo=33, routed)          8.152     7.793    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.612     8.538    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476     9.014    
                         clock uncertainty           -0.067     8.947    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                     -0.737     8.210    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 0.518ns (5.988%)  route 8.133ns (94.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.735    -0.877    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X86Y7          FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hdmi_ctrl_inst/hdmi_stream_inst/Cb_in_reg[0]/Q
                         net (fo=33, routed)          8.133     7.775    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X1Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.610     8.536    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476     9.012    
                         clock uncertainty           -0.067     8.945    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.737     8.208    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.208    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 data_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 5.062ns (53.757%)  route 4.355ns (46.243%))
  Logic Levels:           13  (CARRY4=6 LUT1=2 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.730    -0.882    clk_100MHz
    SLICE_X79Y9          FDRE                                         r  data_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  data_y_reg[0]/Q
                         net (fo=23, routed)          0.621     0.196    hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/data_y[0]
    SLICE_X76Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.320 r  hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp2_carry_i_4/O
                         net (fo=1, routed)           0.000     0.320    hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp2_carry_i_4_n_0
    SLICE_X76Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.960 r  hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp2_carry/O[3]
                         net (fo=3, routed)           0.895     1.854    hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp2_carry_n_4
    SLICE_X78Y11         LUT2 (Prop_lut2_I1_O)        0.335     2.189 r  hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp2__33_carry_i_1/O
                         net (fo=2, routed)           0.648     2.838    hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp2__33_carry_i_1_n_0
    SLICE_X78Y11         LUT4 (Prop_lut4_I3_O)        0.327     3.165 r  hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp2__33_carry_i_4/O
                         net (fo=1, routed)           0.000     3.165    hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp2__33_carry_i_4_n_0
    SLICE_X78Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.566 r  hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp2__33_carry/CO[3]
                         net (fo=1, routed)           0.000     3.566    hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp2__33_carry_n_0
    SLICE_X78Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.788 f  hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp2__33_carry__0/O[0]
                         net (fo=1, routed)           0.484     4.272    hdmi_ctrl_inst/hdmi_stream_inst/B[9]
    SLICE_X79Y12         LUT1 (Prop_lut1_I0_O)        0.299     4.571 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_temp0__20_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.571    hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp0__42_carry__0_i_3_0[1]
    SLICE_X79Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.151 r  hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp0__20_carry__0/O[2]
                         net (fo=2, routed)           0.720     5.871    hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp0__20_carry__0_n_5
    SLICE_X80Y11         LUT3 (Prop_lut3_I0_O)        0.331     6.202 r  hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp0__42_carry__0_i_1/O
                         net (fo=2, routed)           0.690     6.892    hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp0__42_carry__0_i_1_n_0
    SLICE_X80Y11         LUT4 (Prop_lut4_I3_O)        0.327     7.219 r  hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp0__42_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.219    hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp0__42_carry__0_i_5_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.620 r  hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp0__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.620    hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp0__42_carry__0_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.933 f  hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp0__42_carry__1/O[3]
                         net (fo=1, routed)           0.296     8.229    hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_temp__0[7]
    SLICE_X81Y11         LUT1 (Prop_lut1_I0_O)        0.306     8.535 r  hdmi_ctrl_inst/hdmi_stream_inst/RGB_to_YCbCr_inst/Cr_in[7]_i_1/O
                         net (fo=1, routed)           0.000     8.535    hdmi_ctrl_inst/hdmi_stream_inst/Cr_q[7]
    SLICE_X81Y11         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.556     8.483    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X81Y11         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]/C
                         clock pessimism              0.577     9.059    
                         clock uncertainty           -0.067     8.992    
    SLICE_X81Y11         FDRE (Setup_fdre_C_D)        0.031     9.023    hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[7]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 0.434ns (4.966%)  route 8.305ns (95.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.756    -0.856    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    DSP48_X2Y2           DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y2           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.422 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/P[14]
                         net (fo=57, routed)          8.305     7.883    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X5Y13         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.642     8.568    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.462     9.030    
                         clock uncertainty           -0.067     8.963    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.397    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.555ns  (logic 0.456ns (5.330%)  route 8.099ns (94.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.731    -0.881    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X80Y12         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[4]/Q
                         net (fo=33, routed)          8.099     7.674    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X1Y0          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.613     8.539    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476     9.015    
                         clock uncertainty           -0.067     8.948    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                     -0.737     8.211    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.211    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  0.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.610%)  route 0.410ns (74.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.584    -0.595    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    SLICE_X80Y12         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  hdmi_ctrl_inst/hdmi_stream_inst/Cr_in_reg[4]/Q
                         net (fo=33, routed)          0.410    -0.044    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X4Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.919    -0.765    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.492    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    -0.196    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.411%)  route 0.103ns (35.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/clk_100MHz
    SLICE_X113Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[3]/Q
                         net (fo=18, routed)          0.103    -0.295    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/Q[2]
    SLICE_X112Y43        LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/FSM_onehot_st[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/nst__0[4]
    SLICE_X112Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/clk_100MHz
    SLICE_X112Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[4]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X112Y43        FDCE (Hold_fdce_C_D)         0.121    -0.405    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 t_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.227%)  route 0.097ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.585    -0.594    clk_100MHz
    SLICE_X74Y7          FDCE                                         r  t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  t_reg[3]/Q
                         net (fo=2, routed)           0.097    -0.356    t_reg[3]
    SLICE_X75Y7          FDRE                                         r  data_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.852    -0.833    clk_100MHz
    SLICE_X75Y7          FDRE                                         r  data_b_reg[3]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X75Y7          FDRE (Hold_fdre_C_D)         0.051    -0.530    data_b_reg[3]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.639    -0.540    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.278    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]_1[0]
    SLICE_X110Y44        LUT5 (Prop_lut5_I2_O)        0.045    -0.233 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[1]_i_1_n_0
    SLICE_X110Y44        FDSE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/clk_100MHz
    SLICE_X110Y44        FDSE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]/C
                         clock pessimism              0.273    -0.501    
    SLICE_X110Y44        FDSE (Hold_fdse_C_D)         0.092    -0.409    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.128ns (22.261%)  route 0.447ns (77.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.556    -0.623    clk_100MHz
    SLICE_X51Y6          FDCE                                         r  x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDCE (Prop_fdce_C_Q)         0.128    -0.495 r  x_reg[5]/Q
                         net (fo=5, routed)           0.447    -0.048    hdmi_ctrl_inst/hdmi_stream_inst/Q[5]
    DSP48_X2Y2           DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.918    -0.767    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    DSP48_X2Y2           DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/CLK
                         clock pessimism              0.502    -0.266    
    DSP48_X2Y2           DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.042    -0.224    hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.709%)  route 0.097ns (34.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/clk_100MHz
    SLICE_X110Y44        FDSE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y44        FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]/Q
                         net (fo=2, routed)           0.097    -0.301    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold__0[1]
    SLICE_X111Y44        LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[2]_i_1_n_0
    SLICE_X111Y44        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/clk_100MHz
    SLICE_X111Y44        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[2]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X111Y44        FDRE (Hold_fdre_C_D)         0.092    -0.434    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/clk_100MHz
    SLICE_X111Y44        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[3]/Q
                         net (fo=2, routed)           0.109    -0.289    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold__0[3]
    SLICE_X110Y44        LUT5 (Prop_lut5_I0_O)        0.045    -0.244 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[4]_i_1_n_0
    SLICE_X110Y44        FDSE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/clk_100MHz
    SLICE_X110Y44        FDSE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[4]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X110Y44        FDSE (Hold_fdse_C_D)         0.091    -0.435    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 x_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.839%)  route 0.505ns (78.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.555    -0.624    clk_100MHz
    SLICE_X51Y7          FDCE                                         r  x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  x_reg[10]/Q
                         net (fo=4, routed)           0.505     0.022    hdmi_ctrl_inst/hdmi_stream_inst/Q[10]
    DSP48_X2Y2           DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.918    -0.767    hdmi_ctrl_inst/hdmi_stream_inst/clk_100MHz
    DSP48_X2Y2           DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/CLK
                         clock pessimism              0.502    -0.266    
    DSP48_X2Y2           DSP48E1 (Hold_dsp48e1_CLK_C[10])
                                                      0.096    -0.170    hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.639    -0.540    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/Q
                         net (fo=5, routed)           0.135    -0.263    hdmi_ctrl_inst/i2c_stream_inst/D[4]
    SLICE_X109Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.910    -0.775    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/C
                         clock pessimism              0.251    -0.524    
    SLICE_X109Y44        FDCE (Hold_fdce_C_D)         0.066    -0.458    hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.706%)  route 0.132ns (48.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/Q
                         net (fo=6, routed)           0.132    -0.266    hdmi_ctrl_inst/i2c_stream_inst/D[0]
    SLICE_X112Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X112Y44        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[0]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X112Y44        FDCE (Hold_fdce_C_D)         0.059    -0.464    hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y2       hdmi_ctrl_inst/hdmi_stream_inst/data_pos_in_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y3      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y4      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y16     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y17     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y9      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y10     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y12     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y13     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y0      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y7      data_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y7      data_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y7      data_b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y7      data_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y7      data_b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y7      data_b_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y7      data_b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y7      data_b_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y8      data_b_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y8      data_b_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y7      data_b_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y7      data_b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y7      data_b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y7      data_b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y7      data_b_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y7      data_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y7      data_b_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y7      data_b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y8      data_b_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y8      data_b_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_150MHz_clk_wiz_0_1
  To Clock:  clk_150MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.434ns (7.704%)  route 5.199ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 5.181 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.877    -0.735    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -0.301 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[11]
                         net (fo=89, routed)          5.199     4.898    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y5          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.518     5.181    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462     5.643    
                         clock uncertainty           -0.064     5.579    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     5.013    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.013    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.434ns (7.704%)  route 5.199ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 5.179 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.877    -0.735    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -0.301 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[11]
                         net (fo=89, routed)          5.199     4.898    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y11         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.516     5.179    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     5.655    
                         clock uncertainty           -0.064     5.591    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     5.025    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 0.434ns (7.673%)  route 5.222ns (92.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 5.239 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.877    -0.735    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -0.301 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[11]
                         net (fo=89, routed)          5.222     4.921    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y3          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.576     5.239    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y3          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462     5.701    
                         clock uncertainty           -0.064     5.637    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     5.071    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.071    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 0.434ns (7.878%)  route 5.075ns (92.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 5.192 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.877    -0.735    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434    -0.301 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[10]
                         net (fo=90, routed)          5.075     4.774    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y0          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.529     5.192    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462     5.654    
                         clock uncertainty           -0.064     5.590    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     5.024    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.024    
                         arrival time                          -4.774    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 0.434ns (7.691%)  route 5.209ns (92.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 5.227 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.877    -0.735    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434    -0.301 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[8]
                         net (fo=89, routed)          5.209     4.908    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.564     5.227    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576     5.804    
                         clock uncertainty           -0.064     5.740    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     5.174    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.174    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 0.434ns (7.691%)  route 5.209ns (92.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 5.236 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.877    -0.735    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434    -0.301 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[8]
                         net (fo=89, routed)          5.209     4.908    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y11         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.573     5.236    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576     5.813    
                         clock uncertainty           -0.064     5.749    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     5.183    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.183    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.434ns (7.940%)  route 5.032ns (92.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 5.175 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.877    -0.735    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434    -0.301 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[8]
                         net (fo=89, routed)          5.032     4.731    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y16         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.512     5.175    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     5.651    
                         clock uncertainty           -0.064     5.587    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     5.021    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 0.434ns (7.868%)  route 5.082ns (92.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.276 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.877    -0.735    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434    -0.301 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[2]
                         net (fo=89, routed)          5.082     4.781    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y6          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.613     5.276    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462     5.738    
                         clock uncertainty           -0.064     5.674    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     5.108    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.434ns (7.899%)  route 5.060ns (92.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 5.269 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.877    -0.735    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -0.301 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[11]
                         net (fo=89, routed)          5.060     4.759    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y6          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.606     5.269    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462     5.731    
                         clock uncertainty           -0.064     5.667    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     5.101    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_150MHz_clk_wiz_0_1 rise@6.737ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.434ns (7.903%)  route 5.058ns (92.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 5.277 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.877    -0.735    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434    -0.301 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[8]
                         net (fo=89, routed)          5.058     4.757    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y8          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.737     6.737 r  
    Y9                                                0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.157 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.318    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     1.881 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     3.572    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.663 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.614     5.277    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462     5.739    
                         clock uncertainty           -0.064     5.675    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     5.109    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.109    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  0.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.126ns (23.394%)  route 0.413ns (76.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.698    -0.480    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126    -0.354 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[1]
                         net (fo=89, routed)          0.413     0.059    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X4Y16         RAMB18E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.921    -0.763    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y16         RAMB18E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.507    -0.257    
    RAMB18_X4Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.074    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.126ns (22.413%)  route 0.436ns (77.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.698    -0.480    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126    -0.354 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[3]
                         net (fo=89, routed)          0.436     0.082    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X5Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.925    -0.759    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.507    -0.253    
    RAMB36_X5Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.070    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.126ns (22.278%)  route 0.440ns (77.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.698    -0.480    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126    -0.354 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[5]
                         net (fo=89, routed)          0.440     0.086    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.922    -0.762    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.507    -0.256    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.073    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.126ns (22.056%)  route 0.445ns (77.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.698    -0.480    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126    -0.354 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[3]
                         net (fo=89, routed)          0.445     0.091    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.922    -0.762    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.507    -0.256    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.073    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.126ns (21.972%)  route 0.447ns (78.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.698    -0.480    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126    -0.354 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[2]
                         net (fo=89, routed)          0.447     0.093    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.922    -0.762    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.507    -0.256    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.073    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.126ns (21.245%)  route 0.467ns (78.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.698    -0.480    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126    -0.354 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[10]
                         net (fo=90, routed)          0.467     0.113    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.922    -0.762    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.507    -0.256    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.073    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.126ns (21.171%)  route 0.469ns (78.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.698    -0.480    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126    -0.354 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[6]
                         net (fo=89, routed)          0.469     0.115    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.922    -0.762    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.507    -0.256    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.073    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.126ns (21.132%)  route 0.470ns (78.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.698    -0.480    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126    -0.354 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[9]
                         net (fo=89, routed)          0.470     0.116    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.922    -0.762    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.507    -0.256    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.073    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.126ns (21.100%)  route 0.471ns (78.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.698    -0.480    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126    -0.354 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[7]
                         net (fo=89, routed)          0.471     0.117    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.922    -0.762    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.507    -0.256    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.073    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.126ns (21.018%)  route 0.473ns (78.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.698    -0.480    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    DSP48_X3Y20          DSP48E1                                      r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126    -0.354 r  hdmi_ctrl_inst/hdmi_stream_inst/data_pos_out_reg/P[4]
                         net (fo=89, routed)          0.473     0.119    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.922    -0.762    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.507    -0.256    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.073    hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y3      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y4      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y16     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y17     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y9      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y10     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y12     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y13     hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y0      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.737       3.845      RAMB36_X5Y1      hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X111Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X111Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X88Y37     hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X88Y37     hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X52Y37     hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X52Y37     hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X106Y35    hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X106Y35    hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X111Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X111Y23    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X88Y37     hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X88Y37     hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X52Y37     hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X52Y37     hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X106Y35    hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X106Y35    hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_150MHz_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/synchronizer_inst1/sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/synchronizer_inst1/sync2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.942ns  (logic 0.419ns (44.485%)  route 0.523ns (55.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.798    -0.814    hdmi_ctrl_inst/synchronizer_inst1/clk_100MHz
    SLICE_X101Y41        FDRE                                         r  hdmi_ctrl_inst/synchronizer_inst1/sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y41        FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hdmi_ctrl_inst/synchronizer_inst1/sync1_reg[0]/Q
                         net (fo=1, routed)           0.523     0.128    hdmi_ctrl_inst/synchronizer_inst1/sync1
    SLICE_X101Y42        FDRE                                         r  hdmi_ctrl_inst/synchronizer_inst1/sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.621    -1.452    hdmi_ctrl_inst/synchronizer_inst1/CLK
    SLICE_X101Y42        FDRE                                         r  hdmi_ctrl_inst/synchronizer_inst1/sync2_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/synchronizer_inst1/sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/synchronizer_inst1/sync2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.621    -1.452    hdmi_ctrl_inst/synchronizer_inst1/clk_100MHz
    SLICE_X101Y41        FDRE                                         r  hdmi_ctrl_inst/synchronizer_inst1/sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y41        FDRE (Prop_fdre_C_Q)         0.337    -1.115 r  hdmi_ctrl_inst/synchronizer_inst1/sync1_reg[0]/Q
                         net (fo=1, routed)           0.438    -0.677    hdmi_ctrl_inst/synchronizer_inst1/sync1
    SLICE_X101Y42        FDRE                                         r  hdmi_ctrl_inst/synchronizer_inst1/sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.798    -0.814    hdmi_ctrl_inst/synchronizer_inst1/CLK
    SLICE_X101Y42        FDRE                                         r  hdmi_ctrl_inst/synchronizer_inst1/sync2_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 4.093ns (54.854%)  route 3.369ns (45.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.879    -0.733    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.419    -0.314 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/Q
                         net (fo=5, routed)           3.369     3.055    acc[7]
    U14                  OBUF (Prop_obuf_I_O)         3.674     6.729 r  LD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.729    LD[7]
    U14                                                               r  LD[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.362ns  (logic 4.103ns (64.489%)  route 2.259ns (35.511%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.877    -0.735    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/clk_100MHz
    SLICE_X112Y39        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.518    -0.217 f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/Q
                         net (fo=2, routed)           2.259     2.042    i2c_sda_IOBUF_inst/T
    Y16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.585     5.627 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.627    i2c_sda
    Y16                                                               r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 4.125ns (65.691%)  route 2.154ns (34.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.878    -0.734    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDCE (Prop_fdce_C_Q)         0.419    -0.315 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/Q
                         net (fo=5, routed)           2.154     1.840    acc[5]
    W22                  OBUF (Prop_obuf_I_O)         3.706     5.546 r  LD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.546    LD[5]
    W22                                                               r  LD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.103ns  (logic 4.069ns (66.664%)  route 2.035ns (33.336%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.877    -0.735    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/clk_100MHz
    SLICE_X112Y39        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.518    -0.217 f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/Q
                         net (fo=2, routed)           2.035     1.818    i2c_scl_IOBUF_inst/T
    AA18                 OBUFT (TriStatE_obuft_T_O)
                                                      3.551     5.368 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.368    i2c_scl
    AA18                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.031ns  (logic 4.179ns (69.290%)  route 1.852ns (30.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.879    -0.733    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X112Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.478    -0.255 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/Q
                         net (fo=6, routed)           1.852     1.597    acc[3]
    U21                  OBUF (Prop_obuf_I_O)         3.701     5.298 r  LD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.298    LD[3]
    U21                                                               r  LD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 4.108ns (68.227%)  route 1.913ns (31.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.879    -0.733    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.419    -0.314 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/Q
                         net (fo=6, routed)           1.913     1.599    acc[1]
    T21                  OBUF (Prop_obuf_I_O)         3.689     5.288 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.288    LD[1]
    T21                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.994ns  (logic 3.993ns (66.610%)  route 2.001ns (33.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.878    -0.734    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/Q
                         net (fo=5, routed)           2.001     1.724    acc[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     5.261 r  LD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.261    LD[4]
    V22                                                               r  LD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.946ns  (logic 3.978ns (66.911%)  route 1.967ns (33.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.879    -0.733    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.456    -0.277 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/Q
                         net (fo=6, routed)           1.967     1.691    acc[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     5.213 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.213    LD[0]
    T22                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 3.968ns (67.694%)  route 1.894ns (32.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.879    -0.733    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.456    -0.277 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/Q
                         net (fo=5, routed)           1.894     1.617    acc[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512     5.130 r  LD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.130    LD[6]
    U19                                                               r  LD[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.761ns  (logic 4.049ns (70.285%)  route 1.712ns (29.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.879    -0.733    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X112Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/Q
                         net (fo=6, routed)           1.712     1.497    acc[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     5.028 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.028    LD[2]
    U22                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 0.988ns (56.798%)  route 0.752ns (43.202%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.638    -0.541    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/clk_100MHz
    SLICE_X112Y39        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/Q
                         net (fo=2, routed)           0.752     0.375    i2c_scl_IOBUF_inst/T
    AA18                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.199 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.199    i2c_scl
    AA18                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.396ns (78.655%)  route 0.379ns (21.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X112Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/Q
                         net (fo=6, routed)           0.379     0.004    acc[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     1.236 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.236    LD[2]
    U22                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.354ns (75.781%)  route 0.433ns (24.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/Q
                         net (fo=5, routed)           0.433     0.035    acc[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     1.249 r  LD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.249    LD[6]
    U19                                                               r  LD[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.364ns (74.606%)  route 0.464ns (25.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/Q
                         net (fo=6, routed)           0.464     0.067    acc[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     1.290 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.290    LD[0]
    T22                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.397ns (75.596%)  route 0.451ns (24.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/Q
                         net (fo=6, routed)           0.451     0.040    acc[1]
    T21                  OBUF (Prop_obuf_I_O)         1.269     1.309 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.309    LD[1]
    T21                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.379ns (74.355%)  route 0.475ns (25.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.639    -0.540    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/Q
                         net (fo=5, routed)           0.475     0.077    acc[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     1.315 r  LD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.315    LD[4]
    V22                                                               r  LD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 0.988ns (52.945%)  route 0.878ns (47.055%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.638    -0.541    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/clk_100MHz
    SLICE_X112Y39        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/Q
                         net (fo=2, routed)           0.878     0.501    i2c_sda_IOBUF_inst/T
    Y16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.325 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.325    i2c_sda
    Y16                                                               r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.432ns (76.490%)  route 0.440ns (23.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X112Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.148    -0.391 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/Q
                         net (fo=6, routed)           0.440     0.049    acc[3]
    U21                  OBUF (Prop_obuf_I_O)         1.284     1.333 r  LD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.333    LD[3]
    U21                                                               r  LD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.414ns (71.943%)  route 0.551ns (28.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.639    -0.540    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X109Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDCE (Prop_fdce_C_Q)         0.128    -0.412 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/Q
                         net (fo=5, routed)           0.551     0.140    acc[5]
    W22                  OBUF (Prop_obuf_I_O)         1.286     1.426 r  LD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.426    LD[5]
    W22                                                               r  LD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.384ns (55.685%)  route 1.102ns (44.315%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.640    -0.539    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/Q
                         net (fo=5, routed)           1.102     0.691    acc[7]
    U14                  OBUF (Prop_obuf_I_O)         1.256     1.947 r  LD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.947    LD[7]
    U14                                                               r  LD[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_150MHz_clk_wiz_0_1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.193ns  (logic 4.405ns (61.246%)  route 2.787ns (38.754%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.368     3.368 f  
    Y9                                                0.000     3.368 f  clk (IN)
                         net (fo=0)                   0.000     3.368    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.859 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.144    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -1.199 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.656    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.757 f  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.861     2.618    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X112Y23        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDCE (Prop_fdce_C_Q)         0.524     3.142 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/Q
                         net (fo=2, routed)           1.124     4.265    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n
    SLICE_X112Y23        LUT2 (Prop_lut2_I0_O)        0.148     4.413 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664     6.077    HD_CLK_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.733     9.810 r  HD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.810    HD_CLK
    W18                                                               r  HD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.759ns  (logic 4.134ns (47.198%)  route 4.625ns (52.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.662    -0.950    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X49Y40         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[3]/Q
                         net (fo=1, routed)           4.625     4.094    HD_D_OBUF[3]
    Y14                  OBUF (Prop_obuf_I_O)         3.715     7.809 r  HD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.809    HD_D[3]
    Y14                                                               r  HD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.764ns  (logic 4.118ns (46.990%)  route 4.646ns (53.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.649    -0.963    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X52Y37         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.544 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[1]/Q
                         net (fo=1, routed)           4.646     4.102    HD_D_OBUF[1]
    AA13                 OBUF (Prop_obuf_I_O)         3.699     7.801 r  HD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.801    HD_D[1]
    AA13                                                              r  HD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.744ns  (logic 3.990ns (45.635%)  route 4.753ns (54.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.662    -0.950    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X49Y40         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[2]/Q
                         net (fo=1, routed)           4.753     4.260    HD_D_OBUF[2]
    AA14                 OBUF (Prop_obuf_I_O)         3.534     7.794 r  HD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.794    HD_D[2]
    AA14                                                              r  HD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.571ns  (logic 3.986ns (46.506%)  route 4.585ns (53.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.664    -0.948    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X44Y42         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[6]/Q
                         net (fo=1, routed)           4.585     4.094    HD_D_OBUF[6]
    AA16                 OBUF (Prop_obuf_I_O)         3.530     7.624 r  HD_D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.624    HD_D[6]
    AA16                                                              r  HD_D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.573ns  (logic 3.982ns (46.448%)  route 4.591ns (53.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.649    -0.963    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X52Y37         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[0]/Q
                         net (fo=1, routed)           4.591     4.084    HD_D_OBUF[0]
    Y13                  OBUF (Prop_obuf_I_O)         3.526     7.610 r  HD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.610    HD_D[0]
    Y13                                                               r  HD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.234ns  (logic 3.984ns (48.383%)  route 4.250ns (51.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.725    -0.887    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X63Y38         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[4]/Q
                         net (fo=1, routed)           4.250     3.819    HD_D_OBUF[4]
    AB15                 OBUF (Prop_obuf_I_O)         3.528     7.347 r  HD_D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.347    HD_D[4]
    AB15                                                              r  HD_D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.217ns  (logic 4.057ns (49.374%)  route 4.160ns (50.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.651    -0.961    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X42Y28         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[8]/Q
                         net (fo=1, routed)           4.160     3.717    HD_D_OBUF[8]
    AA17                 OBUF (Prop_obuf_I_O)         3.539     7.256 r  HD_D_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.256    HD_D[8]
    AA17                                                              r  HD_D[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 4.127ns (50.370%)  route 4.066ns (49.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.664    -0.948    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X44Y42         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[7]/Q
                         net (fo=1, routed)           4.066     3.538    HD_D_OBUF[7]
    AB17                 OBUF (Prop_obuf_I_O)         3.708     7.245 r  HD_D_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.245    HD_D[7]
    AB17                                                              r  HD_D[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.100ns  (logic 4.137ns (51.070%)  route 3.963ns (48.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.725    -0.887    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X63Y38         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[5]/Q
                         net (fo=1, routed)           3.963     3.496    HD_D_OBUF[5]
    AB16                 OBUF (Prop_obuf_I_O)         3.718     7.213 r  HD_D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.213    HD_D[5]
    AB16                                                              r  HD_D[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.375ns (70.197%)  route 0.584ns (29.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.602    -0.577    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X105Y22        FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y22        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[14]/Q
                         net (fo=1, routed)           0.584     0.148    HD_D_OBUF[14]
    V14                  OBUF (Prop_obuf_I_O)         1.234     1.383 r  HD_D_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.383    HD_D[14]
    V14                                                               r  HD_D[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.427ns (69.960%)  route 0.613ns (30.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.602    -0.577    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X105Y22        FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y22        FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[15]/Q
                         net (fo=1, routed)           0.613     0.164    HD_D_OBUF[15]
    V13                  OBUF (Prop_obuf_I_O)         1.299     1.464 r  HD_D_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.464    HD_D[15]
    V13                                                               r  HD_D[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.483ns (73.599%)  route 0.532ns (26.401%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.628    -0.551    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y23        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y23        FDCE (Prop_fdce_C_Q)         0.141    -0.410 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/Q
                         net (fo=2, routed)           0.197    -0.212    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p
    SLICE_X112Y23        LUT2 (Prop_lut2_I1_O)        0.046    -0.166 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.335     0.168    HD_CLK_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.296     1.465 r  HD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.465    HD_CLK
    W18                                                               r  HD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.417ns (69.276%)  route 0.628ns (30.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.602    -0.577    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X94Y20         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y20         FDRE (Prop_fdre_C_Q)         0.148    -0.429 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[13]/Q
                         net (fo=1, routed)           0.628     0.200    HD_D_OBUF[13]
    U17                  OBUF (Prop_obuf_I_O)         1.269     1.469 r  HD_D_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.469    HD_D[13]
    U17                                                               r  HD_D[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.383ns (66.071%)  route 0.710ns (33.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.602    -0.577    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X94Y20         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[12]/Q
                         net (fo=1, routed)           0.710     0.297    HD_D_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.219     1.516 r  HD_D_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.516    HD_D[12]
    V15                                                               r  HD_D[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.382ns (65.791%)  route 0.718ns (34.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.635    -0.544    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X106Y35        FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y35        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[10]/Q
                         net (fo=1, routed)           0.718     0.316    HD_D_OBUF[10]
    W13                  OBUF (Prop_obuf_I_O)         1.241     1.556 r  HD_D_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.556    HD_D[10]
    W13                                                               r  HD_D[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_D[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.429ns (64.902%)  route 0.773ns (35.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.635    -0.544    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X106Y35        FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y35        FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_D_reg[11]/Q
                         net (fo=1, routed)           0.773     0.357    HD_D_OBUF[11]
    W15                  OBUF (Prop_obuf_I_O)         1.301     1.658 r  HD_D_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.658    HD_D[11]
    W15                                                               r  HD_D[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.381ns (61.747%)  route 0.855ns (38.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.607    -0.572    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X93Y37         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_reg/Q
                         net (fo=1, routed)           0.855     0.425    HD_VSYNC_OBUF
    W17                  OBUF (Prop_obuf_I_O)         1.240     1.665 r  HD_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     1.665    HD_VSYNC
    W17                                                               r  HD_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_HSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.348ns (55.993%)  route 1.059ns (44.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.585    -0.594    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X88Y37         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_reg/Q
                         net (fo=1, routed)           1.059     0.607    HD_HSYNC_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.207     1.814 r  HD_HSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     1.814    HD_HSYNC
    V17                                                               r  HD_HSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            HD_DE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.367ns (55.390%)  route 1.101ns (44.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.585    -0.594    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X88Y37         FDRE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_reg/Q
                         net (fo=1, routed)           1.101     0.648    HD_DE_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.226     1.874 r  HD_DE_OBUF_inst/O
                         net (fo=0)                   0.000     1.874    HD_DE
    U16                                                               r  HD_DE (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204     2.722 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564     3.286    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844     4.159    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz_clk_wiz_0_1

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[28]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.329ns  (logic 0.944ns (10.123%)  route 8.385ns (89.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         8.385     9.329    rst_IBUF
    SLICE_X48Y12         FDCE                                         f  y_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.486    -1.587    clk_100MHz
    SLICE_X48Y12         FDCE                                         r  y_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[29]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.329ns  (logic 0.944ns (10.123%)  route 8.385ns (89.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         8.385     9.329    rst_IBUF
    SLICE_X48Y12         FDCE                                         f  y_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.486    -1.587    clk_100MHz
    SLICE_X48Y12         FDCE                                         r  y_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[30]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.329ns  (logic 0.944ns (10.123%)  route 8.385ns (89.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         8.385     9.329    rst_IBUF
    SLICE_X48Y12         FDCE                                         f  y_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.486    -1.587    clk_100MHz
    SLICE_X48Y12         FDCE                                         r  y_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[31]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.329ns  (logic 0.944ns (10.123%)  route 8.385ns (89.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         8.385     9.329    rst_IBUF
    SLICE_X48Y12         FDCE                                         f  y_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.486    -1.587    clk_100MHz
    SLICE_X48Y12         FDCE                                         r  y_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[24]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.191ns  (logic 0.944ns (10.276%)  route 8.246ns (89.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         8.246     9.191    rst_IBUF
    SLICE_X48Y11         FDCE                                         f  y_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.487    -1.586    clk_100MHz
    SLICE_X48Y11         FDCE                                         r  y_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[25]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.191ns  (logic 0.944ns (10.276%)  route 8.246ns (89.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         8.246     9.191    rst_IBUF
    SLICE_X48Y11         FDCE                                         f  y_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.487    -1.586    clk_100MHz
    SLICE_X48Y11         FDCE                                         r  y_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[26]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.191ns  (logic 0.944ns (10.276%)  route 8.246ns (89.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         8.246     9.191    rst_IBUF
    SLICE_X48Y11         FDCE                                         f  y_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.487    -1.586    clk_100MHz
    SLICE_X48Y11         FDCE                                         r  y_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[27]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.191ns  (logic 0.944ns (10.276%)  route 8.246ns (89.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         8.246     9.191    rst_IBUF
    SLICE_X48Y11         FDCE                                         f  y_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.487    -1.586    clk_100MHz
    SLICE_X48Y11         FDCE                                         r  y_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.178ns  (logic 0.944ns (10.290%)  route 8.233ns (89.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         8.233     9.178    rst_IBUF
    SLICE_X48Y5          FDCE                                         f  y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.490    -1.583    clk_100MHz
    SLICE_X48Y5          FDCE                                         r  y_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.178ns  (logic 0.944ns (10.290%)  route 8.233ns (89.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         8.233     9.178    rst_IBUF
    SLICE_X48Y5          FDCE                                         f  y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         1.490    -1.583    clk_100MHz
    SLICE_X48Y5          FDCE                                         r  y_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.173ns (24.991%)  route 0.521ns (75.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         0.521     0.694    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X112Y45        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X112Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.173ns (24.991%)  route 0.521ns (75.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         0.521     0.694    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X112Y45        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/clk_100MHz
    SLICE_X112Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[10]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.173ns (20.897%)  route 0.657ns (79.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         0.657     0.830    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/AR[0]
    SLICE_X112Y43        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/clk_100MHz
    SLICE_X112Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[2]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.173ns (20.897%)  route 0.657ns (79.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         0.657     0.830    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/AR[0]
    SLICE_X113Y43        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/clk_100MHz
    SLICE_X113Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[3]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.173ns (20.897%)  route 0.657ns (79.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         0.657     0.830    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/AR[0]
    SLICE_X113Y43        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/clk_100MHz
    SLICE_X113Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[4]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.173ns (20.897%)  route 0.657ns (79.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         0.657     0.830    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/AR[0]
    SLICE_X112Y43        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/clk_100MHz
    SLICE_X112Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[5]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.173ns (20.897%)  route 0.657ns (79.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         0.657     0.830    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/AR[0]
    SLICE_X112Y43        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/clk_100MHz
    SLICE_X112Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[7]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.173ns (20.897%)  route 0.657ns (79.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         0.657     0.830    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/AR[0]
    SLICE_X113Y43        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/clk_100MHz
    SLICE_X113Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[8]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.173ns (20.897%)  route 0.657ns (79.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         0.657     0.830    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/AR[0]
    SLICE_X113Y43        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/clk_100MHz
    SLICE_X113Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[9]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.173ns (20.897%)  route 0.657ns (79.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         0.657     0.830    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/AR[0]
    SLICE_X112Y43        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=301, routed)         0.911    -0.774    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/clk_100MHz
    SLICE_X112Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_150MHz_clk_wiz_0_1

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 0.944ns (12.137%)  route 6.837ns (87.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         6.837     7.781    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X94Y51         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.612    -1.462    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X94Y51         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 0.944ns (12.137%)  route 6.837ns (87.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         6.837     7.781    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X94Y51         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.612    -1.462    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X94Y51         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 0.944ns (12.137%)  route 6.837ns (87.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         6.837     7.781    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X94Y51         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.612    -1.462    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X94Y51         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 0.944ns (12.137%)  route 6.837ns (87.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         6.837     7.781    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X94Y51         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.612    -1.462    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X94Y51         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 0.944ns (12.137%)  route 6.837ns (87.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         6.837     7.781    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X94Y51         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.612    -1.462    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X94Y51         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.643ns  (logic 0.944ns (12.357%)  route 6.698ns (87.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         6.698     7.643    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X95Y50         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.612    -1.462    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X95Y50         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.643ns  (logic 0.944ns (12.357%)  route 6.698ns (87.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         6.698     7.643    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X95Y50         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.612    -1.462    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X95Y50         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.643ns  (logic 0.944ns (12.357%)  route 6.698ns (87.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         6.698     7.643    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X95Y50         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.612    -1.462    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X95Y50         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.643ns  (logic 0.944ns (12.357%)  route 6.698ns (87.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         6.698     7.643    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X95Y50         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.612    -1.462    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X95Y50         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.643ns  (logic 0.944ns (12.357%)  route 6.698ns (87.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=217, routed)         6.698     7.643    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X94Y50         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         1.612    -1.462    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X94Y50         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.173ns (15.201%)  route 0.968ns (84.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 2.580 - 3.368 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         0.968     1.141    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X112Y23        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.368     3.368 f  
    Y9                                                0.000     3.368 f  clk (IN)
                         net (fo=0)                   0.000     3.368    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     3.815 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.295    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204     1.091 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.655    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.684 f  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.896     2.580    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X112Y23        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.173ns (13.962%)  route 1.069ns (86.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         1.069     1.242    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X111Y23        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.896    -0.789    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y23        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_p_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.220ns  (logic 0.173ns (7.814%)  route 2.046ns (92.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         2.046     2.220    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X93Y40         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.879    -0.806    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X93Y40         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.220ns  (logic 0.173ns (7.814%)  route 2.046ns (92.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         2.046     2.220    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X93Y40         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.879    -0.806    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X93Y40         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.250ns  (logic 0.173ns (7.710%)  route 2.076ns (92.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         2.076     2.250    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X93Y38         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.878    -0.807    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X93Y38         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.250ns  (logic 0.173ns (7.710%)  route 2.076ns (92.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         2.076     2.250    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X93Y38         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.878    -0.807    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X93Y38         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.274ns  (logic 0.173ns (7.628%)  route 2.100ns (92.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         2.100     2.274    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X93Y39         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.878    -0.807    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X93Y39         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.274ns  (logic 0.173ns (7.628%)  route 2.100ns (92.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         2.100     2.274    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X93Y39         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.878    -0.807    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X93Y39         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.274ns  (logic 0.173ns (7.628%)  route 2.100ns (92.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         2.100     2.274    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X93Y39         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.878    -0.807    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X93Y39         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.274ns  (logic 0.173ns (7.628%)  route 2.100ns (92.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=217, routed)         2.100     2.274    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X93Y39         FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=294, routed)         0.878    -0.807    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X93Y39         FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/C





