GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\top.v'
Analyzing included file 'D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\rom.v'("D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\top.v":130)
Back to file 'D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\top.v'("D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\top.v":130)
Analyzing Verilog file 'D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\uart.v'
Undeclared symbol 'rx_negedge', assumed default net type 'wire'("D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\uart.v":93)
Analyzing Verilog file 'D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\ws2812.v'
Compiling module 'top'("D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\top.v":13)
Extracting RAM for identifier 'mem'("D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\top.v":49)
Compiling module 'ws2812'("D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\ws2812.v":5)
Compiling module 'uart_tx(CLK_FRQ=27000000,BAUD_RATE=2700000)'("D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\uart.v":7)
Compiling module 'Gowin_rPLL'("D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'uart_rx(CLK_FRQ=27000000,BAUD_RATE=115200)'("D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\uart.v":63)
Compiling module 'uart_tx(CLK_FRQ=27000000,BAUD_RATE=115200)'("D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\uart.v":7)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "uart_tx" instantiated to "uart_tx_inst_dbg" is swept in optimizing("D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\src\top.v":118)
[95%] Generate netlist file "D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\impl\gwsynthesis\TangNano6809MEM_project.vg" completed
[100%] Generate report file "D:\wks\ework\FPGA\TangNano\20k\TangNano6809MEM\TangNano6809MEM_project\impl\gwsynthesis\TangNano6809MEM_project_syn.rpt.html" completed
GowinSynthesis finish
