<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/lib/axi4_to_ahb.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL toggle coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/lib</a> - axi4_to_ahb.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">77</td>
            <td class="headerCovTableEntry">113</td>
            <td class="headerCovTableEntryLo">68.1 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:16</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : //********************************************************************************</a>
<a name="17"><span class="lineNum">      17 </span>            : // $Id$</a>
<a name="18"><span class="lineNum">      18 </span>            : //</a>
<a name="19"><span class="lineNum">      19 </span>            : // Owner:</a>
<a name="20"><span class="lineNum">      20 </span>            : // Function: AXI4 -&gt; AHB Bridge</a>
<a name="21"><span class="lineNum">      21 </span>            : // Comments:</a>
<a name="22"><span class="lineNum">      22 </span>            : //</a>
<a name="23"><span class="lineNum">      23 </span>            : //********************************************************************************</a>
<a name="24"><span class="lineNum">      24 </span>            : module axi4_to_ahb</a>
<a name="25"><span class="lineNum">      25 </span>            : import el2_pkg::*;</a>
<a name="26"><span class="lineNum">      26 </span>            : #(</a>
<a name="27"><span class="lineNum">      27 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : ,parameter TAG  = 1) (</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">   35698680 :    input                   clk,</span></a>
<a name="31"><span class="lineNum">      31 </span><span class="lineCov">   35698680 :    input                   free_clk,</span></a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">         19 :    input                   rst_l,</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">     394968 :    input                   scan_mode,</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">         19 :    input                   bus_clk_en,</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineNoCov">          0 :    input                   clk_override,</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">     394968 :    input                   dec_tlu_force_halt,</span></a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            :    // AXI signals</a>
<a name="39"><span class="lineNum">      39 </span>            :    // AXI Write Channels</a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">        102 :    input  logic            axi_awvalid,</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">        313 :    output logic            axi_awready,</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">     395018 :    input  logic [TAG-1:0]  axi_awid,</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 :    input  logic [31:0]     axi_awaddr,</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 :    input  logic [2:0]      axi_awsize,</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">         16 :    input  logic [2:0]      axi_awprot,</span></a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">        102 :    input  logic            axi_wvalid,</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">        211 :    output logic            axi_wready,</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :    input  logic [63:0]     axi_wdata,</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">        306 :    input  logic [7:0]      axi_wstrb,</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">        118 :    input  logic            axi_wlast,</span></a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">        102 :    output logic            axi_bvalid,</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">        118 :    input  logic            axi_bready,</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 :    output logic [1:0]      axi_bresp,</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">         27 :    output logic [TAG-1:0]  axi_bid,</span></a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            :    // AXI Read Channels</a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">         90 :    input  logic            axi_arvalid,</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">        211 :    output logic            axi_arready,</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">     323106 :    input  logic [TAG-1:0]  axi_arid,</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :    input  logic [31:0]     axi_araddr,</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 :    input  logic [2:0]      axi_arsize,</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">         16 :    input  logic [2:0]      axi_arprot,</span></a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">         90 :    output logic            axi_rvalid,</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">        106 :    input  logic            axi_rready,</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">         27 :    output logic [TAG-1:0]  axi_rid,</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :    output logic [63:0]     axi_rdata,</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :    output logic [1:0]      axi_rresp,</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">         19 :    output logic            axi_rlast,</span></a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span>            :    // AHB-Lite signals</a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :    output logic [31:0]     ahb_haddr,       // ahb bus address</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">     394968 :    output logic [2:0]      ahb_hburst,      // tied to 0</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">     394968 :    output logic            ahb_hmastlock,   // tied to 0</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">         16 :    output logic [3:0]      ahb_hprot,       // tied to 4'b0011</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :    output logic [2:0]      ahb_hsize,       // size of bus transaction (possible values 0,1,2,3)</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">        192 :    output logic [1:0]      ahb_htrans,      // Transaction type (possible values 0,2 only right now)</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineCov">         16 :    output logic            ahb_hwrite,      // ahb bus write</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :    output logic [63:0]     ahb_hwdata,      // ahb bus write data</span></a>
<a name="82"><span class="lineNum">      82 </span>            : </a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :    input logic [63:0]      ahb_hrdata,      // ahb bus read data</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">        192 :    input logic             ahb_hready,      // slave ready to accept transaction</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :    input logic             ahb_hresp        // slave response (high indicates erro)</span></a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span>            : );</a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            :    localparam ID   = 1;</a>
<a name="90"><span class="lineNum">      90 </span>            :    localparam PRTY = 1;</a>
<a name="91"><span class="lineNum">      91 </span>            :    typedef enum logic [3:0] {</a>
<a name="92"><span class="lineNum">      92 </span>            :         IDLE            = 4'b0000,</a>
<a name="93"><span class="lineNum">      93 </span>            :         CMD_RD          = 4'b0001,</a>
<a name="94"><span class="lineNum">      94 </span>            :         CMD_WR          = 4'b1001,</a>
<a name="95"><span class="lineNum">      95 </span>            :         DATA_RD         = 4'b0010,</a>
<a name="96"><span class="lineNum">      96 </span>            :         DATA_WR         = 4'b1010,</a>
<a name="97"><span class="lineNum">      97 </span>            :         DONE_RD         = 4'b0011,</a>
<a name="98"><span class="lineNum">      98 </span>            :         DONE_WR         = 4'b1011,</a>
<a name="99"><span class="lineNum">      99 </span>            :         STREAM_RD       = 4'b0101,</a>
<a name="100"><span class="lineNum">     100 </span>            :         STREAM_ERR_RD   = 4'b0110</a>
<a name="101"><span class="lineNum">     101 </span>            :     } state_t;</a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">         90 :    state_t buf_state, buf_nxtstate;</span></a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">        192 :    logic             slave_valid;</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">         27 :    logic [TAG-1:0]   slave_tag;</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :    logic [63:0]      slave_rdata;</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">         16 :    logic [3:0]       slave_opc;</span></a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">        102 :    logic             wrbuf_en, wrbuf_data_en;</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">        102 :    logic             wrbuf_cmd_sent, wrbuf_rst;</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">        102 :    logic             wrbuf_vld;</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">        102 :    logic             wrbuf_data_vld;</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">         23 :    logic [TAG-1:0]   wrbuf_tag;</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :    logic [2:0]       wrbuf_size;</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :    logic [31:0]      wrbuf_addr;</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :    logic [63:0]      wrbuf_data;</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">          2 :    logic [7:0]       wrbuf_byteen;</span></a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">        192 :    logic             master_valid;</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineCov">        211 :    logic             master_ready;</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineCov">         50 :    logic [TAG-1:0]   master_tag;</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 :    logic [31:0]      master_addr;</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :    logic [63:0]      master_wdata;</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :    logic [2:0]       master_size;</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 :    logic [2:0]       master_opc;</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">          2 :    logic [7:0]       master_byteen;</span></a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span>            :    // Buffer signals (one entry buffer)</a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :    logic [31:0]                buf_addr;</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">          3 :    logic [1:0]                 buf_size;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">         16 :    logic                       buf_write;</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">          2 :    logic [7:0]                 buf_byteen;</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">          3 :    logic                       buf_aligned;</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :    logic [63:0]                buf_data;</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">         27 :    logic [TAG-1:0]             buf_tag;</span></a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            :    //Miscellaneous signals</a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :    logic                       buf_rst;</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">         50 :    logic [TAG-1:0]             buf_tag_in;</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :    logic [31:0]                buf_addr_in;</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">          2 :    logic [7:0]                 buf_byteen_in;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :    logic [63:0]                buf_data_in;</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">        102 :    logic                       buf_write_in;</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">         19 :    logic                       buf_aligned_in;</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 :    logic [2:0]                 buf_size_in;</span></a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">        474 :    logic                       buf_state_en;</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">        192 :    logic                       buf_wr_en;</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">        192 :    logic                       buf_data_wr_en;</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">        192 :    logic                       slvbuf_error_en;</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">        102 :    logic                       wr_cmd_vld;</span></a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span><span class="lineCov">        192 :    logic                       cmd_done_rst, cmd_done, cmd_doneQ;</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">        102 :    logic                       trxn_done;</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :    logic [2:0]                 buf_cmd_byte_ptr, buf_cmd_byte_ptrQ, buf_cmd_nxtbyte_ptr;</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">        294 :    logic                       buf_cmd_byte_ptr_en;</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :    logic                       found;</span></a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">        192 :    logic                       slave_valid_pre;</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">        192 :    logic                       ahb_hready_q;</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :    logic                       ahb_hresp_q;</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineCov">        192 :    logic [1:0]                 ahb_htrans_q;</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">         16 :    logic                       ahb_hwrite_q;</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :    logic [63:0]                ahb_hrdata_q;</span></a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span>            : </a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">         16 :    logic                       slvbuf_write;</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :    logic                       slvbuf_error;</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">         27 :    logic [TAG-1:0]             slvbuf_tag;</span></a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :    logic                       slvbuf_error_in;</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">        192 :    logic                       slvbuf_wr_en;</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">        192 :    logic                       bypass_en;</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineCov">         90 :    logic                       rd_bypass_idle;</span></a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span><span class="lineCov">        102 :    logic                       last_addr_en;</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :    logic [31:0]                last_bus_addr;</span></a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span>            :    // Clocks</a>
<a name="181"><span class="lineNum">     181 </span><span class="lineCov">        384 :    logic                       buf_clken;</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">        192 :    logic                       ahbm_data_clken;</span></a>
<a name="183"><span class="lineNum">     183 </span>            : </a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">     395442 :    logic                       buf_clk;</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">     399105 :    logic                       bus_clk;</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineCov">     396458 :    logic                       ahbm_data_clk;</span></a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :    logic                       dec_tlu_force_halt_bus, dec_tlu_force_halt_bus_ns, dec_tlu_force_halt_bus_q;</span></a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span>            :    // Function to get the length from byte enable</a>
<a name="191"><span class="lineNum">     191 </span>            :    function automatic logic [1:0] get_write_size;</a>
<a name="192"><span class="lineNum">     192 </span>            :       input logic [7:0] byteen;</a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span>            :       logic [1:0]       size;</a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span>            :       size[1:0] = (2'b11 &amp; {2{(byteen[7:0] == 8'hff)}}) |</a>
<a name="197"><span class="lineNum">     197 </span>            :                   (2'b10 &amp; {2{((byteen[7:0] == 8'hf0) | (byteen[7:0] == 8'h0f))}}) |</a>
<a name="198"><span class="lineNum">     198 </span>            :                   (2'b01 &amp; {2{((byteen[7:0] == 8'hc0) | (byteen[7:0] == 8'h30) | (byteen[7:0] == 8'h0c) | (byteen[7:0] == 8'h03))}});</a>
<a name="199"><span class="lineNum">     199 </span>            : </a>
<a name="200"><span class="lineNum">     200 </span>            :       return size[1:0];</a>
<a name="201"><span class="lineNum">     201 </span>            :    endfunction // get_write_size</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            :    // Function to get the length from byte enable</a>
<a name="204"><span class="lineNum">     204 </span>            :    function automatic logic [2:0] get_write_addr;</a>
<a name="205"><span class="lineNum">     205 </span>            :       input logic [7:0] byteen;</a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            :       logic [2:0]       addr;</a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span>            :       addr[2:0] = (3'h0 &amp; {3{((byteen[7:0] == 8'hff) | (byteen[7:0] == 8'h0f) | (byteen[7:0] == 8'h03))}}) |</a>
<a name="210"><span class="lineNum">     210 </span>            :                   (3'h2 &amp; {3{(byteen[7:0] == 8'h0c)}})                                                     |</a>
<a name="211"><span class="lineNum">     211 </span>            :                   (3'h4 &amp; {3{((byteen[7:0] == 8'hf0) | (byteen[7:0] == 8'h03))}})                          |</a>
<a name="212"><span class="lineNum">     212 </span>            :                   (3'h6 &amp; {3{(byteen[7:0] == 8'hc0)}});</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span>            :       return addr[2:0];</a>
<a name="215"><span class="lineNum">     215 </span>            :    endfunction // get_write_addr</a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span>            :    // Function to get the next byte pointer</a>
<a name="218"><span class="lineNum">     218 </span>            :    function automatic logic [2:0] get_nxtbyte_ptr (logic [2:0] current_byte_ptr, logic [7:0] byteen, logic get_next);</a>
<a name="219"><span class="lineNum">     219 </span>            :       logic [2:0] start_ptr;</a>
<a name="220"><span class="lineNum">     220 </span>            :       logic       found;</a>
<a name="221"><span class="lineNum">     221 </span>            :       found = '0;</a>
<a name="222"><span class="lineNum">     222 </span>            :       get_nxtbyte_ptr[2:0] = 3'd0; </a>
<a name="223"><span class="lineNum">     223 </span>            :       start_ptr[2:0] = get_next ? (current_byte_ptr[2:0] + 3'b1) : current_byte_ptr[2:0];</a>
<a name="224"><span class="lineNum">     224 </span>            :       for (int j=0; j&lt;8; j++) begin</a>
<a name="225"><span class="lineNum">     225 </span>            :          if (~found) begin</a>
<a name="226"><span class="lineNum">     226 </span>            :             get_nxtbyte_ptr[2:0] = 3'(j);</a>
<a name="227"><span class="lineNum">     227 </span>            :             found |= (byteen[j] &amp; (3'(j) &gt;= start_ptr[2:0])) ;</a>
<a name="228"><span class="lineNum">     228 </span>            :          end</a>
<a name="229"><span class="lineNum">     229 </span>            :       end</a>
<a name="230"><span class="lineNum">     230 </span>            :    endfunction // get_nextbyte_ptr</a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span>            :    // Create bus synchronized version of force halt</a>
<a name="233"><span class="lineNum">     233 </span>            :    assign dec_tlu_force_halt_bus = dec_tlu_force_halt | dec_tlu_force_halt_bus_q;</a>
<a name="234"><span class="lineNum">     234 </span>            :    assign dec_tlu_force_halt_bus_ns = ~bus_clk_en &amp; dec_tlu_force_halt_bus;</a>
<a name="235"><span class="lineNum">     235 </span>            :    rvdff  #(.WIDTH(1))   force_halt_busff(.din(dec_tlu_force_halt_bus_ns), .dout(dec_tlu_force_halt_bus_q), .clk(free_clk), .*);</a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span>            :    // Write buffer</a>
<a name="238"><span class="lineNum">     238 </span>            :    assign wrbuf_en       = axi_awvalid &amp; axi_awready &amp; master_ready;</a>
<a name="239"><span class="lineNum">     239 </span>            :    assign wrbuf_data_en  = axi_wvalid &amp; axi_wready &amp; master_ready;</a>
<a name="240"><span class="lineNum">     240 </span>            :    assign wrbuf_cmd_sent = master_valid &amp; master_ready &amp; (master_opc[2:1] == 2'b01);</a>
<a name="241"><span class="lineNum">     241 </span>            :    assign wrbuf_rst      = (wrbuf_cmd_sent &amp; ~wrbuf_en) | dec_tlu_force_halt_bus;</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span>            :    assign axi_awready = ~(wrbuf_vld &amp; ~wrbuf_cmd_sent) &amp; master_ready;</a>
<a name="244"><span class="lineNum">     244 </span>            :    assign axi_wready  = ~(wrbuf_data_vld &amp; ~wrbuf_cmd_sent) &amp; master_ready;</a>
<a name="245"><span class="lineNum">     245 </span>            :    assign axi_arready = ~(wrbuf_vld &amp; wrbuf_data_vld) &amp; master_ready;</a>
<a name="246"><span class="lineNum">     246 </span>            :    assign axi_rlast   = 1'b1;</a>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<a name="248"><span class="lineNum">     248 </span>            :    assign wr_cmd_vld          = (wrbuf_vld &amp; wrbuf_data_vld);</a>
<a name="249"><span class="lineNum">     249 </span>            :    assign master_valid        = wr_cmd_vld | axi_arvalid;</a>
<a name="250"><span class="lineNum">     250 </span>            :    assign master_tag[TAG-1:0] = wr_cmd_vld ? wrbuf_tag[TAG-1:0] : axi_arid[TAG-1:0];</a>
<a name="251"><span class="lineNum">     251 </span>            :    assign master_opc[2:0]     = wr_cmd_vld ? 3'b011 : 3'b0;</a>
<a name="252"><span class="lineNum">     252 </span>            :    assign master_addr[31:0]   = wr_cmd_vld ? wrbuf_addr[31:0] : axi_araddr[31:0];</a>
<a name="253"><span class="lineNum">     253 </span>            :    assign master_size[2:0]    = wr_cmd_vld ? wrbuf_size[2:0] : axi_arsize[2:0];</a>
<a name="254"><span class="lineNum">     254 </span>            :    assign master_byteen[7:0]  = wrbuf_byteen[7:0];</a>
<a name="255"><span class="lineNum">     255 </span>            :    assign master_wdata[63:0]  = wrbuf_data[63:0];</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span>            :    // AXI response channel signals</a>
<a name="258"><span class="lineNum">     258 </span>            :    assign axi_bvalid       = slave_valid &amp; slave_opc[3];</a>
<a name="259"><span class="lineNum">     259 </span>            :    assign axi_bresp[1:0]   = slave_opc[0] ? 2'b10 : (slave_opc[1] ? 2'b11 : 2'b0);</a>
<a name="260"><span class="lineNum">     260 </span>            :    assign axi_bid[TAG-1:0] = slave_tag[TAG-1:0];</a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span>            :    assign axi_rvalid       = slave_valid &amp; (slave_opc[3:2] == 2'b0);</a>
<a name="263"><span class="lineNum">     263 </span>            :    assign axi_rresp[1:0]   = slave_opc[0] ? 2'b10 : (slave_opc[1] ? 2'b11 : 2'b0);</a>
<a name="264"><span class="lineNum">     264 </span>            :    assign axi_rid[TAG-1:0] = slave_tag[TAG-1:0];</a>
<a name="265"><span class="lineNum">     265 </span>            :    assign axi_rdata[63:0]  = slave_rdata[63:0];</a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span>            :  // FIFO state machine</a>
<a name="268"><span class="lineNum">     268 </span>            :    always_comb begin</a>
<a name="269"><span class="lineNum">     269 </span>            :       buf_nxtstate   = IDLE;</a>
<a name="270"><span class="lineNum">     270 </span>            :       buf_state_en   = 1'b0;</a>
<a name="271"><span class="lineNum">     271 </span>            :       buf_wr_en      = 1'b0;</a>
<a name="272"><span class="lineNum">     272 </span>            :       buf_data_wr_en = 1'b0;</a>
<a name="273"><span class="lineNum">     273 </span>            :       slvbuf_error_in   = 1'b0;</a>
<a name="274"><span class="lineNum">     274 </span>            :       slvbuf_error_en   = 1'b0;</a>
<a name="275"><span class="lineNum">     275 </span>            :       buf_write_in   = 1'b0;</a>
<a name="276"><span class="lineNum">     276 </span>            :       cmd_done       = 1'b0;</a>
<a name="277"><span class="lineNum">     277 </span>            :       trxn_done      = 1'b0;</a>
<a name="278"><span class="lineNum">     278 </span>            :       buf_cmd_byte_ptr_en = 1'b0;</a>
<a name="279"><span class="lineNum">     279 </span>            :       buf_cmd_byte_ptr[2:0] = '0;</a>
<a name="280"><span class="lineNum">     280 </span>            :       slave_valid_pre   = 1'b0;</a>
<a name="281"><span class="lineNum">     281 </span>            :       master_ready   = 1'b0;</a>
<a name="282"><span class="lineNum">     282 </span>            :       ahb_htrans[1:0]  = 2'b0;</a>
<a name="283"><span class="lineNum">     283 </span>            :       slvbuf_wr_en     = 1'b0;</a>
<a name="284"><span class="lineNum">     284 </span>            :       bypass_en        = 1'b0;</a>
<a name="285"><span class="lineNum">     285 </span>            :       rd_bypass_idle   = 1'b0;</a>
<a name="286"><span class="lineNum">     286 </span>            : </a>
<a name="287"><span class="lineNum">     287 </span>            :       case (buf_state)</a>
<a name="288"><span class="lineNum">     288 </span>            :          IDLE: begin</a>
<a name="289"><span class="lineNum">     289 </span>            :                   master_ready   = 1'b1;</a>
<a name="290"><span class="lineNum">     290 </span>            :                   buf_write_in = (master_opc[2:1] == 2'b01);</a>
<a name="291"><span class="lineNum">     291 </span>            :                   buf_nxtstate = buf_write_in ? CMD_WR : CMD_RD;</a>
<a name="292"><span class="lineNum">     292 </span>            :                   buf_state_en = master_valid &amp; master_ready;</a>
<a name="293"><span class="lineNum">     293 </span>            :                   buf_wr_en    = buf_state_en;</a>
<a name="294"><span class="lineNum">     294 </span>            :                   buf_data_wr_en = buf_state_en &amp; (buf_nxtstate == CMD_WR);</a>
<a name="295"><span class="lineNum">     295 </span>            :                   buf_cmd_byte_ptr_en   = buf_state_en;</a>
<a name="296"><span class="lineNum">     296 </span>            :                   buf_cmd_byte_ptr[2:0] = buf_write_in ? get_nxtbyte_ptr(3'b0,buf_byteen_in[7:0],1'b0) : master_addr[2:0];</a>
<a name="297"><span class="lineNum">     297 </span>            :                   bypass_en       = buf_state_en;</a>
<a name="298"><span class="lineNum">     298 </span>            :                   rd_bypass_idle  = bypass_en &amp; (buf_nxtstate == CMD_RD);</a>
<a name="299"><span class="lineNum">     299 </span>            :                   ahb_htrans[1:0] = {2{bypass_en}} &amp; 2'b10;</a>
<a name="300"><span class="lineNum">     300 </span>            :           end</a>
<a name="301"><span class="lineNum">     301 </span>            :          CMD_RD: begin</a>
<a name="302"><span class="lineNum">     302 </span>            :                   buf_nxtstate    = (master_valid &amp; (master_opc[2:0] == 3'b000))? STREAM_RD : DATA_RD;</a>
<a name="303"><span class="lineNum">     303 </span>            :                   buf_state_en    = ahb_hready_q &amp; (ahb_htrans_q[1:0] != 2'b0) &amp; ~ahb_hwrite_q;</a>
<a name="304"><span class="lineNum">     304 </span>            :                   cmd_done        = buf_state_en &amp; ~master_valid;</a>
<a name="305"><span class="lineNum">     305 </span>            :                   slvbuf_wr_en    = buf_state_en;</a>
<a name="306"><span class="lineNum">     306 </span>            :                   master_ready  = buf_state_en &amp; (buf_nxtstate == STREAM_RD);</a>
<a name="307"><span class="lineNum">     307 </span>            :                   buf_wr_en       = master_ready;</a>
<a name="308"><span class="lineNum">     308 </span>            :                   bypass_en       = master_ready &amp; master_valid;</a>
<a name="309"><span class="lineNum">     309 </span>            :                   buf_cmd_byte_ptr[2:0] = bypass_en ? master_addr[2:0] : buf_addr[2:0];</a>
<a name="310"><span class="lineNum">     310 </span>            :                   ahb_htrans[1:0] = 2'b10 &amp; {2{~buf_state_en | bypass_en}};</a>
<a name="311"><span class="lineNum">     311 </span>            :          end</a>
<a name="312"><span class="lineNum">     312 </span>            :          STREAM_RD: begin</a>
<a name="313"><span class="lineNum">     313 </span>            :                   master_ready  =  (ahb_hready_q &amp; ~ahb_hresp_q) &amp; ~(master_valid &amp; master_opc[2:1] == 2'b01);</a>
<a name="314"><span class="lineNum">     314 </span>            :                   buf_wr_en       = (master_valid &amp; master_ready &amp; (master_opc[2:0] == 3'b000)); // update the fifo if we are streaming the read commands</a>
<a name="315"><span class="lineNum">     315 </span>            :                   buf_nxtstate    = ahb_hresp_q ? STREAM_ERR_RD : (buf_wr_en ? STREAM_RD : DATA_RD);            // assuming that the master accpets the slave response right away.</a>
<a name="316"><span class="lineNum">     316 </span>            :                   buf_state_en    = (ahb_hready_q | ahb_hresp_q);</a>
<a name="317"><span class="lineNum">     317 </span>            :                   buf_data_wr_en  = buf_state_en;</a>
<a name="318"><span class="lineNum">     318 </span>            :                   slvbuf_error_in = ahb_hresp_q;</a>
<a name="319"><span class="lineNum">     319 </span>            :                   slvbuf_error_en = buf_state_en;</a>
<a name="320"><span class="lineNum">     320 </span>            :                   slave_valid_pre  = buf_state_en &amp; ~ahb_hresp_q;             // send a response right away if we are not going through an error response.</a>
<a name="321"><span class="lineNum">     321 </span>            :                   cmd_done        = buf_state_en &amp; ~master_valid;                     // last one of the stream should not send a htrans</a>
<a name="322"><span class="lineNum">     322 </span>            :                   bypass_en       = master_ready &amp; master_valid &amp; (buf_nxtstate == STREAM_RD) &amp; buf_state_en;</a>
<a name="323"><span class="lineNum">     323 </span>            :                   buf_cmd_byte_ptr[2:0] = bypass_en ? master_addr[2:0] : buf_addr[2:0];</a>
<a name="324"><span class="lineNum">     324 </span>            :                   ahb_htrans[1:0] = 2'b10 &amp; {2{~((buf_nxtstate != STREAM_RD) &amp; buf_state_en)}};</a>
<a name="325"><span class="lineNum">     325 </span>            :                   slvbuf_wr_en    = buf_wr_en;                                         // shifting the contents from the buf to slv_buf for streaming cases</a>
<a name="326"><span class="lineNum">     326 </span>            :          end // case: STREAM_RD</a>
<a name="327"><span class="lineNum">     327 </span>            :          STREAM_ERR_RD: begin</a>
<a name="328"><span class="lineNum">     328 </span>            :                   buf_nxtstate = DATA_RD;</a>
<a name="329"><span class="lineNum">     329 </span>            :                   buf_state_en = ahb_hready_q &amp; (ahb_htrans_q[1:0] != 2'b0) &amp; ~ahb_hwrite_q;</a>
<a name="330"><span class="lineNum">     330 </span>            :                   slave_valid_pre = buf_state_en;</a>
<a name="331"><span class="lineNum">     331 </span>            :                   slvbuf_wr_en   = buf_state_en;     // Overwrite slvbuf with buffer</a>
<a name="332"><span class="lineNum">     332 </span>            :                   buf_cmd_byte_ptr[2:0] = buf_addr[2:0];</a>
<a name="333"><span class="lineNum">     333 </span>            :                   ahb_htrans[1:0] = 2'b10 &amp; {2{~buf_state_en}};</a>
<a name="334"><span class="lineNum">     334 </span>            :          end</a>
<a name="335"><span class="lineNum">     335 </span>            :          DATA_RD: begin</a>
<a name="336"><span class="lineNum">     336 </span>            :                   buf_nxtstate   = DONE_RD;</a>
<a name="337"><span class="lineNum">     337 </span>            :                   buf_state_en   = (ahb_hready_q | ahb_hresp_q);</a>
<a name="338"><span class="lineNum">     338 </span>            :                   buf_data_wr_en = buf_state_en;</a>
<a name="339"><span class="lineNum">     339 </span>            :                   slvbuf_error_in= ahb_hresp_q;</a>
<a name="340"><span class="lineNum">     340 </span>            :                   slvbuf_error_en= buf_state_en;</a>
<a name="341"><span class="lineNum">     341 </span>            :                   slvbuf_wr_en   = buf_state_en;</a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span>            :          end</a>
<a name="344"><span class="lineNum">     344 </span>            :          CMD_WR: begin</a>
<a name="345"><span class="lineNum">     345 </span>            :                   buf_nxtstate = DATA_WR;</a>
<a name="346"><span class="lineNum">     346 </span>            :                   trxn_done    = ahb_hready_q &amp; ahb_hwrite_q &amp; (ahb_htrans_q[1:0] != 2'b0);</a>
<a name="347"><span class="lineNum">     347 </span>            :                   buf_state_en = trxn_done;</a>
<a name="348"><span class="lineNum">     348 </span>            :                   buf_cmd_byte_ptr_en = buf_state_en;</a>
<a name="349"><span class="lineNum">     349 </span>            :                   slvbuf_wr_en    = buf_state_en;</a>
<a name="350"><span class="lineNum">     350 </span>            :                   buf_cmd_byte_ptr    = trxn_done ? get_nxtbyte_ptr(buf_cmd_byte_ptrQ[2:0],buf_byteen[7:0],1'b1) : buf_cmd_byte_ptrQ;</a>
<a name="351"><span class="lineNum">     351 </span>            :                   cmd_done            = trxn_done &amp; (buf_aligned | (buf_cmd_byte_ptrQ == 3'b111) |</a>
<a name="352"><span class="lineNum">     352 </span>            :                                                      (buf_byteen[get_nxtbyte_ptr(buf_cmd_byte_ptrQ[2:0],buf_byteen[7:0],1'b1)] == 1'b0));</a>
<a name="353"><span class="lineNum">     353 </span>            :                   ahb_htrans[1:0] = {2{~(cmd_done | cmd_doneQ)}} &amp; 2'b10;</a>
<a name="354"><span class="lineNum">     354 </span>            :          end</a>
<a name="355"><span class="lineNum">     355 </span>            :          DATA_WR: begin</a>
<a name="356"><span class="lineNum">     356 </span>            :                   buf_state_en = (cmd_doneQ &amp; ahb_hready_q) | ahb_hresp_q;</a>
<a name="357"><span class="lineNum">     357 </span>            :                   master_ready = buf_state_en &amp; ~ahb_hresp_q &amp; axi_bready;   // Ready to accept new command if current command done and no error</a>
<a name="358"><span class="lineNum">     358 </span>            :                   buf_nxtstate = (ahb_hresp_q | ~axi_bready) ? DONE_WR :</a>
<a name="359"><span class="lineNum">     359 </span>            :                                   ((master_valid &amp; master_ready) ? ((master_opc[2:1] == 2'b01) ? CMD_WR : CMD_RD) : IDLE);</a>
<a name="360"><span class="lineNum">     360 </span>            :                   slvbuf_error_in = ahb_hresp_q;</a>
<a name="361"><span class="lineNum">     361 </span>            :                   slvbuf_error_en = buf_state_en;</a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span>            :                   buf_write_in = (master_opc[2:1] == 2'b01);</a>
<a name="364"><span class="lineNum">     364 </span>            :                   buf_wr_en = buf_state_en &amp; ((buf_nxtstate == CMD_WR) | (buf_nxtstate == CMD_RD));</a>
<a name="365"><span class="lineNum">     365 </span>            :                   buf_data_wr_en = buf_wr_en;</a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            :                   cmd_done     = (ahb_hresp_q | (ahb_hready_q &amp; (ahb_htrans_q[1:0] != 2'b0) &amp;</a>
<a name="368"><span class="lineNum">     368 </span>            :                                  ((buf_cmd_byte_ptrQ == 3'b111) | (buf_byteen[get_nxtbyte_ptr(buf_cmd_byte_ptrQ[2:0],buf_byteen[7:0],1'b1)] == 1'b0))));</a>
<a name="369"><span class="lineNum">     369 </span>            :                   bypass_en       = buf_state_en &amp; buf_write_in &amp; (buf_nxtstate == CMD_WR);   // Only bypass for writes for the time being</a>
<a name="370"><span class="lineNum">     370 </span>            :                   ahb_htrans[1:0] = {2{(~(cmd_done | cmd_doneQ) | bypass_en)}} &amp; 2'b10;</a>
<a name="371"><span class="lineNum">     371 </span>            :                   slave_valid_pre  = buf_state_en &amp; (buf_nxtstate != DONE_WR);</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span>            :                   trxn_done = ahb_hready_q &amp; ahb_hwrite_q &amp; (ahb_htrans_q[1:0] != 2'b0);</a>
<a name="374"><span class="lineNum">     374 </span>            :                   buf_cmd_byte_ptr_en = trxn_done | bypass_en;</a>
<a name="375"><span class="lineNum">     375 </span>            :                   buf_cmd_byte_ptr = bypass_en ? get_nxtbyte_ptr(3'b0,buf_byteen_in[7:0],1'b0) :</a>
<a name="376"><span class="lineNum">     376 </span>            :                                                  trxn_done ? get_nxtbyte_ptr(buf_cmd_byte_ptrQ[2:0],buf_byteen[7:0],1'b1) : buf_cmd_byte_ptrQ;</a>
<a name="377"><span class="lineNum">     377 </span>            :          end</a>
<a name="378"><span class="lineNum">     378 </span>            :          DONE_WR: begin</a>
<a name="379"><span class="lineNum">     379 </span>            :                   buf_nxtstate = IDLE;</a>
<a name="380"><span class="lineNum">     380 </span>            :                   buf_state_en = axi_bvalid &amp; axi_bready;</a>
<a name="381"><span class="lineNum">     381 </span>            :                   slvbuf_error_en = 1'b1;</a>
<a name="382"><span class="lineNum">     382 </span>            :                   slave_valid_pre = 1'b1;</a>
<a name="383"><span class="lineNum">     383 </span>            :          end</a>
<a name="384"><span class="lineNum">     384 </span>            :          DONE_RD: begin</a>
<a name="385"><span class="lineNum">     385 </span>            :                   buf_nxtstate = IDLE;</a>
<a name="386"><span class="lineNum">     386 </span>            :                   buf_state_en = axi_rvalid &amp; axi_rready; // axi_rlast == 1</a>
<a name="387"><span class="lineNum">     387 </span>            :                   slvbuf_error_en = 1'b1;</a>
<a name="388"><span class="lineNum">     388 </span>            :                   slave_valid_pre = 1'b1;</a>
<a name="389"><span class="lineNum">     389 </span>            :          end</a>
<a name="390"><span class="lineNum">     390 </span>            :          default: begin</a>
<a name="391"><span class="lineNum">     391 </span>            :                   buf_nxtstate = IDLE;</a>
<a name="392"><span class="lineNum">     392 </span>            :                   buf_state_en = 1'b1;</a>
<a name="393"><span class="lineNum">     393 </span>            :          end</a>
<a name="394"><span class="lineNum">     394 </span>            :       endcase</a>
<a name="395"><span class="lineNum">     395 </span>            :    end</a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span>            :    assign buf_rst              = dec_tlu_force_halt_bus;</a>
<a name="398"><span class="lineNum">     398 </span>            :    assign cmd_done_rst         = slave_valid_pre;</a>
<a name="399"><span class="lineNum">     399 </span>            :    assign buf_addr_in[31:3]    = master_addr[31:3];</a>
<a name="400"><span class="lineNum">     400 </span>            :    assign buf_addr_in[2:0]     = (buf_aligned_in &amp; (master_opc[2:1] == 2'b01)) ? get_write_addr(master_byteen[7:0]) : master_addr[2:0];</a>
<a name="401"><span class="lineNum">     401 </span>            :    assign buf_tag_in[TAG-1:0]  = master_tag[TAG-1:0];</a>
<a name="402"><span class="lineNum">     402 </span>            :    assign buf_byteen_in[7:0]   = wrbuf_byteen[7:0];</a>
<a name="403"><span class="lineNum">     403 </span>            :    assign buf_data_in[63:0]    = (buf_state == DATA_RD) ? ahb_hrdata_q[63:0] : master_wdata[63:0];</a>
<a name="404"><span class="lineNum">     404 </span>            :    assign buf_size_in[1:0]     = (buf_aligned_in &amp; (master_size[1:0] == 2'b11) &amp; (master_opc[2:1] == 2'b01)) ? get_write_size(master_byteen[7:0]) : master_size[1:0];</a>
<a name="405"><span class="lineNum">     405 </span>            :    assign buf_aligned_in       = (master_opc[2:0] == 3'b0)    |   // reads are always aligned since they are either DW or sideeffects</a>
<a name="406"><span class="lineNum">     406 </span>            :                                  (master_size[1:0] == 2'b0) |  (master_size[1:0] == 2'b01) | (master_size[1:0] == 2'b10) | // Always aligned for Byte/HW/Word since they can be only for non-idempotent. IFU/SB are always aligned</a>
<a name="407"><span class="lineNum">     407 </span>            :                                  ((master_size[1:0] == 2'b11) &amp;</a>
<a name="408"><span class="lineNum">     408 </span>            :                                   ((master_byteen[7:0] == 8'h3)  | (master_byteen[7:0] == 8'hc)   | (master_byteen[7:0] == 8'h30) | (master_byteen[7:0] == 8'hc0) |</a>
<a name="409"><span class="lineNum">     409 </span>            :                                    (master_byteen[7:0] == 8'hf)  | (master_byteen[7:0] == 8'hf0)  | (master_byteen[7:0] == 8'hff)));</a>
<a name="410"><span class="lineNum">     410 </span>            : </a>
<a name="411"><span class="lineNum">     411 </span>            :    // Generate the ahb signals</a>
<a name="412"><span class="lineNum">     412 </span>            :    assign ahb_haddr[31:3] = bypass_en ? master_addr[31:3]  : buf_addr[31:3];</a>
<a name="413"><span class="lineNum">     413 </span>            :    assign ahb_haddr[2:0]  = {3{(ahb_htrans == 2'b10)}} &amp; buf_cmd_byte_ptr[2:0];    // Trxn should be aligned during IDLE</a>
<a name="414"><span class="lineNum">     414 </span>            :    assign ahb_hsize[2:0]  = bypass_en ? {1'b0, ({2{buf_aligned_in}} &amp; buf_size_in[1:0])} :</a>
<a name="415"><span class="lineNum">     415 </span>            :                                         {1'b0, ({2{buf_aligned}} &amp; buf_size[1:0])};   // Send the full size for aligned trxn</a>
<a name="416"><span class="lineNum">     416 </span>            :    assign ahb_hburst[2:0] = 3'b0;</a>
<a name="417"><span class="lineNum">     417 </span>            :    assign ahb_hmastlock   = 1'b0;</a>
<a name="418"><span class="lineNum">     418 </span>            :    assign ahb_hprot[3:0]  = {3'b001,~axi_arprot[2]};</a>
<a name="419"><span class="lineNum">     419 </span>            :    assign ahb_hwrite      = bypass_en ? (master_opc[2:1] == 2'b01) : buf_write;</a>
<a name="420"><span class="lineNum">     420 </span>            :    assign ahb_hwdata[63:0] = buf_data[63:0];</a>
<a name="421"><span class="lineNum">     421 </span>            : </a>
<a name="422"><span class="lineNum">     422 </span>            :    assign slave_valid          = slave_valid_pre;// &amp; (~slvbuf_posted_write | slvbuf_error);</a>
<a name="423"><span class="lineNum">     423 </span>            :    assign slave_opc[3:2]       = slvbuf_write ? 2'b11 : 2'b00;</a>
<a name="424"><span class="lineNum">     424 </span>            :    assign slave_opc[1:0]       = {2{slvbuf_error}} &amp; 2'b10;</a>
<a name="425"><span class="lineNum">     425 </span>            :    assign slave_rdata[63:0]    = slvbuf_error ? {2{last_bus_addr[31:0]}} : ((buf_state == DONE_RD) ? buf_data[63:0] : ahb_hrdata_q[63:0]);</a>
<a name="426"><span class="lineNum">     426 </span>            :    assign slave_tag[TAG-1:0]   = slvbuf_tag[TAG-1:0];</a>
<a name="427"><span class="lineNum">     427 </span>            : </a>
<a name="428"><span class="lineNum">     428 </span>            :    assign last_addr_en = (ahb_htrans[1:0] != 2'b0) &amp; ahb_hready &amp; ahb_hwrite ;</a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span>            :    rvdffsc_fpga #(.WIDTH(1))   wrbuf_vldff     (.din(1'b1),              .dout(wrbuf_vld),          .en(wrbuf_en),      .clear(wrbuf_rst), .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="432"><span class="lineNum">     432 </span>            :    rvdffsc_fpga #(.WIDTH(1))   wrbuf_data_vldff(.din(1'b1),              .dout(wrbuf_data_vld),     .en(wrbuf_data_en), .clear(wrbuf_rst), .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="433"><span class="lineNum">     433 </span>            :    rvdffs_fpga  #(.WIDTH(TAG)) wrbuf_tagff     (.din(axi_awid[TAG-1:0]), .dout(wrbuf_tag[TAG-1:0]), .en(wrbuf_en),                         .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="434"><span class="lineNum">     434 </span>            :    rvdffs_fpga  #(.WIDTH(3))   wrbuf_sizeff    (.din(axi_awsize[2:0]),   .dout(wrbuf_size[2:0]),    .en(wrbuf_en),                         .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="435"><span class="lineNum">     435 </span>            :    rvdffe       #(.WIDTH(32))  wrbuf_addrff    (.din(axi_awaddr[31:0]),  .dout(wrbuf_addr[31:0]),   .en(wrbuf_en &amp; bus_clk_en),            .clk(clk), .*);</a>
<a name="436"><span class="lineNum">     436 </span>            :    rvdffe       #(.WIDTH(64))  wrbuf_dataff    (.din(axi_wdata[63:0]),   .dout(wrbuf_data[63:0]),   .en(wrbuf_data_en &amp; bus_clk_en),       .clk(clk), .*);</a>
<a name="437"><span class="lineNum">     437 </span>            :    rvdffs_fpga  #(.WIDTH(8))   wrbuf_byteenff  (.din(axi_wstrb[7:0]),    .dout(wrbuf_byteen[7:0]),  .en(wrbuf_data_en),                    .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span>            :    rvdffs_fpga #(.WIDTH(32))   last_bus_addrff (.din(ahb_haddr[31:0]),   .dout(last_bus_addr[31:0]), .en(last_addr_en), .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span>            :    rvdffsc_fpga #(.WIDTH($bits(state_t))) buf_state_ff  (.din(buf_nxtstate),        .dout({buf_state}),      .en(buf_state_en), .clear(buf_rst), .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="442"><span class="lineNum">     442 </span>            :    rvdffs_fpga #(.WIDTH(1))               buf_writeff   (.din(buf_write_in),        .dout(buf_write),        .en(buf_wr_en),                     .clk(buf_clk), .clken(buf_clken),  .rawclk(clk), .*);</a>
<a name="443"><span class="lineNum">     443 </span>            :    rvdffs_fpga #(.WIDTH(TAG))             buf_tagff     (.din(buf_tag_in[TAG-1:0]), .dout(buf_tag[TAG-1:0]), .en(buf_wr_en),                     .clk(buf_clk), .clken(buf_clken),  .rawclk(clk), .*);</a>
<a name="444"><span class="lineNum">     444 </span>            :    rvdffe      #(.WIDTH(32))              buf_addrff    (.din(buf_addr_in[31:0]),   .dout(buf_addr[31:0]),   .en(buf_wr_en &amp; bus_clk_en),        .clk(clk), .*);</a>
<a name="445"><span class="lineNum">     445 </span>            :    rvdffs_fpga #(.WIDTH(2))               buf_sizeff    (.din(buf_size_in[1:0]),    .dout(buf_size[1:0]),    .en(buf_wr_en),                     .clk(buf_clk), .clken(buf_clken),  .rawclk(clk), .*);</a>
<a name="446"><span class="lineNum">     446 </span>            :    rvdffs_fpga #(.WIDTH(1))               buf_alignedff (.din(buf_aligned_in),      .dout(buf_aligned),      .en(buf_wr_en),                     .clk(buf_clk), .clken(buf_clken),  .rawclk(clk), .*);</a>
<a name="447"><span class="lineNum">     447 </span>            :    rvdffs_fpga #(.WIDTH(8))               buf_byteenff  (.din(buf_byteen_in[7:0]),  .dout(buf_byteen[7:0]),  .en(buf_wr_en),                     .clk(buf_clk), .clken(buf_clken),  .rawclk(clk), .*);</a>
<a name="448"><span class="lineNum">     448 </span>            :    rvdffe      #(.WIDTH(64))              buf_dataff    (.din(buf_data_in[63:0]),   .dout(buf_data[63:0]),   .en(buf_data_wr_en &amp; bus_clk_en),   .clk(clk), .*);</a>
<a name="449"><span class="lineNum">     449 </span>            : </a>
<a name="450"><span class="lineNum">     450 </span>            : </a>
<a name="451"><span class="lineNum">     451 </span>            :    rvdffs_fpga #(.WIDTH(1))   slvbuf_writeff  (.din(buf_write),        .dout(slvbuf_write),        .en(slvbuf_wr_en),    .clk(buf_clk), .clken(buf_clken), .rawclk(clk), .*);</a>
<a name="452"><span class="lineNum">     452 </span>            :    rvdffs_fpga #(.WIDTH(TAG)) slvbuf_tagff    (.din(buf_tag[TAG-1:0]), .dout(slvbuf_tag[TAG-1:0]), .en(slvbuf_wr_en),    .clk(buf_clk), .clken(buf_clken), .rawclk(clk), .*);</a>
<a name="453"><span class="lineNum">     453 </span>            :    rvdffs_fpga #(.WIDTH(1))   slvbuf_errorff  (.din(slvbuf_error_in),  .dout(slvbuf_error),        .en(slvbuf_error_en), .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            :    rvdffsc_fpga #(.WIDTH(1)) buf_cmd_doneff     (.din(1'b1),                  .dout(cmd_doneQ),              .en(cmd_done),            .clear(cmd_done_rst), .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="456"><span class="lineNum">     456 </span>            :    rvdffs_fpga #(.WIDTH(3))  buf_cmd_byte_ptrff (.din(buf_cmd_byte_ptr[2:0]), .dout(buf_cmd_byte_ptrQ[2:0]), .en(buf_cmd_byte_ptr_en),                       .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</a>
<a name="457"><span class="lineNum">     457 </span>            : </a>
<a name="458"><span class="lineNum">     458 </span>            :    rvdff_fpga #(.WIDTH(1))  hready_ff (.din(ahb_hready),       .dout(ahb_hready_q),       .clk(bus_clk),       .clken(bus_clk_en),      .rawclk(clk), .*);</a>
<a name="459"><span class="lineNum">     459 </span>            :    rvdff_fpga #(.WIDTH(2))  htrans_ff (.din(ahb_htrans[1:0]),  .dout(ahb_htrans_q[1:0]),  .clk(bus_clk),       .clken(bus_clk_en),      .rawclk(clk), .*);</a>
<a name="460"><span class="lineNum">     460 </span>            :    rvdff_fpga #(.WIDTH(1))  hwrite_ff (.din(ahb_hwrite),       .dout(ahb_hwrite_q),       .clk(bus_clk),       .clken(bus_clk_en),      .rawclk(clk), .*);</a>
<a name="461"><span class="lineNum">     461 </span>            :    rvdff_fpga #(.WIDTH(1))  hresp_ff  (.din(ahb_hresp),        .dout(ahb_hresp_q),        .clk(bus_clk),       .clken(bus_clk_en),      .rawclk(clk), .*);</a>
<a name="462"><span class="lineNum">     462 </span>            :    rvdff_fpga #(.WIDTH(64)) hrdata_ff (.din(ahb_hrdata[63:0]), .dout(ahb_hrdata_q[63:0]), .clk(ahbm_data_clk), .clken(ahbm_data_clken), .rawclk(clk), .*);</a>
<a name="463"><span class="lineNum">     463 </span>            : </a>
<a name="464"><span class="lineNum">     464 </span>            :    // Clock headers</a>
<a name="465"><span class="lineNum">     465 </span>            :    // clock enables for ahbm addr/data</a>
<a name="466"><span class="lineNum">     466 </span>            :    assign buf_clken       = bus_clk_en &amp; (buf_wr_en | slvbuf_wr_en | clk_override);</a>
<a name="467"><span class="lineNum">     467 </span>            :    assign ahbm_data_clken = bus_clk_en &amp; ((buf_state != IDLE) | clk_override);</a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="470"><span class="lineNum">     470 </span>            :    assign bus_clk = 1'b0;</a>
<a name="471"><span class="lineNum">     471 </span>            :    assign buf_clk = 1'b0;</a>
<a name="472"><span class="lineNum">     472 </span>            :    assign ahbm_data_clk = 1'b0;</a>
<a name="473"><span class="lineNum">     473 </span>            : `else</a>
<a name="474"><span class="lineNum">     474 </span>            :    rvclkhdr bus_cgc       (.en(bus_clk_en),      .l1clk(bus_clk),       .*);</a>
<a name="475"><span class="lineNum">     475 </span>            :    rvclkhdr buf_cgc       (.en(buf_clken),       .l1clk(buf_clk), .*);</a>
<a name="476"><span class="lineNum">     476 </span>            :    rvclkhdr ahbm_data_cgc (.en(ahbm_data_clken), .l1clk(ahbm_data_clk), .*);</a>
<a name="477"><span class="lineNum">     477 </span>            : `endif</a>
<a name="478"><span class="lineNum">     478 </span>            : </a>
<a name="479"><span class="lineNum">     479 </span>            : `ifdef RV_ASSERT_ON</a>
<a name="480"><span class="lineNum">     480 </span>            :    property ahb_trxn_aligned;</a>
<a name="481"><span class="lineNum">     481 </span>            :      @(posedge bus_clk) ahb_htrans[1]  |-&gt; ((ahb_hsize[2:0] == 3'h0)                              |</a>
<a name="482"><span class="lineNum">     482 </span>            :                                         ((ahb_hsize[2:0] == 3'h1) &amp; (ahb_haddr[0] == 1'b0))   |</a>
<a name="483"><span class="lineNum">     483 </span>            :                                         ((ahb_hsize[2:0] == 3'h2) &amp; (ahb_haddr[1:0] == 2'b0)) |</a>
<a name="484"><span class="lineNum">     484 </span>            :                                         ((ahb_hsize[2:0] == 3'h3) &amp; (ahb_haddr[2:0] == 3'b0)));</a>
<a name="485"><span class="lineNum">     485 </span>            :    endproperty</a>
<a name="486"><span class="lineNum">     486 </span>            :    assert_ahb_trxn_aligned: assert property (ahb_trxn_aligned) else</a>
<a name="487"><span class="lineNum">     487 </span>            :      $display(&quot;Assertion ahb_trxn_aligned failed: ahb_htrans=2'h%h, ahb_hsize=3'h%h, ahb_haddr=32'h%h&quot;,ahb_htrans[1:0], ahb_hsize[2:0], ahb_haddr[31:0]);</a>
<a name="488"><span class="lineNum">     488 </span>            : </a>
<a name="489"><span class="lineNum">     489 </span>            :    property ahb_error_protocol;</a>
<a name="490"><span class="lineNum">     490 </span>            :       @(posedge bus_clk) (ahb_hready &amp; ahb_hresp) |-&gt; (~$past(ahb_hready) &amp; $past(ahb_hresp));</a>
<a name="491"><span class="lineNum">     491 </span>            :    endproperty</a>
<a name="492"><span class="lineNum">     492 </span>            :    assert_ahb_error_protocol: assert property (ahb_error_protocol) else</a>
<a name="493"><span class="lineNum">     493 </span>            :       $display(&quot;Bus Error with hReady isn't preceded with Bus Error without hready&quot;);</a>
<a name="494"><span class="lineNum">     494 </span>            : `endif</a>
<a name="495"><span class="lineNum">     495 </span>            : </a>
<a name="496"><span class="lineNum">     496 </span>            : endmodule // axi4_to_ahb</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
