
KEYBOARD_EXAMPLE1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002ab8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000021c  00802000  00002ab8  00002b4c  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000154  0080221c  0080221c  00002d68  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002d68  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002d98  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003e8  00000000  00000000  00002dd8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000a02f  00000000  00000000  000031c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003fd8  00000000  00000000  0000d1ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00006b3b  00000000  00000000  000111c7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000009ac  00000000  00000000  00017d04  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000321c8  00000000  00000000  000186b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002fe2  00000000  00000000  0004a878  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000478  00000000  00000000  0004d860  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000b60d  00000000  00000000  0004dcd8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	04 c1       	rjmp	.+520    	; 0x20a <__ctors_end>
       2:	00 00       	nop
       4:	1f c1       	rjmp	.+574    	; 0x244 <__bad_interrupt>
       6:	00 00       	nop
       8:	1d c1       	rjmp	.+570    	; 0x244 <__bad_interrupt>
       a:	00 00       	nop
       c:	1b c1       	rjmp	.+566    	; 0x244 <__bad_interrupt>
       e:	00 00       	nop
      10:	19 c1       	rjmp	.+562    	; 0x244 <__bad_interrupt>
      12:	00 00       	nop
      14:	17 c1       	rjmp	.+558    	; 0x244 <__bad_interrupt>
      16:	00 00       	nop
      18:	15 c1       	rjmp	.+554    	; 0x244 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	13 c1       	rjmp	.+550    	; 0x244 <__bad_interrupt>
      1e:	00 00       	nop
      20:	11 c1       	rjmp	.+546    	; 0x244 <__bad_interrupt>
      22:	00 00       	nop
      24:	0f c1       	rjmp	.+542    	; 0x244 <__bad_interrupt>
      26:	00 00       	nop
      28:	0d c1       	rjmp	.+538    	; 0x244 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	0b c1       	rjmp	.+534    	; 0x244 <__bad_interrupt>
      2e:	00 00       	nop
      30:	09 c1       	rjmp	.+530    	; 0x244 <__bad_interrupt>
      32:	00 00       	nop
      34:	07 c1       	rjmp	.+526    	; 0x244 <__bad_interrupt>
      36:	00 00       	nop
      38:	05 c1       	rjmp	.+522    	; 0x244 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	03 c1       	rjmp	.+518    	; 0x244 <__bad_interrupt>
      3e:	00 00       	nop
      40:	01 c1       	rjmp	.+514    	; 0x244 <__bad_interrupt>
      42:	00 00       	nop
      44:	ff c0       	rjmp	.+510    	; 0x244 <__bad_interrupt>
      46:	00 00       	nop
      48:	fd c0       	rjmp	.+506    	; 0x244 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	fb c0       	rjmp	.+502    	; 0x244 <__bad_interrupt>
      4e:	00 00       	nop
      50:	f9 c0       	rjmp	.+498    	; 0x244 <__bad_interrupt>
      52:	00 00       	nop
      54:	f7 c0       	rjmp	.+494    	; 0x244 <__bad_interrupt>
      56:	00 00       	nop
      58:	f5 c0       	rjmp	.+490    	; 0x244 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	f3 c0       	rjmp	.+486    	; 0x244 <__bad_interrupt>
      5e:	00 00       	nop
      60:	f1 c0       	rjmp	.+482    	; 0x244 <__bad_interrupt>
      62:	00 00       	nop
      64:	ef c0       	rjmp	.+478    	; 0x244 <__bad_interrupt>
      66:	00 00       	nop
      68:	ed c0       	rjmp	.+474    	; 0x244 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	eb c0       	rjmp	.+470    	; 0x244 <__bad_interrupt>
      6e:	00 00       	nop
      70:	e9 c0       	rjmp	.+466    	; 0x244 <__bad_interrupt>
      72:	00 00       	nop
      74:	e7 c0       	rjmp	.+462    	; 0x244 <__bad_interrupt>
      76:	00 00       	nop
      78:	e5 c0       	rjmp	.+458    	; 0x244 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e3 c0       	rjmp	.+454    	; 0x244 <__bad_interrupt>
      7e:	00 00       	nop
      80:	e1 c0       	rjmp	.+450    	; 0x244 <__bad_interrupt>
      82:	00 00       	nop
      84:	df c0       	rjmp	.+446    	; 0x244 <__bad_interrupt>
      86:	00 00       	nop
      88:	dd c0       	rjmp	.+442    	; 0x244 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	db c0       	rjmp	.+438    	; 0x244 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d9 c0       	rjmp	.+434    	; 0x244 <__bad_interrupt>
      92:	00 00       	nop
      94:	d7 c0       	rjmp	.+430    	; 0x244 <__bad_interrupt>
      96:	00 00       	nop
      98:	d5 c0       	rjmp	.+426    	; 0x244 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	d3 c0       	rjmp	.+422    	; 0x244 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	d1 c0       	rjmp	.+418    	; 0x244 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	cf c0       	rjmp	.+414    	; 0x244 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	cd c0       	rjmp	.+410    	; 0x244 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	ea c1       	rjmp	.+980    	; 0x482 <__vector_43>
      ae:	00 00       	nop
      b0:	c9 c0       	rjmp	.+402    	; 0x244 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c7 c0       	rjmp	.+398    	; 0x244 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c5 c0       	rjmp	.+394    	; 0x244 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	c3 c0       	rjmp	.+390    	; 0x244 <__bad_interrupt>
      be:	00 00       	nop
      c0:	c1 c0       	rjmp	.+386    	; 0x244 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	bf c0       	rjmp	.+382    	; 0x244 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	bd c0       	rjmp	.+378    	; 0x244 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	bb c0       	rjmp	.+374    	; 0x244 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	b9 c0       	rjmp	.+370    	; 0x244 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	b7 c0       	rjmp	.+366    	; 0x244 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	b5 c0       	rjmp	.+362    	; 0x244 <__bad_interrupt>
      da:	00 00       	nop
      dc:	b3 c0       	rjmp	.+358    	; 0x244 <__bad_interrupt>
      de:	00 00       	nop
      e0:	b1 c0       	rjmp	.+354    	; 0x244 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	af c0       	rjmp	.+350    	; 0x244 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	ad c0       	rjmp	.+346    	; 0x244 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ab c0       	rjmp	.+342    	; 0x244 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a9 c0       	rjmp	.+338    	; 0x244 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a7 c0       	rjmp	.+334    	; 0x244 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a5 c0       	rjmp	.+330    	; 0x244 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a3 c0       	rjmp	.+326    	; 0x244 <__bad_interrupt>
      fe:	00 00       	nop
     100:	a1 c0       	rjmp	.+322    	; 0x244 <__bad_interrupt>
     102:	00 00       	nop
     104:	9f c0       	rjmp	.+318    	; 0x244 <__bad_interrupt>
     106:	00 00       	nop
     108:	9d c0       	rjmp	.+314    	; 0x244 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	9b c0       	rjmp	.+310    	; 0x244 <__bad_interrupt>
     10e:	00 00       	nop
     110:	99 c0       	rjmp	.+306    	; 0x244 <__bad_interrupt>
     112:	00 00       	nop
     114:	97 c0       	rjmp	.+302    	; 0x244 <__bad_interrupt>
     116:	00 00       	nop
     118:	95 c0       	rjmp	.+298    	; 0x244 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	93 c0       	rjmp	.+294    	; 0x244 <__bad_interrupt>
     11e:	00 00       	nop
     120:	91 c0       	rjmp	.+290    	; 0x244 <__bad_interrupt>
     122:	00 00       	nop
     124:	8f c0       	rjmp	.+286    	; 0x244 <__bad_interrupt>
     126:	00 00       	nop
     128:	8d c0       	rjmp	.+282    	; 0x244 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	8b c0       	rjmp	.+278    	; 0x244 <__bad_interrupt>
     12e:	00 00       	nop
     130:	89 c0       	rjmp	.+274    	; 0x244 <__bad_interrupt>
     132:	00 00       	nop
     134:	87 c0       	rjmp	.+270    	; 0x244 <__bad_interrupt>
     136:	00 00       	nop
     138:	85 c0       	rjmp	.+266    	; 0x244 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	83 c0       	rjmp	.+262    	; 0x244 <__bad_interrupt>
     13e:	00 00       	nop
     140:	81 c0       	rjmp	.+258    	; 0x244 <__bad_interrupt>
     142:	00 00       	nop
     144:	7f c0       	rjmp	.+254    	; 0x244 <__bad_interrupt>
     146:	00 00       	nop
     148:	7d c0       	rjmp	.+250    	; 0x244 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	7b c0       	rjmp	.+246    	; 0x244 <__bad_interrupt>
     14e:	00 00       	nop
     150:	79 c0       	rjmp	.+242    	; 0x244 <__bad_interrupt>
     152:	00 00       	nop
     154:	77 c0       	rjmp	.+238    	; 0x244 <__bad_interrupt>
     156:	00 00       	nop
     158:	75 c0       	rjmp	.+234    	; 0x244 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	73 c0       	rjmp	.+230    	; 0x244 <__bad_interrupt>
     15e:	00 00       	nop
     160:	71 c0       	rjmp	.+226    	; 0x244 <__bad_interrupt>
     162:	00 00       	nop
     164:	6f c0       	rjmp	.+222    	; 0x244 <__bad_interrupt>
     166:	00 00       	nop
     168:	6d c0       	rjmp	.+218    	; 0x244 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	6b c0       	rjmp	.+214    	; 0x244 <__bad_interrupt>
     16e:	00 00       	nop
     170:	69 c0       	rjmp	.+210    	; 0x244 <__bad_interrupt>
     172:	00 00       	nop
     174:	67 c0       	rjmp	.+206    	; 0x244 <__bad_interrupt>
     176:	00 00       	nop
     178:	65 c0       	rjmp	.+202    	; 0x244 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	63 c0       	rjmp	.+198    	; 0x244 <__bad_interrupt>
     17e:	00 00       	nop
     180:	61 c0       	rjmp	.+194    	; 0x244 <__bad_interrupt>
     182:	00 00       	nop
     184:	5f c0       	rjmp	.+190    	; 0x244 <__bad_interrupt>
     186:	00 00       	nop
     188:	5d c0       	rjmp	.+186    	; 0x244 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	5b c0       	rjmp	.+182    	; 0x244 <__bad_interrupt>
     18e:	00 00       	nop
     190:	59 c0       	rjmp	.+178    	; 0x244 <__bad_interrupt>
     192:	00 00       	nop
     194:	57 c0       	rjmp	.+174    	; 0x244 <__bad_interrupt>
     196:	00 00       	nop
     198:	55 c0       	rjmp	.+170    	; 0x244 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	53 c0       	rjmp	.+166    	; 0x244 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	51 c0       	rjmp	.+162    	; 0x244 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	4f c0       	rjmp	.+158    	; 0x244 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	4d c0       	rjmp	.+154    	; 0x244 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	4b c0       	rjmp	.+150    	; 0x244 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	49 c0       	rjmp	.+146    	; 0x244 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	47 c0       	rjmp	.+142    	; 0x244 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	45 c0       	rjmp	.+138    	; 0x244 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	43 c0       	rjmp	.+134    	; 0x244 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	41 c0       	rjmp	.+130    	; 0x244 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	3f c0       	rjmp	.+126    	; 0x244 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	3d c0       	rjmp	.+122    	; 0x244 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	3b c0       	rjmp	.+118    	; 0x244 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	39 c0       	rjmp	.+114    	; 0x244 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	37 c0       	rjmp	.+110    	; 0x244 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	35 c0       	rjmp	.+106    	; 0x244 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	33 c0       	rjmp	.+102    	; 0x244 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	31 c0       	rjmp	.+98     	; 0x244 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	2f c0       	rjmp	.+94     	; 0x244 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	2d c0       	rjmp	.+90     	; 0x244 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	2b c0       	rjmp	.+86     	; 0x244 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	29 c0       	rjmp	.+82     	; 0x244 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 5e 13 	jmp	0x26bc	; 0x26bc <__vector_125>
     1f8:	0c 94 11 14 	jmp	0x2822	; 0x2822 <__vector_126>
     1fc:	3e 0e       	add	r3, r30
     1fe:	41 0e       	add	r4, r17
     200:	44 0e       	add	r4, r20
     202:	47 0e       	add	r4, r23
     204:	4a 0e       	add	r4, r26
     206:	4d 0e       	add	r4, r29
     208:	50 0e       	add	r5, r16

0000020a <__ctors_end>:
     20a:	11 24       	eor	r1, r1
     20c:	1f be       	out	0x3f, r1	; 63
     20e:	cf ef       	ldi	r28, 0xFF	; 255
     210:	cd bf       	out	0x3d, r28	; 61
     212:	d7 e2       	ldi	r29, 0x27	; 39
     214:	de bf       	out	0x3e, r29	; 62

00000216 <__do_copy_data>:
     216:	12 e2       	ldi	r17, 0x22	; 34
     218:	a0 e0       	ldi	r26, 0x00	; 0
     21a:	b0 e2       	ldi	r27, 0x20	; 32
     21c:	e8 eb       	ldi	r30, 0xB8	; 184
     21e:	fa e2       	ldi	r31, 0x2A	; 42
     220:	02 c0       	rjmp	.+4      	; 0x226 <__do_copy_data+0x10>
     222:	05 90       	lpm	r0, Z+
     224:	0d 92       	st	X+, r0
     226:	ac 31       	cpi	r26, 0x1C	; 28
     228:	b1 07       	cpc	r27, r17
     22a:	d9 f7       	brne	.-10     	; 0x222 <__do_copy_data+0xc>

0000022c <__do_clear_bss>:
     22c:	23 e2       	ldi	r18, 0x23	; 35
     22e:	ac e1       	ldi	r26, 0x1C	; 28
     230:	b2 e2       	ldi	r27, 0x22	; 34
     232:	01 c0       	rjmp	.+2      	; 0x236 <.do_clear_bss_start>

00000234 <.do_clear_bss_loop>:
     234:	1d 92       	st	X+, r1

00000236 <.do_clear_bss_start>:
     236:	a0 37       	cpi	r26, 0x70	; 112
     238:	b2 07       	cpc	r27, r18
     23a:	e1 f7       	brne	.-8      	; 0x234 <.do_clear_bss_loop>
     23c:	0e 94 fd 14 	call	0x29fa	; 0x29fa <main>
     240:	0c 94 5a 15 	jmp	0x2ab4	; 0x2ab4 <_exit>

00000244 <__bad_interrupt>:
     244:	dd ce       	rjmp	.-582    	; 0x0 <__vectors>

00000246 <ask_enter_bootloader>:
	ui_sequence[k].u8_value = HID_COMMA;
	ui_sequence[k++].b_down = 1;
	ui_sequence[k].b_modifier = false;
	ui_sequence[k].u8_value = HID_COMMA;
	ui_sequence[k++].b_down = 0;
}
     246:	80 91 21 22 	lds	r24, 0x2221	; 0x802221 <enter_bootloader>
     24a:	90 91 22 22 	lds	r25, 0x2222	; 0x802222 <enter_bootloader+0x1>
     24e:	89 2b       	or	r24, r25
     250:	41 f0       	breq	.+16     	; 0x262 <ask_enter_bootloader+0x1c>
     252:	0e 94 26 0a 	call	0x144c	; 0x144c <udc_stop>
     256:	1c be       	out	0x3c, r1	; 60
     258:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
     25c:	f0 91 01 20 	lds	r31, 0x2001	; 0x802001 <__data_start+0x1>
     260:	09 95       	icall
     262:	08 95       	ret

00000264 <ui_init>:
     264:	cf 93       	push	r28
     266:	df 93       	push	r29
     268:	00 d0       	rcall	.+0      	; 0x26a <ui_init+0x6>
     26a:	cd b7       	in	r28, 0x3d	; 61
     26c:	de b7       	in	r29, 0x3e	; 62
     26e:	a4 e1       	ldi	r26, 0x14	; 20
     270:	b0 e2       	ldi	r27, 0x20	; 32
     272:	29 e1       	ldi	r18, 0x19	; 25
     274:	30 e2       	ldi	r19, 0x20	; 32
     276:	81 e0       	ldi	r24, 0x01	; 1
     278:	90 e0       	ldi	r25, 0x00	; 0
     27a:	4c 91       	ld	r20, X
     27c:	e4 2f       	mov	r30, r20
     27e:	e6 95       	lsr	r30
     280:	e6 95       	lsr	r30
     282:	e6 95       	lsr	r30
     284:	50 e2       	ldi	r21, 0x20	; 32
     286:	e5 9f       	mul	r30, r21
     288:	f0 01       	movw	r30, r0
     28a:	11 24       	eor	r1, r1
     28c:	fa 5f       	subi	r31, 0xFA	; 250
     28e:	47 70       	andi	r20, 0x07	; 7
     290:	bc 01       	movw	r22, r24
     292:	02 c0       	rjmp	.+4      	; 0x298 <ui_init+0x34>
     294:	66 0f       	add	r22, r22
     296:	77 1f       	adc	r23, r23
     298:	4a 95       	dec	r20
     29a:	e2 f7       	brpl	.-8      	; 0x294 <ui_init+0x30>
     29c:	62 83       	std	Z+2, r22	; 0x02
     29e:	4d 91       	ld	r20, X+
     2a0:	e4 2f       	mov	r30, r20
     2a2:	e6 95       	lsr	r30
     2a4:	e6 95       	lsr	r30
     2a6:	e6 95       	lsr	r30
     2a8:	70 e2       	ldi	r23, 0x20	; 32
     2aa:	e7 9f       	mul	r30, r23
     2ac:	f0 01       	movw	r30, r0
     2ae:	11 24       	eor	r1, r1
     2b0:	e0 5f       	subi	r30, 0xF0	; 240
     2b2:	f9 4f       	sbci	r31, 0xF9	; 249
     2b4:	47 70       	andi	r20, 0x07	; 7
     2b6:	e4 0f       	add	r30, r20
     2b8:	f1 1d       	adc	r31, r1
     2ba:	4f b7       	in	r20, 0x3f	; 63
     2bc:	4a 83       	std	Y+2, r20	; 0x02
     2be:	f8 94       	cli
     2c0:	5a 81       	ldd	r21, Y+2	; 0x02
     2c2:	40 81       	ld	r20, Z
     2c4:	47 70       	andi	r20, 0x07	; 7
     2c6:	40 83       	st	Z, r20
     2c8:	40 81       	ld	r20, Z
     2ca:	48 61       	ori	r20, 0x18	; 24
     2cc:	40 83       	st	Z, r20
     2ce:	5f bf       	out	0x3f, r21	; 63
     2d0:	a2 17       	cp	r26, r18
     2d2:	b3 07       	cpc	r27, r19
     2d4:	91 f6       	brne	.-92     	; 0x27a <ui_init+0x16>
     2d6:	a7 e0       	ldi	r26, 0x07	; 7
     2d8:	b0 e2       	ldi	r27, 0x20	; 32
     2da:	44 e1       	ldi	r20, 0x14	; 20
     2dc:	50 e2       	ldi	r21, 0x20	; 32
     2de:	21 e0       	ldi	r18, 0x01	; 1
     2e0:	30 e0       	ldi	r19, 0x00	; 0
     2e2:	8c 91       	ld	r24, X
     2e4:	e8 2f       	mov	r30, r24
     2e6:	e6 95       	lsr	r30
     2e8:	e6 95       	lsr	r30
     2ea:	e6 95       	lsr	r30
     2ec:	90 e2       	ldi	r25, 0x20	; 32
     2ee:	e9 9f       	mul	r30, r25
     2f0:	f0 01       	movw	r30, r0
     2f2:	11 24       	eor	r1, r1
     2f4:	fa 5f       	subi	r31, 0xFA	; 250
     2f6:	87 70       	andi	r24, 0x07	; 7
     2f8:	b9 01       	movw	r22, r18
     2fa:	02 c0       	rjmp	.+4      	; 0x300 <ui_init+0x9c>
     2fc:	66 0f       	add	r22, r22
     2fe:	77 1f       	adc	r23, r23
     300:	8a 95       	dec	r24
     302:	e2 f7       	brpl	.-8      	; 0x2fc <ui_init+0x98>
     304:	61 83       	std	Z+1, r22	; 0x01
     306:	8d 91       	ld	r24, X+
     308:	e8 2f       	mov	r30, r24
     30a:	e6 95       	lsr	r30
     30c:	e6 95       	lsr	r30
     30e:	e6 95       	lsr	r30
     310:	70 e2       	ldi	r23, 0x20	; 32
     312:	e7 9f       	mul	r30, r23
     314:	f0 01       	movw	r30, r0
     316:	11 24       	eor	r1, r1
     318:	fa 5f       	subi	r31, 0xFA	; 250
     31a:	87 70       	andi	r24, 0x07	; 7
     31c:	b9 01       	movw	r22, r18
     31e:	02 c0       	rjmp	.+4      	; 0x324 <ui_init+0xc0>
     320:	66 0f       	add	r22, r22
     322:	77 1f       	adc	r23, r23
     324:	8a 95       	dec	r24
     326:	e2 f7       	brpl	.-8      	; 0x320 <ui_init+0xbc>
     328:	65 83       	std	Z+5, r22	; 0x05
     32a:	a4 17       	cp	r26, r20
     32c:	b5 07       	cpc	r27, r21
     32e:	c9 f6       	brne	.-78     	; 0x2e2 <ui_init+0x7e>
     330:	20 91 06 20 	lds	r18, 0x2006	; 0x802006 <PIN_C3>
     334:	e2 2f       	mov	r30, r18
     336:	e6 95       	lsr	r30
     338:	e6 95       	lsr	r30
     33a:	e6 95       	lsr	r30
     33c:	70 e2       	ldi	r23, 0x20	; 32
     33e:	e7 9f       	mul	r30, r23
     340:	f0 01       	movw	r30, r0
     342:	11 24       	eor	r1, r1
     344:	fa 5f       	subi	r31, 0xFA	; 250
     346:	27 70       	andi	r18, 0x07	; 7
     348:	81 e0       	ldi	r24, 0x01	; 1
     34a:	90 e0       	ldi	r25, 0x00	; 0
     34c:	ac 01       	movw	r20, r24
     34e:	02 2e       	mov	r0, r18
     350:	02 c0       	rjmp	.+4      	; 0x356 <ui_init+0xf2>
     352:	44 0f       	add	r20, r20
     354:	55 1f       	adc	r21, r21
     356:	0a 94       	dec	r0
     358:	e2 f7       	brpl	.-8      	; 0x352 <ui_init+0xee>
     35a:	42 83       	std	Z+2, r20	; 0x02
     35c:	70 96       	adiw	r30, 0x10	; 16
     35e:	e2 0f       	add	r30, r18
     360:	f1 1d       	adc	r31, r1
     362:	2f b7       	in	r18, 0x3f	; 63
     364:	29 83       	std	Y+1, r18	; 0x01
     366:	f8 94       	cli
     368:	39 81       	ldd	r19, Y+1	; 0x01
     36a:	20 81       	ld	r18, Z
     36c:	27 70       	andi	r18, 0x07	; 7
     36e:	20 83       	st	Z, r18
     370:	20 81       	ld	r18, Z
     372:	28 61       	ori	r18, 0x18	; 24
     374:	20 83       	st	Z, r18
     376:	3f bf       	out	0x3f, r19	; 63
     378:	20 91 05 20 	lds	r18, 0x2005	; 0x802005 <LED_0>
     37c:	e2 2f       	mov	r30, r18
     37e:	e6 95       	lsr	r30
     380:	e6 95       	lsr	r30
     382:	e6 95       	lsr	r30
     384:	30 e2       	ldi	r19, 0x20	; 32
     386:	e3 9f       	mul	r30, r19
     388:	f0 01       	movw	r30, r0
     38a:	11 24       	eor	r1, r1
     38c:	fa 5f       	subi	r31, 0xFA	; 250
     38e:	27 70       	andi	r18, 0x07	; 7
     390:	ac 01       	movw	r20, r24
     392:	02 c0       	rjmp	.+4      	; 0x398 <ui_init+0x134>
     394:	44 0f       	add	r20, r20
     396:	55 1f       	adc	r21, r21
     398:	2a 95       	dec	r18
     39a:	e2 f7       	brpl	.-8      	; 0x394 <ui_init+0x130>
     39c:	41 83       	std	Z+1, r20	; 0x01
     39e:	46 83       	std	Z+6, r20	; 0x06
     3a0:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <LED_1>
     3a4:	e2 2f       	mov	r30, r18
     3a6:	e6 95       	lsr	r30
     3a8:	e6 95       	lsr	r30
     3aa:	e6 95       	lsr	r30
     3ac:	50 e2       	ldi	r21, 0x20	; 32
     3ae:	e5 9f       	mul	r30, r21
     3b0:	f0 01       	movw	r30, r0
     3b2:	11 24       	eor	r1, r1
     3b4:	fa 5f       	subi	r31, 0xFA	; 250
     3b6:	27 70       	andi	r18, 0x07	; 7
     3b8:	bc 01       	movw	r22, r24
     3ba:	02 c0       	rjmp	.+4      	; 0x3c0 <ui_init+0x15c>
     3bc:	66 0f       	add	r22, r22
     3be:	77 1f       	adc	r23, r23
     3c0:	2a 95       	dec	r18
     3c2:	e2 f7       	brpl	.-8      	; 0x3bc <ui_init+0x158>
     3c4:	61 83       	std	Z+1, r22	; 0x01
     3c6:	66 83       	std	Z+6, r22	; 0x06
     3c8:	25 e0       	ldi	r18, 0x05	; 5
     3ca:	20 93 71 00 	sts	0x0071, r18	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     3ce:	e0 e0       	ldi	r30, 0x00	; 0
     3d0:	f2 e0       	ldi	r31, 0x02	; 2
     3d2:	21 e0       	ldi	r18, 0x01	; 1
     3d4:	20 83       	st	Z, r18
     3d6:	34 e0       	ldi	r19, 0x04	; 4
     3d8:	31 83       	std	Z+1, r19	; 0x01
     3da:	40 e1       	ldi	r20, 0x10	; 16
     3dc:	42 83       	std	Z+2, r20	; 0x02
     3de:	13 82       	std	Z+3, r1	; 0x03
     3e0:	34 83       	std	Z+4, r19	; 0x04
     3e2:	20 a3       	std	Z+32, r18	; 0x20
     3e4:	12 a2       	std	Z+34, r1	; 0x22
     3e6:	20 91 03 20 	lds	r18, 0x2003	; 0x802003 <ADC_PIN0>
     3ea:	e2 2f       	mov	r30, r18
     3ec:	e6 95       	lsr	r30
     3ee:	e6 95       	lsr	r30
     3f0:	e6 95       	lsr	r30
     3f2:	70 e2       	ldi	r23, 0x20	; 32
     3f4:	e7 9f       	mul	r30, r23
     3f6:	f0 01       	movw	r30, r0
     3f8:	11 24       	eor	r1, r1
     3fa:	fa 5f       	subi	r31, 0xFA	; 250
     3fc:	27 70       	andi	r18, 0x07	; 7
     3fe:	ac 01       	movw	r20, r24
     400:	02 c0       	rjmp	.+4      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     402:	44 0f       	add	r20, r20
     404:	55 1f       	adc	r21, r21
     406:	2a 95       	dec	r18
     408:	e2 f7       	brpl	.-8      	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     40a:	42 83       	std	Z+2, r20	; 0x02
     40c:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <ADC_PIN1>
     410:	e2 2f       	mov	r30, r18
     412:	e6 95       	lsr	r30
     414:	e6 95       	lsr	r30
     416:	e6 95       	lsr	r30
     418:	50 e2       	ldi	r21, 0x20	; 32
     41a:	e5 9f       	mul	r30, r21
     41c:	f0 01       	movw	r30, r0
     41e:	11 24       	eor	r1, r1
     420:	fa 5f       	subi	r31, 0xFA	; 250
     422:	27 70       	andi	r18, 0x07	; 7
     424:	02 c0       	rjmp	.+4      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
     426:	88 0f       	add	r24, r24
     428:	99 1f       	adc	r25, r25
     42a:	2a 95       	dec	r18
     42c:	e2 f7       	brpl	.-8      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
     42e:	82 83       	std	Z+2, r24	; 0x02
     430:	0f 90       	pop	r0
     432:	0f 90       	pop	r0
     434:	df 91       	pop	r29
     436:	cf 91       	pop	r28
     438:	08 95       	ret

0000043a <ReadADC>:
     43a:	88 0f       	add	r24, r24
     43c:	88 0f       	add	r24, r24
     43e:	88 0f       	add	r24, r24
     440:	e0 e0       	ldi	r30, 0x00	; 0
     442:	f2 e0       	ldi	r31, 0x02	; 2
     444:	81 a3       	std	Z+33, r24	; 0x21
     446:	80 a1       	ldd	r24, Z+32	; 0x20
     448:	80 68       	ori	r24, 0x80	; 128
     44a:	80 a3       	std	Z+32, r24	; 0x20
     44c:	8f ed       	ldi	r24, 0xDF	; 223
     44e:	9e e2       	ldi	r25, 0x2E	; 46
     450:	01 97       	sbiw	r24, 0x01	; 1
     452:	f1 f7       	brne	.-4      	; 0x450 <ReadADC+0x16>
     454:	00 c0       	rjmp	.+0      	; 0x456 <ReadADC+0x1c>
     456:	00 00       	nop
     458:	86 81       	ldd	r24, Z+6	; 0x06
     45a:	86 83       	std	Z+6, r24	; 0x06
     45c:	80 89       	ldd	r24, Z+16	; 0x10
     45e:	91 89       	ldd	r25, Z+17	; 0x11
     460:	08 95       	ret

00000462 <ui_powerdown>:

void ui_powerdown(void)
{
     462:	08 95       	ret

00000464 <ui_wakeup_enable>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
     464:	40 e0       	ldi	r20, 0x00	; 0
     466:	58 e1       	ldi	r21, 0x18	; 24
     468:	68 e0       	ldi	r22, 0x08	; 8
     46a:	80 e4       	ldi	r24, 0x40	; 64
     46c:	96 e0       	ldi	r25, 0x06	; 6
     46e:	f4 d4       	rcall	.+2536   	; 0xe58 <ioport_configure_port_pin>
	PORT_t *port;
	// Configure pin change interrupt for asynch. wake-up on button pin.
	ioport_configure_pin(GPIO_PUSH_BUTTON_0,
			IOPORT_DIR_INPUT | IOPORT_PULL_UP);
	port = ioport_pin_to_port(GPIO_PUSH_BUTTON_0);
	port->INT0MASK = 0x01;
     470:	e0 e4       	ldi	r30, 0x40	; 64
     472:	f6 e0       	ldi	r31, 0x06	; 6
     474:	81 e0       	ldi	r24, 0x01	; 1
     476:	82 87       	std	Z+10, r24	; 0x0a
	port->INTCTRL = PORT_INT0LVL_LO_gc;
     478:	81 87       	std	Z+9, r24	; 0x09
     47a:	08 95       	ret

0000047c <ui_wakeup_disable>:

void ui_wakeup_disable(void)
{
	PORT_t *port;
	port = ioport_pin_to_port(GPIO_PUSH_BUTTON_0);
	port->INT0MASK = 0x00;
     47c:	10 92 4a 06 	sts	0x064A, r1	; 0x80064a <__TEXT_REGION_LENGTH__+0x70064a>
     480:	08 95       	ret

00000482 <__vector_43>:
 * Note:
 * This interrupt is enable when the USB host enable remotewakeup feature
 * This interrupt wakeup the CPU if this one is in idle mode
 */
ISR(PORTE_INT0_vect)
{
     482:	1f 92       	push	r1
     484:	0f 92       	push	r0
     486:	0f b6       	in	r0, 0x3f	; 63
     488:	0f 92       	push	r0
     48a:	11 24       	eor	r1, r1
	port = ioport_pin_to_port(GPIO_PUSH_BUTTON_0);
	port->INTFLAGS = 0x01; // Ack interrupt
	// It is a wakeup then send wakeup USB
	udc_remotewakeup();
	*/
}
     48c:	0f 90       	pop	r0
     48e:	0f be       	out	0x3f, r0	; 63
     490:	0f 90       	pop	r0
     492:	1f 90       	pop	r1
     494:	18 95       	reti

00000496 <ui_wakeup>:

void ui_wakeup(void)
{
     496:	08 95       	ret

00000498 <ui_process>:
}



void ui_process(uint16_t framenumber)
{
     498:	2f 92       	push	r2
     49a:	3f 92       	push	r3
     49c:	4f 92       	push	r4
     49e:	5f 92       	push	r5
     4a0:	6f 92       	push	r6
     4a2:	7f 92       	push	r7
     4a4:	8f 92       	push	r8
     4a6:	9f 92       	push	r9
     4a8:	af 92       	push	r10
     4aa:	bf 92       	push	r11
     4ac:	cf 92       	push	r12
     4ae:	df 92       	push	r13
     4b0:	ef 92       	push	r14
     4b2:	ff 92       	push	r15
     4b4:	0f 93       	push	r16
     4b6:	1f 93       	push	r17
     4b8:	cf 93       	push	r28
     4ba:	df 93       	push	r29
     4bc:	cd b7       	in	r28, 0x3d	; 61
     4be:	de b7       	in	r29, 0x3e	; 62
     4c0:	2c 97       	sbiw	r28, 0x0c	; 12
     4c2:	cd bf       	out	0x3d, r28	; 61
     4c4:	de bf       	out	0x3e, r29	; 62
	uint8_t u8_value;
	static uint16_t cpt_sof = 0;
	
	
		// Scan process running each 2ms
		cpt_sof++;
     4c6:	80 91 1f 22 	lds	r24, 0x221F	; 0x80221f <cpt_sof.5698>
     4ca:	90 91 20 22 	lds	r25, 0x2220	; 0x802220 <cpt_sof.5698+0x1>
     4ce:	01 96       	adiw	r24, 0x01	; 1
     4d0:	80 93 1f 22 	sts	0x221F, r24	; 0x80221f <cpt_sof.5698>
     4d4:	90 93 20 22 	sts	0x2220, r25	; 0x802220 <cpt_sof.5698+0x1>
		if ((cpt_sof % 2) == 0) {
     4d8:	80 ff       	sbrs	r24, 0
     4da:	b9 c3       	rjmp	.+1906   	; 0xc4e <ui_process+0x7b6>
			return;
		}
  
  
  		//skeniram matriko
  		if(!sequence_running){ //poèaka da je prejšnja sekvenca poslana
     4dc:	b0 90 1e 22 	lds	r11, 0x221E	; 0x80221e <sequence_running.5695>
     4e0:	b1 10       	cpse	r11, r1
     4e2:	c6 c1       	rjmp	.+908    	; 0x870 <ui_process+0x3d8>
     4e4:	00 91 68 22 	lds	r16, 0x2268	; 0x802268 <k>
     4e8:	10 91 69 22 	lds	r17, 0x2269	; 0x802269 <k+0x1>
     4ec:	0f 2e       	mov	r0, r31
     4ee:	f7 e0       	ldi	r31, 0x07	; 7
     4f0:	6f 2e       	mov	r6, r31
     4f2:	f0 e2       	ldi	r31, 0x20	; 32
     4f4:	7f 2e       	mov	r7, r31
     4f6:	f0 2d       	mov	r31, r0
     4f8:	0f 2e       	mov	r0, r31
     4fa:	fb ed       	ldi	r31, 0xDB	; 219
     4fc:	4f 2e       	mov	r4, r31
     4fe:	f1 e2       	ldi	r31, 0x21	; 33
     500:	5f 2e       	mov	r5, r31
     502:	f0 2d       	mov	r31, r0
     504:	27 e2       	ldi	r18, 0x27	; 39
     506:	32 e2       	ldi	r19, 0x22	; 34
     508:	29 83       	std	Y+1, r18	; 0x01
     50a:	3a 83       	std	Y+2, r19	; 0x02
     50c:	89 e5       	ldi	r24, 0x59	; 89
     50e:	91 e2       	ldi	r25, 0x21	; 33
     510:	8b 83       	std	Y+3, r24	; 0x03
     512:	9c 83       	std	Y+4, r25	; 0x04
     514:	aa e9       	ldi	r26, 0x9A	; 154
     516:	b1 e2       	ldi	r27, 0x21	; 33
     518:	ad 83       	std	Y+5, r26	; 0x05
     51a:	be 83       	std	Y+6, r27	; 0x06
     51c:	0f 2e       	mov	r0, r31
     51e:	f8 e1       	ldi	r31, 0x18	; 24
     520:	cf 2e       	mov	r12, r31
     522:	f1 e2       	ldi	r31, 0x21	; 33
     524:	df 2e       	mov	r13, r31
     526:	f0 2d       	mov	r31, r0
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     528:	ee 24       	eor	r14, r14
     52a:	e3 94       	inc	r14
     52c:	f1 2c       	mov	r15, r1
     52e:	0f 2e       	mov	r0, r31
     530:	f9 e1       	ldi	r31, 0x19	; 25
     532:	8f 2e       	mov	r8, r31
     534:	f0 e2       	ldi	r31, 0x20	; 32
     536:	9f 2e       	mov	r9, r31
     538:	f0 2d       	mov	r31, r0
			  		b_btn_state=!ioport_get_pin_level(keypad_rows[j]);
			  		if (b_btn_state && keypress_state[j][i]==0) //pozitivna flanka
			  		{
						sequence_running=true;
				  		if (keypress_state[ALT_FN_ROW][ALT_FN_COL] > 0){
					  		keypress_state[j][i] = ALT_FN;
     53a:	68 94       	set
     53c:	22 24       	eor	r2, r2
     53e:	21 f8       	bld	r2, 1
     540:	3b 2c       	mov	r3, r11
     542:	6f 82       	std	Y+7, r6	; 0x07
     544:	78 86       	std	Y+8, r7	; 0x08
  
  
  		//skeniram matriko
  		if(!sequence_running){ //poèaka da je prejšnja sekvenca poslana
	  		for(int i=0; i<N_COLS; i++){	//postavlja posamezne izhode na stolpcih na 0
		  		ioport_set_pin_level(keypad_columns[i], 0);
     546:	f3 01       	movw	r30, r6
     548:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     54a:	e8 2f       	mov	r30, r24
     54c:	e6 95       	lsr	r30
     54e:	e6 95       	lsr	r30
     550:	e6 95       	lsr	r30
     552:	20 e2       	ldi	r18, 0x20	; 32
     554:	e2 9f       	mul	r30, r18
     556:	f0 01       	movw	r30, r0
     558:	11 24       	eor	r1, r1
     55a:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     55c:	87 70       	andi	r24, 0x07	; 7
     55e:	d7 01       	movw	r26, r14
     560:	02 c0       	rjmp	.+4      	; 0x566 <ui_process+0xce>
     562:	aa 0f       	add	r26, r26
     564:	bb 1f       	adc	r27, r27
     566:	8a 95       	dec	r24
     568:	e2 f7       	brpl	.-8      	; 0x562 <ui_process+0xca>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     56a:	a6 83       	std	Z+6, r26	; 0x06
     56c:	a4 e1       	ldi	r26, 0x14	; 20
     56e:	b0 e2       	ldi	r27, 0x20	; 32
     570:	a6 01       	movw	r20, r12
     572:	2d 81       	ldd	r18, Y+5	; 0x05
     574:	3e 81       	ldd	r19, Y+6	; 0x06
     576:	6b 81       	ldd	r22, Y+3	; 0x03
     578:	7c 81       	ldd	r23, Y+4	; 0x04
     57a:	e9 81       	ldd	r30, Y+1	; 0x01
     57c:	fa 81       	ldd	r31, Y+2	; 0x02
     57e:	49 86       	std	Y+9, r4	; 0x09
     580:	5a 86       	std	Y+10, r5	; 0x0a
     582:	ab 87       	std	Y+11, r26	; 0x0b
     584:	bc 87       	std	Y+12, r27	; 0x0c
		  		for(int j=0;j<N_ROWS;j++){	//bere stanje vrstic na vhodih
			  		b_btn_state=!ioport_get_pin_level(keypad_rows[j]);
     586:	ab 85       	ldd	r26, Y+11	; 0x0b
     588:	bc 85       	ldd	r27, Y+12	; 0x0c
     58a:	8d 91       	ld	r24, X+
     58c:	ab 87       	std	Y+11, r26	; 0x0b
     58e:	bc 87       	std	Y+12, r27	; 0x0c
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     590:	a8 2e       	mov	r10, r24
     592:	a6 94       	lsr	r10
     594:	a6 94       	lsr	r10
     596:	a6 94       	lsr	r10
     598:	b0 e2       	ldi	r27, 0x20	; 32
     59a:	ab 9e       	mul	r10, r27
     59c:	50 01       	movw	r10, r0
     59e:	11 24       	eor	r1, r1
     5a0:	9a ef       	ldi	r25, 0xFA	; 250
     5a2:	b9 1a       	sub	r11, r25

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
     5a4:	d5 01       	movw	r26, r10
     5a6:	18 96       	adiw	r26, 0x08	; 8
     5a8:	bc 90       	ld	r11, X
			  		if (b_btn_state && keypress_state[j][i]==0) //pozitivna flanka
     5aa:	87 70       	andi	r24, 0x07	; 7
     5ac:	d7 01       	movw	r26, r14
     5ae:	02 c0       	rjmp	.+4      	; 0x5b4 <ui_process+0x11c>
     5b0:	aa 0f       	add	r26, r26
     5b2:	bb 1f       	adc	r27, r27
     5b4:	8a 95       	dec	r24
     5b6:	e2 f7       	brpl	.-8      	; 0x5b0 <ui_process+0x118>
     5b8:	cd 01       	movw	r24, r26
     5ba:	8b 21       	and	r24, r11
     5bc:	09 f0       	breq	.+2      	; 0x5c0 <ui_process+0x128>
     5be:	6a c0       	rjmp	.+212    	; 0x694 <ui_process+0x1fc>
     5c0:	b0 80       	ld	r11, Z
     5c2:	b1 10       	cpse	r11, r1
     5c4:	d5 c0       	rjmp	.+426    	; 0x770 <ui_process+0x2d8>
			  		{
						sequence_running=true;
				  		if (keypress_state[ALT_FN_ROW][ALT_FN_COL] > 0){
     5c6:	b0 90 5b 22 	lds	r11, 0x225B	; 0x80225b <keypress_state+0x34>
     5ca:	bb 20       	and	r11, r11
     5cc:	81 f1       	breq	.+96     	; 0x62e <ui_process+0x196>
					  		keypress_state[j][i] = ALT_FN;
     5ce:	20 82       	st	Z, r2
					  		if (keypad_alternate_modifiers[j][i])
     5d0:	da 01       	movw	r26, r20
     5d2:	8c 91       	ld	r24, X
     5d4:	88 23       	and	r24, r24
     5d6:	89 f0       	breq	.+34     	; 0x5fa <ui_process+0x162>
					  		{
						  		ui_sequence[k].b_modifier = true;
     5d8:	58 01       	movw	r10, r16
     5da:	aa 0c       	add	r10, r10
     5dc:	bb 1c       	adc	r11, r11
     5de:	a0 0e       	add	r10, r16
     5e0:	b1 1e       	adc	r11, r17
     5e2:	d5 01       	movw	r26, r10
     5e4:	a2 5e       	subi	r26, 0xE2	; 226
     5e6:	bc 4d       	sbci	r27, 0xDC	; 220
     5e8:	91 e0       	ldi	r25, 0x01	; 1
     5ea:	9c 93       	st	X, r25
						  		ui_sequence[k].u8_value = (keypad_alternate_modifiers[j][i]);
     5ec:	12 96       	adiw	r26, 0x02	; 2
     5ee:	8c 93       	st	X, r24
     5f0:	12 97       	sbiw	r26, 0x02	; 2
						  		ui_sequence[k++].b_down = true;
     5f2:	11 96       	adiw	r26, 0x01	; 1
     5f4:	9c 93       	st	X, r25
     5f6:	0f 5f       	subi	r16, 0xFF	; 255
     5f8:	1f 4f       	sbci	r17, 0xFF	; 255
					  		}
					  		if(keypad_alternate_layout[j][i]){
     5fa:	db 01       	movw	r26, r22
     5fc:	bc 90       	ld	r11, X
     5fe:	bb 20       	and	r11, r11
     600:	09 f4       	brne	.+2      	; 0x604 <ui_process+0x16c>
     602:	ab c0       	rjmp	.+342    	; 0x75a <ui_process+0x2c2>
						  		ui_sequence[k].b_modifier = false;
     604:	c8 01       	movw	r24, r16
     606:	88 0f       	add	r24, r24
     608:	99 1f       	adc	r25, r25
     60a:	80 0f       	add	r24, r16
     60c:	91 1f       	adc	r25, r17
     60e:	82 5e       	subi	r24, 0xE2	; 226
     610:	9c 4d       	sbci	r25, 0xDC	; 220
     612:	dc 01       	movw	r26, r24
     614:	1c 92       	st	X, r1
						  		ui_sequence[k].u8_value = (keypad_alternate_layout[j][i]);
     616:	12 96       	adiw	r26, 0x02	; 2
     618:	bc 92       	st	X, r11
     61a:	12 97       	sbiw	r26, 0x02	; 2
						  		ui_sequence[k++].b_down = true;
     61c:	bb 24       	eor	r11, r11
     61e:	b3 94       	inc	r11
     620:	11 96       	adiw	r26, 0x01	; 1
     622:	bc 92       	st	X, r11
     624:	0f 5f       	subi	r16, 0xFF	; 255
     626:	1f 4f       	sbci	r17, 0xFF	; 255
		  		ioport_set_pin_level(keypad_columns[i], 0);
		  		for(int j=0;j<N_ROWS;j++){	//bere stanje vrstic na vhodih
			  		b_btn_state=!ioport_get_pin_level(keypad_rows[j]);
			  		if (b_btn_state && keypress_state[j][i]==0) //pozitivna flanka
			  		{
						sequence_running=true;
     628:	33 24       	eor	r3, r3
     62a:	33 94       	inc	r3
     62c:	a1 c0       	rjmp	.+322    	; 0x770 <ui_process+0x2d8>
						  		ui_sequence[k].u8_value = (keypad_alternate_layout[j][i]);
						  		ui_sequence[k++].b_down = true;
					  		}
				  		}//alt_fn
				  		else{
					  		keypress_state[j][i] = FN;
     62e:	bb 24       	eor	r11, r11
     630:	b3 94       	inc	r11
     632:	b0 82       	st	Z, r11
					  		if(keypad_modifiers[j][i]){
     634:	d9 01       	movw	r26, r18
     636:	8c 91       	ld	r24, X
     638:	88 23       	and	r24, r24
     63a:	89 f0       	breq	.+34     	; 0x65e <ui_process+0x1c6>
						  		ui_sequence[k].b_modifier = true;
     63c:	58 01       	movw	r10, r16
     63e:	aa 0c       	add	r10, r10
     640:	bb 1c       	adc	r11, r11
     642:	a0 0e       	add	r10, r16
     644:	b1 1e       	adc	r11, r17
     646:	d5 01       	movw	r26, r10
     648:	a2 5e       	subi	r26, 0xE2	; 226
     64a:	bc 4d       	sbci	r27, 0xDC	; 220
     64c:	91 e0       	ldi	r25, 0x01	; 1
     64e:	9c 93       	st	X, r25
						  		ui_sequence[k].u8_value = (keypad_modifiers[j][i]);
     650:	12 96       	adiw	r26, 0x02	; 2
     652:	8c 93       	st	X, r24
     654:	12 97       	sbiw	r26, 0x02	; 2
						  		ui_sequence[k++].b_down = true;
     656:	11 96       	adiw	r26, 0x01	; 1
     658:	9c 93       	st	X, r25
     65a:	0f 5f       	subi	r16, 0xFF	; 255
     65c:	1f 4f       	sbci	r17, 0xFF	; 255
					  		}
					  		if(keypad_layout[j][i]){
     65e:	a9 85       	ldd	r26, Y+9	; 0x09
     660:	ba 85       	ldd	r27, Y+10	; 0x0a
     662:	bc 90       	ld	r11, X
     664:	bb 20       	and	r11, r11
     666:	09 f4       	brne	.+2      	; 0x66a <ui_process+0x1d2>
     668:	7b c0       	rjmp	.+246    	; 0x760 <ui_process+0x2c8>
						  		ui_sequence[k].b_modifier = false;
     66a:	c8 01       	movw	r24, r16
     66c:	88 0f       	add	r24, r24
     66e:	99 1f       	adc	r25, r25
     670:	80 0f       	add	r24, r16
     672:	91 1f       	adc	r25, r17
     674:	82 5e       	subi	r24, 0xE2	; 226
     676:	9c 4d       	sbci	r25, 0xDC	; 220
     678:	dc 01       	movw	r26, r24
     67a:	1c 92       	st	X, r1
						  		ui_sequence[k].u8_value = (keypad_layout[j][i]);
     67c:	12 96       	adiw	r26, 0x02	; 2
     67e:	bc 92       	st	X, r11
     680:	12 97       	sbiw	r26, 0x02	; 2
						  		ui_sequence[k++].b_down = true;
     682:	bb 24       	eor	r11, r11
     684:	b3 94       	inc	r11
     686:	11 96       	adiw	r26, 0x01	; 1
     688:	bc 92       	st	X, r11
     68a:	0f 5f       	subi	r16, 0xFF	; 255
     68c:	1f 4f       	sbci	r17, 0xFF	; 255
		  		ioport_set_pin_level(keypad_columns[i], 0);
		  		for(int j=0;j<N_ROWS;j++){	//bere stanje vrstic na vhodih
			  		b_btn_state=!ioport_get_pin_level(keypad_rows[j]);
			  		if (b_btn_state && keypress_state[j][i]==0) //pozitivna flanka
			  		{
						sequence_running=true;
     68e:	33 24       	eor	r3, r3
     690:	33 94       	inc	r3
     692:	6e c0       	rjmp	.+220    	; 0x770 <ui_process+0x2d8>
						  		ui_sequence[k].u8_value = (keypad_layout[j][i]);
						  		ui_sequence[k++].b_down = true;
					  		}
				  		}
			  		}//pozitivna flanka
			  		else if (!b_btn_state && keypress_state[j][i]==FN )
     694:	80 81       	ld	r24, Z
     696:	81 30       	cpi	r24, 0x01	; 1
     698:	81 f5       	brne	.+96     	; 0x6fa <ui_process+0x262>
			  		{
						sequence_running=true;
				  		keypress_state[j][i]=0;
     69a:	10 82       	st	Z, r1
				  		if(keypad_modifiers[j][i]){
     69c:	d9 01       	movw	r26, r18
     69e:	bc 90       	ld	r11, X
     6a0:	bb 20       	and	r11, r11
     6a2:	91 f0       	breq	.+36     	; 0x6c8 <ui_process+0x230>
					  		ui_sequence[k].b_modifier = true;
     6a4:	c8 01       	movw	r24, r16
     6a6:	88 0f       	add	r24, r24
     6a8:	99 1f       	adc	r25, r25
     6aa:	80 0f       	add	r24, r16
     6ac:	91 1f       	adc	r25, r17
     6ae:	82 5e       	subi	r24, 0xE2	; 226
     6b0:	9c 4d       	sbci	r25, 0xDC	; 220
     6b2:	aa 24       	eor	r10, r10
     6b4:	a3 94       	inc	r10
     6b6:	dc 01       	movw	r26, r24
     6b8:	ac 92       	st	X, r10
					  		ui_sequence[k].u8_value = (keypad_modifiers[j][i]);
     6ba:	12 96       	adiw	r26, 0x02	; 2
     6bc:	bc 92       	st	X, r11
     6be:	12 97       	sbiw	r26, 0x02	; 2
					  		ui_sequence[k++].b_down = false;
     6c0:	11 96       	adiw	r26, 0x01	; 1
     6c2:	1c 92       	st	X, r1
     6c4:	0f 5f       	subi	r16, 0xFF	; 255
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
				  		}
				  		if(keypad_layout[j][i]){
     6c8:	a9 85       	ldd	r26, Y+9	; 0x09
     6ca:	ba 85       	ldd	r27, Y+10	; 0x0a
     6cc:	bc 90       	ld	r11, X
     6ce:	bb 20       	and	r11, r11
     6d0:	09 f4       	brne	.+2      	; 0x6d4 <ui_process+0x23c>
     6d2:	49 c0       	rjmp	.+146    	; 0x766 <ui_process+0x2ce>
					  		ui_sequence[k].b_modifier = false;
     6d4:	c8 01       	movw	r24, r16
     6d6:	88 0f       	add	r24, r24
     6d8:	99 1f       	adc	r25, r25
     6da:	80 0f       	add	r24, r16
     6dc:	91 1f       	adc	r25, r17
     6de:	82 5e       	subi	r24, 0xE2	; 226
     6e0:	9c 4d       	sbci	r25, 0xDC	; 220
     6e2:	dc 01       	movw	r26, r24
     6e4:	1c 92       	st	X, r1
					  		ui_sequence[k].u8_value = (keypad_layout[j][i]);
     6e6:	12 96       	adiw	r26, 0x02	; 2
     6e8:	bc 92       	st	X, r11
     6ea:	12 97       	sbiw	r26, 0x02	; 2
					  		ui_sequence[k++].b_down = false;
     6ec:	11 96       	adiw	r26, 0x01	; 1
     6ee:	1c 92       	st	X, r1
     6f0:	0f 5f       	subi	r16, 0xFF	; 255
     6f2:	1f 4f       	sbci	r17, 0xFF	; 255
					  		}
				  		}
			  		}//pozitivna flanka
			  		else if (!b_btn_state && keypress_state[j][i]==FN )
			  		{
						sequence_running=true;
     6f4:	33 24       	eor	r3, r3
     6f6:	33 94       	inc	r3
     6f8:	3b c0       	rjmp	.+118    	; 0x770 <ui_process+0x2d8>
					  		ui_sequence[k].b_modifier = false;
					  		ui_sequence[k].u8_value = (keypad_layout[j][i]);
					  		ui_sequence[k++].b_down = false;
				  		}
			  		}//negativna flanka fn
			  		else if (!b_btn_state && keypress_state[j][i]==ALT_FN )
     6fa:	82 30       	cpi	r24, 0x02	; 2
     6fc:	c9 f5       	brne	.+114    	; 0x770 <ui_process+0x2d8>
			  		{
						sequence_running=true;
				  		keypress_state[j][i]=0;
     6fe:	10 82       	st	Z, r1
				  		if(keypad_alternate_modifiers[j][i]){
     700:	da 01       	movw	r26, r20
     702:	bc 90       	ld	r11, X
     704:	bb 20       	and	r11, r11
     706:	91 f0       	breq	.+36     	; 0x72c <ui_process+0x294>
					  		ui_sequence[k].b_modifier = true;
     708:	c8 01       	movw	r24, r16
     70a:	88 0f       	add	r24, r24
     70c:	99 1f       	adc	r25, r25
     70e:	80 0f       	add	r24, r16
     710:	91 1f       	adc	r25, r17
     712:	82 5e       	subi	r24, 0xE2	; 226
     714:	9c 4d       	sbci	r25, 0xDC	; 220
     716:	aa 24       	eor	r10, r10
     718:	a3 94       	inc	r10
     71a:	dc 01       	movw	r26, r24
     71c:	ac 92       	st	X, r10
					  		ui_sequence[k].u8_value = (keypad_alternate_modifiers[j][i]);
     71e:	12 96       	adiw	r26, 0x02	; 2
     720:	bc 92       	st	X, r11
     722:	12 97       	sbiw	r26, 0x02	; 2
					  		ui_sequence[k++].b_down = false;
     724:	11 96       	adiw	r26, 0x01	; 1
     726:	1c 92       	st	X, r1
     728:	0f 5f       	subi	r16, 0xFF	; 255
     72a:	1f 4f       	sbci	r17, 0xFF	; 255
				  		}
				  		if(keypad_alternate_layout[j][i]){
     72c:	db 01       	movw	r26, r22
     72e:	bc 90       	ld	r11, X
     730:	bb 20       	and	r11, r11
     732:	e1 f0       	breq	.+56     	; 0x76c <ui_process+0x2d4>
					  		ui_sequence[k].b_modifier = false;
     734:	c8 01       	movw	r24, r16
     736:	88 0f       	add	r24, r24
     738:	99 1f       	adc	r25, r25
     73a:	80 0f       	add	r24, r16
     73c:	91 1f       	adc	r25, r17
     73e:	82 5e       	subi	r24, 0xE2	; 226
     740:	9c 4d       	sbci	r25, 0xDC	; 220
     742:	dc 01       	movw	r26, r24
     744:	1c 92       	st	X, r1
					  		ui_sequence[k].u8_value = (keypad_alternate_layout[j][i]);
     746:	12 96       	adiw	r26, 0x02	; 2
     748:	bc 92       	st	X, r11
     74a:	12 97       	sbiw	r26, 0x02	; 2
					  		ui_sequence[k++].b_down = false;
     74c:	11 96       	adiw	r26, 0x01	; 1
     74e:	1c 92       	st	X, r1
     750:	0f 5f       	subi	r16, 0xFF	; 255
     752:	1f 4f       	sbci	r17, 0xFF	; 255
					  		ui_sequence[k++].b_down = false;
				  		}
			  		}//negativna flanka fn
			  		else if (!b_btn_state && keypress_state[j][i]==ALT_FN )
			  		{
						sequence_running=true;
     754:	33 24       	eor	r3, r3
     756:	33 94       	inc	r3
     758:	0b c0       	rjmp	.+22     	; 0x770 <ui_process+0x2d8>
		  		ioport_set_pin_level(keypad_columns[i], 0);
		  		for(int j=0;j<N_ROWS;j++){	//bere stanje vrstic na vhodih
			  		b_btn_state=!ioport_get_pin_level(keypad_rows[j]);
			  		if (b_btn_state && keypress_state[j][i]==0) //pozitivna flanka
			  		{
						sequence_running=true;
     75a:	33 24       	eor	r3, r3
     75c:	33 94       	inc	r3
     75e:	08 c0       	rjmp	.+16     	; 0x770 <ui_process+0x2d8>
     760:	33 24       	eor	r3, r3
     762:	33 94       	inc	r3
     764:	05 c0       	rjmp	.+10     	; 0x770 <ui_process+0x2d8>
					  		}
				  		}
			  		}//pozitivna flanka
			  		else if (!b_btn_state && keypress_state[j][i]==FN )
			  		{
						sequence_running=true;
     766:	33 24       	eor	r3, r3
     768:	33 94       	inc	r3
     76a:	02 c0       	rjmp	.+4      	; 0x770 <ui_process+0x2d8>
					  		ui_sequence[k++].b_down = false;
				  		}
			  		}//negativna flanka fn
			  		else if (!b_btn_state && keypress_state[j][i]==ALT_FN )
			  		{
						sequence_running=true;
     76c:	33 24       	eor	r3, r3
     76e:	33 94       	inc	r3
     770:	89 85       	ldd	r24, Y+9	; 0x09
     772:	9a 85       	ldd	r25, Y+10	; 0x0a
     774:	0d 96       	adiw	r24, 0x0d	; 13
     776:	89 87       	std	Y+9, r24	; 0x09
     778:	9a 87       	std	Y+10, r25	; 0x0a
     77a:	3d 96       	adiw	r30, 0x0d	; 13
     77c:	63 5f       	subi	r22, 0xF3	; 243
     77e:	7f 4f       	sbci	r23, 0xFF	; 255
     780:	23 5f       	subi	r18, 0xF3	; 243
     782:	3f 4f       	sbci	r19, 0xFF	; 255
     784:	43 5f       	subi	r20, 0xF3	; 243
     786:	5f 4f       	sbci	r21, 0xFF	; 255
  
  		//skeniram matriko
  		if(!sequence_running){ //poèaka da je prejšnja sekvenca poslana
	  		for(int i=0; i<N_COLS; i++){	//postavlja posamezne izhode na stolpcih na 0
		  		ioport_set_pin_level(keypad_columns[i], 0);
		  		for(int j=0;j<N_ROWS;j++){	//bere stanje vrstic na vhodih
     788:	ab 85       	ldd	r26, Y+11	; 0x0b
     78a:	bc 85       	ldd	r27, Y+12	; 0x0c
     78c:	a8 15       	cp	r26, r8
     78e:	b9 05       	cpc	r27, r9
     790:	09 f0       	breq	.+2      	; 0x794 <ui_process+0x2fc>
     792:	f9 ce       	rjmp	.-526    	; 0x586 <ui_process+0xee>
					  		ui_sequence[k].u8_value = (keypad_alternate_layout[j][i]);
					  		ui_sequence[k++].b_down = false;
				  		}
			  		}//negativna flanka altfn
		  		}//ROWS
		  		ioport_set_pin_level(keypad_columns[i], 1);
     794:	ef 81       	ldd	r30, Y+7	; 0x07
     796:	f8 85       	ldd	r31, Y+8	; 0x08
     798:	80 81       	ld	r24, Z
     79a:	ff ef       	ldi	r31, 0xFF	; 255
     79c:	6f 1a       	sub	r6, r31
     79e:	7f 0a       	sbc	r7, r31
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     7a0:	e8 2f       	mov	r30, r24
     7a2:	e6 95       	lsr	r30
     7a4:	e6 95       	lsr	r30
     7a6:	e6 95       	lsr	r30
     7a8:	20 e2       	ldi	r18, 0x20	; 32
     7aa:	e2 9f       	mul	r30, r18
     7ac:	f0 01       	movw	r30, r0
     7ae:	11 24       	eor	r1, r1
     7b0:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     7b2:	87 70       	andi	r24, 0x07	; 7
     7b4:	d7 01       	movw	r26, r14
     7b6:	02 c0       	rjmp	.+4      	; 0x7bc <ui_process+0x324>
     7b8:	aa 0f       	add	r26, r26
     7ba:	bb 1f       	adc	r27, r27
     7bc:	8a 95       	dec	r24
     7be:	e2 f7       	brpl	.-8      	; 0x7b8 <ui_process+0x320>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     7c0:	a5 83       	std	Z+5, r26	; 0x05
     7c2:	bf ef       	ldi	r27, 0xFF	; 255
     7c4:	4b 1a       	sub	r4, r27
     7c6:	5b 0a       	sbc	r5, r27
     7c8:	e9 81       	ldd	r30, Y+1	; 0x01
     7ca:	fa 81       	ldd	r31, Y+2	; 0x02
     7cc:	31 96       	adiw	r30, 0x01	; 1
     7ce:	e9 83       	std	Y+1, r30	; 0x01
     7d0:	fa 83       	std	Y+2, r31	; 0x02
     7d2:	2b 81       	ldd	r18, Y+3	; 0x03
     7d4:	3c 81       	ldd	r19, Y+4	; 0x04
     7d6:	2f 5f       	subi	r18, 0xFF	; 255
     7d8:	3f 4f       	sbci	r19, 0xFF	; 255
     7da:	2b 83       	std	Y+3, r18	; 0x03
     7dc:	3c 83       	std	Y+4, r19	; 0x04
     7de:	8d 81       	ldd	r24, Y+5	; 0x05
     7e0:	9e 81       	ldd	r25, Y+6	; 0x06
     7e2:	01 96       	adiw	r24, 0x01	; 1
     7e4:	8d 83       	std	Y+5, r24	; 0x05
     7e6:	9e 83       	std	Y+6, r25	; 0x06
     7e8:	9f ef       	ldi	r25, 0xFF	; 255
     7ea:	c9 1a       	sub	r12, r25
     7ec:	d9 0a       	sbc	r13, r25
		}
  
  
  		//skeniram matriko
  		if(!sequence_running){ //poèaka da je prejšnja sekvenca poslana
	  		for(int i=0; i<N_COLS; i++){	//postavlja posamezne izhode na stolpcih na 0
     7ee:	a4 e1       	ldi	r26, 0x14	; 20
     7f0:	6a 16       	cp	r6, r26
     7f2:	a0 e2       	ldi	r26, 0x20	; 32
     7f4:	7a 06       	cpc	r7, r26
     7f6:	09 f0       	breq	.+2      	; 0x7fa <ui_process+0x362>
     7f8:	a4 ce       	rjmp	.-696    	; 0x542 <ui_process+0xaa>
     7fa:	00 93 68 22 	sts	0x2268, r16	; 0x802268 <k>
     7fe:	10 93 69 22 	sts	0x2269, r17	; 0x802269 <k+0x1>
     802:	30 92 1e 22 	sts	0x221E, r3	; 0x80221e <sequence_running.5695>
  		}//sequence
  
  
	
    //dodatna tipka, vezana direktno na PORTC3
	if(!sequence_running){
     806:	31 10       	cpse	r3, r1
     808:	33 c0       	rjmp	.+102    	; 0x870 <ui_process+0x3d8>
		b_PC3_btn_state = !ioport_get_pin_level(PIN_C3);
     80a:	90 91 06 20 	lds	r25, 0x2006	; 0x802006 <PIN_C3>
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     80e:	e9 2f       	mov	r30, r25
     810:	e6 95       	lsr	r30
     812:	e6 95       	lsr	r30
     814:	e6 95       	lsr	r30
     816:	b0 e2       	ldi	r27, 0x20	; 32
     818:	eb 9f       	mul	r30, r27
     81a:	f0 01       	movw	r30, r0
     81c:	11 24       	eor	r1, r1
     81e:	fa 5f       	subi	r31, 0xFA	; 250

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
     820:	30 85       	ldd	r19, Z+8	; 0x08
     822:	29 2f       	mov	r18, r25
     824:	27 70       	andi	r18, 0x07	; 7
     826:	81 e0       	ldi	r24, 0x01	; 1
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	02 c0       	rjmp	.+4      	; 0x830 <ui_process+0x398>
     82c:	88 0f       	add	r24, r24
     82e:	99 1f       	adc	r25, r25
     830:	2a 95       	dec	r18
     832:	e2 f7       	brpl	.-8      	; 0x82c <ui_process+0x394>
     834:	83 23       	and	r24, r19
     836:	91 e0       	ldi	r25, 0x01	; 1
     838:	09 f0       	breq	.+2      	; 0x83c <ui_process+0x3a4>
     83a:	90 e0       	ldi	r25, 0x00	; 0
		if (b_PC3_btn_state != b_PC3_btn_last_state) {
     83c:	80 91 1d 22 	lds	r24, 0x221D	; 0x80221d <b_PC3_btn_last_state.5694>
     840:	98 17       	cp	r25, r24
     842:	b1 f0       	breq	.+44     	; 0x870 <ui_process+0x3d8>
			b_PC3_btn_last_state = b_PC3_btn_state; 
     844:	90 93 1d 22 	sts	0x221D, r25	; 0x80221d <b_PC3_btn_last_state.5694>
			sequence_running = true;
     848:	81 e0       	ldi	r24, 0x01	; 1
     84a:	80 93 1e 22 	sts	0x221E, r24	; 0x80221e <sequence_running.5695>
			ui_sequence[k].b_modifier = false;
     84e:	f8 01       	movw	r30, r16
     850:	ee 0f       	add	r30, r30
     852:	ff 1f       	adc	r31, r31
     854:	e0 0f       	add	r30, r16
     856:	f1 1f       	adc	r31, r17
     858:	e2 5e       	subi	r30, 0xE2	; 226
     85a:	fc 4d       	sbci	r31, 0xDC	; 220
     85c:	10 82       	st	Z, r1
			ui_sequence[k].u8_value = keypad_layout[4][6]; //HID_BACKSPACE
     85e:	8a e2       	ldi	r24, 0x2A	; 42
     860:	82 83       	std	Z+2, r24	; 0x02
			ui_sequence[k++].b_down = b_PC3_btn_state;
     862:	0f 5f       	subi	r16, 0xFF	; 255
     864:	1f 4f       	sbci	r17, 0xFF	; 255
     866:	00 93 68 22 	sts	0x2268, r16	; 0x802268 <k>
     86a:	10 93 69 22 	sts	0x2269, r17	; 0x802269 <k+0x1>
     86e:	91 83       	std	Z+1, r25	; 0x01
		}
	}
	
	
	//analogni horizontalni softkeyi
	int ad_h_sk=ReadADC(5);
     870:	85 e0       	ldi	r24, 0x05	; 5
     872:	e3 dd       	rcall	.-1082   	; 0x43a <ReadADC>
	if (!sequence_running && h_sk_state==0){
     874:	20 91 1e 22 	lds	r18, 0x221E	; 0x80221e <sequence_running.5695>
     878:	21 11       	cpse	r18, r1
     87a:	5e c0       	rjmp	.+188    	; 0x938 <ui_process+0x4a0>
     87c:	20 91 23 22 	lds	r18, 0x2223	; 0x802223 <h_sk_state>
     880:	30 91 24 22 	lds	r19, 0x2224	; 0x802224 <h_sk_state+0x1>
     884:	23 2b       	or	r18, r19
     886:	09 f0       	breq	.+2      	; 0x88a <ui_process+0x3f2>
     888:	57 c0       	rjmp	.+174    	; 0x938 <ui_process+0x4a0>
     88a:	e8 ef       	ldi	r30, 0xF8	; 248
     88c:	f0 e2       	ldi	r31, 0x20	; 32
     88e:	20 e0       	ldi	r18, 0x00	; 0
     890:	30 e0       	ldi	r19, 0x00	; 0
		for(int i=0;i<N_H_SK;i++){
			if((h_sk_val[i] < (ad_h_sk + h_sk_tolerance)) && (h_sk_val[i] > (ad_h_sk - h_sk_tolerance)) ){
     892:	bc 01       	movw	r22, r24
     894:	6b 5f       	subi	r22, 0xFB	; 251
     896:	7f 4f       	sbci	r23, 0xFF	; 255
     898:	05 97       	sbiw	r24, 0x05	; 5
     89a:	41 91       	ld	r20, Z+
     89c:	51 91       	ld	r21, Z+
     89e:	46 17       	cp	r20, r22
     8a0:	57 07       	cpc	r21, r23
     8a2:	08 f0       	brcs	.+2      	; 0x8a6 <ui_process+0x40e>
     8a4:	42 c0       	rjmp	.+132    	; 0x92a <ui_process+0x492>
     8a6:	84 17       	cp	r24, r20
     8a8:	95 07       	cpc	r25, r21
     8aa:	08 f0       	brcs	.+2      	; 0x8ae <ui_process+0x416>
     8ac:	3e c0       	rjmp	.+124    	; 0x92a <ui_process+0x492>
				if(h_sk_modifiers[i]){
     8ae:	f9 01       	movw	r30, r18
     8b0:	ec 52       	subi	r30, 0x2C	; 44
     8b2:	ff 4d       	sbci	r31, 0xDF	; 223
     8b4:	40 81       	ld	r20, Z
     8b6:	44 23       	and	r20, r20
     8b8:	09 f4       	brne	.+2      	; 0x8bc <ui_process+0x424>
     8ba:	17 c1       	rjmp	.+558    	; 0xaea <ui_process+0x652>
					ui_sequence[k].b_modifier = true;
     8bc:	80 91 68 22 	lds	r24, 0x2268	; 0x802268 <k>
     8c0:	90 91 69 22 	lds	r25, 0x2269	; 0x802269 <k+0x1>
     8c4:	fc 01       	movw	r30, r24
     8c6:	ee 0f       	add	r30, r30
     8c8:	ff 1f       	adc	r31, r31
     8ca:	e8 0f       	add	r30, r24
     8cc:	f9 1f       	adc	r31, r25
     8ce:	e2 5e       	subi	r30, 0xE2	; 226
     8d0:	fc 4d       	sbci	r31, 0xDC	; 220
     8d2:	51 e0       	ldi	r21, 0x01	; 1
     8d4:	50 83       	st	Z, r21
					ui_sequence[k].u8_value = (h_sk_modifiers[i]);
     8d6:	42 83       	std	Z+2, r20	; 0x02
					ui_sequence[k++].b_down = true;
     8d8:	01 96       	adiw	r24, 0x01	; 1
     8da:	80 93 68 22 	sts	0x2268, r24	; 0x802268 <k>
     8de:	90 93 69 22 	sts	0x2269, r25	; 0x802269 <k+0x1>
     8e2:	51 83       	std	Z+1, r21	; 0x01
				}
				if(h_sk_f[i]){
     8e4:	f9 01       	movw	r30, r18
     8e6:	ea 51       	subi	r30, 0x1A	; 26
     8e8:	ff 4d       	sbci	r31, 0xDF	; 223
     8ea:	50 81       	ld	r21, Z
     8ec:	51 11       	cpse	r21, r1
     8ee:	23 c1       	rjmp	.+582    	; 0xb36 <ui_process+0x69e>
					ui_sequence[k].b_modifier = false;
					ui_sequence[k].u8_value = (h_sk_f[i]);
					ui_sequence[k++].b_down = false;
				}
				if(h_sk_modifiers[i]){
					ui_sequence[k].b_modifier = true;
     8f0:	80 91 68 22 	lds	r24, 0x2268	; 0x802268 <k>
     8f4:	90 91 69 22 	lds	r25, 0x2269	; 0x802269 <k+0x1>
     8f8:	fc 01       	movw	r30, r24
     8fa:	ee 0f       	add	r30, r30
     8fc:	ff 1f       	adc	r31, r31
     8fe:	e8 0f       	add	r30, r24
     900:	f9 1f       	adc	r31, r25
     902:	e2 5e       	subi	r30, 0xE2	; 226
     904:	fc 4d       	sbci	r31, 0xDC	; 220
     906:	21 e0       	ldi	r18, 0x01	; 1
     908:	20 83       	st	Z, r18
					ui_sequence[k].u8_value = (h_sk_modifiers[i]);
     90a:	42 83       	std	Z+2, r20	; 0x02
					ui_sequence[k++].b_down = false;
     90c:	01 96       	adiw	r24, 0x01	; 1
     90e:	80 93 68 22 	sts	0x2268, r24	; 0x802268 <k>
     912:	90 93 69 22 	sts	0x2269, r25	; 0x802269 <k+0x1>
     916:	11 82       	std	Z+1, r1	; 0x01
				}
				h_sk_state=1;
     918:	81 e0       	ldi	r24, 0x01	; 1
     91a:	90 e0       	ldi	r25, 0x00	; 0
     91c:	80 93 23 22 	sts	0x2223, r24	; 0x802223 <h_sk_state>
     920:	90 93 24 22 	sts	0x2224, r25	; 0x802224 <h_sk_state+0x1>
				sequence_running=true;
     924:	80 93 1e 22 	sts	0x221E, r24	; 0x80221e <sequence_running.5695>
				break;
     928:	0d c0       	rjmp	.+26     	; 0x944 <ui_process+0x4ac>
	
	
	//analogni horizontalni softkeyi
	int ad_h_sk=ReadADC(5);
	if (!sequence_running && h_sk_state==0){
		for(int i=0;i<N_H_SK;i++){
     92a:	2f 5f       	subi	r18, 0xFF	; 255
     92c:	3f 4f       	sbci	r19, 0xFF	; 255
     92e:	2a 30       	cpi	r18, 0x0A	; 10
     930:	31 05       	cpc	r19, r1
     932:	09 f0       	breq	.+2      	; 0x936 <ui_process+0x49e>
     934:	b2 cf       	rjmp	.-156    	; 0x89a <ui_process+0x402>
     936:	06 c0       	rjmp	.+12     	; 0x944 <ui_process+0x4ac>
				sequence_running=true;
				break;
			}//if tol
		}//for i
	}//if seq h
	else if (ad_h_sk < h_sk_no_key) //key release event
     938:	44 97       	sbiw	r24, 0x14	; 20
     93a:	20 f4       	brcc	.+8      	; 0x944 <ui_process+0x4ac>
	{
		h_sk_state=0;
     93c:	10 92 23 22 	sts	0x2223, r1	; 0x802223 <h_sk_state>
     940:	10 92 24 22 	sts	0x2224, r1	; 0x802224 <h_sk_state+0x1>
	} //else seq h
	
	//analogni vertikalni softkeyi
	int ad_v_sk=ReadADC(6);
     944:	86 e0       	ldi	r24, 0x06	; 6
     946:	79 dd       	rcall	.-1294   	; 0x43a <ReadADC>
	if (!sequence_running && v_sk_state==0){
     948:	20 91 1e 22 	lds	r18, 0x221E	; 0x80221e <sequence_running.5695>
     94c:	21 11       	cpse	r18, r1
     94e:	5e c0       	rjmp	.+188    	; 0xa0c <ui_process+0x574>
     950:	20 91 25 22 	lds	r18, 0x2225	; 0x802225 <v_sk_state>
     954:	30 91 26 22 	lds	r19, 0x2226	; 0x802226 <v_sk_state+0x1>
     958:	23 2b       	or	r18, r19
     95a:	09 f0       	breq	.+2      	; 0x95e <ui_process+0x4c6>
     95c:	57 c0       	rjmp	.+174    	; 0xa0c <ui_process+0x574>
     95e:	ec e0       	ldi	r30, 0x0C	; 12
     960:	f1 e2       	ldi	r31, 0x21	; 33
     962:	20 e0       	ldi	r18, 0x00	; 0
     964:	30 e0       	ldi	r19, 0x00	; 0
		for(int i=0;i<N_V_SK;i++){
			if((v_sk_val[i] < (ad_v_sk + v_sk_tolerance)) && (v_sk_val[i] > (ad_v_sk - v_sk_tolerance)) ){
     966:	bc 01       	movw	r22, r24
     968:	6b 5f       	subi	r22, 0xFB	; 251
     96a:	7f 4f       	sbci	r23, 0xFF	; 255
     96c:	05 97       	sbiw	r24, 0x05	; 5
     96e:	41 91       	ld	r20, Z+
     970:	51 91       	ld	r21, Z+
     972:	46 17       	cp	r20, r22
     974:	57 07       	cpc	r21, r23
     976:	08 f0       	brcs	.+2      	; 0x97a <ui_process+0x4e2>
     978:	42 c0       	rjmp	.+132    	; 0x9fe <ui_process+0x566>
     97a:	84 17       	cp	r24, r20
     97c:	95 07       	cpc	r25, r21
     97e:	08 f0       	brcs	.+2      	; 0x982 <ui_process+0x4ea>
     980:	3e c0       	rjmp	.+124    	; 0x9fe <ui_process+0x566>
				if(v_sk_modifiers[i]){
     982:	f9 01       	movw	r30, r18
     984:	e1 52       	subi	r30, 0x21	; 33
     986:	ff 4d       	sbci	r31, 0xDF	; 223
     988:	40 81       	ld	r20, Z
     98a:	44 23       	and	r20, r20
     98c:	09 f4       	brne	.+2      	; 0x990 <ui_process+0x4f8>
     98e:	b5 c0       	rjmp	.+362    	; 0xafa <ui_process+0x662>
					ui_sequence[k].b_modifier = true;
     990:	80 91 68 22 	lds	r24, 0x2268	; 0x802268 <k>
     994:	90 91 69 22 	lds	r25, 0x2269	; 0x802269 <k+0x1>
     998:	fc 01       	movw	r30, r24
     99a:	ee 0f       	add	r30, r30
     99c:	ff 1f       	adc	r31, r31
     99e:	e8 0f       	add	r30, r24
     9a0:	f9 1f       	adc	r31, r25
     9a2:	e2 5e       	subi	r30, 0xE2	; 226
     9a4:	fc 4d       	sbci	r31, 0xDC	; 220
     9a6:	51 e0       	ldi	r21, 0x01	; 1
     9a8:	50 83       	st	Z, r21
					ui_sequence[k].u8_value = (v_sk_modifiers[i]);
     9aa:	42 83       	std	Z+2, r20	; 0x02
					ui_sequence[k++].b_down = true;
     9ac:	01 96       	adiw	r24, 0x01	; 1
     9ae:	80 93 68 22 	sts	0x2268, r24	; 0x802268 <k>
     9b2:	90 93 69 22 	sts	0x2269, r25	; 0x802269 <k+0x1>
     9b6:	51 83       	std	Z+1, r21	; 0x01
				}
				if(v_sk_f[i]){
     9b8:	f9 01       	movw	r30, r18
     9ba:	ef 50       	subi	r30, 0x0F	; 15
     9bc:	ff 4d       	sbci	r31, 0xDF	; 223
     9be:	50 81       	ld	r21, Z
     9c0:	51 11       	cpse	r21, r1
     9c2:	ff c0       	rjmp	.+510    	; 0xbc2 <ui_process+0x72a>
					ui_sequence[k].b_modifier = false;
					ui_sequence[k].u8_value = (v_sk_f[i]);
					ui_sequence[k++].b_down = false;
				}
				if(v_sk_modifiers[i]){
					ui_sequence[k].b_modifier = true;
     9c4:	80 91 68 22 	lds	r24, 0x2268	; 0x802268 <k>
     9c8:	90 91 69 22 	lds	r25, 0x2269	; 0x802269 <k+0x1>
     9cc:	fc 01       	movw	r30, r24
     9ce:	ee 0f       	add	r30, r30
     9d0:	ff 1f       	adc	r31, r31
     9d2:	e8 0f       	add	r30, r24
     9d4:	f9 1f       	adc	r31, r25
     9d6:	e2 5e       	subi	r30, 0xE2	; 226
     9d8:	fc 4d       	sbci	r31, 0xDC	; 220
     9da:	21 e0       	ldi	r18, 0x01	; 1
     9dc:	20 83       	st	Z, r18
					ui_sequence[k].u8_value = (v_sk_modifiers[i]);
     9de:	42 83       	std	Z+2, r20	; 0x02
					ui_sequence[k++].b_down = false;
     9e0:	01 96       	adiw	r24, 0x01	; 1
     9e2:	80 93 68 22 	sts	0x2268, r24	; 0x802268 <k>
     9e6:	90 93 69 22 	sts	0x2269, r25	; 0x802269 <k+0x1>
     9ea:	11 82       	std	Z+1, r1	; 0x01
				}		
				
				v_sk_state=1;
     9ec:	81 e0       	ldi	r24, 0x01	; 1
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	80 93 25 22 	sts	0x2225, r24	; 0x802225 <v_sk_state>
     9f4:	90 93 26 22 	sts	0x2226, r25	; 0x802226 <v_sk_state+0x1>
				sequence_running=true;
     9f8:	80 93 1e 22 	sts	0x221E, r24	; 0x80221e <sequence_running.5695>
				break;
     9fc:	0d c0       	rjmp	.+26     	; 0xa18 <ui_process+0x580>
	} //else seq h
	
	//analogni vertikalni softkeyi
	int ad_v_sk=ReadADC(6);
	if (!sequence_running && v_sk_state==0){
		for(int i=0;i<N_V_SK;i++){
     9fe:	2f 5f       	subi	r18, 0xFF	; 255
     a00:	3f 4f       	sbci	r19, 0xFF	; 255
     a02:	26 30       	cpi	r18, 0x06	; 6
     a04:	31 05       	cpc	r19, r1
     a06:	09 f0       	breq	.+2      	; 0xa0a <ui_process+0x572>
     a08:	b2 cf       	rjmp	.-156    	; 0x96e <ui_process+0x4d6>
     a0a:	06 c0       	rjmp	.+12     	; 0xa18 <ui_process+0x580>
				sequence_running=true;
				break;
			}//if tol
		}//for i
	}//if seq v
	else if (ad_v_sk < v_sk_no_key) //key release event
     a0c:	44 97       	sbiw	r24, 0x14	; 20
     a0e:	20 f4       	brcc	.+8      	; 0xa18 <ui_process+0x580>
	{
		v_sk_state=0;
     a10:	10 92 25 22 	sts	0x2225, r1	; 0x802225 <v_sk_state>
     a14:	10 92 26 22 	sts	0x2226, r1	; 0x802226 <v_sk_state+0x1>
	*/



	// Sequence process running each period
	if (SEQUENCE_PERIOD > cpt_sof) {
     a18:	80 91 1f 22 	lds	r24, 0x221F	; 0x80221f <cpt_sof.5698>
     a1c:	90 91 20 22 	lds	r25, 0x2220	; 0x802220 <cpt_sof.5698+0x1>
     a20:	05 97       	sbiw	r24, 0x05	; 5
     a22:	08 f4       	brcc	.+2      	; 0xa26 <ui_process+0x58e>
     a24:	14 c1       	rjmp	.+552    	; 0xc4e <ui_process+0x7b6>
		return;
	}
	cpt_sof = 0;         
     a26:	10 92 1f 22 	sts	0x221F, r1	; 0x80221f <cpt_sof.5698>
     a2a:	10 92 20 22 	sts	0x2220, r1	; 0x802220 <cpt_sof.5698+0x1>

	if (sequence_running) {
     a2e:	80 91 1e 22 	lds	r24, 0x221E	; 0x80221e <sequence_running.5695>
     a32:	88 23       	and	r24, r24
     a34:	09 f4       	brne	.+2      	; 0xa38 <ui_process+0x5a0>
     a36:	0b c1       	rjmp	.+534    	; 0xc4e <ui_process+0x7b6>
		// Send next key
			//ioport_set_pin_level(LED_1, 1);
		u8_value = ui_sequence[u8_sequence_pos].u8_value;
     a38:	90 91 1c 22 	lds	r25, 0x221C	; 0x80221c <__data_end>
     a3c:	29 2f       	mov	r18, r25
     a3e:	30 e0       	ldi	r19, 0x00	; 0
     a40:	f9 01       	movw	r30, r18
     a42:	ee 0f       	add	r30, r30
     a44:	ff 1f       	adc	r31, r31
     a46:	e2 0f       	add	r30, r18
     a48:	f3 1f       	adc	r31, r19
     a4a:	e2 5e       	subi	r30, 0xE2	; 226
     a4c:	fc 4d       	sbci	r31, 0xDC	; 220
     a4e:	82 81       	ldd	r24, Z+2	; 0x02
		if (u8_value!=0) {
     a50:	88 23       	and	r24, r24
     a52:	09 f4       	brne	.+2      	; 0xa56 <ui_process+0x5be>
     a54:	63 c0       	rjmp	.+198    	; 0xb1c <ui_process+0x684>
			if (ui_sequence[u8_sequence_pos].b_modifier) {
     a56:	f9 01       	movw	r30, r18
     a58:	ee 0f       	add	r30, r30
     a5a:	ff 1f       	adc	r31, r31
     a5c:	e2 0f       	add	r30, r18
     a5e:	f3 1f       	adc	r31, r19
     a60:	e2 5e       	subi	r30, 0xE2	; 226
     a62:	fc 4d       	sbci	r31, 0xDC	; 220
     a64:	90 81       	ld	r25, Z
     a66:	99 23       	and	r25, r25
     a68:	79 f0       	breq	.+30     	; 0xa88 <ui_process+0x5f0>
				if (ui_sequence[u8_sequence_pos].b_down) {
     a6a:	f9 01       	movw	r30, r18
     a6c:	ee 0f       	add	r30, r30
     a6e:	ff 1f       	adc	r31, r31
     a70:	2e 0f       	add	r18, r30
     a72:	3f 1f       	adc	r19, r31
     a74:	f9 01       	movw	r30, r18
     a76:	e2 5e       	subi	r30, 0xE2	; 226
     a78:	fc 4d       	sbci	r31, 0xDC	; 220
     a7a:	91 81       	ldd	r25, Z+1	; 0x01
     a7c:	99 23       	and	r25, r25
					sucess = udi_hid_kbd_modifier_down(u8_value);
     a7e:	11 f0       	breq	.+4      	; 0xa84 <ui_process+0x5ec>
     a80:	a0 d2       	rcall	.+1344   	; 0xfc2 <udi_hid_kbd_modifier_down>
				} else {
					sucess = udi_hid_kbd_modifier_up(u8_value);
     a82:	10 c0       	rjmp	.+32     	; 0xaa4 <ui_process+0x60c>
     a84:	83 d2       	rcall	.+1286   	; 0xf8c <udi_hid_kbd_modifier_up>
     a86:	0e c0       	rjmp	.+28     	; 0xaa4 <ui_process+0x60c>
				}
			} else {
				if (ui_sequence[u8_sequence_pos].b_down) {
     a88:	f9 01       	movw	r30, r18
     a8a:	ee 0f       	add	r30, r30
     a8c:	ff 1f       	adc	r31, r31
     a8e:	2e 0f       	add	r18, r30
     a90:	3f 1f       	adc	r19, r31
     a92:	f9 01       	movw	r30, r18
     a94:	e2 5e       	subi	r30, 0xE2	; 226
     a96:	fc 4d       	sbci	r31, 0xDC	; 220
     a98:	91 81       	ldd	r25, Z+1	; 0x01
					sucess = udi_hid_kbd_down(u8_value);
     a9a:	99 23       	and	r25, r25
     a9c:	11 f0       	breq	.+4      	; 0xaa2 <ui_process+0x60a>
     a9e:	e7 d2       	rcall	.+1486   	; 0x106e <udi_hid_kbd_down>
				} else {
					sucess = udi_hid_kbd_up(u8_value);
     aa0:	01 c0       	rjmp	.+2      	; 0xaa4 <ui_process+0x60c>
     aa2:	a9 d2       	rcall	.+1362   	; 0xff6 <udi_hid_kbd_up>
				}                          
			}
			if (!sucess) {
     aa4:	88 23       	and	r24, r24
     aa6:	09 f4       	brne	.+2      	; 0xaaa <ui_process+0x612>
     aa8:	d2 c0       	rjmp	.+420    	; 0xc4e <ui_process+0x7b6>
				return; // Retry it on next schedule
			}
		}
		// Valid sequence position
		u8_sequence_pos++;
     aaa:	80 91 1c 22 	lds	r24, 0x221C	; 0x80221c <__data_end>
     aae:	8f 5f       	subi	r24, 0xFF	; 255
     ab0:	80 93 1c 22 	sts	0x221C, r24	; 0x80221c <__data_end>
		if (u8_sequence_pos >= k){
     ab4:	90 e0       	ldi	r25, 0x00	; 0
     ab6:	20 91 68 22 	lds	r18, 0x2268	; 0x802268 <k>
     aba:	30 91 69 22 	lds	r19, 0x2269	; 0x802269 <k+0x1>
     abe:	82 17       	cp	r24, r18
     ac0:	93 07       	cpc	r25, r19
     ac2:	0c f4       	brge	.+2      	; 0xac6 <ui_process+0x62e>
     ac4:	c4 c0       	rjmp	.+392    	; 0xc4e <ui_process+0x7b6>
			//sizeof(ui_sequence) / sizeof(ui_sequence[0])) {
			u8_sequence_pos = 0;
     ac6:	10 92 1c 22 	sts	0x221C, r1	; 0x80221c <__data_end>
			k=0;
     aca:	10 92 68 22 	sts	0x2268, r1	; 0x802268 <k>
     ace:	10 92 69 22 	sts	0x2269, r1	; 0x802269 <k+0x1>
			sequence_running = false;
     ad2:	10 92 1e 22 	sts	0x221E, r1	; 0x80221e <sequence_running.5695>
     ad6:	e0 e2       	ldi	r30, 0x20	; 32
     ad8:	f3 e2       	ldi	r31, 0x23	; 35
     ada:	8c e5       	ldi	r24, 0x5C	; 92
     adc:	93 e2       	ldi	r25, 0x23	; 35
			for(int l=0; l < sizeof(ui_sequence) / sizeof(ui_sequence[0]); l++) ui_sequence[l].u8_value = 0; //pobriše ui_seq
     ade:	10 82       	st	Z, r1
     ae0:	33 96       	adiw	r30, 0x03	; 3
     ae2:	e8 17       	cp	r30, r24
     ae4:	f9 07       	cpc	r31, r25
     ae6:	d9 f7       	brne	.-10     	; 0xade <ui_process+0x646>
     ae8:	b2 c0       	rjmp	.+356    	; 0xc4e <ui_process+0x7b6>
				if(h_sk_modifiers[i]){
					ui_sequence[k].b_modifier = true;
					ui_sequence[k].u8_value = (h_sk_modifiers[i]);
					ui_sequence[k++].b_down = true;
				}
				if(h_sk_f[i]){
     aea:	f9 01       	movw	r30, r18
     aec:	ea 51       	subi	r30, 0x1A	; 26
     aee:	ff 4d       	sbci	r31, 0xDF	; 223
     af0:	40 81       	ld	r20, Z
     af2:	44 23       	and	r20, r20
     af4:	09 f4       	brne	.+2      	; 0xaf8 <ui_process+0x660>
     af6:	10 cf       	rjmp	.-480    	; 0x918 <ui_process+0x480>
     af8:	41 c0       	rjmp	.+130    	; 0xb7c <ui_process+0x6e4>
				if(v_sk_modifiers[i]){
					ui_sequence[k].b_modifier = true;
					ui_sequence[k].u8_value = (v_sk_modifiers[i]);
					ui_sequence[k++].b_down = true;
				}
				if(v_sk_f[i]){
     afa:	f9 01       	movw	r30, r18
     afc:	ef 50       	subi	r30, 0x0F	; 15
     afe:	ff 4d       	sbci	r31, 0xDF	; 223
     b00:	40 81       	ld	r20, Z
     b02:	44 23       	and	r20, r20
     b04:	09 f4       	brne	.+2      	; 0xb08 <ui_process+0x670>
     b06:	72 cf       	rjmp	.-284    	; 0x9ec <ui_process+0x554>
     b08:	7f c0       	rjmp	.+254    	; 0xc08 <ui_process+0x770>
		}
		// Valid sequence position
		u8_sequence_pos++;
		if (u8_sequence_pos >= k){
			//sizeof(ui_sequence) / sizeof(ui_sequence[0])) {
			u8_sequence_pos = 0;
     b0a:	10 92 1c 22 	sts	0x221C, r1	; 0x80221c <__data_end>
			k=0;
     b0e:	10 92 68 22 	sts	0x2268, r1	; 0x802268 <k>
     b12:	10 92 69 22 	sts	0x2269, r1	; 0x802269 <k+0x1>
			sequence_running = false;
     b16:	10 92 1e 22 	sts	0x221E, r1	; 0x80221e <sequence_running.5695>
     b1a:	dd cf       	rjmp	.-70     	; 0xad6 <ui_process+0x63e>
			if (!sucess) {
				return; // Retry it on next schedule
			}
		}
		// Valid sequence position
		u8_sequence_pos++;
     b1c:	9f 5f       	subi	r25, 0xFF	; 255
     b1e:	90 93 1c 22 	sts	0x221C, r25	; 0x80221c <__data_end>
		if (u8_sequence_pos >= k){
     b22:	89 2f       	mov	r24, r25
     b24:	90 e0       	ldi	r25, 0x00	; 0
     b26:	20 91 68 22 	lds	r18, 0x2268	; 0x802268 <k>
     b2a:	30 91 69 22 	lds	r19, 0x2269	; 0x802269 <k+0x1>
     b2e:	82 17       	cp	r24, r18
     b30:	93 07       	cpc	r25, r19
     b32:	5c f7       	brge	.-42     	; 0xb0a <ui_process+0x672>
     b34:	8c c0       	rjmp	.+280    	; 0xc4e <ui_process+0x7b6>
					ui_sequence[k].b_modifier = true;
					ui_sequence[k].u8_value = (h_sk_modifiers[i]);
					ui_sequence[k++].b_down = true;
				}
				if(h_sk_f[i]){
					ui_sequence[k].b_modifier = false;
     b36:	20 91 68 22 	lds	r18, 0x2268	; 0x802268 <k>
     b3a:	30 91 69 22 	lds	r19, 0x2269	; 0x802269 <k+0x1>
     b3e:	f9 01       	movw	r30, r18
     b40:	ee 0f       	add	r30, r30
     b42:	ff 1f       	adc	r31, r31
     b44:	e2 0f       	add	r30, r18
     b46:	f3 1f       	adc	r31, r19
     b48:	e2 5e       	subi	r30, 0xE2	; 226
     b4a:	fc 4d       	sbci	r31, 0xDC	; 220
     b4c:	10 82       	st	Z, r1
					ui_sequence[k].u8_value = (h_sk_f[i]);
     b4e:	52 83       	std	Z+2, r21	; 0x02
					ui_sequence[k++].b_down = true;
     b50:	c9 01       	movw	r24, r18
     b52:	01 96       	adiw	r24, 0x01	; 1
     b54:	61 e0       	ldi	r22, 0x01	; 1
     b56:	61 83       	std	Z+1, r22	; 0x01

					ui_sequence[k].b_modifier = false;
     b58:	fc 01       	movw	r30, r24
     b5a:	ee 0f       	add	r30, r30
     b5c:	ff 1f       	adc	r31, r31
     b5e:	8e 0f       	add	r24, r30
     b60:	9f 1f       	adc	r25, r31
     b62:	fc 01       	movw	r30, r24
     b64:	e2 5e       	subi	r30, 0xE2	; 226
     b66:	fc 4d       	sbci	r31, 0xDC	; 220
     b68:	10 82       	st	Z, r1
					ui_sequence[k].u8_value = (h_sk_f[i]);
     b6a:	52 83       	std	Z+2, r21	; 0x02
					ui_sequence[k++].b_down = false;
     b6c:	2e 5f       	subi	r18, 0xFE	; 254
     b6e:	3f 4f       	sbci	r19, 0xFF	; 255
     b70:	20 93 68 22 	sts	0x2268, r18	; 0x802268 <k>
     b74:	30 93 69 22 	sts	0x2269, r19	; 0x802269 <k+0x1>
     b78:	11 82       	std	Z+1, r1	; 0x01
     b7a:	ba ce       	rjmp	.-652    	; 0x8f0 <ui_process+0x458>
					ui_sequence[k].b_modifier = true;
					ui_sequence[k].u8_value = (h_sk_modifiers[i]);
					ui_sequence[k++].b_down = true;
				}
				if(h_sk_f[i]){
					ui_sequence[k].b_modifier = false;
     b7c:	20 91 68 22 	lds	r18, 0x2268	; 0x802268 <k>
     b80:	30 91 69 22 	lds	r19, 0x2269	; 0x802269 <k+0x1>
     b84:	f9 01       	movw	r30, r18
     b86:	ee 0f       	add	r30, r30
     b88:	ff 1f       	adc	r31, r31
     b8a:	e2 0f       	add	r30, r18
     b8c:	f3 1f       	adc	r31, r19
     b8e:	e2 5e       	subi	r30, 0xE2	; 226
     b90:	fc 4d       	sbci	r31, 0xDC	; 220
     b92:	10 82       	st	Z, r1
					ui_sequence[k].u8_value = (h_sk_f[i]);
     b94:	42 83       	std	Z+2, r20	; 0x02
					ui_sequence[k++].b_down = true;
     b96:	c9 01       	movw	r24, r18
     b98:	01 96       	adiw	r24, 0x01	; 1
     b9a:	51 e0       	ldi	r21, 0x01	; 1
     b9c:	51 83       	std	Z+1, r21	; 0x01

					ui_sequence[k].b_modifier = false;
     b9e:	fc 01       	movw	r30, r24
     ba0:	ee 0f       	add	r30, r30
     ba2:	ff 1f       	adc	r31, r31
     ba4:	8e 0f       	add	r24, r30
     ba6:	9f 1f       	adc	r25, r31
     ba8:	fc 01       	movw	r30, r24
     baa:	e2 5e       	subi	r30, 0xE2	; 226
     bac:	fc 4d       	sbci	r31, 0xDC	; 220
     bae:	10 82       	st	Z, r1
					ui_sequence[k].u8_value = (h_sk_f[i]);
     bb0:	42 83       	std	Z+2, r20	; 0x02
					ui_sequence[k++].b_down = false;
     bb2:	2e 5f       	subi	r18, 0xFE	; 254
     bb4:	3f 4f       	sbci	r19, 0xFF	; 255
     bb6:	20 93 68 22 	sts	0x2268, r18	; 0x802268 <k>
     bba:	30 93 69 22 	sts	0x2269, r19	; 0x802269 <k+0x1>
     bbe:	11 82       	std	Z+1, r1	; 0x01
     bc0:	ab ce       	rjmp	.-682    	; 0x918 <ui_process+0x480>
					ui_sequence[k].b_modifier = true;
					ui_sequence[k].u8_value = (v_sk_modifiers[i]);
					ui_sequence[k++].b_down = true;
				}
				if(v_sk_f[i]){
					ui_sequence[k].b_modifier = false;
     bc2:	20 91 68 22 	lds	r18, 0x2268	; 0x802268 <k>
     bc6:	30 91 69 22 	lds	r19, 0x2269	; 0x802269 <k+0x1>
     bca:	f9 01       	movw	r30, r18
     bcc:	ee 0f       	add	r30, r30
     bce:	ff 1f       	adc	r31, r31
     bd0:	e2 0f       	add	r30, r18
     bd2:	f3 1f       	adc	r31, r19
     bd4:	e2 5e       	subi	r30, 0xE2	; 226
     bd6:	fc 4d       	sbci	r31, 0xDC	; 220
     bd8:	10 82       	st	Z, r1
					ui_sequence[k].u8_value = (v_sk_f[i]);
     bda:	52 83       	std	Z+2, r21	; 0x02
					ui_sequence[k++].b_down = true;
     bdc:	c9 01       	movw	r24, r18
     bde:	01 96       	adiw	r24, 0x01	; 1
     be0:	61 e0       	ldi	r22, 0x01	; 1
     be2:	61 83       	std	Z+1, r22	; 0x01
					
					ui_sequence[k].b_modifier = false;
     be4:	fc 01       	movw	r30, r24
     be6:	ee 0f       	add	r30, r30
     be8:	ff 1f       	adc	r31, r31
     bea:	8e 0f       	add	r24, r30
     bec:	9f 1f       	adc	r25, r31
     bee:	fc 01       	movw	r30, r24
     bf0:	e2 5e       	subi	r30, 0xE2	; 226
     bf2:	fc 4d       	sbci	r31, 0xDC	; 220
     bf4:	10 82       	st	Z, r1
					ui_sequence[k].u8_value = (v_sk_f[i]);
     bf6:	52 83       	std	Z+2, r21	; 0x02
					ui_sequence[k++].b_down = false;
     bf8:	2e 5f       	subi	r18, 0xFE	; 254
     bfa:	3f 4f       	sbci	r19, 0xFF	; 255
     bfc:	20 93 68 22 	sts	0x2268, r18	; 0x802268 <k>
     c00:	30 93 69 22 	sts	0x2269, r19	; 0x802269 <k+0x1>
     c04:	11 82       	std	Z+1, r1	; 0x01
     c06:	de ce       	rjmp	.-580    	; 0x9c4 <ui_process+0x52c>
					ui_sequence[k].b_modifier = true;
					ui_sequence[k].u8_value = (v_sk_modifiers[i]);
					ui_sequence[k++].b_down = true;
				}
				if(v_sk_f[i]){
					ui_sequence[k].b_modifier = false;
     c08:	20 91 68 22 	lds	r18, 0x2268	; 0x802268 <k>
     c0c:	30 91 69 22 	lds	r19, 0x2269	; 0x802269 <k+0x1>
     c10:	f9 01       	movw	r30, r18
     c12:	ee 0f       	add	r30, r30
     c14:	ff 1f       	adc	r31, r31
     c16:	e2 0f       	add	r30, r18
     c18:	f3 1f       	adc	r31, r19
     c1a:	e2 5e       	subi	r30, 0xE2	; 226
     c1c:	fc 4d       	sbci	r31, 0xDC	; 220
     c1e:	10 82       	st	Z, r1
					ui_sequence[k].u8_value = (v_sk_f[i]);
     c20:	42 83       	std	Z+2, r20	; 0x02
					ui_sequence[k++].b_down = true;
     c22:	c9 01       	movw	r24, r18
     c24:	01 96       	adiw	r24, 0x01	; 1
     c26:	51 e0       	ldi	r21, 0x01	; 1
     c28:	51 83       	std	Z+1, r21	; 0x01
					
					ui_sequence[k].b_modifier = false;
     c2a:	fc 01       	movw	r30, r24
     c2c:	ee 0f       	add	r30, r30
     c2e:	ff 1f       	adc	r31, r31
     c30:	8e 0f       	add	r24, r30
     c32:	9f 1f       	adc	r25, r31
     c34:	fc 01       	movw	r30, r24
     c36:	e2 5e       	subi	r30, 0xE2	; 226
     c38:	fc 4d       	sbci	r31, 0xDC	; 220
     c3a:	10 82       	st	Z, r1
					ui_sequence[k].u8_value = (v_sk_f[i]);
     c3c:	42 83       	std	Z+2, r20	; 0x02
					ui_sequence[k++].b_down = false;
     c3e:	2e 5f       	subi	r18, 0xFE	; 254
     c40:	3f 4f       	sbci	r19, 0xFF	; 255
     c42:	20 93 68 22 	sts	0x2268, r18	; 0x802268 <k>
     c46:	30 93 69 22 	sts	0x2269, r19	; 0x802269 <k+0x1>
     c4a:	11 82       	std	Z+1, r1	; 0x01
     c4c:	cf ce       	rjmp	.-610    	; 0x9ec <ui_process+0x554>
			sequence_running = false;
			for(int l=0; l < sizeof(ui_sequence) / sizeof(ui_sequence[0]); l++) ui_sequence[l].u8_value = 0; //pobriše ui_seq
		}
		//ioport_set_pin_level(LED_1, 0);
	}
}
     c4e:	2c 96       	adiw	r28, 0x0c	; 12
     c50:	cd bf       	out	0x3d, r28	; 61
     c52:	de bf       	out	0x3e, r29	; 62
     c54:	df 91       	pop	r29
     c56:	cf 91       	pop	r28
     c58:	1f 91       	pop	r17
     c5a:	0f 91       	pop	r16
     c5c:	ff 90       	pop	r15
     c5e:	ef 90       	pop	r14
     c60:	df 90       	pop	r13
     c62:	cf 90       	pop	r12
     c64:	bf 90       	pop	r11
     c66:	af 90       	pop	r10
     c68:	9f 90       	pop	r9
     c6a:	8f 90       	pop	r8
     c6c:	7f 90       	pop	r7
     c6e:	6f 90       	pop	r6
     c70:	5f 90       	pop	r5
     c72:	4f 90       	pop	r4
     c74:	3f 90       	pop	r3
     c76:	2f 90       	pop	r2
     c78:	08 95       	ret

00000c7a <ui_kbd_led>:


void ui_kbd_led(uint8_t value)
{
     c7a:	08 95       	ret

00000c7c <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     c7c:	0f 93       	push	r16
     c7e:	1f 93       	push	r17
     c80:	cf 93       	push	r28
     c82:	df 93       	push	r29
     c84:	cd b7       	in	r28, 0x3d	; 61
     c86:	de b7       	in	r29, 0x3e	; 62
     c88:	27 97       	sbiw	r28, 0x07	; 7
     c8a:	cd bf       	out	0x3d, r28	; 61
     c8c:	de bf       	out	0x3e, r29	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     c8e:	8f ef       	ldi	r24, 0xFF	; 255
     c90:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     c94:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     c98:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     c9c:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     ca0:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     ca4:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     ca8:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
     cac:	65 e0       	ldi	r22, 0x05	; 5
     cae:	81 e4       	ldi	r24, 0x41	; 65
     cb0:	90 e0       	ldi	r25, 0x00	; 0
     cb2:	da d6       	rcall	.+3508   	; 0x1a68 <ccp_write_io>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
     cb4:	6c e1       	ldi	r22, 0x1C	; 28
     cb6:	70 e0       	ldi	r23, 0x00	; 0
     cb8:	82 e0       	ldi	r24, 0x02	; 2
     cba:	dc d6       	rcall	.+3512   	; 0x1a74 <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
     cbc:	8a 83       	std	Y+2, r24	; 0x02
     cbe:	6d e1       	ldi	r22, 0x1D	; 29
     cc0:	70 e0       	ldi	r23, 0x00	; 0
     cc2:	82 e0       	ldi	r24, 0x02	; 2
     cc4:	d7 d6       	rcall	.+3502   	; 0x1a74 <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
     cc6:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
     cc8:	89 81       	ldd	r24, Y+1	; 0x01
     cca:	9a 81       	ldd	r25, Y+2	; 0x02
     ccc:	01 96       	adiw	r24, 0x01	; 1
     cce:	21 f4       	brne	.+8      	; 0xcd8 <sysclk_init+0x5c>
		cal = 0x2340;
     cd0:	80 e4       	ldi	r24, 0x40	; 64
     cd2:	93 e2       	ldi	r25, 0x23	; 35
     cd4:	89 83       	std	Y+1, r24	; 0x01
     cd6:	9a 83       	std	Y+2, r25	; 0x02
     cd8:	89 81       	ldd	r24, Y+1	; 0x01
     cda:	9a 81       	ldd	r25, Y+2	; 0x02
     cdc:	8b 83       	std	Y+3, r24	; 0x03
     cde:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
     ce0:	e0 e6       	ldi	r30, 0x60	; 96
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
     ce6:	8c 81       	ldd	r24, Y+4	; 0x04
     ce8:	83 83       	std	Z+3, r24	; 0x03

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     cea:	8f b7       	in	r24, 0x3f	; 63
     cec:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
     cee:	f8 94       	cli
	return flags;
     cf0:	9e 81       	ldd	r25, Y+6	; 0x06
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     cf2:	e0 e5       	ldi	r30, 0x50	; 80
     cf4:	f0 e0       	ldi	r31, 0x00	; 0
     cf6:	80 81       	ld	r24, Z
     cf8:	82 60       	ori	r24, 0x02	; 2
     cfa:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     cfc:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     cfe:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     d00:	81 ff       	sbrs	r24, 1
     d02:	fd cf       	rjmp	.-6      	; 0xcfe <sysclk_init+0x82>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     d04:	8f b7       	in	r24, 0x3f	; 63
     d06:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
     d08:	f8 94       	cli
	return flags;
     d0a:	9f 81       	ldd	r25, Y+7	; 0x07
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
     d0c:	00 e5       	ldi	r16, 0x50	; 80
     d0e:	10 e0       	ldi	r17, 0x00	; 0
     d10:	d8 01       	movw	r26, r16
     d12:	16 96       	adiw	r26, 0x06	; 6
     d14:	8c 91       	ld	r24, X
     d16:	16 97       	sbiw	r26, 0x06	; 6
     d18:	89 7f       	andi	r24, 0xF9	; 249
     d1a:	16 96       	adiw	r26, 0x06	; 6
     d1c:	8c 93       	st	X, r24
     d1e:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
     d20:	e0 e6       	ldi	r30, 0x60	; 96
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 e8       	ldi	r24, 0x80	; 128
     d26:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
     d28:	8b eb       	ldi	r24, 0xBB	; 187
     d2a:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
     d2c:	16 96       	adiw	r26, 0x06	; 6
     d2e:	8c 91       	ld	r24, X
     d30:	16 97       	sbiw	r26, 0x06	; 6
     d32:	84 60       	ori	r24, 0x04	; 4
     d34:	16 96       	adiw	r26, 0x06	; 6
     d36:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
     d38:	80 81       	ld	r24, Z
     d3a:	81 60       	ori	r24, 0x01	; 1
     d3c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d3e:	9f bf       	out	0x3f, r25	; 63
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     d40:	61 e0       	ldi	r22, 0x01	; 1
     d42:	80 e4       	ldi	r24, 0x40	; 64
     d44:	90 e0       	ldi	r25, 0x00	; 0
     d46:	90 d6       	rcall	.+3360   	; 0x1a68 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     d48:	8f b7       	in	r24, 0x3f	; 63
     d4a:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
     d4c:	f8 94       	cli
	return flags;
     d4e:	9d 81       	ldd	r25, Y+5	; 0x05
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     d50:	f8 01       	movw	r30, r16
     d52:	80 81       	ld	r24, Z
     d54:	8e 7f       	andi	r24, 0xFE	; 254
     d56:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d58:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     d5a:	27 96       	adiw	r28, 0x07	; 7
     d5c:	cd bf       	out	0x3d, r28	; 61
     d5e:	de bf       	out	0x3e, r29	; 62
     d60:	df 91       	pop	r29
     d62:	cf 91       	pop	r28
     d64:	1f 91       	pop	r17
     d66:	0f 91       	pop	r16
     d68:	08 95       	ret

00000d6a <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     d6a:	cf 93       	push	r28
     d6c:	df 93       	push	r29
     d6e:	1f 92       	push	r1
     d70:	cd b7       	in	r28, 0x3d	; 61
     d72:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     d74:	9f b7       	in	r25, 0x3f	; 63
     d76:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     d78:	f8 94       	cli
	return flags;
     d7a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     d7c:	e8 2f       	mov	r30, r24
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	e0 59       	subi	r30, 0x90	; 144
     d82:	ff 4f       	sbci	r31, 0xFF	; 255
     d84:	60 95       	com	r22
     d86:	80 81       	ld	r24, Z
     d88:	68 23       	and	r22, r24
     d8a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d8c:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     d8e:	0f 90       	pop	r0
     d90:	df 91       	pop	r29
     d92:	cf 91       	pop	r28
     d94:	08 95       	ret

00000d96 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
     d96:	cf 93       	push	r28
     d98:	df 93       	push	r29
     d9a:	1f 92       	push	r1
     d9c:	cd b7       	in	r28, 0x3d	; 61
     d9e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     da0:	9f b7       	in	r25, 0x3f	; 63
     da2:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     da4:	f8 94       	cli
	return flags;
     da6:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
     da8:	e8 2f       	mov	r30, r24
     daa:	f0 e0       	ldi	r31, 0x00	; 0
     dac:	e0 59       	subi	r30, 0x90	; 144
     dae:	ff 4f       	sbci	r31, 0xFF	; 255
     db0:	80 81       	ld	r24, Z
     db2:	68 2b       	or	r22, r24
     db4:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     db6:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     db8:	0f 90       	pop	r0
     dba:	df 91       	pop	r29
     dbc:	cf 91       	pop	r28
     dbe:	08 95       	ret

00000dc0 <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
     dc0:	cf 93       	push	r28
     dc2:	df 93       	push	r29
     dc4:	00 d0       	rcall	.+0      	; 0xdc6 <sysclk_enable_usb+0x6>
     dc6:	cd b7       	in	r28, 0x3d	; 61
     dc8:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
     dca:	86 30       	cpi	r24, 0x06	; 6
     dcc:	11 f0       	breq	.+4      	; 0xdd2 <sysclk_enable_usb+0x12>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
     dce:	60 e0       	ldi	r22, 0x00	; 0
     dd0:	01 c0       	rjmp	.+2      	; 0xdd4 <sysclk_enable_usb+0x14>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
     dd2:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     dd4:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
     dd8:	81 fd       	sbrc	r24, 1
     dda:	2a c0       	rjmp	.+84     	; 0xe30 <sysclk_enable_usb+0x70>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     ddc:	8f b7       	in	r24, 0x3f	; 63
     dde:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     de0:	f8 94       	cli
	return flags;
     de2:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     de4:	e0 e5       	ldi	r30, 0x50	; 80
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	80 81       	ld	r24, Z
     dea:	82 60       	ori	r24, 0x02	; 2
     dec:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     dee:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     df0:	81 81       	ldd	r24, Z+1	; 0x01
     df2:	81 ff       	sbrs	r24, 1
     df4:	fd cf       	rjmp	.-6      	; 0xdf0 <sysclk_enable_usb+0x30>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     df6:	8f b7       	in	r24, 0x3f	; 63
     df8:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     dfa:	f8 94       	cli
	return flags;
     dfc:	9a 81       	ldd	r25, Y+2	; 0x02
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
     dfe:	a0 e5       	ldi	r26, 0x50	; 80
     e00:	b0 e0       	ldi	r27, 0x00	; 0
     e02:	16 96       	adiw	r26, 0x06	; 6
     e04:	8c 91       	ld	r24, X
     e06:	16 97       	sbiw	r26, 0x06	; 6
     e08:	89 7f       	andi	r24, 0xF9	; 249
     e0a:	16 96       	adiw	r26, 0x06	; 6
     e0c:	8c 93       	st	X, r24
     e0e:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
     e10:	e0 e6       	ldi	r30, 0x60	; 96
     e12:	f0 e0       	ldi	r31, 0x00	; 0
     e14:	80 e8       	ldi	r24, 0x80	; 128
     e16:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
     e18:	8b eb       	ldi	r24, 0xBB	; 187
     e1a:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
     e1c:	16 96       	adiw	r26, 0x06	; 6
     e1e:	8c 91       	ld	r24, X
     e20:	16 97       	sbiw	r26, 0x06	; 6
     e22:	84 60       	ori	r24, 0x04	; 4
     e24:	16 96       	adiw	r26, 0x06	; 6
     e26:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
     e28:	80 81       	ld	r24, Z
     e2a:	81 60       	ori	r24, 0x01	; 1
     e2c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e2e:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
     e30:	63 60       	ori	r22, 0x03	; 3
     e32:	84 e4       	ldi	r24, 0x44	; 68
     e34:	90 e0       	ldi	r25, 0x00	; 0
     e36:	18 d6       	rcall	.+3120   	; 0x1a68 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
     e38:	60 e4       	ldi	r22, 0x40	; 64
     e3a:	80 e0       	ldi	r24, 0x00	; 0
     e3c:	96 df       	rcall	.-212    	; 0xd6a <sysclk_enable_module>
}
     e3e:	0f 90       	pop	r0
     e40:	0f 90       	pop	r0
     e42:	df 91       	pop	r29
     e44:	cf 91       	pop	r28
     e46:	08 95       	ret

00000e48 <sysclk_disable_usb>:
/**
 * \brief Disable clock for the USB module
 */
void sysclk_disable_usb(void)
{
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
     e48:	60 e4       	ldi	r22, 0x40	; 64
     e4a:	80 e0       	ldi	r24, 0x00	; 0
     e4c:	a4 df       	rcall	.-184    	; 0xd96 <sysclk_disable_module>
	ccp_write_io((uint8_t *)&CLK.USBCTRL, 0);
     e4e:	60 e0       	ldi	r22, 0x00	; 0
     e50:	84 e4       	ldi	r24, 0x44	; 68
     e52:	90 e0       	ldi	r25, 0x00	; 0
     e54:	09 c6       	rjmp	.+3090   	; 0x1a68 <ccp_write_io>
     e56:	08 95       	ret

00000e58 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
     e58:	cf 93       	push	r28
     e5a:	df 93       	push	r29
     e5c:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     e5e:	20 e0       	ldi	r18, 0x00	; 0
     e60:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
     e62:	c6 2f       	mov	r28, r22
     e64:	d0 e0       	ldi	r29, 0x00	; 0
     e66:	de 01       	movw	r26, r28
     e68:	02 2e       	mov	r0, r18
     e6a:	02 c0       	rjmp	.+4      	; 0xe70 <ioport_configure_port_pin+0x18>
     e6c:	b5 95       	asr	r27
     e6e:	a7 95       	ror	r26
     e70:	0a 94       	dec	r0
     e72:	e2 f7       	brpl	.-8      	; 0xe6c <ioport_configure_port_pin+0x14>
     e74:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     e76:	50 8b       	std	Z+16, r21	; 0x10
     e78:	2f 5f       	subi	r18, 0xFF	; 255
     e7a:	3f 4f       	sbci	r19, 0xFF	; 255
     e7c:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
     e7e:	28 30       	cpi	r18, 0x08	; 8
     e80:	31 05       	cpc	r19, r1
     e82:	89 f7       	brne	.-30     	; 0xe66 <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
     e84:	40 ff       	sbrs	r20, 0
     e86:	0a c0       	rjmp	.+20     	; 0xe9c <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
     e88:	41 ff       	sbrs	r20, 1
     e8a:	03 c0       	rjmp	.+6      	; 0xe92 <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
     e8c:	fc 01       	movw	r30, r24
     e8e:	65 83       	std	Z+5, r22	; 0x05
     e90:	02 c0       	rjmp	.+4      	; 0xe96 <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
     e92:	fc 01       	movw	r30, r24
     e94:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
     e96:	fc 01       	movw	r30, r24
     e98:	61 83       	std	Z+1, r22	; 0x01
     e9a:	02 c0       	rjmp	.+4      	; 0xea0 <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
     e9c:	fc 01       	movw	r30, r24
     e9e:	62 83       	std	Z+2, r22	; 0x02
	}
}
     ea0:	df 91       	pop	r29
     ea2:	cf 91       	pop	r28
     ea4:	08 95       	ret

00000ea6 <udi_hid_kbd_getsetting>:


uint8_t udi_hid_kbd_getsetting(void)
{
	return 0;
}
     ea6:	80 e0       	ldi	r24, 0x00	; 0
     ea8:	08 95       	ret

00000eaa <udi_hid_kbd_setreport>:


static bool udi_hid_kbd_setreport(void)
{
	if ((USB_HID_REPORT_TYPE_OUTPUT == (udd_g_ctrlreq.req.wValue >> 8))
     eaa:	30 91 62 23 	lds	r19, 0x2362	; 0x802362 <udd_g_ctrlreq+0x2>
     eae:	20 91 63 23 	lds	r18, 0x2363	; 0x802363 <udd_g_ctrlreq+0x3>
     eb2:	82 2f       	mov	r24, r18
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	02 97       	sbiw	r24, 0x02	; 2
     eb8:	b9 f4       	brne	.+46     	; 0xee8 <udi_hid_kbd_setreport+0x3e>
			&& (0 == (0xFF & udd_g_ctrlreq.req.wValue))
     eba:	31 11       	cpse	r19, r1
     ebc:	17 c0       	rjmp	.+46     	; 0xeec <udi_hid_kbd_setreport+0x42>
			&& (1 == udd_g_ctrlreq.req.wLength)) {
     ebe:	80 91 66 23 	lds	r24, 0x2366	; 0x802366 <udd_g_ctrlreq+0x6>
     ec2:	90 91 67 23 	lds	r25, 0x2367	; 0x802367 <udd_g_ctrlreq+0x7>
     ec6:	01 97       	sbiw	r24, 0x01	; 1
     ec8:	99 f4       	brne	.+38     	; 0xef0 <udi_hid_kbd_setreport+0x46>
		// Report OUT type on report ID 0 from USB Host
		udd_g_ctrlreq.payload = &udi_hid_kbd_report_set;
     eca:	e0 e6       	ldi	r30, 0x60	; 96
     ecc:	f3 e2       	ldi	r31, 0x23	; 35
     ece:	8c e7       	ldi	r24, 0x7C	; 124
     ed0:	92 e2       	ldi	r25, 0x22	; 34
     ed2:	80 87       	std	Z+8, r24	; 0x08
     ed4:	91 87       	std	Z+9, r25	; 0x09
		udd_g_ctrlreq.callback = udi_hid_kbd_setreport_valid;
     ed6:	89 e9       	ldi	r24, 0x99	; 153
     ed8:	97 e0       	ldi	r25, 0x07	; 7
     eda:	84 87       	std	Z+12, r24	; 0x0c
     edc:	95 87       	std	Z+13, r25	; 0x0d
		udd_g_ctrlreq.payload_size = 1;
     ede:	81 e0       	ldi	r24, 0x01	; 1
     ee0:	90 e0       	ldi	r25, 0x00	; 0
     ee2:	82 87       	std	Z+10, r24	; 0x0a
     ee4:	93 87       	std	Z+11, r25	; 0x0b
		return true;
     ee6:	08 95       	ret
	}
	return false;
     ee8:	80 e0       	ldi	r24, 0x00	; 0
     eea:	08 95       	ret
     eec:	80 e0       	ldi	r24, 0x00	; 0
     eee:	08 95       	ret
     ef0:	80 e0       	ldi	r24, 0x00	; 0
}
     ef2:	08 95       	ret

00000ef4 <udi_hid_kbd_enable>:
//------ Interface for UDI HID level

bool udi_hid_kbd_enable(void)
{
	// Initialize internal values
	udi_hid_kbd_rate = 0;
     ef4:	10 92 80 22 	sts	0x2280, r1	; 0x802280 <udi_hid_kbd_rate>
	udi_hid_kbd_protocol = 0;
     ef8:	10 92 7e 22 	sts	0x227E, r1	; 0x80227e <udi_hid_kbd_protocol>
	udi_hid_kbd_b_report_trans_ongoing = false;
     efc:	10 92 72 22 	sts	0x2272, r1	; 0x802272 <udi_hid_kbd_b_report_trans_ongoing>
	memset(udi_hid_kbd_report, 0, UDI_HID_KBD_REPORT_SIZE);
     f00:	88 e0       	ldi	r24, 0x08	; 8
     f02:	e3 e7       	ldi	r30, 0x73	; 115
     f04:	f2 e2       	ldi	r31, 0x22	; 34
     f06:	df 01       	movw	r26, r30
     f08:	1d 92       	st	X+, r1
     f0a:	8a 95       	dec	r24
     f0c:	e9 f7       	brne	.-6      	; 0xf08 <udi_hid_kbd_enable+0x14>
	udi_hid_kbd_b_report_valid = false;
     f0e:	10 92 7b 22 	sts	0x227B, r1	; 0x80227b <udi_hid_kbd_b_report_valid>
	return UDI_HID_KBD_ENABLE_EXT();
     f12:	0c 94 30 15 	jmp	0x2a60	; 0x2a60 <main_kbd_enable>
}
     f16:	08 95       	ret

00000f18 <udi_hid_kbd_disable>:


void udi_hid_kbd_disable(void)
{
	UDI_HID_KBD_DISABLE_EXT();
     f18:	0c 94 34 15 	jmp	0x2a68	; 0x2a68 <main_kbd_disable>
     f1c:	08 95       	ret

00000f1e <udi_hid_kbd_setup>:
}


bool udi_hid_kbd_setup(void)
{
	return udi_hid_setup(&udi_hid_kbd_rate,
     f1e:	25 e5       	ldi	r18, 0x55	; 85
     f20:	37 e0       	ldi	r19, 0x07	; 7
     f22:	49 e1       	ldi	r20, 0x19	; 25
     f24:	50 e2       	ldi	r21, 0x20	; 32
     f26:	6e e7       	ldi	r22, 0x7E	; 126
     f28:	72 e2       	ldi	r23, 0x22	; 34
     f2a:	80 e8       	ldi	r24, 0x80	; 128
     f2c:	92 e2       	ldi	r25, 0x22	; 34
     f2e:	d3 c0       	rjmp	.+422    	; 0x10d6 <udi_hid_setup>
								&udi_hid_kbd_protocol,
								(uint8_t *) &udi_hid_kbd_report_desc,
								udi_hid_kbd_setreport);
}
     f30:	08 95       	ret

00000f32 <udi_hid_kbd_setreport_valid>:
	}
}

static void udi_hid_kbd_setreport_valid(void)
{
	UDI_HID_KBD_CHANGE_LED(udi_hid_kbd_report_set);
     f32:	80 91 7c 22 	lds	r24, 0x227C	; 0x80227c <udi_hid_kbd_report_set>
     f36:	a1 ce       	rjmp	.-702    	; 0xc7a <ui_kbd_led>
     f38:	08 95       	ret

00000f3a <udi_hid_kbd_send_report>:

//--------------------------------------------
//------ Internal routines

static bool udi_hid_kbd_send_report(void)
{
     f3a:	0f 93       	push	r16
     f3c:	1f 93       	push	r17
	if (udi_hid_kbd_b_report_trans_ongoing)
     f3e:	80 91 72 22 	lds	r24, 0x2272	; 0x802272 <udi_hid_kbd_b_report_trans_ongoing>
     f42:	81 11       	cpse	r24, r1
     f44:	18 c0       	rjmp	.+48     	; 0xf76 <udi_hid_kbd_send_report+0x3c>
		return false;
	memcpy(udi_hid_kbd_report_trans, udi_hid_kbd_report,
     f46:	88 e0       	ldi	r24, 0x08	; 8
     f48:	e3 e7       	ldi	r30, 0x73	; 115
     f4a:	f2 e2       	ldi	r31, 0x22	; 34
     f4c:	aa e6       	ldi	r26, 0x6A	; 106
     f4e:	b2 e2       	ldi	r27, 0x22	; 34
     f50:	01 90       	ld	r0, Z+
     f52:	0d 92       	st	X+, r0
     f54:	8a 95       	dec	r24
     f56:	e1 f7       	brne	.-8      	; 0xf50 <udi_hid_kbd_send_report+0x16>
			UDI_HID_KBD_REPORT_SIZE);
	udi_hid_kbd_b_report_valid = false;
     f58:	10 92 7b 22 	sts	0x227B, r1	; 0x80227b <udi_hid_kbd_b_report_valid>
	udi_hid_kbd_b_report_trans_ongoing =
			udd_ep_run(	UDI_HID_KBD_EP_IN,
     f5c:	0f eb       	ldi	r16, 0xBF	; 191
     f5e:	17 e0       	ldi	r17, 0x07	; 7
     f60:	28 e0       	ldi	r18, 0x08	; 8
     f62:	30 e0       	ldi	r19, 0x00	; 0
     f64:	4a e6       	ldi	r20, 0x6A	; 106
     f66:	52 e2       	ldi	r21, 0x22	; 34
     f68:	60 e0       	ldi	r22, 0x00	; 0
     f6a:	81 e8       	ldi	r24, 0x81	; 129
     f6c:	0e 94 0c 12 	call	0x2418	; 0x2418 <udd_ep_run>
	if (udi_hid_kbd_b_report_trans_ongoing)
		return false;
	memcpy(udi_hid_kbd_report_trans, udi_hid_kbd_report,
			UDI_HID_KBD_REPORT_SIZE);
	udi_hid_kbd_b_report_valid = false;
	udi_hid_kbd_b_report_trans_ongoing =
     f70:	80 93 72 22 	sts	0x2272, r24	; 0x802272 <udi_hid_kbd_b_report_trans_ongoing>
			udd_ep_run(	UDI_HID_KBD_EP_IN,
							false,
							udi_hid_kbd_report_trans,
							UDI_HID_KBD_REPORT_SIZE,
							udi_hid_kbd_report_sent);
	return udi_hid_kbd_b_report_trans_ongoing;
     f74:	01 c0       	rjmp	.+2      	; 0xf78 <udi_hid_kbd_send_report+0x3e>
//------ Internal routines

static bool udi_hid_kbd_send_report(void)
{
	if (udi_hid_kbd_b_report_trans_ongoing)
		return false;
     f76:	80 e0       	ldi	r24, 0x00	; 0
							false,
							udi_hid_kbd_report_trans,
							UDI_HID_KBD_REPORT_SIZE,
							udi_hid_kbd_report_sent);
	return udi_hid_kbd_b_report_trans_ongoing;
}
     f78:	1f 91       	pop	r17
     f7a:	0f 91       	pop	r16
     f7c:	08 95       	ret

00000f7e <udi_hid_kbd_report_sent>:
		udd_ep_id_t ep)
{
	UNUSED(status);
	UNUSED(nb_sent);
	UNUSED(ep);
	udi_hid_kbd_b_report_trans_ongoing = false;
     f7e:	10 92 72 22 	sts	0x2272, r1	; 0x802272 <udi_hid_kbd_b_report_trans_ongoing>
	if (udi_hid_kbd_b_report_valid) {
     f82:	80 91 7b 22 	lds	r24, 0x227B	; 0x80227b <udi_hid_kbd_b_report_valid>
     f86:	81 11       	cpse	r24, r1
		udi_hid_kbd_send_report();
     f88:	d8 cf       	rjmp	.-80     	; 0xf3a <udi_hid_kbd_send_report>
     f8a:	08 95       	ret

00000f8c <udi_hid_kbd_modifier_up>:

//--------------------------------------------
//------ Interface for application

bool udi_hid_kbd_modifier_up(uint8_t modifier_id)
{
     f8c:	1f 93       	push	r17
     f8e:	cf 93       	push	r28
     f90:	df 93       	push	r29
     f92:	1f 92       	push	r1
     f94:	cd b7       	in	r28, 0x3d	; 61
     f96:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     f98:	9f b7       	in	r25, 0x3f	; 63
     f9a:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     f9c:	f8 94       	cli
	return flags;
     f9e:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	// Fill report
	udi_hid_kbd_report[0] &= ~(unsigned)modifier_id;
     fa0:	e3 e7       	ldi	r30, 0x73	; 115
     fa2:	f2 e2       	ldi	r31, 0x22	; 34
     fa4:	80 95       	com	r24
     fa6:	90 81       	ld	r25, Z
     fa8:	89 23       	and	r24, r25
     faa:	80 83       	st	Z, r24
	udi_hid_kbd_b_report_valid = true;
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	80 93 7b 22 	sts	0x227B, r24	; 0x80227b <udi_hid_kbd_b_report_valid>

	// Send report
	udi_hid_kbd_send_report();
     fb2:	c3 df       	rcall	.-122    	; 0xf3a <udi_hid_kbd_send_report>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     fb4:	1f bf       	out	0x3f, r17	; 63

	cpu_irq_restore(flags);
	return true;
}
     fb6:	81 e0       	ldi	r24, 0x01	; 1
     fb8:	0f 90       	pop	r0
     fba:	df 91       	pop	r29
     fbc:	cf 91       	pop	r28
     fbe:	1f 91       	pop	r17
     fc0:	08 95       	ret

00000fc2 <udi_hid_kbd_modifier_down>:


bool udi_hid_kbd_modifier_down(uint8_t modifier_id)
{
     fc2:	1f 93       	push	r17
     fc4:	cf 93       	push	r28
     fc6:	df 93       	push	r29
     fc8:	1f 92       	push	r1
     fca:	cd b7       	in	r28, 0x3d	; 61
     fcc:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     fce:	9f b7       	in	r25, 0x3f	; 63
     fd0:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     fd2:	f8 94       	cli
	return flags;
     fd4:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	// Fill report
	udi_hid_kbd_report[0] |= modifier_id;
     fd6:	e3 e7       	ldi	r30, 0x73	; 115
     fd8:	f2 e2       	ldi	r31, 0x22	; 34
     fda:	90 81       	ld	r25, Z
     fdc:	89 2b       	or	r24, r25
     fde:	80 83       	st	Z, r24
	udi_hid_kbd_b_report_valid = true;
     fe0:	81 e0       	ldi	r24, 0x01	; 1
     fe2:	80 93 7b 22 	sts	0x227B, r24	; 0x80227b <udi_hid_kbd_b_report_valid>

	// Send report
	udi_hid_kbd_send_report();
     fe6:	a9 df       	rcall	.-174    	; 0xf3a <udi_hid_kbd_send_report>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     fe8:	1f bf       	out	0x3f, r17	; 63

	cpu_irq_restore(flags);
	return true;
}
     fea:	81 e0       	ldi	r24, 0x01	; 1
     fec:	0f 90       	pop	r0
     fee:	df 91       	pop	r29
     ff0:	cf 91       	pop	r28
     ff2:	1f 91       	pop	r17
     ff4:	08 95       	ret

00000ff6 <udi_hid_kbd_up>:


bool udi_hid_kbd_up(uint8_t key_id)
{
     ff6:	1f 93       	push	r17
     ff8:	cf 93       	push	r28
     ffa:	df 93       	push	r29
     ffc:	1f 92       	push	r1
     ffe:	cd b7       	in	r28, 0x3d	; 61
    1000:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1002:	9f b7       	in	r25, 0x3f	; 63
    1004:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1006:	f8 94       	cli
	return flags;
    1008:	19 81       	ldd	r17, Y+1	; 0x01

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
		if (0 == udi_hid_kbd_report[i]) {
    100a:	90 91 75 22 	lds	r25, 0x2275	; 0x802275 <udi_hid_kbd_report+0x2>
    100e:	99 23       	and	r25, r25
    1010:	41 f0       	breq	.+16     	; 0x1022 <udi_hid_kbd_up+0x2c>
			// Already removed
			cpu_irq_restore(flags);
			return true;
		}
		if (key_id == udi_hid_kbd_report[i])
    1012:	89 17       	cp	r24, r25
    1014:	a9 f0       	breq	.+42     	; 0x1040 <udi_hid_kbd_up+0x4a>
    1016:	e6 e7       	ldi	r30, 0x76	; 118
    1018:	f2 e2       	ldi	r31, 0x22	; 34
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
    101a:	93 e0       	ldi	r25, 0x03	; 3
		if (0 == udi_hid_kbd_report[i]) {
    101c:	21 91       	ld	r18, Z+
    101e:	21 11       	cpse	r18, r1
    1020:	02 c0       	rjmp	.+4      	; 0x1026 <udi_hid_kbd_up+0x30>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1022:	1f bf       	out	0x3f, r17	; 63
			// Already removed
			cpu_irq_restore(flags);
			return true;
    1024:	1e c0       	rjmp	.+60     	; 0x1062 <udi_hid_kbd_up+0x6c>
		}
		if (key_id == udi_hid_kbd_report[i])
    1026:	28 17       	cp	r18, r24
    1028:	21 f0       	breq	.+8      	; 0x1032 <udi_hid_kbd_up+0x3c>
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
    102a:	9f 5f       	subi	r25, 0xFF	; 255
    102c:	98 30       	cpi	r25, 0x08	; 8
    102e:	b1 f7       	brne	.-20     	; 0x101c <udi_hid_kbd_up+0x26>
    1030:	05 c0       	rjmp	.+10     	; 0x103c <udi_hid_kbd_up+0x46>
			return true;
		}
		if (key_id == udi_hid_kbd_report[i])
			break;
	}
	if (UDI_HID_KBD_REPORT_SIZE == i) {
    1032:	98 30       	cpi	r25, 0x08	; 8
    1034:	19 f0       	breq	.+6      	; 0x103c <udi_hid_kbd_up+0x46>
		// Already removed
		cpu_irq_restore(flags);
		return true;
	}
	// Remove key and shift
	while (i < (UDI_HID_KBD_REPORT_SIZE - 1)) {
    1036:	97 30       	cpi	r25, 0x07	; 7
    1038:	20 f0       	brcs	.+8      	; 0x1042 <udi_hid_kbd_up+0x4c>
    103a:	0c c0       	rjmp	.+24     	; 0x1054 <udi_hid_kbd_up+0x5e>
    103c:	1f bf       	out	0x3f, r17	; 63
			break;
	}
	if (UDI_HID_KBD_REPORT_SIZE == i) {
		// Already removed
		cpu_irq_restore(flags);
		return true;
    103e:	11 c0       	rjmp	.+34     	; 0x1062 <udi_hid_kbd_up+0x6c>
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
    1040:	92 e0       	ldi	r25, 0x02	; 2
		cpu_irq_restore(flags);
		return true;
	}
	// Remove key and shift
	while (i < (UDI_HID_KBD_REPORT_SIZE - 1)) {
		udi_hid_kbd_report[i] = udi_hid_kbd_report[i + 1];
    1042:	e9 2f       	mov	r30, r25
    1044:	f0 e0       	ldi	r31, 0x00	; 0
    1046:	ed 58       	subi	r30, 0x8D	; 141
    1048:	fd 4d       	sbci	r31, 0xDD	; 221
    104a:	81 81       	ldd	r24, Z+1	; 0x01
    104c:	80 83       	st	Z, r24
		i++;
    104e:	9f 5f       	subi	r25, 0xFF	; 255
		// Already removed
		cpu_irq_restore(flags);
		return true;
	}
	// Remove key and shift
	while (i < (UDI_HID_KBD_REPORT_SIZE - 1)) {
    1050:	97 30       	cpi	r25, 0x07	; 7
    1052:	b9 f7       	brne	.-18     	; 0x1042 <udi_hid_kbd_up+0x4c>
		udi_hid_kbd_report[i] = udi_hid_kbd_report[i + 1];
		i++;
	}
	udi_hid_kbd_report[UDI_HID_KBD_REPORT_SIZE - 1] = 0x00;
    1054:	10 92 7a 22 	sts	0x227A, r1	; 0x80227a <udi_hid_kbd_report+0x7>
	udi_hid_kbd_b_report_valid = true;
    1058:	81 e0       	ldi	r24, 0x01	; 1
    105a:	80 93 7b 22 	sts	0x227B, r24	; 0x80227b <udi_hid_kbd_b_report_valid>

	// Send report
	udi_hid_kbd_send_report();
    105e:	6d df       	rcall	.-294    	; 0xf3a <udi_hid_kbd_send_report>
    1060:	1f bf       	out	0x3f, r17	; 63

	cpu_irq_restore(flags);
	return true;
}
    1062:	81 e0       	ldi	r24, 0x01	; 1
    1064:	0f 90       	pop	r0
    1066:	df 91       	pop	r29
    1068:	cf 91       	pop	r28
    106a:	1f 91       	pop	r17
    106c:	08 95       	ret

0000106e <udi_hid_kbd_down>:


bool udi_hid_kbd_down(uint8_t key_id)
{
    106e:	1f 93       	push	r17
    1070:	cf 93       	push	r28
    1072:	df 93       	push	r29
    1074:	1f 92       	push	r1
    1076:	cd b7       	in	r28, 0x3d	; 61
    1078:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    107a:	9f b7       	in	r25, 0x3f	; 63
    107c:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    107e:	f8 94       	cli
	return flags;
    1080:	19 81       	ldd	r17, Y+1	; 0x01

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
		if (0 == udi_hid_kbd_report[i])
    1082:	90 91 75 22 	lds	r25, 0x2275	; 0x802275 <udi_hid_kbd_report+0x2>
    1086:	99 23       	and	r25, r25
    1088:	b1 f0       	breq	.+44     	; 0x10b6 <udi_hid_kbd_down+0x48>
			break;
		if (key_id == udi_hid_kbd_report[i]) {
    108a:	89 17       	cp	r24, r25
    108c:	41 f0       	breq	.+16     	; 0x109e <udi_hid_kbd_down+0x30>
    108e:	a6 e7       	ldi	r26, 0x76	; 118
    1090:	b2 e2       	ldi	r27, 0x22	; 34
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
    1092:	e3 e0       	ldi	r30, 0x03	; 3
		if (0 == udi_hid_kbd_report[i])
    1094:	9d 91       	ld	r25, X+
    1096:	99 23       	and	r25, r25
    1098:	49 f0       	breq	.+18     	; 0x10ac <udi_hid_kbd_down+0x3e>
			break;
		if (key_id == udi_hid_kbd_report[i]) {
    109a:	98 13       	cpse	r25, r24
    109c:	03 c0       	rjmp	.+6      	; 0x10a4 <udi_hid_kbd_down+0x36>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    109e:	1f bf       	out	0x3f, r17	; 63
			// Already in array
			cpu_irq_restore(flags);
			return true;
    10a0:	81 e0       	ldi	r24, 0x01	; 1
    10a2:	14 c0       	rjmp	.+40     	; 0x10cc <udi_hid_kbd_down+0x5e>
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
    10a4:	ef 5f       	subi	r30, 0xFF	; 255
    10a6:	e8 30       	cpi	r30, 0x08	; 8
    10a8:	a9 f7       	brne	.-22     	; 0x1094 <udi_hid_kbd_down+0x26>
    10aa:	02 c0       	rjmp	.+4      	; 0x10b0 <udi_hid_kbd_down+0x42>
			cpu_irq_restore(flags);
			return true;
		}
	}

	if (UDI_HID_KBD_REPORT_SIZE == i) {
    10ac:	e8 30       	cpi	r30, 0x08	; 8
    10ae:	21 f4       	brne	.+8      	; 0x10b8 <udi_hid_kbd_down+0x4a>
    10b0:	1f bf       	out	0x3f, r17	; 63
		// Array full
		// TODO manage more than UDI_HID_KBD_REPORT_SIZE key pressed in same time
		cpu_irq_restore(flags);
		return false;
    10b2:	80 e0       	ldi	r24, 0x00	; 0
    10b4:	0b c0       	rjmp	.+22     	; 0x10cc <udi_hid_kbd_down+0x5e>
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
    10b6:	e2 e0       	ldi	r30, 0x02	; 2
		// TODO manage more than UDI_HID_KBD_REPORT_SIZE key pressed in same time
		cpu_irq_restore(flags);
		return false;
	}
	// Add key at the end of array
	udi_hid_kbd_report[i] = key_id;
    10b8:	f0 e0       	ldi	r31, 0x00	; 0
    10ba:	ed 58       	subi	r30, 0x8D	; 141
    10bc:	fd 4d       	sbci	r31, 0xDD	; 221
    10be:	80 83       	st	Z, r24
	udi_hid_kbd_b_report_valid = true;
    10c0:	81 e0       	ldi	r24, 0x01	; 1
    10c2:	80 93 7b 22 	sts	0x227B, r24	; 0x80227b <udi_hid_kbd_b_report_valid>

	// Send report
	udi_hid_kbd_send_report();
    10c6:	39 df       	rcall	.-398    	; 0xf3a <udi_hid_kbd_send_report>
    10c8:	1f bf       	out	0x3f, r17	; 63

	// Enable IT
	cpu_irq_restore(flags);
	return true;
    10ca:	81 e0       	ldi	r24, 0x01	; 1
}
    10cc:	0f 90       	pop	r0
    10ce:	df 91       	pop	r29
    10d0:	cf 91       	pop	r28
    10d2:	1f 91       	pop	r17
    10d4:	08 95       	ret

000010d6 <udi_hid_setup>:
 * \retval true if the descriptor is supported
 */
static bool udi_hid_reqstdifaceget_descriptor(uint8_t *report_desc);

bool udi_hid_setup( uint8_t *rate, uint8_t *protocol, uint8_t *report_desc, bool (*setup_report)(void) )
{
    10d6:	cf 93       	push	r28
    10d8:	df 93       	push	r29
    10da:	dc 01       	movw	r26, r24
    10dc:	ea 01       	movw	r28, r20
	if (Udd_setup_is_in()) {
    10de:	90 91 60 23 	lds	r25, 0x2360	; 0x802360 <udd_g_ctrlreq>
    10e2:	99 23       	and	r25, r25
    10e4:	0c f0       	brlt	.+2      	; 0x10e8 <udi_hid_setup+0x12>
    10e6:	68 c0       	rjmp	.+208    	; 0x11b8 <udi_hid_setup+0xe2>
    10e8:	90 76       	andi	r25, 0x60	; 96
		// Requests Interface GET
		if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    10ea:	09 f0       	breq	.+2      	; 0x10ee <udi_hid_setup+0x18>
    10ec:	45 c0       	rjmp	.+138    	; 0x1178 <udi_hid_setup+0xa2>
			// Requests Standard Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
    10ee:	80 91 61 23 	lds	r24, 0x2361	; 0x802361 <udd_g_ctrlreq+0x1>
    10f2:	86 30       	cpi	r24, 0x06	; 6
    10f4:	09 f0       	breq	.+2      	; 0x10f8 <udi_hid_setup+0x22>
    10f6:	40 c0       	rjmp	.+128    	; 0x1178 <udi_hid_setup+0xa2>
	usb_hid_descriptor_t UDC_DESC_STORAGE *ptr_hid_desc;

	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
    10f8:	76 d1       	rcall	.+748    	; 0x13e6 <udc_get_interface_desc>
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
    10fa:	dc 01       	movw	r26, r24
    10fc:	1a 96       	adiw	r26, 0x0a	; 10
    10fe:	2c 91       	ld	r18, X
    1100:	1a 97       	sbiw	r26, 0x0a	; 10
    1102:	21 32       	cpi	r18, 0x21	; 33
    1104:	09 f0       	breq	.+2      	; 0x1108 <udi_hid_setup+0x32>
    1106:	77 c0       	rjmp	.+238    	; 0x11f6 <udi_hid_setup+0x120>

	// The SETUP request can ask for:
	// - an USB_DT_HID descriptor
	// - or USB_DT_HID_REPORT descriptor
	// - or USB_DT_HID_PHYSICAL descriptor
	if (USB_DT_HID == (uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    1108:	20 91 63 23 	lds	r18, 0x2363	; 0x802363 <udd_g_ctrlreq+0x3>
    110c:	30 e0       	ldi	r19, 0x00	; 0
    110e:	21 32       	cpi	r18, 0x21	; 33
    1110:	31 05       	cpc	r19, r1
    1112:	b1 f4       	brne	.+44     	; 0x1140 <udi_hid_setup+0x6a>
		// USB_DT_HID descriptor requested then send it
		udd_g_ctrlreq.payload = (uint8_t *) ptr_hid_desc;
    1114:	9c 01       	movw	r18, r24
    1116:	27 5f       	subi	r18, 0xF7	; 247
    1118:	3f 4f       	sbci	r19, 0xFF	; 255
    111a:	20 93 68 23 	sts	0x2368, r18	; 0x802368 <udd_g_ctrlreq+0x8>
    111e:	30 93 69 23 	sts	0x2369, r19	; 0x802369 <udd_g_ctrlreq+0x9>
		udd_g_ctrlreq.payload_size =
    1122:	e0 e6       	ldi	r30, 0x60	; 96
    1124:	f3 e2       	ldi	r31, 0x23	; 35
    1126:	19 96       	adiw	r26, 0x09	; 9
    1128:	8c 91       	ld	r24, X
    112a:	26 81       	ldd	r18, Z+6	; 0x06
    112c:	37 81       	ldd	r19, Z+7	; 0x07
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	28 17       	cp	r18, r24
    1132:	39 07       	cpc	r19, r25
    1134:	08 f4       	brcc	.+2      	; 0x1138 <udi_hid_setup+0x62>
    1136:	c9 01       	movw	r24, r18
    1138:	82 87       	std	Z+10, r24	; 0x0a
    113a:	93 87       	std	Z+11, r25	; 0x0b
				min(udd_g_ctrlreq.req.wLength,
				ptr_hid_desc->bLength);
		return true;
    113c:	81 e0       	ldi	r24, 0x01	; 1
    113e:	68 c0       	rjmp	.+208    	; 0x1210 <udi_hid_setup+0x13a>
	}
	// The HID_X descriptor requested must correspond to report type
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
    1140:	fc 01       	movw	r30, r24
    1142:	47 85       	ldd	r20, Z+15	; 0x0f
    1144:	50 e0       	ldi	r21, 0x00	; 0
    1146:	42 17       	cp	r20, r18
    1148:	53 07       	cpc	r21, r19
    114a:	09 f0       	breq	.+2      	; 0x114e <udi_hid_setup+0x78>
    114c:	56 c0       	rjmp	.+172    	; 0x11fa <udi_hid_setup+0x124>
			(uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// Send HID Report descriptor given by high level
		udd_g_ctrlreq.payload = report_desc;
    114e:	c0 93 68 23 	sts	0x2368, r28	; 0x802368 <udd_g_ctrlreq+0x8>
    1152:	d0 93 69 23 	sts	0x2369, r29	; 0x802369 <udd_g_ctrlreq+0x9>
		udd_g_ctrlreq.payload_size =
    1156:	e0 e6       	ldi	r30, 0x60	; 96
    1158:	f3 e2       	ldi	r31, 0x23	; 35
    115a:	26 81       	ldd	r18, Z+6	; 0x06
    115c:	37 81       	ldd	r19, Z+7	; 0x07
    115e:	dc 01       	movw	r26, r24
    1160:	50 96       	adiw	r26, 0x10	; 16
    1162:	8d 91       	ld	r24, X+
    1164:	9c 91       	ld	r25, X
    1166:	51 97       	sbiw	r26, 0x11	; 17
    1168:	28 17       	cp	r18, r24
    116a:	39 07       	cpc	r19, r25
    116c:	08 f4       	brcc	.+2      	; 0x1170 <udi_hid_setup+0x9a>
    116e:	c9 01       	movw	r24, r18
    1170:	82 87       	std	Z+10, r24	; 0x0a
    1172:	93 87       	std	Z+11, r25	; 0x0b
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
    1174:	81 e0       	ldi	r24, 0x01	; 1
    1176:	4c c0       	rjmp	.+152    	; 0x1210 <udi_hid_setup+0x13a>

			case USB_REQ_GET_DESCRIPTOR:
				return udi_hid_reqstdifaceget_descriptor(report_desc);
			}
		}
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    1178:	90 32       	cpi	r25, 0x20	; 32
    117a:	09 f0       	breq	.+2      	; 0x117e <udi_hid_setup+0xa8>
    117c:	40 c0       	rjmp	.+128    	; 0x11fe <udi_hid_setup+0x128>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
    117e:	80 91 61 23 	lds	r24, 0x2361	; 0x802361 <udd_g_ctrlreq+0x1>
    1182:	82 30       	cpi	r24, 0x02	; 2
    1184:	39 f0       	breq	.+14     	; 0x1194 <udi_hid_setup+0xbe>
    1186:	83 30       	cpi	r24, 0x03	; 3
    1188:	71 f0       	breq	.+28     	; 0x11a6 <udi_hid_setup+0xd0>
    118a:	81 30       	cpi	r24, 0x01	; 1
    118c:	d1 f5       	brne	.+116    	; 0x1202 <udi_hid_setup+0x12c>

			case USB_REQ_HID_GET_REPORT:
				return setup_report();
    118e:	f9 01       	movw	r30, r18
    1190:	09 95       	icall
    1192:	3e c0       	rjmp	.+124    	; 0x1210 <udi_hid_setup+0x13a>

			case USB_REQ_HID_GET_IDLE:
				udd_g_ctrlreq.payload = rate;
    1194:	e0 e6       	ldi	r30, 0x60	; 96
    1196:	f3 e2       	ldi	r31, 0x23	; 35
    1198:	a0 87       	std	Z+8, r26	; 0x08
    119a:	b1 87       	std	Z+9, r27	; 0x09
				udd_g_ctrlreq.payload_size = 1;
    119c:	81 e0       	ldi	r24, 0x01	; 1
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	82 87       	std	Z+10, r24	; 0x0a
    11a2:	93 87       	std	Z+11, r25	; 0x0b
				return true;
    11a4:	35 c0       	rjmp	.+106    	; 0x1210 <udi_hid_setup+0x13a>

			case USB_REQ_HID_GET_PROTOCOL:
				udd_g_ctrlreq.payload = protocol;
    11a6:	e0 e6       	ldi	r30, 0x60	; 96
    11a8:	f3 e2       	ldi	r31, 0x23	; 35
    11aa:	60 87       	std	Z+8, r22	; 0x08
    11ac:	71 87       	std	Z+9, r23	; 0x09
				udd_g_ctrlreq.payload_size = 1;
    11ae:	81 e0       	ldi	r24, 0x01	; 1
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	82 87       	std	Z+10, r24	; 0x0a
    11b4:	93 87       	std	Z+11, r25	; 0x0b
				return true;
    11b6:	2c c0       	rjmp	.+88     	; 0x1210 <udi_hid_setup+0x13a>
			}
		}
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    11b8:	90 76       	andi	r25, 0x60	; 96
    11ba:	90 32       	cpi	r25, 0x20	; 32
    11bc:	21 f5       	brne	.+72     	; 0x1206 <udi_hid_setup+0x130>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
    11be:	80 91 61 23 	lds	r24, 0x2361	; 0x802361 <udd_g_ctrlreq+0x1>
    11c2:	8a 30       	cpi	r24, 0x0A	; 10
    11c4:	39 f0       	breq	.+14     	; 0x11d4 <udi_hid_setup+0xfe>
    11c6:	8b 30       	cpi	r24, 0x0B	; 11
    11c8:	51 f0       	breq	.+20     	; 0x11de <udi_hid_setup+0x108>
    11ca:	89 30       	cpi	r24, 0x09	; 9
    11cc:	f1 f4       	brne	.+60     	; 0x120a <udi_hid_setup+0x134>

			case USB_REQ_HID_SET_REPORT:
				return setup_report();
    11ce:	f9 01       	movw	r30, r18
    11d0:	09 95       	icall
    11d2:	1e c0       	rjmp	.+60     	; 0x1210 <udi_hid_setup+0x13a>

			case USB_REQ_HID_SET_IDLE:
				*rate = udd_g_ctrlreq.req.wValue >> 8;
    11d4:	80 91 63 23 	lds	r24, 0x2363	; 0x802363 <udd_g_ctrlreq+0x3>
    11d8:	8c 93       	st	X, r24
				return true;
    11da:	81 e0       	ldi	r24, 0x01	; 1
    11dc:	19 c0       	rjmp	.+50     	; 0x1210 <udi_hid_setup+0x13a>

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
    11de:	80 91 66 23 	lds	r24, 0x2366	; 0x802366 <udd_g_ctrlreq+0x6>
    11e2:	90 91 67 23 	lds	r25, 0x2367	; 0x802367 <udd_g_ctrlreq+0x7>
    11e6:	89 2b       	or	r24, r25
    11e8:	91 f4       	brne	.+36     	; 0x120e <udi_hid_setup+0x138>
					return false;
				*protocol = udd_g_ctrlreq.req.wValue;
    11ea:	80 91 62 23 	lds	r24, 0x2362	; 0x802362 <udd_g_ctrlreq+0x2>
    11ee:	db 01       	movw	r26, r22
    11f0:	8c 93       	st	X, r24
				return true;
    11f2:	81 e0       	ldi	r24, 0x01	; 1
    11f4:	0d c0       	rjmp	.+26     	; 0x1210 <udi_hid_setup+0x13a>
	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
		return false;
    11f6:	80 e0       	ldi	r24, 0x00	; 0
    11f8:	0b c0       	rjmp	.+22     	; 0x1210 <udi_hid_setup+0x13a>
		udd_g_ctrlreq.payload_size =
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
	}
	return false;
    11fa:	80 e0       	ldi	r24, 0x00	; 0
    11fc:	09 c0       	rjmp	.+18     	; 0x1210 <udi_hid_setup+0x13a>
				*protocol = udd_g_ctrlreq.req.wValue;
				return true;
			}
		}
	}
	return false;	// Request not supported
    11fe:	80 e0       	ldi	r24, 0x00	; 0
    1200:	07 c0       	rjmp	.+14     	; 0x1210 <udi_hid_setup+0x13a>
    1202:	80 e0       	ldi	r24, 0x00	; 0
    1204:	05 c0       	rjmp	.+10     	; 0x1210 <udi_hid_setup+0x13a>
    1206:	80 e0       	ldi	r24, 0x00	; 0
    1208:	03 c0       	rjmp	.+6      	; 0x1210 <udi_hid_setup+0x13a>
    120a:	80 e0       	ldi	r24, 0x00	; 0
    120c:	01 c0       	rjmp	.+2      	; 0x1210 <udi_hid_setup+0x13a>
				*rate = udd_g_ctrlreq.req.wValue >> 8;
				return true;

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
					return false;
    120e:	80 e0       	ldi	r24, 0x00	; 0
				return true;
			}
		}
	}
	return false;	// Request not supported
}
    1210:	df 91       	pop	r29
    1212:	cf 91       	pop	r28
    1214:	08 95       	ret

00001216 <udc_next_desc_in_iface>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
    1216:	e0 91 86 22 	lds	r30, 0x2286	; 0x802286 <udc_ptr_conf>
    121a:	f0 91 87 22 	lds	r31, 0x2287	; 0x802287 <udc_ptr_conf+0x1>
    121e:	01 90       	ld	r0, Z+
    1220:	f0 81       	ld	r31, Z
    1222:	e0 2d       	mov	r30, r0
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
    1224:	22 81       	ldd	r18, Z+2	; 0x02
    1226:	33 81       	ldd	r19, Z+3	; 0x03
    1228:	2e 0f       	add	r18, r30
    122a:	3f 1f       	adc	r19, r31
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    122c:	fc 01       	movw	r30, r24
    122e:	40 81       	ld	r20, Z
    1230:	e4 0f       	add	r30, r20
    1232:	f1 1d       	adc	r31, r1
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
    1234:	e2 17       	cp	r30, r18
    1236:	f3 07       	cpc	r31, r19
    1238:	a0 f4       	brcc	.+40     	; 0x1262 <udc_next_desc_in_iface+0x4c>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
    123a:	81 81       	ldd	r24, Z+1	; 0x01
    123c:	84 30       	cpi	r24, 0x04	; 4
    123e:	a1 f0       	breq	.+40     	; 0x1268 <udc_next_desc_in_iface+0x52>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
    1240:	86 13       	cpse	r24, r22
    1242:	06 c0       	rjmp	.+12     	; 0x1250 <udc_next_desc_in_iface+0x3a>
    1244:	14 c0       	rjmp	.+40     	; 0x126e <udc_next_desc_in_iface+0x58>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
    1246:	81 81       	ldd	r24, Z+1	; 0x01
    1248:	84 30       	cpi	r24, 0x04	; 4
    124a:	a1 f0       	breq	.+40     	; 0x1274 <udc_next_desc_in_iface+0x5e>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
    124c:	86 17       	cp	r24, r22
    124e:	a9 f0       	breq	.+42     	; 0x127a <udc_next_desc_in_iface+0x64>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    1250:	80 81       	ld	r24, Z
    1252:	e8 0f       	add	r30, r24
    1254:	f1 1d       	adc	r31, r1
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
    1256:	e2 17       	cp	r30, r18
    1258:	f3 07       	cpc	r31, r19
    125a:	a8 f3       	brcs	.-22     	; 0x1246 <udc_next_desc_in_iface+0x30>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
    125c:	80 e0       	ldi	r24, 0x00	; 0
    125e:	90 e0       	ldi	r25, 0x00	; 0
    1260:	08 95       	ret
    1262:	80 e0       	ldi	r24, 0x00	; 0
    1264:	90 e0       	ldi	r25, 0x00	; 0
    1266:	08 95       	ret
    1268:	80 e0       	ldi	r24, 0x00	; 0
    126a:	90 e0       	ldi	r25, 0x00	; 0
    126c:	08 95       	ret
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    126e:	8e 2f       	mov	r24, r30
    1270:	9f 2f       	mov	r25, r31
    1272:	08 95       	ret
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
    1274:	80 e0       	ldi	r24, 0x00	; 0
    1276:	90 e0       	ldi	r25, 0x00	; 0
    1278:	08 95       	ret
		}
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    127a:	8e 2f       	mov	r24, r30
    127c:	9f 2f       	mov	r25, r31
				desc->bLength);
	}
	return NULL; // No specific descriptor found
}
    127e:	08 95       	ret

00001280 <udc_valid_address>:
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
    1280:	80 91 62 23 	lds	r24, 0x2362	; 0x802362 <udd_g_ctrlreq+0x2>
    1284:	8f 77       	andi	r24, 0x7F	; 127
    1286:	c8 c7       	rjmp	.+3984   	; 0x2218 <udd_set_address>
    1288:	08 95       	ret

0000128a <udc_update_iface_desc>:
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
    128a:	90 91 88 22 	lds	r25, 0x2288	; 0x802288 <udc_num_configuration>
    128e:	99 23       	and	r25, r25
    1290:	81 f1       	breq	.+96     	; 0x12f2 <udc_update_iface_desc+0x68>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1292:	e0 91 86 22 	lds	r30, 0x2286	; 0x802286 <udc_ptr_conf>
    1296:	f0 91 87 22 	lds	r31, 0x2287	; 0x802287 <udc_ptr_conf+0x1>
    129a:	01 90       	ld	r0, Z+
    129c:	f0 81       	ld	r31, Z
    129e:	e0 2d       	mov	r30, r0
    12a0:	94 81       	ldd	r25, Z+4	; 0x04
    12a2:	89 17       	cp	r24, r25
    12a4:	40 f5       	brcc	.+80     	; 0x12f6 <udc_update_iface_desc+0x6c>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
    12a6:	e0 93 84 22 	sts	0x2284, r30	; 0x802284 <udc_ptr_iface>
    12aa:	f0 93 85 22 	sts	0x2285, r31	; 0x802285 <udc_ptr_iface+0x1>
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
    12ae:	22 81       	ldd	r18, Z+2	; 0x02
    12b0:	33 81       	ldd	r19, Z+3	; 0x03
    12b2:	2e 0f       	add	r18, r30
    12b4:	3f 1f       	adc	r19, r31
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
    12b6:	e2 17       	cp	r30, r18
    12b8:	f3 07       	cpc	r31, r19
    12ba:	f8 f4       	brcc	.+62     	; 0x12fa <udc_update_iface_desc+0x70>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
    12bc:	91 81       	ldd	r25, Z+1	; 0x01
    12be:	94 30       	cpi	r25, 0x04	; 4
    12c0:	61 f4       	brne	.+24     	; 0x12da <udc_update_iface_desc+0x50>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
    12c2:	92 81       	ldd	r25, Z+2	; 0x02
    12c4:	89 13       	cpse	r24, r25
    12c6:	09 c0       	rjmp	.+18     	; 0x12da <udc_update_iface_desc+0x50>
    12c8:	93 81       	ldd	r25, Z+3	; 0x03
    12ca:	96 13       	cpse	r25, r22
    12cc:	06 c0       	rjmp	.+12     	; 0x12da <udc_update_iface_desc+0x50>
    12ce:	e0 93 84 22 	sts	0x2284, r30	; 0x802284 <udc_ptr_iface>
    12d2:	f0 93 85 22 	sts	0x2285, r31	; 0x802285 <udc_ptr_iface+0x1>
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
    12d6:	81 e0       	ldi	r24, 0x01	; 1
    12d8:	08 95       	ret
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
    12da:	90 81       	ld	r25, Z
    12dc:	e9 0f       	add	r30, r25
    12de:	f1 1d       	adc	r31, r1
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
    12e0:	e2 17       	cp	r30, r18
    12e2:	f3 07       	cpc	r31, r19
    12e4:	58 f3       	brcs	.-42     	; 0x12bc <udc_update_iface_desc+0x32>
    12e6:	e0 93 84 22 	sts	0x2284, r30	; 0x802284 <udc_ptr_iface>
    12ea:	f0 93 85 22 	sts	0x2285, r31	; 0x802285 <udc_ptr_iface+0x1>
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
    12ee:	80 e0       	ldi	r24, 0x00	; 0
    12f0:	08 95       	ret
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
		return false;
    12f2:	80 e0       	ldi	r24, 0x00	; 0
    12f4:	08 95       	ret
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
    12f6:	80 e0       	ldi	r24, 0x00	; 0
    12f8:	08 95       	ret
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
    12fa:	80 e0       	ldi	r24, 0x00	; 0
}
    12fc:	08 95       	ret

000012fe <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
    12fe:	ef 92       	push	r14
    1300:	ff 92       	push	r15
    1302:	1f 93       	push	r17
    1304:	cf 93       	push	r28
    1306:	df 93       	push	r29
    1308:	c8 2f       	mov	r28, r24
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    130a:	60 e0       	ldi	r22, 0x00	; 0
    130c:	be df       	rcall	.-132    	; 0x128a <udc_update_iface_desc>
    130e:	18 2f       	mov	r17, r24
    1310:	88 23       	and	r24, r24
    1312:	81 f1       	breq	.+96     	; 0x1374 <udc_iface_disable+0x76>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1314:	a0 91 86 22 	lds	r26, 0x2286	; 0x802286 <udc_ptr_conf>
    1318:	b0 91 87 22 	lds	r27, 0x2287	; 0x802287 <udc_ptr_conf+0x1>
    131c:	ec 2f       	mov	r30, r28
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	ee 0f       	add	r30, r30
    1322:	ff 1f       	adc	r31, r31
    1324:	12 96       	adiw	r26, 0x02	; 2
    1326:	8d 91       	ld	r24, X+
    1328:	9c 91       	ld	r25, X
    132a:	13 97       	sbiw	r26, 0x03	; 3
    132c:	e8 0f       	add	r30, r24
    132e:	f9 1f       	adc	r31, r25
    1330:	e0 80       	ld	r14, Z
    1332:	f1 80       	ldd	r15, Z+1	; 0x01

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1334:	d7 01       	movw	r26, r14
    1336:	16 96       	adiw	r26, 0x06	; 6
    1338:	ed 91       	ld	r30, X+
    133a:	fc 91       	ld	r31, X
    133c:	17 97       	sbiw	r26, 0x07	; 7
    133e:	09 95       	icall
    1340:	68 2f       	mov	r22, r24
    1342:	8c 2f       	mov	r24, r28
    1344:	a2 df       	rcall	.-188    	; 0x128a <udc_update_iface_desc>
    1346:	18 2f       	mov	r17, r24
    1348:	88 23       	and	r24, r24
    134a:	a1 f0       	breq	.+40     	; 0x1374 <udc_iface_disable+0x76>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
    134c:	c0 91 84 22 	lds	r28, 0x2284	; 0x802284 <udc_ptr_iface>
    1350:	d0 91 85 22 	lds	r29, 0x2285	; 0x802285 <udc_ptr_iface+0x1>
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
    1354:	65 e0       	ldi	r22, 0x05	; 5
    1356:	ce 01       	movw	r24, r28
    1358:	5e df       	rcall	.-324    	; 0x1216 <udc_next_desc_in_iface>
    135a:	ec 01       	movw	r28, r24
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
    135c:	89 2b       	or	r24, r25
    135e:	21 f0       	breq	.+8      	; 0x1368 <udc_iface_disable+0x6a>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
    1360:	8a 81       	ldd	r24, Y+2	; 0x02
    1362:	0e 94 25 13 	call	0x264a	; 0x264a <udd_ep_free>
		}
    1366:	f6 cf       	rjmp	.-20     	; 0x1354 <udc_iface_disable+0x56>
	}
#endif

	// Disable interface
	udi_api->disable();
    1368:	d7 01       	movw	r26, r14
    136a:	12 96       	adiw	r26, 0x02	; 2
    136c:	ed 91       	ld	r30, X+
    136e:	fc 91       	ld	r31, X
    1370:	13 97       	sbiw	r26, 0x03	; 3
    1372:	09 95       	icall
	return true;
}
    1374:	81 2f       	mov	r24, r17
    1376:	df 91       	pop	r29
    1378:	cf 91       	pop	r28
    137a:	1f 91       	pop	r17
    137c:	ff 90       	pop	r15
    137e:	ef 90       	pop	r14
    1380:	08 95       	ret

00001382 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
    1382:	1f 93       	push	r17
    1384:	cf 93       	push	r28
    1386:	df 93       	push	r29
    1388:	18 2f       	mov	r17, r24
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
    138a:	7f df       	rcall	.-258    	; 0x128a <udc_update_iface_desc>
    138c:	88 23       	and	r24, r24
    138e:	39 f1       	breq	.+78     	; 0x13de <udc_iface_enable+0x5c>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
    1390:	c0 91 84 22 	lds	r28, 0x2284	; 0x802284 <udc_ptr_iface>
    1394:	d0 91 85 22 	lds	r29, 0x2285	; 0x802285 <udc_ptr_iface+0x1>
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
    1398:	65 e0       	ldi	r22, 0x05	; 5
    139a:	ce 01       	movw	r24, r28
    139c:	3c df       	rcall	.-392    	; 0x1216 <udc_next_desc_in_iface>
    139e:	ec 01       	movw	r28, r24
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
    13a0:	89 2b       	or	r24, r25
    13a2:	41 f0       	breq	.+16     	; 0x13b4 <udc_iface_enable+0x32>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
    13a4:	4c 81       	ldd	r20, Y+4	; 0x04
    13a6:	5d 81       	ldd	r21, Y+5	; 0x05
    13a8:	6b 81       	ldd	r22, Y+3	; 0x03
    13aa:	8a 81       	ldd	r24, Y+2	; 0x02
    13ac:	47 d7       	rcall	.+3726   	; 0x223c <udd_ep_alloc>
    13ae:	81 11       	cpse	r24, r1
    13b0:	f3 cf       	rjmp	.-26     	; 0x1398 <udc_iface_enable+0x16>
    13b2:	15 c0       	rjmp	.+42     	; 0x13de <udc_iface_enable+0x5c>
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
    13b4:	a0 91 86 22 	lds	r26, 0x2286	; 0x802286 <udc_ptr_conf>
    13b8:	b0 91 87 22 	lds	r27, 0x2287	; 0x802287 <udc_ptr_conf+0x1>
    13bc:	e1 2f       	mov	r30, r17
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	ee 0f       	add	r30, r30
    13c2:	ff 1f       	adc	r31, r31
    13c4:	12 96       	adiw	r26, 0x02	; 2
    13c6:	8d 91       	ld	r24, X+
    13c8:	9c 91       	ld	r25, X
    13ca:	13 97       	sbiw	r26, 0x03	; 3
    13cc:	e8 0f       	add	r30, r24
    13ce:	f9 1f       	adc	r31, r25
    13d0:	01 90       	ld	r0, Z+
    13d2:	f0 81       	ld	r31, Z
    13d4:	e0 2d       	mov	r30, r0
    13d6:	01 90       	ld	r0, Z+
    13d8:	f0 81       	ld	r31, Z
    13da:	e0 2d       	mov	r30, r0
    13dc:	09 95       	icall
}
    13de:	df 91       	pop	r29
    13e0:	cf 91       	pop	r28
    13e2:	1f 91       	pop	r17
    13e4:	08 95       	ret

000013e6 <udc_get_interface_desc>:
//! @}

usb_iface_desc_t UDC_DESC_STORAGE *udc_get_interface_desc(void)
{
	return udc_ptr_iface;
}
    13e6:	80 91 84 22 	lds	r24, 0x2284	; 0x802284 <udc_ptr_iface>
    13ea:	90 91 85 22 	lds	r25, 0x2285	; 0x802285 <udc_ptr_iface+0x1>
    13ee:	08 95       	ret

000013f0 <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
	udd_enable();
    13f0:	9d c6       	rjmp	.+3386   	; 0x212c <udd_enable>
    13f2:	08 95       	ret

000013f4 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
    13f4:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    13f6:	80 91 88 22 	lds	r24, 0x2288	; 0x802288 <udc_num_configuration>
    13fa:	88 23       	and	r24, r24
    13fc:	c1 f0       	breq	.+48     	; 0x142e <udc_reset+0x3a>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    13fe:	e0 91 86 22 	lds	r30, 0x2286	; 0x802286 <udc_ptr_conf>
    1402:	f0 91 87 22 	lds	r31, 0x2287	; 0x802287 <udc_ptr_conf+0x1>
    1406:	01 90       	ld	r0, Z+
    1408:	f0 81       	ld	r31, Z
    140a:	e0 2d       	mov	r30, r0
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    140c:	84 81       	ldd	r24, Z+4	; 0x04
    140e:	88 23       	and	r24, r24
    1410:	71 f0       	breq	.+28     	; 0x142e <udc_reset+0x3a>
    1412:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
    1414:	8c 2f       	mov	r24, r28
    1416:	73 df       	rcall	.-282    	; 0x12fe <udc_iface_disable>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    1418:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    141a:	e0 91 86 22 	lds	r30, 0x2286	; 0x802286 <udc_ptr_conf>
    141e:	f0 91 87 22 	lds	r31, 0x2287	; 0x802287 <udc_ptr_conf+0x1>
    1422:	01 90       	ld	r0, Z+
    1424:	f0 81       	ld	r31, Z
    1426:	e0 2d       	mov	r30, r0
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1428:	84 81       	ldd	r24, Z+4	; 0x04
    142a:	c8 17       	cp	r28, r24
    142c:	98 f3       	brcs	.-26     	; 0x1414 <udc_reset+0x20>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
    142e:	10 92 88 22 	sts	0x2288, r1	; 0x802288 <udc_num_configuration>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
    1432:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <udc_device_status>
    1436:	81 fd       	sbrc	r24, 1
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
    1438:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <main_remotewakeup_disable>
	}
#endif
	udc_device_status =
    143c:	81 e0       	ldi	r24, 0x01	; 1
    143e:	90 e0       	ldi	r25, 0x00	; 0
    1440:	80 93 8c 22 	sts	0x228C, r24	; 0x80228c <udc_device_status>
    1444:	90 93 8d 22 	sts	0x228D, r25	; 0x80228d <udc_device_status+0x1>
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
    1448:	cf 91       	pop	r28
    144a:	08 95       	ret

0000144c <udc_stop>:

/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
    144c:	16 d6       	rcall	.+3116   	; 0x207a <udd_disable>
	udc_reset();
    144e:	d2 cf       	rjmp	.-92     	; 0x13f4 <udc_reset>
    1450:	08 95       	ret

00001452 <udc_sof_notify>:
    1452:	cf 93       	push	r28

void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
    1454:	80 91 88 22 	lds	r24, 0x2288	; 0x802288 <udc_num_configuration>
    1458:	88 23       	and	r24, r24
    145a:	49 f1       	breq	.+82     	; 0x14ae <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    145c:	a0 91 86 22 	lds	r26, 0x2286	; 0x802286 <udc_ptr_conf>
    1460:	b0 91 87 22 	lds	r27, 0x2287	; 0x802287 <udc_ptr_conf+0x1>
    1464:	ed 91       	ld	r30, X+
    1466:	fc 91       	ld	r31, X
    1468:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    146a:	84 81       	ldd	r24, Z+4	; 0x04
    146c:	88 23       	and	r24, r24
    146e:	f9 f0       	breq	.+62     	; 0x14ae <udc_sof_notify+0x5c>
    1470:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    1472:	ec 2f       	mov	r30, r28
    1474:	f0 e0       	ldi	r31, 0x00	; 0
    1476:	ee 0f       	add	r30, r30
    1478:	ff 1f       	adc	r31, r31
    147a:	12 96       	adiw	r26, 0x02	; 2
    147c:	8d 91       	ld	r24, X+
    147e:	9c 91       	ld	r25, X
    1480:	13 97       	sbiw	r26, 0x03	; 3
    1482:	e8 0f       	add	r30, r24
    1484:	f9 1f       	adc	r31, r25
    1486:	01 90       	ld	r0, Z+
    1488:	f0 81       	ld	r31, Z
    148a:	e0 2d       	mov	r30, r0
    148c:	00 84       	ldd	r0, Z+8	; 0x08
    148e:	f1 85       	ldd	r31, Z+9	; 0x09
    1490:	e0 2d       	mov	r30, r0
    1492:	30 97       	sbiw	r30, 0x00	; 0
    1494:	09 f0       	breq	.+2      	; 0x1498 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    1496:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    1498:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    149a:	a0 91 86 22 	lds	r26, 0x2286	; 0x802286 <udc_ptr_conf>
    149e:	b0 91 87 22 	lds	r27, 0x2287	; 0x802287 <udc_ptr_conf+0x1>
    14a2:	ed 91       	ld	r30, X+
    14a4:	fc 91       	ld	r31, X
    14a6:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    14a8:	84 81       	ldd	r24, Z+4	; 0x04
    14aa:	c8 17       	cp	r28, r24
    14ac:	10 f3       	brcs	.-60     	; 0x1472 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    14ae:	cf 91       	pop	r28
    14b0:	08 95       	ret

000014b2 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    14b2:	0f 93       	push	r16
    14b4:	1f 93       	push	r17
    14b6:	cf 93       	push	r28
    14b8:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    14ba:	e0 e6       	ldi	r30, 0x60	; 96
    14bc:	f3 e2       	ldi	r31, 0x23	; 35
    14be:	12 86       	std	Z+10, r1	; 0x0a
    14c0:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    14c2:	14 86       	std	Z+12, r1	; 0x0c
    14c4:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    14c6:	16 86       	std	Z+14, r1	; 0x0e
    14c8:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    14ca:	80 81       	ld	r24, Z
    14cc:	88 23       	and	r24, r24
    14ce:	0c f0       	brlt	.+2      	; 0x14d2 <udc_process_setup+0x20>
    14d0:	7e c2       	rjmp	.+1276   	; 0x19ce <udc_process_setup+0x51c>
		if (udd_g_ctrlreq.req.wLength == 0) {
    14d2:	20 91 66 23 	lds	r18, 0x2366	; 0x802366 <udd_g_ctrlreq+0x6>
    14d6:	30 91 67 23 	lds	r19, 0x2367	; 0x802367 <udd_g_ctrlreq+0x7>
    14da:	21 15       	cp	r18, r1
    14dc:	31 05       	cpc	r19, r1
    14de:	09 f0       	breq	.+2      	; 0x14e2 <udc_process_setup+0x30>
    14e0:	7b c2       	rjmp	.+1270   	; 0x19d8 <udc_process_setup+0x526>
    14e2:	6d c2       	rjmp	.+1242   	; 0x19be <udc_process_setup+0x50c>
    14e4:	8f 71       	andi	r24, 0x1F	; 31
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    14e6:	09 f0       	breq	.+2      	; 0x14ea <udc_process_setup+0x38>
    14e8:	a0 c0       	rjmp	.+320    	; 0x162a <udc_process_setup+0x178>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    14ea:	90 91 61 23 	lds	r25, 0x2361	; 0x802361 <udd_g_ctrlreq+0x1>
    14ee:	96 30       	cpi	r25, 0x06	; 6
    14f0:	79 f0       	breq	.+30     	; 0x1510 <udc_process_setup+0x5e>
    14f2:	98 30       	cpi	r25, 0x08	; 8
    14f4:	09 f4       	brne	.+2      	; 0x14f8 <udc_process_setup+0x46>
    14f6:	8f c0       	rjmp	.+286    	; 0x1616 <udc_process_setup+0x164>
    14f8:	91 11       	cpse	r25, r1
    14fa:	97 c0       	rjmp	.+302    	; 0x162a <udc_process_setup+0x178>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    14fc:	22 30       	cpi	r18, 0x02	; 2
    14fe:	31 05       	cpc	r19, r1
    1500:	09 f0       	breq	.+2      	; 0x1504 <udc_process_setup+0x52>
    1502:	19 c2       	rjmp	.+1074   	; 0x1936 <udc_process_setup+0x484>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    1504:	62 e0       	ldi	r22, 0x02	; 2
    1506:	70 e0       	ldi	r23, 0x00	; 0
    1508:	8c e8       	ldi	r24, 0x8C	; 140
    150a:	92 e2       	ldi	r25, 0x22	; 34
    150c:	90 d6       	rcall	.+3360   	; 0x222e <udd_set_setup_payload>
    150e:	69 c2       	rjmp	.+1234   	; 0x19e2 <udc_process_setup+0x530>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    1510:	80 91 62 23 	lds	r24, 0x2362	; 0x802362 <udd_g_ctrlreq+0x2>
    1514:	90 91 63 23 	lds	r25, 0x2363	; 0x802363 <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    1518:	29 2f       	mov	r18, r25
    151a:	33 27       	eor	r19, r19
    151c:	22 30       	cpi	r18, 0x02	; 2
    151e:	31 05       	cpc	r19, r1
    1520:	a9 f0       	breq	.+42     	; 0x154c <udc_process_setup+0x9a>
    1522:	20 f4       	brcc	.+8      	; 0x152c <udc_process_setup+0x7a>
    1524:	21 30       	cpi	r18, 0x01	; 1
    1526:	31 05       	cpc	r19, r1
    1528:	41 f0       	breq	.+16     	; 0x153a <udc_process_setup+0x88>
    152a:	c7 c1       	rjmp	.+910    	; 0x18ba <udc_process_setup+0x408>
    152c:	23 30       	cpi	r18, 0x03	; 3
    152e:	31 05       	cpc	r19, r1
    1530:	d9 f1       	breq	.+118    	; 0x15a8 <udc_process_setup+0xf6>
    1532:	2f 30       	cpi	r18, 0x0F	; 15
    1534:	31 05       	cpc	r19, r1
    1536:	51 f1       	breq	.+84     	; 0x158c <udc_process_setup+0xda>
    1538:	c0 c1       	rjmp	.+896    	; 0x18ba <udc_process_setup+0x408>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    153a:	80 91 5e 20 	lds	r24, 0x205E	; 0x80205e <udc_config>
    153e:	90 91 5f 20 	lds	r25, 0x205F	; 0x80205f <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    1542:	dc 01       	movw	r26, r24
    1544:	6c 91       	ld	r22, X
    1546:	70 e0       	ldi	r23, 0x00	; 0
    1548:	72 d6       	rcall	.+3300   	; 0x222e <udd_set_setup_payload>
    154a:	56 c0       	rjmp	.+172    	; 0x15f8 <udc_process_setup+0x146>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    154c:	e0 91 5e 20 	lds	r30, 0x205E	; 0x80205e <udc_config>
    1550:	f0 91 5f 20 	lds	r31, 0x205F	; 0x80205f <udc_config+0x1>
    1554:	21 89       	ldd	r18, Z+17	; 0x11
    1556:	82 17       	cp	r24, r18
    1558:	08 f0       	brcs	.+2      	; 0x155c <udc_process_setup+0xaa>
    155a:	ed c1       	rjmp	.+986    	; 0x1936 <udc_process_setup+0x484>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    155c:	99 27       	eor	r25, r25
    155e:	88 0f       	add	r24, r24
    1560:	99 1f       	adc	r25, r25
    1562:	88 0f       	add	r24, r24
    1564:	99 1f       	adc	r25, r25
    1566:	e0 91 60 20 	lds	r30, 0x2060	; 0x802060 <udc_config+0x2>
    156a:	f0 91 61 20 	lds	r31, 0x2061	; 0x802061 <udc_config+0x3>
    156e:	e8 0f       	add	r30, r24
    1570:	f9 1f       	adc	r31, r25
    1572:	80 81       	ld	r24, Z
    1574:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1576:	fc 01       	movw	r30, r24
    1578:	62 81       	ldd	r22, Z+2	; 0x02
    157a:	73 81       	ldd	r23, Z+3	; 0x03
    157c:	58 d6       	rcall	.+3248   	; 0x222e <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    157e:	e0 91 68 23 	lds	r30, 0x2368	; 0x802368 <udd_g_ctrlreq+0x8>
    1582:	f0 91 69 23 	lds	r31, 0x2369	; 0x802369 <udd_g_ctrlreq+0x9>
    1586:	82 e0       	ldi	r24, 0x02	; 2
    1588:	81 83       	std	Z+1, r24	; 0x01
    158a:	36 c0       	rjmp	.+108    	; 0x15f8 <udc_process_setup+0x146>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    158c:	80 91 62 20 	lds	r24, 0x2062	; 0x802062 <udc_config+0x4>
    1590:	90 91 63 20 	lds	r25, 0x2063	; 0x802063 <udc_config+0x5>
    1594:	00 97       	sbiw	r24, 0x00	; 0
    1596:	09 f4       	brne	.+2      	; 0x159a <udc_process_setup+0xe8>
    1598:	ce c1       	rjmp	.+924    	; 0x1936 <udc_process_setup+0x484>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    159a:	dc 01       	movw	r26, r24
    159c:	12 96       	adiw	r26, 0x02	; 2
    159e:	6d 91       	ld	r22, X+
    15a0:	7c 91       	ld	r23, X
    15a2:	13 97       	sbiw	r26, 0x03	; 3
    15a4:	44 d6       	rcall	.+3208   	; 0x222e <udd_set_setup_payload>
    15a6:	28 c0       	rjmp	.+80     	; 0x15f8 <udc_process_setup+0x146>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    15a8:	99 27       	eor	r25, r25
    15aa:	81 30       	cpi	r24, 0x01	; 1
    15ac:	91 05       	cpc	r25, r1
    15ae:	71 f0       	breq	.+28     	; 0x15cc <udc_process_setup+0x11a>
    15b0:	38 f0       	brcs	.+14     	; 0x15c0 <udc_process_setup+0x10e>
    15b2:	02 97       	sbiw	r24, 0x02	; 2
    15b4:	09 f0       	breq	.+2      	; 0x15b8 <udc_process_setup+0x106>
    15b6:	8a c1       	rjmp	.+788    	; 0x18cc <udc_process_setup+0x41a>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    15b8:	e8 eb       	ldi	r30, 0xB8	; 184
    15ba:	f0 e2       	ldi	r31, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    15bc:	3c e0       	ldi	r19, 0x0C	; 12
    15be:	09 c0       	rjmp	.+18     	; 0x15d2 <udc_process_setup+0x120>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    15c0:	64 e0       	ldi	r22, 0x04	; 4
    15c2:	70 e0       	ldi	r23, 0x00	; 0
    15c4:	80 ed       	ldi	r24, 0xD0	; 208
    15c6:	90 e2       	ldi	r25, 0x20	; 32
    15c8:	32 d6       	rcall	.+3172   	; 0x222e <udd_set_setup_payload>
    15ca:	16 c0       	rjmp	.+44     	; 0x15f8 <udc_process_setup+0x146>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    15cc:	e5 ec       	ldi	r30, 0xC5	; 197
    15ce:	f0 e2       	ldi	r31, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    15d0:	39 e0       	ldi	r19, 0x09	; 9
    15d2:	a0 ea       	ldi	r26, 0xA0	; 160
    15d4:	b0 e2       	ldi	r27, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    15d6:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    15d8:	81 91       	ld	r24, Z+
    15da:	90 e0       	ldi	r25, 0x00	; 0
    15dc:	8d 93       	st	X+, r24
    15de:	9d 93       	st	X+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    15e0:	2f 5f       	subi	r18, 0xFF	; 255
    15e2:	23 17       	cp	r18, r19
    15e4:	c8 f3       	brcs	.-14     	; 0x15d8 <udc_process_setup+0x126>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    15e6:	63 2f       	mov	r22, r19
    15e8:	66 0f       	add	r22, r22
    15ea:	6e 5f       	subi	r22, 0xFE	; 254
    15ec:	60 93 9e 20 	sts	0x209E, r22	; 0x80209e <udc_string_desc>
		udd_set_setup_payload(
    15f0:	70 e0       	ldi	r23, 0x00	; 0
    15f2:	8e e9       	ldi	r24, 0x9E	; 158
    15f4:	90 e2       	ldi	r25, 0x20	; 32
    15f6:	1b d6       	rcall	.+3126   	; 0x222e <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    15f8:	e0 e6       	ldi	r30, 0x60	; 96
    15fa:	f3 e2       	ldi	r31, 0x23	; 35
    15fc:	86 81       	ldd	r24, Z+6	; 0x06
    15fe:	97 81       	ldd	r25, Z+7	; 0x07
    1600:	22 85       	ldd	r18, Z+10	; 0x0a
    1602:	33 85       	ldd	r19, Z+11	; 0x0b
    1604:	82 17       	cp	r24, r18
    1606:	93 07       	cpc	r25, r19
    1608:	08 f0       	brcs	.+2      	; 0x160c <udc_process_setup+0x15a>
    160a:	eb c1       	rjmp	.+982    	; 0x19e2 <udc_process_setup+0x530>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    160c:	80 93 6a 23 	sts	0x236A, r24	; 0x80236a <udd_g_ctrlreq+0xa>
    1610:	90 93 6b 23 	sts	0x236B, r25	; 0x80236b <udd_g_ctrlreq+0xb>
    1614:	e6 c1       	rjmp	.+972    	; 0x19e2 <udc_process_setup+0x530>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    1616:	21 30       	cpi	r18, 0x01	; 1
    1618:	31 05       	cpc	r19, r1
    161a:	09 f0       	breq	.+2      	; 0x161e <udc_process_setup+0x16c>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    161c:	8c c1       	rjmp	.+792    	; 0x1936 <udc_process_setup+0x484>
    161e:	61 e0       	ldi	r22, 0x01	; 1
    1620:	70 e0       	ldi	r23, 0x00	; 0
    1622:	88 e8       	ldi	r24, 0x88	; 136
    1624:	92 e2       	ldi	r25, 0x22	; 34
    1626:	03 d6       	rcall	.+3078   	; 0x222e <udd_set_setup_payload>
    1628:	dc c1       	rjmp	.+952    	; 0x19e2 <udc_process_setup+0x530>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    162a:	81 30       	cpi	r24, 0x01	; 1
    162c:	e1 f5       	brne	.+120    	; 0x16a6 <udc_process_setup+0x1f4>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    162e:	90 91 61 23 	lds	r25, 0x2361	; 0x802361 <udd_g_ctrlreq+0x1>
    1632:	9a 30       	cpi	r25, 0x0A	; 10
    1634:	c1 f5       	brne	.+112    	; 0x16a6 <udc_process_setup+0x1f4>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    1636:	21 30       	cpi	r18, 0x01	; 1
    1638:	31 05       	cpc	r19, r1
    163a:	09 f0       	breq	.+2      	; 0x163e <udc_process_setup+0x18c>
    163c:	4c c1       	rjmp	.+664    	; 0x18d6 <udc_process_setup+0x424>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    163e:	80 91 88 22 	lds	r24, 0x2288	; 0x802288 <udc_num_configuration>
    1642:	88 23       	and	r24, r24
    1644:	09 f4       	brne	.+2      	; 0x1648 <udc_process_setup+0x196>
    1646:	47 c1       	rjmp	.+654    	; 0x18d6 <udc_process_setup+0x424>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1648:	c0 91 64 23 	lds	r28, 0x2364	; 0x802364 <udd_g_ctrlreq+0x4>
    164c:	d0 91 65 23 	lds	r29, 0x2365	; 0x802365 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1650:	00 91 86 22 	lds	r16, 0x2286	; 0x802286 <udc_ptr_conf>
    1654:	10 91 87 22 	lds	r17, 0x2287	; 0x802287 <udc_ptr_conf+0x1>
    1658:	d8 01       	movw	r26, r16
    165a:	ed 91       	ld	r30, X+
    165c:	fc 91       	ld	r31, X
    165e:	84 81       	ldd	r24, Z+4	; 0x04
    1660:	c8 17       	cp	r28, r24
    1662:	08 f0       	brcs	.+2      	; 0x1666 <udc_process_setup+0x1b4>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1664:	38 c1       	rjmp	.+624    	; 0x18d6 <udc_process_setup+0x424>
    1666:	60 e0       	ldi	r22, 0x00	; 0
    1668:	8c 2f       	mov	r24, r28
    166a:	0f de       	rcall	.-994    	; 0x128a <udc_update_iface_desc>
    166c:	88 23       	and	r24, r24
    166e:	09 f4       	brne	.+2      	; 0x1672 <udc_process_setup+0x1c0>
    1670:	2d c1       	rjmp	.+602    	; 0x18cc <udc_process_setup+0x41a>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1672:	ce 01       	movw	r24, r28
    1674:	99 27       	eor	r25, r25
    1676:	88 0f       	add	r24, r24
    1678:	99 1f       	adc	r25, r25
    167a:	d8 01       	movw	r26, r16
    167c:	12 96       	adiw	r26, 0x02	; 2
    167e:	ed 91       	ld	r30, X+
    1680:	fc 91       	ld	r31, X
    1682:	13 97       	sbiw	r26, 0x03	; 3
    1684:	e8 0f       	add	r30, r24
    1686:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    1688:	01 90       	ld	r0, Z+
    168a:	f0 81       	ld	r31, Z
    168c:	e0 2d       	mov	r30, r0
    168e:	86 81       	ldd	r24, Z+6	; 0x06
    1690:	97 81       	ldd	r25, Z+7	; 0x07
    1692:	fc 01       	movw	r30, r24
    1694:	09 95       	icall
    1696:	80 93 8a 22 	sts	0x228A, r24	; 0x80228a <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    169a:	61 e0       	ldi	r22, 0x01	; 1
    169c:	70 e0       	ldi	r23, 0x00	; 0
    169e:	8a e8       	ldi	r24, 0x8A	; 138
    16a0:	92 e2       	ldi	r25, 0x22	; 34
    16a2:	c5 d5       	rcall	.+2954   	; 0x222e <udd_set_setup_payload>
    16a4:	9e c1       	rjmp	.+828    	; 0x19e2 <udc_process_setup+0x530>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    16a6:	82 30       	cpi	r24, 0x02	; 2
    16a8:	09 f0       	breq	.+2      	; 0x16ac <udc_process_setup+0x1fa>
    16aa:	10 c1       	rjmp	.+544    	; 0x18cc <udc_process_setup+0x41a>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    16ac:	80 91 61 23 	lds	r24, 0x2361	; 0x802361 <udd_g_ctrlreq+0x1>
    16b0:	81 11       	cpse	r24, r1
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    16b2:	05 c1       	rjmp	.+522    	; 0x18be <udc_process_setup+0x40c>
    16b4:	22 30       	cpi	r18, 0x02	; 2
    16b6:	31 05       	cpc	r19, r1
    16b8:	09 f0       	breq	.+2      	; 0x16bc <udc_process_setup+0x20a>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    16ba:	3d c1       	rjmp	.+634    	; 0x1936 <udc_process_setup+0x484>
    16bc:	80 91 64 23 	lds	r24, 0x2364	; 0x802364 <udd_g_ctrlreq+0x4>
    16c0:	4e d6       	rcall	.+3228   	; 0x235e <udd_ep_is_halted>
    16c2:	90 e0       	ldi	r25, 0x00	; 0
    16c4:	80 93 82 22 	sts	0x2282, r24	; 0x802282 <udc_ep_status.4753>
    16c8:	90 93 83 22 	sts	0x2283, r25	; 0x802283 <udc_ep_status.4753+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    16cc:	62 e0       	ldi	r22, 0x02	; 2
    16ce:	70 e0       	ldi	r23, 0x00	; 0
    16d0:	82 e8       	ldi	r24, 0x82	; 130
    16d2:	92 e2       	ldi	r25, 0x22	; 34
    16d4:	ac d5       	rcall	.+2904   	; 0x222e <udd_set_setup_payload>
    16d6:	85 c1       	rjmp	.+778    	; 0x19e2 <udc_process_setup+0x530>
    16d8:	8f 71       	andi	r24, 0x1F	; 31
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    16da:	09 f0       	breq	.+2      	; 0x16de <udc_process_setup+0x22c>
    16dc:	9f c0       	rjmp	.+318    	; 0x181c <udc_process_setup+0x36a>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    16de:	90 91 61 23 	lds	r25, 0x2361	; 0x802361 <udd_g_ctrlreq+0x1>
    16e2:	93 30       	cpi	r25, 0x03	; 3
    16e4:	91 f1       	breq	.+100    	; 0x174a <udc_process_setup+0x298>
    16e6:	18 f4       	brcc	.+6      	; 0x16ee <udc_process_setup+0x23c>
    16e8:	91 30       	cpi	r25, 0x01	; 1
    16ea:	a9 f0       	breq	.+42     	; 0x1716 <udc_process_setup+0x264>
    16ec:	97 c0       	rjmp	.+302    	; 0x181c <udc_process_setup+0x36a>
    16ee:	95 30       	cpi	r25, 0x05	; 5
    16f0:	21 f0       	breq	.+8      	; 0x16fa <udc_process_setup+0x248>
    16f2:	99 30       	cpi	r25, 0x09	; 9
    16f4:	09 f4       	brne	.+2      	; 0x16f8 <udc_process_setup+0x246>
    16f6:	43 c0       	rjmp	.+134    	; 0x177e <udc_process_setup+0x2cc>
    16f8:	91 c0       	rjmp	.+290    	; 0x181c <udc_process_setup+0x36a>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    16fa:	80 91 66 23 	lds	r24, 0x2366	; 0x802366 <udd_g_ctrlreq+0x6>
    16fe:	90 91 67 23 	lds	r25, 0x2367	; 0x802367 <udd_g_ctrlreq+0x7>
    1702:	89 2b       	or	r24, r25
    1704:	09 f0       	breq	.+2      	; 0x1708 <udc_process_setup+0x256>
    1706:	17 c1       	rjmp	.+558    	; 0x1936 <udc_process_setup+0x484>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1708:	80 e4       	ldi	r24, 0x40	; 64
    170a:	99 e0       	ldi	r25, 0x09	; 9
    170c:	80 93 6c 23 	sts	0x236C, r24	; 0x80236c <udd_g_ctrlreq+0xc>
    1710:	90 93 6d 23 	sts	0x236D, r25	; 0x80236d <udd_g_ctrlreq+0xd>
    1714:	66 c1       	rjmp	.+716    	; 0x19e2 <udc_process_setup+0x530>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1716:	80 91 66 23 	lds	r24, 0x2366	; 0x802366 <udd_g_ctrlreq+0x6>
    171a:	90 91 67 23 	lds	r25, 0x2367	; 0x802367 <udd_g_ctrlreq+0x7>
    171e:	89 2b       	or	r24, r25
    1720:	09 f0       	breq	.+2      	; 0x1724 <udc_process_setup+0x272>
    1722:	09 c1       	rjmp	.+530    	; 0x1936 <udc_process_setup+0x484>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    1724:	80 91 62 23 	lds	r24, 0x2362	; 0x802362 <udd_g_ctrlreq+0x2>
    1728:	90 91 63 23 	lds	r25, 0x2363	; 0x802363 <udd_g_ctrlreq+0x3>
    172c:	01 97       	sbiw	r24, 0x01	; 1
    172e:	09 f0       	breq	.+2      	; 0x1732 <udc_process_setup+0x280>
    1730:	02 c1       	rjmp	.+516    	; 0x1936 <udc_process_setup+0x484>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    1732:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <udc_device_status>
    1736:	90 91 8d 22 	lds	r25, 0x228D	; 0x80228d <udc_device_status+0x1>
    173a:	8d 7f       	andi	r24, 0xFD	; 253
    173c:	80 93 8c 22 	sts	0x228C, r24	; 0x80228c <udc_device_status>
    1740:	90 93 8d 22 	sts	0x228D, r25	; 0x80228d <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
    1744:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <main_remotewakeup_disable>
    1748:	4c c1       	rjmp	.+664    	; 0x19e2 <udc_process_setup+0x530>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    174a:	80 91 66 23 	lds	r24, 0x2366	; 0x802366 <udd_g_ctrlreq+0x6>
    174e:	90 91 67 23 	lds	r25, 0x2367	; 0x802367 <udd_g_ctrlreq+0x7>
    1752:	89 2b       	or	r24, r25
    1754:	09 f0       	breq	.+2      	; 0x1758 <udc_process_setup+0x2a6>
    1756:	ef c0       	rjmp	.+478    	; 0x1936 <udc_process_setup+0x484>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    1758:	80 91 62 23 	lds	r24, 0x2362	; 0x802362 <udd_g_ctrlreq+0x2>
    175c:	90 91 63 23 	lds	r25, 0x2363	; 0x802363 <udd_g_ctrlreq+0x3>
    1760:	01 97       	sbiw	r24, 0x01	; 1
    1762:	09 f0       	breq	.+2      	; 0x1766 <udc_process_setup+0x2b4>
    1764:	ae c0       	rjmp	.+348    	; 0x18c2 <udc_process_setup+0x410>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
    1766:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <udc_device_status>
    176a:	90 91 8d 22 	lds	r25, 0x228D	; 0x80228d <udc_device_status+0x1>
    176e:	82 60       	ori	r24, 0x02	; 2
    1770:	80 93 8c 22 	sts	0x228C, r24	; 0x80228c <udc_device_status>
    1774:	90 93 8d 22 	sts	0x228D, r25	; 0x80228d <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
    1778:	0e 94 2a 15 	call	0x2a54	; 0x2a54 <main_remotewakeup_enable>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    177c:	32 c1       	rjmp	.+612    	; 0x19e2 <udc_process_setup+0x530>
    177e:	80 91 66 23 	lds	r24, 0x2366	; 0x802366 <udd_g_ctrlreq+0x6>
    1782:	90 91 67 23 	lds	r25, 0x2367	; 0x802367 <udd_g_ctrlreq+0x7>
    1786:	89 2b       	or	r24, r25
    1788:	09 f0       	breq	.+2      	; 0x178c <udc_process_setup+0x2da>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    178a:	d5 c0       	rjmp	.+426    	; 0x1936 <udc_process_setup+0x484>
    178c:	48 d5       	rcall	.+2704   	; 0x221e <udd_getaddress>
    178e:	88 23       	and	r24, r24
    1790:	09 f4       	brne	.+2      	; 0x1794 <udc_process_setup+0x2e2>
    1792:	9c c0       	rjmp	.+312    	; 0x18cc <udc_process_setup+0x41a>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1794:	20 91 62 23 	lds	r18, 0x2362	; 0x802362 <udd_g_ctrlreq+0x2>
    1798:	30 91 63 23 	lds	r19, 0x2363	; 0x802363 <udd_g_ctrlreq+0x3>
				udc_config.confdev_lsfs->bNumConfigurations) {
    179c:	33 27       	eor	r19, r19
    179e:	e0 91 5e 20 	lds	r30, 0x205E	; 0x80205e <udc_config>
    17a2:	f0 91 5f 20 	lds	r31, 0x205F	; 0x80205f <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    17a6:	81 89       	ldd	r24, Z+17	; 0x11
    17a8:	90 e0       	ldi	r25, 0x00	; 0
    17aa:	82 17       	cp	r24, r18
    17ac:	93 07       	cpc	r25, r19
    17ae:	08 f4       	brcc	.+2      	; 0x17b2 <udc_process_setup+0x300>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    17b0:	8d c0       	rjmp	.+282    	; 0x18cc <udc_process_setup+0x41a>
    17b2:	20 de       	rcall	.-960    	; 0x13f4 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    17b4:	80 91 62 23 	lds	r24, 0x2362	; 0x802362 <udd_g_ctrlreq+0x2>
    17b8:	90 91 63 23 	lds	r25, 0x2363	; 0x802363 <udd_g_ctrlreq+0x3>
    17bc:	80 93 88 22 	sts	0x2288, r24	; 0x802288 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    17c0:	88 23       	and	r24, r24
    17c2:	09 f4       	brne	.+2      	; 0x17c6 <udc_process_setup+0x314>
    17c4:	0e c1       	rjmp	.+540    	; 0x19e2 <udc_process_setup+0x530>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    17c6:	99 27       	eor	r25, r25
    17c8:	81 50       	subi	r24, 0x01	; 1
    17ca:	90 4c       	sbci	r25, 0xC0	; 192
    17cc:	88 0f       	add	r24, r24
    17ce:	99 1f       	adc	r25, r25
    17d0:	88 0f       	add	r24, r24
    17d2:	99 1f       	adc	r25, r25
    17d4:	e0 91 60 20 	lds	r30, 0x2060	; 0x802060 <udc_config+0x2>
    17d8:	f0 91 61 20 	lds	r31, 0x2061	; 0x802061 <udc_config+0x3>
    17dc:	e8 0f       	add	r30, r24
    17de:	f9 1f       	adc	r31, r25
    17e0:	e0 93 86 22 	sts	0x2286, r30	; 0x802286 <udc_ptr_conf>
    17e4:	f0 93 87 22 	sts	0x2287, r31	; 0x802287 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    17e8:	01 90       	ld	r0, Z+
    17ea:	f0 81       	ld	r31, Z
    17ec:	e0 2d       	mov	r30, r0
    17ee:	84 81       	ldd	r24, Z+4	; 0x04
    17f0:	88 23       	and	r24, r24
    17f2:	09 f4       	brne	.+2      	; 0x17f6 <udc_process_setup+0x344>
    17f4:	f6 c0       	rjmp	.+492    	; 0x19e2 <udc_process_setup+0x530>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    17f6:	c0 e0       	ldi	r28, 0x00	; 0
    17f8:	60 e0       	ldi	r22, 0x00	; 0
    17fa:	8c 2f       	mov	r24, r28
    17fc:	c2 dd       	rcall	.-1148   	; 0x1382 <udc_iface_enable>
    17fe:	88 23       	and	r24, r24
    1800:	09 f4       	brne	.+2      	; 0x1804 <udc_process_setup+0x352>
    1802:	64 c0       	rjmp	.+200    	; 0x18cc <udc_process_setup+0x41a>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1804:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1806:	e0 91 86 22 	lds	r30, 0x2286	; 0x802286 <udc_ptr_conf>
    180a:	f0 91 87 22 	lds	r31, 0x2287	; 0x802287 <udc_ptr_conf+0x1>
    180e:	01 90       	ld	r0, Z+
    1810:	f0 81       	ld	r31, Z
    1812:	e0 2d       	mov	r30, r0
    1814:	84 81       	ldd	r24, Z+4	; 0x04
    1816:	c8 17       	cp	r28, r24
    1818:	78 f3       	brcs	.-34     	; 0x17f8 <udc_process_setup+0x346>
    181a:	e3 c0       	rjmp	.+454    	; 0x19e2 <udc_process_setup+0x530>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    181c:	81 30       	cpi	r24, 0x01	; 1
    181e:	e9 f4       	brne	.+58     	; 0x185a <udc_process_setup+0x3a8>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1820:	90 91 61 23 	lds	r25, 0x2361	; 0x802361 <udd_g_ctrlreq+0x1>
    1824:	9b 30       	cpi	r25, 0x0B	; 11
    1826:	c9 f4       	brne	.+50     	; 0x185a <udc_process_setup+0x3a8>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1828:	80 91 66 23 	lds	r24, 0x2366	; 0x802366 <udd_g_ctrlreq+0x6>
    182c:	90 91 67 23 	lds	r25, 0x2367	; 0x802367 <udd_g_ctrlreq+0x7>
    1830:	89 2b       	or	r24, r25
    1832:	09 f0       	breq	.+2      	; 0x1836 <udc_process_setup+0x384>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1834:	50 c0       	rjmp	.+160    	; 0x18d6 <udc_process_setup+0x424>
    1836:	80 91 88 22 	lds	r24, 0x2288	; 0x802288 <udc_num_configuration>
    183a:	88 23       	and	r24, r24
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    183c:	09 f4       	brne	.+2      	; 0x1840 <udc_process_setup+0x38e>
    183e:	4b c0       	rjmp	.+150    	; 0x18d6 <udc_process_setup+0x424>
    1840:	e0 e6       	ldi	r30, 0x60	; 96
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1842:	f3 e2       	ldi	r31, 0x23	; 35

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1844:	c4 81       	ldd	r28, Z+4	; 0x04
    1846:	d2 81       	ldd	r29, Z+2	; 0x02
    1848:	8c 2f       	mov	r24, r28
    184a:	59 dd       	rcall	.-1358   	; 0x12fe <udc_iface_disable>
    184c:	88 23       	and	r24, r24
    184e:	09 f4       	brne	.+2      	; 0x1852 <udc_process_setup+0x3a0>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    1850:	3d c0       	rjmp	.+122    	; 0x18cc <udc_process_setup+0x41a>
    1852:	6d 2f       	mov	r22, r29
    1854:	8c 2f       	mov	r24, r28
    1856:	95 dd       	rcall	.-1238   	; 0x1382 <udc_iface_enable>
    1858:	37 c0       	rjmp	.+110    	; 0x18c8 <udc_process_setup+0x416>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    185a:	82 30       	cpi	r24, 0x02	; 2
    185c:	b9 f5       	brne	.+110    	; 0x18cc <udc_process_setup+0x41a>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    185e:	80 91 61 23 	lds	r24, 0x2361	; 0x802361 <udd_g_ctrlreq+0x1>
    1862:	81 30       	cpi	r24, 0x01	; 1
    1864:	19 f0       	breq	.+6      	; 0x186c <udc_process_setup+0x3ba>
    1866:	83 30       	cpi	r24, 0x03	; 3
    1868:	99 f0       	breq	.+38     	; 0x1890 <udc_process_setup+0x3de>
    186a:	2d c0       	rjmp	.+90     	; 0x18c6 <udc_process_setup+0x414>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    186c:	80 91 66 23 	lds	r24, 0x2366	; 0x802366 <udd_g_ctrlreq+0x6>
    1870:	90 91 67 23 	lds	r25, 0x2367	; 0x802367 <udd_g_ctrlreq+0x7>
    1874:	89 2b       	or	r24, r25
    1876:	09 f0       	breq	.+2      	; 0x187a <udc_process_setup+0x3c8>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1878:	5e c0       	rjmp	.+188    	; 0x1936 <udc_process_setup+0x484>
    187a:	80 91 62 23 	lds	r24, 0x2362	; 0x802362 <udd_g_ctrlreq+0x2>
    187e:	90 91 63 23 	lds	r25, 0x2363	; 0x802363 <udd_g_ctrlreq+0x3>
    1882:	89 2b       	or	r24, r25
    1884:	09 f0       	breq	.+2      	; 0x1888 <udc_process_setup+0x3d6>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1886:	57 c0       	rjmp	.+174    	; 0x1936 <udc_process_setup+0x484>
    1888:	80 91 64 23 	lds	r24, 0x2364	; 0x802364 <udd_g_ctrlreq+0x4>
    188c:	83 d5       	rcall	.+2822   	; 0x2394 <udd_ep_clear_halt>
    188e:	1c c0       	rjmp	.+56     	; 0x18c8 <udc_process_setup+0x416>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1890:	80 91 66 23 	lds	r24, 0x2366	; 0x802366 <udd_g_ctrlreq+0x6>
    1894:	90 91 67 23 	lds	r25, 0x2367	; 0x802367 <udd_g_ctrlreq+0x7>
    1898:	89 2b       	or	r24, r25
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    189a:	09 f0       	breq	.+2      	; 0x189e <udc_process_setup+0x3ec>
    189c:	4c c0       	rjmp	.+152    	; 0x1936 <udc_process_setup+0x484>
    189e:	80 91 62 23 	lds	r24, 0x2362	; 0x802362 <udd_g_ctrlreq+0x2>
    18a2:	90 91 63 23 	lds	r25, 0x2363	; 0x802363 <udd_g_ctrlreq+0x3>
    18a6:	89 2b       	or	r24, r25
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    18a8:	09 f0       	breq	.+2      	; 0x18ac <udc_process_setup+0x3fa>
    18aa:	45 c0       	rjmp	.+138    	; 0x1936 <udc_process_setup+0x484>
    18ac:	c0 e6       	ldi	r28, 0x60	; 96
    18ae:	d3 e2       	ldi	r29, 0x23	; 35
    18b0:	8c 81       	ldd	r24, Y+4	; 0x04
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    18b2:	7c d6       	rcall	.+3320   	; 0x25ac <udd_ep_abort>
    18b4:	8c 81       	ldd	r24, Y+4	; 0x04
    18b6:	e5 d6       	rcall	.+3530   	; 0x2682 <udd_ep_set_halt>
    18b8:	07 c0       	rjmp	.+14     	; 0x18c8 <udc_process_setup+0x416>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    18ba:	80 e0       	ldi	r24, 0x00	; 0
    18bc:	05 c0       	rjmp	.+10     	; 0x18c8 <udc_process_setup+0x416>
				break;
			}
		}
#endif
	}
	return false;
    18be:	80 e0       	ldi	r24, 0x00	; 0
    18c0:	03 c0       	rjmp	.+6      	; 0x18c8 <udc_process_setup+0x416>
		break;
#endif
	default:
		break;
	}
	return false;
    18c2:	80 e0       	ldi	r24, 0x00	; 0
    18c4:	01 c0       	rjmp	.+2      	; 0x18c8 <udc_process_setup+0x416>
				break;
			}
		}
#endif
	}
	return false;
    18c6:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    18c8:	81 11       	cpse	r24, r1
    18ca:	8c c0       	rjmp	.+280    	; 0x19e4 <udc_process_setup+0x532>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    18cc:	80 91 60 23 	lds	r24, 0x2360	; 0x802360 <udd_g_ctrlreq>
    18d0:	8f 71       	andi	r24, 0x1F	; 31
    18d2:	81 30       	cpi	r24, 0x01	; 1
    18d4:	81 f5       	brne	.+96     	; 0x1936 <udc_process_setup+0x484>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    18d6:	80 91 88 22 	lds	r24, 0x2288	; 0x802288 <udc_num_configuration>
    18da:	88 23       	and	r24, r24
    18dc:	09 f4       	brne	.+2      	; 0x18e0 <udc_process_setup+0x42e>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    18de:	71 c0       	rjmp	.+226    	; 0x19c2 <udc_process_setup+0x510>
    18e0:	00 91 64 23 	lds	r16, 0x2364	; 0x802364 <udd_g_ctrlreq+0x4>
    18e4:	10 91 65 23 	lds	r17, 0x2365	; 0x802365 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    18e8:	c0 91 86 22 	lds	r28, 0x2286	; 0x802286 <udc_ptr_conf>
    18ec:	d0 91 87 22 	lds	r29, 0x2287	; 0x802287 <udc_ptr_conf+0x1>
    18f0:	e8 81       	ld	r30, Y
    18f2:	f9 81       	ldd	r31, Y+1	; 0x01
    18f4:	84 81       	ldd	r24, Z+4	; 0x04
    18f6:	08 17       	cp	r16, r24
    18f8:	08 f0       	brcs	.+2      	; 0x18fc <udc_process_setup+0x44a>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    18fa:	65 c0       	rjmp	.+202    	; 0x19c6 <udc_process_setup+0x514>
    18fc:	60 e0       	ldi	r22, 0x00	; 0
    18fe:	80 2f       	mov	r24, r16
    1900:	c4 dc       	rcall	.-1656   	; 0x128a <udc_update_iface_desc>
    1902:	88 23       	and	r24, r24
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1904:	c1 f0       	breq	.+48     	; 0x1936 <udc_process_setup+0x484>
    1906:	f8 01       	movw	r30, r16
    1908:	ff 27       	eor	r31, r31
    190a:	cf 01       	movw	r24, r30
    190c:	88 0f       	add	r24, r24
    190e:	99 1f       	adc	r25, r25
    1910:	ea 81       	ldd	r30, Y+2	; 0x02
    1912:	fb 81       	ldd	r31, Y+3	; 0x03
    1914:	e8 0f       	add	r30, r24
    1916:	f9 1f       	adc	r31, r25
    1918:	c0 81       	ld	r28, Z
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    191a:	d1 81       	ldd	r29, Z+1	; 0x01
    191c:	ee 81       	ldd	r30, Y+6	; 0x06
    191e:	ff 81       	ldd	r31, Y+7	; 0x07
    1920:	09 95       	icall
    1922:	68 2f       	mov	r22, r24
    1924:	80 2f       	mov	r24, r16
    1926:	b1 dc       	rcall	.-1694   	; 0x128a <udc_update_iface_desc>
    1928:	88 23       	and	r24, r24
    192a:	29 f0       	breq	.+10     	; 0x1936 <udc_process_setup+0x484>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    192c:	ec 81       	ldd	r30, Y+4	; 0x04
    192e:	fd 81       	ldd	r31, Y+5	; 0x05
    1930:	09 95       	icall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    1932:	81 11       	cpse	r24, r1
    1934:	57 c0       	rjmp	.+174    	; 0x19e4 <udc_process_setup+0x532>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    1936:	80 91 60 23 	lds	r24, 0x2360	; 0x802360 <udd_g_ctrlreq>
    193a:	8f 71       	andi	r24, 0x1F	; 31
    193c:	82 30       	cpi	r24, 0x02	; 2
    193e:	09 f0       	breq	.+2      	; 0x1942 <udc_process_setup+0x490>
    1940:	44 c0       	rjmp	.+136    	; 0x19ca <udc_process_setup+0x518>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1942:	80 91 88 22 	lds	r24, 0x2288	; 0x802288 <udc_num_configuration>
    1946:	88 23       	and	r24, r24
    1948:	b1 f1       	breq	.+108    	; 0x19b6 <udc_process_setup+0x504>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    194a:	a0 91 86 22 	lds	r26, 0x2286	; 0x802286 <udc_ptr_conf>
    194e:	b0 91 87 22 	lds	r27, 0x2287	; 0x802287 <udc_ptr_conf+0x1>
    1952:	ed 91       	ld	r30, X+
    1954:	fc 91       	ld	r31, X
    1956:	11 97       	sbiw	r26, 0x01	; 1
    1958:	84 81       	ldd	r24, Z+4	; 0x04
    195a:	88 23       	and	r24, r24
    195c:	71 f1       	breq	.+92     	; 0x19ba <udc_process_setup+0x508>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    195e:	c0 e0       	ldi	r28, 0x00	; 0
    1960:	ec 2f       	mov	r30, r28
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	ee 0f       	add	r30, r30
    1966:	ff 1f       	adc	r31, r31
    1968:	12 96       	adiw	r26, 0x02	; 2
    196a:	8d 91       	ld	r24, X+
    196c:	9c 91       	ld	r25, X
    196e:	13 97       	sbiw	r26, 0x03	; 3
    1970:	e8 0f       	add	r30, r24
    1972:	f9 1f       	adc	r31, r25
    1974:	00 81       	ld	r16, Z
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1976:	11 81       	ldd	r17, Z+1	; 0x01
    1978:	d8 01       	movw	r26, r16
    197a:	16 96       	adiw	r26, 0x06	; 6
    197c:	ed 91       	ld	r30, X+
    197e:	fc 91       	ld	r31, X
    1980:	17 97       	sbiw	r26, 0x07	; 7
    1982:	09 95       	icall
    1984:	68 2f       	mov	r22, r24
    1986:	8c 2f       	mov	r24, r28
    1988:	80 dc       	rcall	.-1792   	; 0x128a <udc_update_iface_desc>
    198a:	88 23       	and	r24, r24
    198c:	59 f1       	breq	.+86     	; 0x19e4 <udc_process_setup+0x532>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    198e:	d8 01       	movw	r26, r16
    1990:	14 96       	adiw	r26, 0x04	; 4
    1992:	ed 91       	ld	r30, X+
    1994:	fc 91       	ld	r31, X
    1996:	15 97       	sbiw	r26, 0x05	; 5
    1998:	09 95       	icall
    199a:	81 11       	cpse	r24, r1
    199c:	23 c0       	rjmp	.+70     	; 0x19e4 <udc_process_setup+0x532>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    199e:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    19a0:	a0 91 86 22 	lds	r26, 0x2286	; 0x802286 <udc_ptr_conf>
    19a4:	b0 91 87 22 	lds	r27, 0x2287	; 0x802287 <udc_ptr_conf+0x1>
    19a8:	ed 91       	ld	r30, X+
    19aa:	fc 91       	ld	r31, X
    19ac:	11 97       	sbiw	r26, 0x01	; 1
    19ae:	94 81       	ldd	r25, Z+4	; 0x04
    19b0:	c9 17       	cp	r28, r25
    19b2:	b0 f2       	brcs	.-84     	; 0x1960 <udc_process_setup+0x4ae>
    19b4:	17 c0       	rjmp	.+46     	; 0x19e4 <udc_process_setup+0x532>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    19b6:	80 e0       	ldi	r24, 0x00	; 0
    19b8:	15 c0       	rjmp	.+42     	; 0x19e4 <udc_process_setup+0x532>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    19ba:	80 e0       	ldi	r24, 0x00	; 0
    19bc:	13 c0       	rjmp	.+38     	; 0x19e4 <udc_process_setup+0x532>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    19be:	80 e0       	ldi	r24, 0x00	; 0
    19c0:	11 c0       	rjmp	.+34     	; 0x19e4 <udc_process_setup+0x532>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    19c2:	80 e0       	ldi	r24, 0x00	; 0
    19c4:	0f c0       	rjmp	.+30     	; 0x19e4 <udc_process_setup+0x532>
    19c6:	80 e0       	ldi	r24, 0x00	; 0
    19c8:	0d c0       	rjmp	.+26     	; 0x19e4 <udc_process_setup+0x532>
    19ca:	80 e0       	ldi	r24, 0x00	; 0
    19cc:	0b c0       	rjmp	.+22     	; 0x19e4 <udc_process_setup+0x532>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    19ce:	98 2f       	mov	r25, r24
    19d0:	90 76       	andi	r25, 0x60	; 96
    19d2:	09 f0       	breq	.+2      	; 0x19d6 <udc_process_setup+0x524>
    19d4:	7b cf       	rjmp	.-266    	; 0x18cc <udc_process_setup+0x41a>
    19d6:	80 ce       	rjmp	.-768    	; 0x16d8 <udc_process_setup+0x226>
    19d8:	98 2f       	mov	r25, r24
    19da:	90 76       	andi	r25, 0x60	; 96
    19dc:	09 f0       	breq	.+2      	; 0x19e0 <udc_process_setup+0x52e>
    19de:	76 cf       	rjmp	.-276    	; 0x18cc <udc_process_setup+0x41a>
    19e0:	81 cd       	rjmp	.-1278   	; 0x14e4 <udc_process_setup+0x32>
		if (udc_reqstd()) {
			return true;
    19e2:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    19e4:	df 91       	pop	r29
    19e6:	cf 91       	pop	r28
    19e8:	1f 91       	pop	r17
    19ea:	0f 91       	pop	r16
    19ec:	08 95       	ret

000019ee <board_init>:
    19ee:	41 e0       	ldi	r20, 0x01	; 1
    19f0:	50 e4       	ldi	r21, 0x40	; 64
    19f2:	60 e1       	ldi	r22, 0x10	; 16
    19f4:	80 e2       	ldi	r24, 0x20	; 32
    19f6:	96 e0       	ldi	r25, 0x06	; 6
    19f8:	2f da       	rcall	.-2978   	; 0xe58 <ioport_configure_port_pin>
    19fa:	41 e0       	ldi	r20, 0x01	; 1
    19fc:	50 e4       	ldi	r21, 0x40	; 64
    19fe:	60 e2       	ldi	r22, 0x20	; 32
    1a00:	80 e2       	ldi	r24, 0x20	; 32
    1a02:	96 e0       	ldi	r25, 0x06	; 6
    1a04:	29 da       	rcall	.-2990   	; 0xe58 <ioport_configure_port_pin>
    1a06:	41 e0       	ldi	r20, 0x01	; 1
    1a08:	50 e4       	ldi	r21, 0x40	; 64
    1a0a:	60 e4       	ldi	r22, 0x40	; 64
    1a0c:	80 e2       	ldi	r24, 0x20	; 32
    1a0e:	96 e0       	ldi	r25, 0x06	; 6
    1a10:	23 da       	rcall	.-3002   	; 0xe58 <ioport_configure_port_pin>
    1a12:	41 e0       	ldi	r20, 0x01	; 1
    1a14:	50 e4       	ldi	r21, 0x40	; 64
    1a16:	62 e0       	ldi	r22, 0x02	; 2
    1a18:	80 e2       	ldi	r24, 0x20	; 32
    1a1a:	96 e0       	ldi	r25, 0x06	; 6
    1a1c:	1d da       	rcall	.-3014   	; 0xe58 <ioport_configure_port_pin>
    1a1e:	41 e0       	ldi	r20, 0x01	; 1
    1a20:	50 e0       	ldi	r21, 0x00	; 0
    1a22:	60 e2       	ldi	r22, 0x20	; 32
    1a24:	80 e8       	ldi	r24, 0x80	; 128
    1a26:	96 e0       	ldi	r25, 0x06	; 6
    1a28:	17 da       	rcall	.-3026   	; 0xe58 <ioport_configure_port_pin>
    1a2a:	43 e0       	ldi	r20, 0x03	; 3
    1a2c:	50 e0       	ldi	r21, 0x00	; 0
    1a2e:	60 e1       	ldi	r22, 0x10	; 16
    1a30:	80 e8       	ldi	r24, 0x80	; 128
    1a32:	96 e0       	ldi	r25, 0x06	; 6
    1a34:	11 da       	rcall	.-3038   	; 0xe58 <ioport_configure_port_pin>
    1a36:	40 e0       	ldi	r20, 0x00	; 0
    1a38:	58 e1       	ldi	r21, 0x18	; 24
    1a3a:	68 e0       	ldi	r22, 0x08	; 8
    1a3c:	80 e4       	ldi	r24, 0x40	; 64
    1a3e:	96 e0       	ldi	r25, 0x06	; 6
    1a40:	0b da       	rcall	.-3050   	; 0xe58 <ioport_configure_port_pin>
    1a42:	40 e0       	ldi	r20, 0x00	; 0
    1a44:	58 e1       	ldi	r21, 0x18	; 24
    1a46:	62 e0       	ldi	r22, 0x02	; 2
    1a48:	80 e8       	ldi	r24, 0x80	; 128
    1a4a:	96 e0       	ldi	r25, 0x06	; 6
    1a4c:	05 da       	rcall	.-3062   	; 0xe58 <ioport_configure_port_pin>
    1a4e:	40 e0       	ldi	r20, 0x00	; 0
    1a50:	58 e1       	ldi	r21, 0x18	; 24
    1a52:	64 e0       	ldi	r22, 0x04	; 4
    1a54:	80 e8       	ldi	r24, 0x80	; 128
    1a56:	96 e0       	ldi	r25, 0x06	; 6
    1a58:	ff d9       	rcall	.-3074   	; 0xe58 <ioport_configure_port_pin>
    1a5a:	40 e0       	ldi	r20, 0x00	; 0
    1a5c:	58 e1       	ldi	r21, 0x18	; 24
    1a5e:	68 e0       	ldi	r22, 0x08	; 8
    1a60:	80 e8       	ldi	r24, 0x80	; 128
    1a62:	96 e0       	ldi	r25, 0x06	; 6
    1a64:	f9 c9       	rjmp	.-3086   	; 0xe58 <ioport_configure_port_pin>
    1a66:	08 95       	ret

00001a68 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1a68:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1a6a:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1a6c:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1a6e:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1a70:	60 83       	st	Z, r22
	ret                             // Return to caller
    1a72:	08 95       	ret

00001a74 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1a74:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1a78:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1a7a:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1a7c:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1a80:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1a82:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1a86:	08 95       	ret

00001a88 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    1a88:	cf 93       	push	r28
    1a8a:	df 93       	push	r29
    1a8c:	00 d0       	rcall	.+0      	; 0x1a8e <udd_sleep_mode+0x6>
    1a8e:	cd b7       	in	r28, 0x3d	; 61
    1a90:	de b7       	in	r29, 0x3e	; 62
    1a92:	81 11       	cpse	r24, r1
    1a94:	26 c0       	rjmp	.+76     	; 0x1ae2 <udd_sleep_mode+0x5a>
    1a96:	90 91 1c 23 	lds	r25, 0x231C	; 0x80231c <udd_b_idle>
    1a9a:	99 23       	and	r25, r25
    1a9c:	f9 f0       	breq	.+62     	; 0x1adc <udd_sleep_mode+0x54>
    1a9e:	90 91 5b 23 	lds	r25, 0x235B	; 0x80235b <sleepmgr_locks+0x1>
    1aa2:	91 11       	cpse	r25, r1
    1aa4:	01 c0       	rjmp	.+2      	; 0x1aa8 <udd_sleep_mode+0x20>
    1aa6:	ff cf       	rjmp	.-2      	; 0x1aa6 <udd_sleep_mode+0x1e>
    1aa8:	9f b7       	in	r25, 0x3f	; 63
    1aaa:	9a 83       	std	Y+2, r25	; 0x02
    1aac:	f8 94       	cli
    1aae:	2a 81       	ldd	r18, Y+2	; 0x02
    1ab0:	ea e5       	ldi	r30, 0x5A	; 90
    1ab2:	f3 e2       	ldi	r31, 0x23	; 35
    1ab4:	91 81       	ldd	r25, Z+1	; 0x01
    1ab6:	91 50       	subi	r25, 0x01	; 1
    1ab8:	91 83       	std	Z+1, r25	; 0x01
    1aba:	2f bf       	out	0x3f, r18	; 63
    1abc:	0f c0       	rjmp	.+30     	; 0x1adc <udd_sleep_mode+0x54>
    1abe:	90 91 5b 23 	lds	r25, 0x235B	; 0x80235b <sleepmgr_locks+0x1>
    1ac2:	9f 3f       	cpi	r25, 0xFF	; 255
    1ac4:	09 f4       	brne	.+2      	; 0x1ac8 <udd_sleep_mode+0x40>
    1ac6:	ff cf       	rjmp	.-2      	; 0x1ac6 <udd_sleep_mode+0x3e>
    1ac8:	9f b7       	in	r25, 0x3f	; 63
    1aca:	99 83       	std	Y+1, r25	; 0x01
    1acc:	f8 94       	cli
    1ace:	29 81       	ldd	r18, Y+1	; 0x01
    1ad0:	ea e5       	ldi	r30, 0x5A	; 90
    1ad2:	f3 e2       	ldi	r31, 0x23	; 35
    1ad4:	91 81       	ldd	r25, Z+1	; 0x01
    1ad6:	9f 5f       	subi	r25, 0xFF	; 255
    1ad8:	91 83       	std	Z+1, r25	; 0x01
    1ada:	2f bf       	out	0x3f, r18	; 63
    1adc:	80 93 1c 23 	sts	0x231C, r24	; 0x80231c <udd_b_idle>
    1ae0:	05 c0       	rjmp	.+10     	; 0x1aec <udd_sleep_mode+0x64>
    1ae2:	90 91 1c 23 	lds	r25, 0x231C	; 0x80231c <udd_b_idle>
    1ae6:	99 23       	and	r25, r25
    1ae8:	51 f3       	breq	.-44     	; 0x1abe <udd_sleep_mode+0x36>
    1aea:	f8 cf       	rjmp	.-16     	; 0x1adc <udd_sleep_mode+0x54>
    1aec:	0f 90       	pop	r0
    1aee:	0f 90       	pop	r0
    1af0:	df 91       	pop	r29
    1af2:	cf 91       	pop	r28
    1af4:	08 95       	ret

00001af6 <udd_ctrl_init>:
    1af6:	0f 93       	push	r16
    1af8:	e8 ec       	ldi	r30, 0xC8	; 200
    1afa:	f4 e0       	ldi	r31, 0x04	; 4
    1afc:	80 81       	ld	r24, Z
    1afe:	8f 7d       	andi	r24, 0xDF	; 223
    1b00:	80 83       	st	Z, r24
    1b02:	80 81       	ld	r24, Z
    1b04:	8f 7d       	andi	r24, 0xDF	; 223
    1b06:	80 83       	st	Z, r24
    1b08:	e0 e0       	ldi	r30, 0x00	; 0
    1b0a:	f3 e2       	ldi	r31, 0x23	; 35
    1b0c:	02 e0       	ldi	r16, 0x02	; 2
    1b0e:	05 93       	las	Z, r16
    1b10:	10 92 02 23 	sts	0x2302, r1	; 0x802302 <udd_sram+0x12>
    1b14:	10 92 03 23 	sts	0x2303, r1	; 0x802303 <udd_sram+0x13>
    1b18:	00 e2       	ldi	r16, 0x20	; 32
    1b1a:	06 93       	lac	Z, r16
    1b1c:	00 e4       	ldi	r16, 0x40	; 64
    1b1e:	06 93       	lac	Z, r16
    1b20:	e8 ef       	ldi	r30, 0xF8	; 248
    1b22:	f2 e2       	ldi	r31, 0x22	; 34
    1b24:	00 e4       	ldi	r16, 0x40	; 64
    1b26:	06 93       	lac	Z, r16
    1b28:	e0 e6       	ldi	r30, 0x60	; 96
    1b2a:	f3 e2       	ldi	r31, 0x23	; 35
    1b2c:	14 86       	std	Z+12, r1	; 0x0c
    1b2e:	15 86       	std	Z+13, r1	; 0x0d
    1b30:	16 86       	std	Z+14, r1	; 0x0e
    1b32:	17 86       	std	Z+15, r1	; 0x0f
    1b34:	12 86       	std	Z+10, r1	; 0x0a
    1b36:	13 86       	std	Z+11, r1	; 0x0b
    1b38:	10 92 ed 22 	sts	0x22ED, r1	; 0x8022ed <udd_ep_control_state>
    1b3c:	0f 91       	pop	r16
    1b3e:	08 95       	ret

00001b40 <udd_ctrl_stall_data>:
    1b40:	0f 93       	push	r16
    1b42:	85 e0       	ldi	r24, 0x05	; 5
    1b44:	80 93 ed 22 	sts	0x22ED, r24	; 0x8022ed <udd_ep_control_state>
    1b48:	e1 e0       	ldi	r30, 0x01	; 1
    1b4a:	f3 e2       	ldi	r31, 0x23	; 35
    1b4c:	04 e0       	ldi	r16, 0x04	; 4
    1b4e:	05 93       	las	Z, r16
    1b50:	e9 ef       	ldi	r30, 0xF9	; 249
    1b52:	f2 e2       	ldi	r31, 0x22	; 34
    1b54:	04 e0       	ldi	r16, 0x04	; 4
    1b56:	05 93       	las	Z, r16
    1b58:	0f 91       	pop	r16
    1b5a:	08 95       	ret

00001b5c <udd_ctrl_send_zlp_in>:
    1b5c:	0f 93       	push	r16
    1b5e:	83 e0       	ldi	r24, 0x03	; 3
    1b60:	80 93 ed 22 	sts	0x22ED, r24	; 0x8022ed <udd_ep_control_state>
    1b64:	10 92 02 23 	sts	0x2302, r1	; 0x802302 <udd_sram+0x12>
    1b68:	10 92 03 23 	sts	0x2303, r1	; 0x802303 <udd_sram+0x13>
    1b6c:	e0 e0       	ldi	r30, 0x00	; 0
    1b6e:	f3 e2       	ldi	r31, 0x23	; 35
    1b70:	02 e0       	ldi	r16, 0x02	; 2
    1b72:	06 93       	lac	Z, r16
    1b74:	0f 91       	pop	r16
    1b76:	08 95       	ret

00001b78 <udd_ctrl_endofrequest>:
    1b78:	e0 91 6c 23 	lds	r30, 0x236C	; 0x80236c <udd_g_ctrlreq+0xc>
    1b7c:	f0 91 6d 23 	lds	r31, 0x236D	; 0x80236d <udd_g_ctrlreq+0xd>
    1b80:	30 97       	sbiw	r30, 0x00	; 0
    1b82:	09 f0       	breq	.+2      	; 0x1b86 <udd_ctrl_endofrequest+0xe>
    1b84:	09 95       	icall
    1b86:	08 95       	ret

00001b88 <udd_ctrl_in_sent>:
    1b88:	0f 93       	push	r16
    1b8a:	cf 93       	push	r28
    1b8c:	df 93       	push	r29
    1b8e:	80 91 ed 22 	lds	r24, 0x22ED	; 0x8022ed <udd_ep_control_state>
    1b92:	83 30       	cpi	r24, 0x03	; 3
    1b94:	19 f4       	brne	.+6      	; 0x1b9c <udd_ctrl_in_sent+0x14>
    1b96:	f0 df       	rcall	.-32     	; 0x1b78 <udd_ctrl_endofrequest>
    1b98:	ae df       	rcall	.-164    	; 0x1af6 <udd_ctrl_init>
    1b9a:	5e c0       	rjmp	.+188    	; 0x1c58 <udd_ctrl_in_sent+0xd0>
    1b9c:	80 91 e9 22 	lds	r24, 0x22E9	; 0x8022e9 <udd_ctrl_payload_nb_trans>
    1ba0:	90 91 ea 22 	lds	r25, 0x22EA	; 0x8022ea <udd_ctrl_payload_nb_trans+0x1>
    1ba4:	c0 91 6a 23 	lds	r28, 0x236A	; 0x80236a <udd_g_ctrlreq+0xa>
    1ba8:	d0 91 6b 23 	lds	r29, 0x236B	; 0x80236b <udd_g_ctrlreq+0xb>
    1bac:	c8 1b       	sub	r28, r24
    1bae:	d9 0b       	sbc	r29, r25
    1bb0:	71 f5       	brne	.+92     	; 0x1c0e <udd_ctrl_in_sent+0x86>
    1bb2:	20 91 eb 22 	lds	r18, 0x22EB	; 0x8022eb <udd_ctrl_prev_payload_nb_trans>
    1bb6:	30 91 ec 22 	lds	r19, 0x22EC	; 0x8022ec <udd_ctrl_prev_payload_nb_trans+0x1>
    1bba:	82 0f       	add	r24, r18
    1bbc:	93 1f       	adc	r25, r19
    1bbe:	80 93 eb 22 	sts	0x22EB, r24	; 0x8022eb <udd_ctrl_prev_payload_nb_trans>
    1bc2:	90 93 ec 22 	sts	0x22EC, r25	; 0x8022ec <udd_ctrl_prev_payload_nb_trans+0x1>
    1bc6:	20 91 66 23 	lds	r18, 0x2366	; 0x802366 <udd_g_ctrlreq+0x6>
    1bca:	30 91 67 23 	lds	r19, 0x2367	; 0x802367 <udd_g_ctrlreq+0x7>
    1bce:	82 17       	cp	r24, r18
    1bd0:	93 07       	cpc	r25, r19
    1bd2:	21 f0       	breq	.+8      	; 0x1bdc <udd_ctrl_in_sent+0x54>
    1bd4:	80 91 8e 22 	lds	r24, 0x228E	; 0x80228e <b_shortpacket.5789>
    1bd8:	88 23       	and	r24, r24
    1bda:	41 f0       	breq	.+16     	; 0x1bec <udd_ctrl_in_sent+0x64>
    1bdc:	84 e0       	ldi	r24, 0x04	; 4
    1bde:	80 93 ed 22 	sts	0x22ED, r24	; 0x8022ed <udd_ep_control_state>
    1be2:	e8 ef       	ldi	r30, 0xF8	; 248
    1be4:	f2 e2       	ldi	r31, 0x22	; 34
    1be6:	02 e0       	ldi	r16, 0x02	; 2
    1be8:	06 93       	lac	Z, r16
    1bea:	36 c0       	rjmp	.+108    	; 0x1c58 <udd_ctrl_in_sent+0xd0>
    1bec:	e0 91 6e 23 	lds	r30, 0x236E	; 0x80236e <udd_g_ctrlreq+0xe>
    1bf0:	f0 91 6f 23 	lds	r31, 0x236F	; 0x80236f <udd_g_ctrlreq+0xf>
    1bf4:	30 97       	sbiw	r30, 0x00	; 0
    1bf6:	99 f0       	breq	.+38     	; 0x1c1e <udd_ctrl_in_sent+0x96>
    1bf8:	09 95       	icall
    1bfa:	88 23       	and	r24, r24
    1bfc:	81 f0       	breq	.+32     	; 0x1c1e <udd_ctrl_in_sent+0x96>
    1bfe:	10 92 e9 22 	sts	0x22E9, r1	; 0x8022e9 <udd_ctrl_payload_nb_trans>
    1c02:	10 92 ea 22 	sts	0x22EA, r1	; 0x8022ea <udd_ctrl_payload_nb_trans+0x1>
    1c06:	c0 91 6a 23 	lds	r28, 0x236A	; 0x80236a <udd_g_ctrlreq+0xa>
    1c0a:	d0 91 6b 23 	lds	r29, 0x236B	; 0x80236b <udd_g_ctrlreq+0xb>
    1c0e:	c8 30       	cpi	r28, 0x08	; 8
    1c10:	d1 05       	cpc	r29, r1
    1c12:	28 f0       	brcs	.+10     	; 0x1c1e <udd_ctrl_in_sent+0x96>
    1c14:	10 92 8e 22 	sts	0x228E, r1	; 0x80228e <b_shortpacket.5789>
    1c18:	c8 e0       	ldi	r28, 0x08	; 8
    1c1a:	d0 e0       	ldi	r29, 0x00	; 0
    1c1c:	03 c0       	rjmp	.+6      	; 0x1c24 <udd_ctrl_in_sent+0x9c>
    1c1e:	81 e0       	ldi	r24, 0x01	; 1
    1c20:	80 93 8e 22 	sts	0x228E, r24	; 0x80228e <b_shortpacket.5789>
    1c24:	e0 ef       	ldi	r30, 0xF0	; 240
    1c26:	f2 e2       	ldi	r31, 0x22	; 34
    1c28:	c2 8b       	std	Z+18, r28	; 0x12
    1c2a:	d3 8b       	std	Z+19, r29	; 0x13
    1c2c:	80 91 e9 22 	lds	r24, 0x22E9	; 0x8022e9 <udd_ctrl_payload_nb_trans>
    1c30:	90 91 ea 22 	lds	r25, 0x22EA	; 0x8022ea <udd_ctrl_payload_nb_trans+0x1>
    1c34:	20 91 68 23 	lds	r18, 0x2368	; 0x802368 <udd_g_ctrlreq+0x8>
    1c38:	30 91 69 23 	lds	r19, 0x2369	; 0x802369 <udd_g_ctrlreq+0x9>
    1c3c:	28 0f       	add	r18, r24
    1c3e:	39 1f       	adc	r19, r25
    1c40:	24 8b       	std	Z+20, r18	; 0x14
    1c42:	35 8b       	std	Z+21, r19	; 0x15
    1c44:	c8 0f       	add	r28, r24
    1c46:	d9 1f       	adc	r29, r25
    1c48:	c0 93 e9 22 	sts	0x22E9, r28	; 0x8022e9 <udd_ctrl_payload_nb_trans>
    1c4c:	d0 93 ea 22 	sts	0x22EA, r29	; 0x8022ea <udd_ctrl_payload_nb_trans+0x1>
    1c50:	e0 e0       	ldi	r30, 0x00	; 0
    1c52:	f3 e2       	ldi	r31, 0x23	; 35
    1c54:	02 e0       	ldi	r16, 0x02	; 2
    1c56:	06 93       	lac	Z, r16
    1c58:	df 91       	pop	r29
    1c5a:	cf 91       	pop	r28
    1c5c:	0f 91       	pop	r16
    1c5e:	08 95       	ret

00001c60 <udd_ep_get_size>:
    1c60:	fc 01       	movw	r30, r24
    1c62:	81 81       	ldd	r24, Z+1	; 0x01
    1c64:	e8 2f       	mov	r30, r24
    1c66:	e7 70       	andi	r30, 0x07	; 7
    1c68:	8e 2f       	mov	r24, r30
    1c6a:	90 e0       	ldi	r25, 0x00	; 0
    1c6c:	fc 01       	movw	r30, r24
    1c6e:	31 97       	sbiw	r30, 0x01	; 1
    1c70:	e7 30       	cpi	r30, 0x07	; 7
    1c72:	f1 05       	cpc	r31, r1
    1c74:	c0 f4       	brcc	.+48     	; 0x1ca6 <udd_ep_get_size+0x46>
    1c76:	e2 50       	subi	r30, 0x02	; 2
    1c78:	ff 4f       	sbci	r31, 0xFF	; 255
    1c7a:	0d c7       	rjmp	.+3610   	; 0x2a96 <__tablejump2__>
    1c7c:	80 e1       	ldi	r24, 0x10	; 16
    1c7e:	90 e0       	ldi	r25, 0x00	; 0
    1c80:	08 95       	ret
    1c82:	80 e2       	ldi	r24, 0x20	; 32
    1c84:	90 e0       	ldi	r25, 0x00	; 0
    1c86:	08 95       	ret
    1c88:	80 e4       	ldi	r24, 0x40	; 64
    1c8a:	90 e0       	ldi	r25, 0x00	; 0
    1c8c:	08 95       	ret
    1c8e:	80 e8       	ldi	r24, 0x80	; 128
    1c90:	90 e0       	ldi	r25, 0x00	; 0
    1c92:	08 95       	ret
    1c94:	80 e0       	ldi	r24, 0x00	; 0
    1c96:	91 e0       	ldi	r25, 0x01	; 1
    1c98:	08 95       	ret
    1c9a:	80 e0       	ldi	r24, 0x00	; 0
    1c9c:	92 e0       	ldi	r25, 0x02	; 2
    1c9e:	08 95       	ret
    1ca0:	8f ef       	ldi	r24, 0xFF	; 255
    1ca2:	93 e0       	ldi	r25, 0x03	; 3
    1ca4:	08 95       	ret
    1ca6:	88 e0       	ldi	r24, 0x08	; 8
    1ca8:	90 e0       	ldi	r25, 0x00	; 0
    1caa:	08 95       	ret

00001cac <udd_ep_get_job>:
    1cac:	28 2f       	mov	r18, r24
    1cae:	2f 70       	andi	r18, 0x0F	; 15
    1cb0:	30 e0       	ldi	r19, 0x00	; 0
    1cb2:	22 0f       	add	r18, r18
    1cb4:	33 1f       	adc	r19, r19
    1cb6:	08 2e       	mov	r0, r24
    1cb8:	00 0c       	add	r0, r0
    1cba:	99 0b       	sbc	r25, r25
    1cbc:	88 27       	eor	r24, r24
    1cbe:	99 0f       	add	r25, r25
    1cc0:	88 1f       	adc	r24, r24
    1cc2:	99 27       	eor	r25, r25
    1cc4:	82 0f       	add	r24, r18
    1cc6:	93 1f       	adc	r25, r19
    1cc8:	02 97       	sbiw	r24, 0x02	; 2
    1cca:	9c 01       	movw	r18, r24
    1ccc:	22 0f       	add	r18, r18
    1cce:	33 1f       	adc	r19, r19
    1cd0:	22 0f       	add	r18, r18
    1cd2:	33 1f       	adc	r19, r19
    1cd4:	22 0f       	add	r18, r18
    1cd6:	33 1f       	adc	r19, r19
    1cd8:	82 0f       	add	r24, r18
    1cda:	93 1f       	adc	r25, r19
    1cdc:	81 53       	subi	r24, 0x31	; 49
    1cde:	9d 4d       	sbci	r25, 0xDD	; 221
    1ce0:	08 95       	ret

00001ce2 <udd_ctrl_interrupt_tc_setup>:
    1ce2:	0f 93       	push	r16
    1ce4:	cf 93       	push	r28
    1ce6:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    1cea:	80 ff       	sbrs	r24, 0
    1cec:	64 c0       	rjmp	.+200    	; 0x1db6 <udd_ctrl_interrupt_tc_setup+0xd4>
    1cee:	81 e0       	ldi	r24, 0x01	; 1
    1cf0:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    1cf4:	e8 ef       	ldi	r30, 0xF8	; 248
    1cf6:	f2 e2       	ldi	r31, 0x22	; 34
    1cf8:	00 e8       	ldi	r16, 0x80	; 128
    1cfa:	06 93       	lac	Z, r16
    1cfc:	e0 e0       	ldi	r30, 0x00	; 0
    1cfe:	f3 e2       	ldi	r31, 0x23	; 35
    1d00:	00 e8       	ldi	r16, 0x80	; 128
    1d02:	06 93       	lac	Z, r16
    1d04:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    1d08:	e8 ef       	ldi	r30, 0xF8	; 248
    1d0a:	f2 e2       	ldi	r31, 0x22	; 34
    1d0c:	00 e1       	ldi	r16, 0x10	; 16
    1d0e:	06 93       	lac	Z, r16
    1d10:	80 91 ed 22 	lds	r24, 0x22ED	; 0x8022ed <udd_ep_control_state>
    1d14:	88 23       	and	r24, r24
    1d16:	29 f0       	breq	.+10     	; 0x1d22 <udd_ctrl_interrupt_tc_setup+0x40>
    1d18:	83 50       	subi	r24, 0x03	; 3
    1d1a:	82 30       	cpi	r24, 0x02	; 2
    1d1c:	08 f4       	brcc	.+2      	; 0x1d20 <udd_ctrl_interrupt_tc_setup+0x3e>
    1d1e:	2c df       	rcall	.-424    	; 0x1b78 <udd_ctrl_endofrequest>
    1d20:	ea de       	rcall	.-556    	; 0x1af6 <udd_ctrl_init>
    1d22:	80 91 fa 22 	lds	r24, 0x22FA	; 0x8022fa <udd_sram+0xa>
    1d26:	90 91 fb 22 	lds	r25, 0x22FB	; 0x8022fb <udd_sram+0xb>
    1d2a:	08 97       	sbiw	r24, 0x08	; 8
    1d2c:	09 f0       	breq	.+2      	; 0x1d30 <udd_ctrl_interrupt_tc_setup+0x4e>
    1d2e:	45 c0       	rjmp	.+138    	; 0x1dba <udd_ctrl_interrupt_tc_setup+0xd8>
    1d30:	88 e0       	ldi	r24, 0x08	; 8
    1d32:	e1 ee       	ldi	r30, 0xE1	; 225
    1d34:	f2 e2       	ldi	r31, 0x22	; 34
    1d36:	a0 e6       	ldi	r26, 0x60	; 96
    1d38:	b3 e2       	ldi	r27, 0x23	; 35
    1d3a:	01 90       	ld	r0, Z+
    1d3c:	0d 92       	st	X+, r0
    1d3e:	8a 95       	dec	r24
    1d40:	e1 f7       	brne	.-8      	; 0x1d3a <udd_ctrl_interrupt_tc_setup+0x58>
    1d42:	e8 ec       	ldi	r30, 0xC8	; 200
    1d44:	f4 e0       	ldi	r31, 0x04	; 4
    1d46:	80 81       	ld	r24, Z
    1d48:	80 62       	ori	r24, 0x20	; 32
    1d4a:	80 83       	st	Z, r24
    1d4c:	80 81       	ld	r24, Z
    1d4e:	80 62       	ori	r24, 0x20	; 32
    1d50:	80 83       	st	Z, r24
    1d52:	af db       	rcall	.-2210   	; 0x14b2 <udc_process_setup>
    1d54:	c8 2f       	mov	r28, r24
    1d56:	81 11       	cpse	r24, r1
    1d58:	03 c0       	rjmp	.+6      	; 0x1d60 <udd_ctrl_interrupt_tc_setup+0x7e>
    1d5a:	f2 de       	rcall	.-540    	; 0x1b40 <udd_ctrl_stall_data>
    1d5c:	c1 e0       	ldi	r28, 0x01	; 1
    1d5e:	2e c0       	rjmp	.+92     	; 0x1dbc <udd_ctrl_interrupt_tc_setup+0xda>
    1d60:	80 91 60 23 	lds	r24, 0x2360	; 0x802360 <udd_g_ctrlreq>
    1d64:	88 23       	and	r24, r24
    1d66:	6c f4       	brge	.+26     	; 0x1d82 <udd_ctrl_interrupt_tc_setup+0xa0>
    1d68:	10 92 eb 22 	sts	0x22EB, r1	; 0x8022eb <udd_ctrl_prev_payload_nb_trans>
    1d6c:	10 92 ec 22 	sts	0x22EC, r1	; 0x8022ec <udd_ctrl_prev_payload_nb_trans+0x1>
    1d70:	10 92 e9 22 	sts	0x22E9, r1	; 0x8022e9 <udd_ctrl_payload_nb_trans>
    1d74:	10 92 ea 22 	sts	0x22EA, r1	; 0x8022ea <udd_ctrl_payload_nb_trans+0x1>
    1d78:	82 e0       	ldi	r24, 0x02	; 2
    1d7a:	80 93 ed 22 	sts	0x22ED, r24	; 0x8022ed <udd_ep_control_state>
    1d7e:	04 df       	rcall	.-504    	; 0x1b88 <udd_ctrl_in_sent>
    1d80:	1d c0       	rjmp	.+58     	; 0x1dbc <udd_ctrl_interrupt_tc_setup+0xda>
    1d82:	80 91 66 23 	lds	r24, 0x2366	; 0x802366 <udd_g_ctrlreq+0x6>
    1d86:	90 91 67 23 	lds	r25, 0x2367	; 0x802367 <udd_g_ctrlreq+0x7>
    1d8a:	89 2b       	or	r24, r25
    1d8c:	11 f4       	brne	.+4      	; 0x1d92 <udd_ctrl_interrupt_tc_setup+0xb0>
    1d8e:	e6 de       	rcall	.-564    	; 0x1b5c <udd_ctrl_send_zlp_in>
    1d90:	15 c0       	rjmp	.+42     	; 0x1dbc <udd_ctrl_interrupt_tc_setup+0xda>
    1d92:	10 92 eb 22 	sts	0x22EB, r1	; 0x8022eb <udd_ctrl_prev_payload_nb_trans>
    1d96:	10 92 ec 22 	sts	0x22EC, r1	; 0x8022ec <udd_ctrl_prev_payload_nb_trans+0x1>
    1d9a:	10 92 e9 22 	sts	0x22E9, r1	; 0x8022e9 <udd_ctrl_payload_nb_trans>
    1d9e:	10 92 ea 22 	sts	0x22EA, r1	; 0x8022ea <udd_ctrl_payload_nb_trans+0x1>
    1da2:	81 e0       	ldi	r24, 0x01	; 1
    1da4:	80 93 ed 22 	sts	0x22ED, r24	; 0x8022ed <udd_ep_control_state>
    1da8:	e8 ef       	ldi	r30, 0xF8	; 248
    1daa:	f2 e2       	ldi	r31, 0x22	; 34
    1dac:	02 e0       	ldi	r16, 0x02	; 2
    1dae:	06 93       	lac	Z, r16
    1db0:	00 e2       	ldi	r16, 0x20	; 32
    1db2:	06 93       	lac	Z, r16
    1db4:	03 c0       	rjmp	.+6      	; 0x1dbc <udd_ctrl_interrupt_tc_setup+0xda>
    1db6:	c0 e0       	ldi	r28, 0x00	; 0
    1db8:	01 c0       	rjmp	.+2      	; 0x1dbc <udd_ctrl_interrupt_tc_setup+0xda>
    1dba:	c1 e0       	ldi	r28, 0x01	; 1
    1dbc:	8c 2f       	mov	r24, r28
    1dbe:	cf 91       	pop	r28
    1dc0:	0f 91       	pop	r16
    1dc2:	08 95       	ret

00001dc4 <udd_ep_trans_complet>:
    1dc4:	8f 92       	push	r8
    1dc6:	9f 92       	push	r9
    1dc8:	af 92       	push	r10
    1dca:	bf 92       	push	r11
    1dcc:	df 92       	push	r13
    1dce:	ef 92       	push	r14
    1dd0:	ff 92       	push	r15
    1dd2:	0f 93       	push	r16
    1dd4:	1f 93       	push	r17
    1dd6:	cf 93       	push	r28
    1dd8:	df 93       	push	r29
    1dda:	d8 2e       	mov	r13, r24
    1ddc:	67 df       	rcall	.-306    	; 0x1cac <udd_ep_get_job>
    1dde:	8c 01       	movw	r16, r24
    1de0:	cd 2d       	mov	r28, r13
    1de2:	cf 70       	andi	r28, 0x0F	; 15
    1de4:	d0 e0       	ldi	r29, 0x00	; 0
    1de6:	ce 01       	movw	r24, r28
    1de8:	88 0f       	add	r24, r24
    1dea:	99 1f       	adc	r25, r25
    1dec:	cd 2d       	mov	r28, r13
    1dee:	0d 2c       	mov	r0, r13
    1df0:	00 0c       	add	r0, r0
    1df2:	dd 0b       	sbc	r29, r29
    1df4:	cc 27       	eor	r28, r28
    1df6:	dd 0f       	add	r29, r29
    1df8:	cc 1f       	adc	r28, r28
    1dfa:	dd 27       	eor	r29, r29
    1dfc:	c8 0f       	add	r28, r24
    1dfe:	d9 1f       	adc	r29, r25
    1e00:	ce 01       	movw	r24, r28
    1e02:	88 0f       	add	r24, r24
    1e04:	99 1f       	adc	r25, r25
    1e06:	88 0f       	add	r24, r24
    1e08:	99 1f       	adc	r25, r25
    1e0a:	88 0f       	add	r24, r24
    1e0c:	99 1f       	adc	r25, r25
    1e0e:	9c 01       	movw	r18, r24
    1e10:	28 50       	subi	r18, 0x08	; 8
    1e12:	3d 4d       	sbci	r19, 0xDD	; 221
    1e14:	79 01       	movw	r14, r18
    1e16:	c9 01       	movw	r24, r18
    1e18:	23 df       	rcall	.-442    	; 0x1c60 <udd_ep_get_size>
    1e1a:	4c 01       	movw	r8, r24
    1e1c:	dd 20       	and	r13, r13
    1e1e:	0c f0       	brlt	.+2      	; 0x1e22 <udd_ep_trans_complet+0x5e>
    1e20:	70 c0       	rjmp	.+224    	; 0x1f02 <udd_ep_trans_complet+0x13e>
    1e22:	fe 01       	movw	r30, r28
    1e24:	ee 0f       	add	r30, r30
    1e26:	ff 1f       	adc	r31, r31
    1e28:	ee 0f       	add	r30, r30
    1e2a:	ff 1f       	adc	r31, r31
    1e2c:	ee 0f       	add	r30, r30
    1e2e:	ff 1f       	adc	r31, r31
    1e30:	e0 51       	subi	r30, 0x10	; 16
    1e32:	fd 4d       	sbci	r31, 0xDD	; 221
    1e34:	26 85       	ldd	r18, Z+14	; 0x0e
    1e36:	37 85       	ldd	r19, Z+15	; 0x0f
    1e38:	d8 01       	movw	r26, r16
    1e3a:	15 96       	adiw	r26, 0x05	; 5
    1e3c:	8d 91       	ld	r24, X+
    1e3e:	9c 91       	ld	r25, X
    1e40:	16 97       	sbiw	r26, 0x06	; 6
    1e42:	82 0f       	add	r24, r18
    1e44:	93 1f       	adc	r25, r19
    1e46:	15 96       	adiw	r26, 0x05	; 5
    1e48:	8d 93       	st	X+, r24
    1e4a:	9c 93       	st	X, r25
    1e4c:	16 97       	sbiw	r26, 0x06	; 6
    1e4e:	13 96       	adiw	r26, 0x03	; 3
    1e50:	2d 91       	ld	r18, X+
    1e52:	3c 91       	ld	r19, X
    1e54:	14 97       	sbiw	r26, 0x04	; 4
    1e56:	82 17       	cp	r24, r18
    1e58:	93 07       	cpc	r25, r19
    1e5a:	09 f4       	brne	.+2      	; 0x1e5e <udd_ep_trans_complet+0x9a>
    1e5c:	3c c0       	rjmp	.+120    	; 0x1ed6 <udd_ep_trans_complet+0x112>
    1e5e:	28 1b       	sub	r18, r24
    1e60:	39 0b       	sbc	r19, r25
    1e62:	21 15       	cp	r18, r1
    1e64:	b4 e0       	ldi	r27, 0x04	; 4
    1e66:	3b 07       	cpc	r19, r27
    1e68:	38 f0       	brcs	.+14     	; 0x1e78 <udd_ep_trans_complet+0xb4>
    1e6a:	2f ef       	ldi	r18, 0xFF	; 255
    1e6c:	33 e0       	ldi	r19, 0x03	; 3
    1e6e:	c9 01       	movw	r24, r18
    1e70:	b4 01       	movw	r22, r8
    1e72:	fd d5       	rcall	.+3066   	; 0x2a6e <__udivmodhi4>
    1e74:	28 1b       	sub	r18, r24
    1e76:	39 0b       	sbc	r19, r25
    1e78:	f8 01       	movw	r30, r16
    1e7a:	80 81       	ld	r24, Z
    1e7c:	81 ff       	sbrs	r24, 1
    1e7e:	09 c0       	rjmp	.+18     	; 0x1e92 <udd_ep_trans_complet+0xce>
    1e80:	c9 01       	movw	r24, r18
    1e82:	b4 01       	movw	r22, r8
    1e84:	f4 d5       	rcall	.+3048   	; 0x2a6e <__udivmodhi4>
    1e86:	41 e0       	ldi	r20, 0x01	; 1
    1e88:	89 2b       	or	r24, r25
    1e8a:	09 f0       	breq	.+2      	; 0x1e8e <udd_ep_trans_complet+0xca>
    1e8c:	40 e0       	ldi	r20, 0x00	; 0
    1e8e:	84 2f       	mov	r24, r20
    1e90:	01 c0       	rjmp	.+2      	; 0x1e94 <udd_ep_trans_complet+0xd0>
    1e92:	80 e0       	ldi	r24, 0x00	; 0
    1e94:	d8 01       	movw	r26, r16
    1e96:	9c 91       	ld	r25, X
    1e98:	80 fb       	bst	r24, 0
    1e9a:	91 f9       	bld	r25, 1
    1e9c:	9c 93       	st	X, r25
    1e9e:	cc 0f       	add	r28, r28
    1ea0:	dd 1f       	adc	r29, r29
    1ea2:	cc 0f       	add	r28, r28
    1ea4:	dd 1f       	adc	r29, r29
    1ea6:	cc 0f       	add	r28, r28
    1ea8:	dd 1f       	adc	r29, r29
    1eaa:	c0 51       	subi	r28, 0x10	; 16
    1eac:	dd 4d       	sbci	r29, 0xDD	; 221
    1eae:	1e 86       	std	Y+14, r1	; 0x0e
    1eb0:	1f 86       	std	Y+15, r1	; 0x0f
    1eb2:	2a 87       	std	Y+10, r18	; 0x0a
    1eb4:	3b 87       	std	Y+11, r19	; 0x0b
    1eb6:	11 96       	adiw	r26, 0x01	; 1
    1eb8:	2d 91       	ld	r18, X+
    1eba:	3c 91       	ld	r19, X
    1ebc:	12 97       	sbiw	r26, 0x02	; 2
    1ebe:	15 96       	adiw	r26, 0x05	; 5
    1ec0:	8d 91       	ld	r24, X+
    1ec2:	9c 91       	ld	r25, X
    1ec4:	16 97       	sbiw	r26, 0x06	; 6
    1ec6:	82 0f       	add	r24, r18
    1ec8:	93 1f       	adc	r25, r19
    1eca:	8c 87       	std	Y+12, r24	; 0x0c
    1ecc:	9d 87       	std	Y+13, r25	; 0x0d
    1ece:	f7 01       	movw	r30, r14
    1ed0:	02 e0       	ldi	r16, 0x02	; 2
    1ed2:	06 93       	lac	Z, r16
    1ed4:	c6 c0       	rjmp	.+396    	; 0x2062 <udd_ep_trans_complet+0x29e>
    1ed6:	d8 01       	movw	r26, r16
    1ed8:	8c 91       	ld	r24, X
    1eda:	81 ff       	sbrs	r24, 1
    1edc:	af c0       	rjmp	.+350    	; 0x203c <udd_ep_trans_complet+0x278>
    1ede:	8d 7f       	andi	r24, 0xFD	; 253
    1ee0:	8c 93       	st	X, r24
    1ee2:	cc 0f       	add	r28, r28
    1ee4:	dd 1f       	adc	r29, r29
    1ee6:	cc 0f       	add	r28, r28
    1ee8:	dd 1f       	adc	r29, r29
    1eea:	cc 0f       	add	r28, r28
    1eec:	dd 1f       	adc	r29, r29
    1eee:	c0 51       	subi	r28, 0x10	; 16
    1ef0:	dd 4d       	sbci	r29, 0xDD	; 221
    1ef2:	1e 86       	std	Y+14, r1	; 0x0e
    1ef4:	1f 86       	std	Y+15, r1	; 0x0f
    1ef6:	1a 86       	std	Y+10, r1	; 0x0a
    1ef8:	1b 86       	std	Y+11, r1	; 0x0b
    1efa:	f7 01       	movw	r30, r14
    1efc:	02 e0       	ldi	r16, 0x02	; 2
    1efe:	06 93       	lac	Z, r16
    1f00:	b0 c0       	rjmp	.+352    	; 0x2062 <udd_ep_trans_complet+0x29e>
    1f02:	fe 01       	movw	r30, r28
    1f04:	ee 0f       	add	r30, r30
    1f06:	ff 1f       	adc	r31, r31
    1f08:	ee 0f       	add	r30, r30
    1f0a:	ff 1f       	adc	r31, r31
    1f0c:	ee 0f       	add	r30, r30
    1f0e:	ff 1f       	adc	r31, r31
    1f10:	e0 51       	subi	r30, 0x10	; 16
    1f12:	fd 4d       	sbci	r31, 0xDD	; 221
    1f14:	a2 84       	ldd	r10, Z+10	; 0x0a
    1f16:	b3 84       	ldd	r11, Z+11	; 0x0b
    1f18:	d8 01       	movw	r26, r16
    1f1a:	8c 91       	ld	r24, X
    1f1c:	82 ff       	sbrs	r24, 2
    1f1e:	19 c0       	rjmp	.+50     	; 0x1f52 <udd_ep_trans_complet+0x18e>
    1f20:	11 96       	adiw	r26, 0x01	; 1
    1f22:	ed 91       	ld	r30, X+
    1f24:	fc 91       	ld	r31, X
    1f26:	12 97       	sbiw	r26, 0x02	; 2
    1f28:	15 96       	adiw	r26, 0x05	; 5
    1f2a:	2d 91       	ld	r18, X+
    1f2c:	3c 91       	ld	r19, X
    1f2e:	16 97       	sbiw	r26, 0x06	; 6
    1f30:	13 96       	adiw	r26, 0x03	; 3
    1f32:	8d 91       	ld	r24, X+
    1f34:	9c 91       	ld	r25, X
    1f36:	14 97       	sbiw	r26, 0x04	; 4
    1f38:	b4 01       	movw	r22, r8
    1f3a:	99 d5       	rcall	.+2866   	; 0x2a6e <__udivmodhi4>
    1f3c:	b0 e4       	ldi	r27, 0x40	; 64
    1f3e:	db 9e       	mul	r13, r27
    1f40:	b0 01       	movw	r22, r0
    1f42:	11 24       	eor	r1, r1
    1f44:	61 5b       	subi	r22, 0xB1	; 177
    1f46:	7d 4d       	sbci	r23, 0xDD	; 221
    1f48:	ac 01       	movw	r20, r24
    1f4a:	cf 01       	movw	r24, r30
    1f4c:	82 0f       	add	r24, r18
    1f4e:	93 1f       	adc	r25, r19
    1f50:	a8 d5       	rcall	.+2896   	; 0x2aa2 <memcpy>
    1f52:	f8 01       	movw	r30, r16
    1f54:	25 81       	ldd	r18, Z+5	; 0x05
    1f56:	36 81       	ldd	r19, Z+6	; 0x06
    1f58:	2a 0d       	add	r18, r10
    1f5a:	3b 1d       	adc	r19, r11
    1f5c:	25 83       	std	Z+5, r18	; 0x05
    1f5e:	36 83       	std	Z+6, r19	; 0x06
    1f60:	83 81       	ldd	r24, Z+3	; 0x03
    1f62:	94 81       	ldd	r25, Z+4	; 0x04
    1f64:	82 17       	cp	r24, r18
    1f66:	93 07       	cpc	r25, r19
    1f68:	68 f4       	brcc	.+26     	; 0x1f84 <udd_ep_trans_complet+0x1c0>
    1f6a:	85 83       	std	Z+5, r24	; 0x05
    1f6c:	96 83       	std	Z+6, r25	; 0x06
    1f6e:	cc 0f       	add	r28, r28
    1f70:	dd 1f       	adc	r29, r29
    1f72:	cc 0f       	add	r28, r28
    1f74:	dd 1f       	adc	r29, r29
    1f76:	cc 0f       	add	r28, r28
    1f78:	dd 1f       	adc	r29, r29
    1f7a:	c0 51       	subi	r28, 0x10	; 16
    1f7c:	dd 4d       	sbci	r29, 0xDD	; 221
    1f7e:	8e 85       	ldd	r24, Y+14	; 0x0e
    1f80:	9f 85       	ldd	r25, Y+15	; 0x0f
    1f82:	5c c0       	rjmp	.+184    	; 0x203c <udd_ep_trans_complet+0x278>
    1f84:	fe 01       	movw	r30, r28
    1f86:	ee 0f       	add	r30, r30
    1f88:	ff 1f       	adc	r31, r31
    1f8a:	ee 0f       	add	r30, r30
    1f8c:	ff 1f       	adc	r31, r31
    1f8e:	ee 0f       	add	r30, r30
    1f90:	ff 1f       	adc	r31, r31
    1f92:	e0 51       	subi	r30, 0x10	; 16
    1f94:	fd 4d       	sbci	r31, 0xDD	; 221
    1f96:	46 85       	ldd	r20, Z+14	; 0x0e
    1f98:	57 85       	ldd	r21, Z+15	; 0x0f
    1f9a:	a4 16       	cp	r10, r20
    1f9c:	b5 06       	cpc	r11, r21
    1f9e:	09 f0       	breq	.+2      	; 0x1fa2 <udd_ep_trans_complet+0x1de>
    1fa0:	4d c0       	rjmp	.+154    	; 0x203c <udd_ep_trans_complet+0x278>
    1fa2:	28 17       	cp	r18, r24
    1fa4:	39 07       	cpc	r19, r25
    1fa6:	09 f4       	brne	.+2      	; 0x1faa <udd_ep_trans_complet+0x1e6>
    1fa8:	49 c0       	rjmp	.+146    	; 0x203c <udd_ep_trans_complet+0x278>
    1faa:	ac 01       	movw	r20, r24
    1fac:	42 1b       	sub	r20, r18
    1fae:	53 0b       	sbc	r21, r19
    1fb0:	9a 01       	movw	r18, r20
    1fb2:	21 15       	cp	r18, r1
    1fb4:	54 e0       	ldi	r21, 0x04	; 4
    1fb6:	35 07       	cpc	r19, r21
    1fb8:	40 f0       	brcs	.+16     	; 0x1fca <udd_ep_trans_complet+0x206>
    1fba:	2f ef       	ldi	r18, 0xFF	; 255
    1fbc:	33 e0       	ldi	r19, 0x03	; 3
    1fbe:	c9 01       	movw	r24, r18
    1fc0:	b4 01       	movw	r22, r8
    1fc2:	55 d5       	rcall	.+2730   	; 0x2a6e <__udivmodhi4>
    1fc4:	28 1b       	sub	r18, r24
    1fc6:	39 0b       	sbc	r19, r25
    1fc8:	05 c0       	rjmp	.+10     	; 0x1fd4 <udd_ep_trans_complet+0x210>
    1fca:	c9 01       	movw	r24, r18
    1fcc:	b4 01       	movw	r22, r8
    1fce:	4f d5       	rcall	.+2718   	; 0x2a6e <__udivmodhi4>
    1fd0:	28 1b       	sub	r18, r24
    1fd2:	39 0b       	sbc	r19, r25
    1fd4:	fe 01       	movw	r30, r28
    1fd6:	ee 0f       	add	r30, r30
    1fd8:	ff 1f       	adc	r31, r31
    1fda:	ee 0f       	add	r30, r30
    1fdc:	ff 1f       	adc	r31, r31
    1fde:	ee 0f       	add	r30, r30
    1fe0:	ff 1f       	adc	r31, r31
    1fe2:	e0 51       	subi	r30, 0x10	; 16
    1fe4:	fd 4d       	sbci	r31, 0xDD	; 221
    1fe6:	12 86       	std	Z+10, r1	; 0x0a
    1fe8:	13 86       	std	Z+11, r1	; 0x0b
    1fea:	28 15       	cp	r18, r8
    1fec:	39 05       	cpc	r19, r9
    1fee:	78 f4       	brcc	.+30     	; 0x200e <udd_ep_trans_complet+0x24a>
    1ff0:	d8 01       	movw	r26, r16
    1ff2:	8c 91       	ld	r24, X
    1ff4:	84 60       	ori	r24, 0x04	; 4
    1ff6:	8c 93       	st	X, r24
    1ff8:	b0 e4       	ldi	r27, 0x40	; 64
    1ffa:	db 9e       	mul	r13, r27
    1ffc:	c0 01       	movw	r24, r0
    1ffe:	11 24       	eor	r1, r1
    2000:	81 5b       	subi	r24, 0xB1	; 177
    2002:	9d 4d       	sbci	r25, 0xDD	; 221
    2004:	84 87       	std	Z+12, r24	; 0x0c
    2006:	95 87       	std	Z+13, r25	; 0x0d
    2008:	86 86       	std	Z+14, r8	; 0x0e
    200a:	97 86       	std	Z+15, r9	; 0x0f
    200c:	13 c0       	rjmp	.+38     	; 0x2034 <udd_ep_trans_complet+0x270>
    200e:	f8 01       	movw	r30, r16
    2010:	41 81       	ldd	r20, Z+1	; 0x01
    2012:	52 81       	ldd	r21, Z+2	; 0x02
    2014:	85 81       	ldd	r24, Z+5	; 0x05
    2016:	96 81       	ldd	r25, Z+6	; 0x06
    2018:	84 0f       	add	r24, r20
    201a:	95 1f       	adc	r25, r21
    201c:	cc 0f       	add	r28, r28
    201e:	dd 1f       	adc	r29, r29
    2020:	cc 0f       	add	r28, r28
    2022:	dd 1f       	adc	r29, r29
    2024:	cc 0f       	add	r28, r28
    2026:	dd 1f       	adc	r29, r29
    2028:	c0 51       	subi	r28, 0x10	; 16
    202a:	dd 4d       	sbci	r29, 0xDD	; 221
    202c:	8c 87       	std	Y+12, r24	; 0x0c
    202e:	9d 87       	std	Y+13, r25	; 0x0d
    2030:	2e 87       	std	Y+14, r18	; 0x0e
    2032:	3f 87       	std	Y+15, r19	; 0x0f
    2034:	f7 01       	movw	r30, r14
    2036:	02 e0       	ldi	r16, 0x02	; 2
    2038:	06 93       	lac	Z, r16
    203a:	13 c0       	rjmp	.+38     	; 0x2062 <udd_ep_trans_complet+0x29e>
    203c:	d8 01       	movw	r26, r16
    203e:	8c 91       	ld	r24, X
    2040:	80 ff       	sbrs	r24, 0
    2042:	0f c0       	rjmp	.+30     	; 0x2062 <udd_ep_trans_complet+0x29e>
    2044:	8e 7f       	andi	r24, 0xFE	; 254
    2046:	8c 93       	st	X, r24
    2048:	17 96       	adiw	r26, 0x07	; 7
    204a:	ed 91       	ld	r30, X+
    204c:	fc 91       	ld	r31, X
    204e:	18 97       	sbiw	r26, 0x08	; 8
    2050:	30 97       	sbiw	r30, 0x00	; 0
    2052:	39 f0       	breq	.+14     	; 0x2062 <udd_ep_trans_complet+0x29e>
    2054:	15 96       	adiw	r26, 0x05	; 5
    2056:	6d 91       	ld	r22, X+
    2058:	7c 91       	ld	r23, X
    205a:	16 97       	sbiw	r26, 0x06	; 6
    205c:	4d 2d       	mov	r20, r13
    205e:	80 e0       	ldi	r24, 0x00	; 0
    2060:	09 95       	icall
    2062:	df 91       	pop	r29
    2064:	cf 91       	pop	r28
    2066:	1f 91       	pop	r17
    2068:	0f 91       	pop	r16
    206a:	ff 90       	pop	r15
    206c:	ef 90       	pop	r14
    206e:	df 90       	pop	r13
    2070:	bf 90       	pop	r11
    2072:	af 90       	pop	r10
    2074:	9f 90       	pop	r9
    2076:	8f 90       	pop	r8
    2078:	08 95       	ret

0000207a <udd_disable>:
    207a:	1f 93       	push	r17
    207c:	cf 93       	push	r28
    207e:	df 93       	push	r29
    2080:	00 d0       	rcall	.+0      	; 0x2082 <udd_disable+0x8>
    2082:	cd b7       	in	r28, 0x3d	; 61
    2084:	de b7       	in	r29, 0x3e	; 62
    2086:	8f b7       	in	r24, 0x3f	; 63
    2088:	89 83       	std	Y+1, r24	; 0x01
    208a:	f8 94       	cli
    208c:	19 81       	ldd	r17, Y+1	; 0x01
    208e:	e1 ec       	ldi	r30, 0xC1	; 193
    2090:	f4 e0       	ldi	r31, 0x04	; 4
    2092:	80 81       	ld	r24, Z
    2094:	8e 7f       	andi	r24, 0xFE	; 254
    2096:	80 83       	st	Z, r24
    2098:	10 92 c0 04 	sts	0x04C0, r1	; 0x8004c0 <__TEXT_REGION_LENGTH__+0x7004c0>
    209c:	10 82       	st	Z, r1
    209e:	0e 94 24 07 	call	0xe48	; 0xe48 <sysclk_disable_usb>
    20a2:	80 e0       	ldi	r24, 0x00	; 0
    20a4:	f1 dc       	rcall	.-1566   	; 0x1a88 <udd_sleep_mode>
    20a6:	80 91 5f 23 	lds	r24, 0x235F	; 0x80235f <sleepmgr_locks+0x5>
    20aa:	81 11       	cpse	r24, r1
    20ac:	01 c0       	rjmp	.+2      	; 0x20b0 <udd_disable+0x36>
    20ae:	ff cf       	rjmp	.-2      	; 0x20ae <udd_disable+0x34>
    20b0:	8f b7       	in	r24, 0x3f	; 63
    20b2:	8a 83       	std	Y+2, r24	; 0x02
    20b4:	f8 94       	cli
    20b6:	9a 81       	ldd	r25, Y+2	; 0x02
    20b8:	ea e5       	ldi	r30, 0x5A	; 90
    20ba:	f3 e2       	ldi	r31, 0x23	; 35
    20bc:	85 81       	ldd	r24, Z+5	; 0x05
    20be:	81 50       	subi	r24, 0x01	; 1
    20c0:	85 83       	std	Z+5, r24	; 0x05
    20c2:	9f bf       	out	0x3f, r25	; 63
    20c4:	1f bf       	out	0x3f, r17	; 63
    20c6:	0f 90       	pop	r0
    20c8:	0f 90       	pop	r0
    20ca:	df 91       	pop	r29
    20cc:	cf 91       	pop	r28
    20ce:	1f 91       	pop	r17
    20d0:	08 95       	ret

000020d2 <udd_attach>:
    20d2:	1f 93       	push	r17
    20d4:	cf 93       	push	r28
    20d6:	df 93       	push	r29
    20d8:	1f 92       	push	r1
    20da:	cd b7       	in	r28, 0x3d	; 61
    20dc:	de b7       	in	r29, 0x3e	; 62
    20de:	8f b7       	in	r24, 0x3f	; 63
    20e0:	89 83       	std	Y+1, r24	; 0x01
    20e2:	f8 94       	cli
    20e4:	19 81       	ldd	r17, Y+1	; 0x01
    20e6:	81 e0       	ldi	r24, 0x01	; 1
    20e8:	cf dc       	rcall	.-1634   	; 0x1a88 <udd_sleep_mode>
    20ea:	ea ec       	ldi	r30, 0xCA	; 202
    20ec:	f4 e0       	ldi	r31, 0x04	; 4
    20ee:	80 e4       	ldi	r24, 0x40	; 64
    20f0:	80 83       	st	Z, r24
    20f2:	80 e2       	ldi	r24, 0x20	; 32
    20f4:	80 83       	st	Z, r24
    20f6:	e1 ec       	ldi	r30, 0xC1	; 193
    20f8:	f4 e0       	ldi	r31, 0x04	; 4
    20fa:	80 81       	ld	r24, Z
    20fc:	81 60       	ori	r24, 0x01	; 1
    20fe:	80 83       	st	Z, r24
    2100:	a9 ec       	ldi	r26, 0xC9	; 201
    2102:	b4 e0       	ldi	r27, 0x04	; 4
    2104:	8c 91       	ld	r24, X
    2106:	82 60       	ori	r24, 0x02	; 2
    2108:	8c 93       	st	X, r24
    210a:	e8 ec       	ldi	r30, 0xC8	; 200
    210c:	f4 e0       	ldi	r31, 0x04	; 4
    210e:	80 81       	ld	r24, Z
    2110:	80 64       	ori	r24, 0x40	; 64
    2112:	80 83       	st	Z, r24
    2114:	8c 91       	ld	r24, X
    2116:	81 60       	ori	r24, 0x01	; 1
    2118:	8c 93       	st	X, r24
    211a:	80 81       	ld	r24, Z
    211c:	80 68       	ori	r24, 0x80	; 128
    211e:	80 83       	st	Z, r24
    2120:	1f bf       	out	0x3f, r17	; 63
    2122:	0f 90       	pop	r0
    2124:	df 91       	pop	r29
    2126:	cf 91       	pop	r28
    2128:	1f 91       	pop	r17
    212a:	08 95       	ret

0000212c <udd_enable>:
    212c:	0f 93       	push	r16
    212e:	1f 93       	push	r17
    2130:	cf 93       	push	r28
    2132:	df 93       	push	r29
    2134:	00 d0       	rcall	.+0      	; 0x2136 <udd_enable+0xa>
    2136:	cd b7       	in	r28, 0x3d	; 61
    2138:	de b7       	in	r29, 0x3e	; 62
    213a:	00 e6       	ldi	r16, 0x60	; 96
    213c:	10 e0       	ldi	r17, 0x00	; 0
    213e:	f8 01       	movw	r30, r16
    2140:	10 82       	st	Z, r1
    2142:	80 e3       	ldi	r24, 0x30	; 48
    2144:	0e 94 e0 06 	call	0xdc0	; 0xdc0 <sysclk_enable_usb>
    2148:	e0 ec       	ldi	r30, 0xC0	; 192
    214a:	f4 e0       	ldi	r31, 0x04	; 4
    214c:	80 81       	ld	r24, Z
    214e:	80 64       	ori	r24, 0x40	; 64
    2150:	80 83       	st	Z, r24
    2152:	81 e0       	ldi	r24, 0x01	; 1
    2154:	f8 01       	movw	r30, r16
    2156:	80 83       	st	Z, r24
    2158:	8f b7       	in	r24, 0x3f	; 63
    215a:	8a 83       	std	Y+2, r24	; 0x02
    215c:	f8 94       	cli
    215e:	1a 81       	ldd	r17, Y+2	; 0x02
    2160:	e0 ef       	ldi	r30, 0xF0	; 240
    2162:	f2 e2       	ldi	r31, 0x22	; 34
    2164:	11 86       	std	Z+9, r1	; 0x09
    2166:	11 8a       	std	Z+17, r1	; 0x11
    2168:	11 8e       	std	Z+25, r1	; 0x19
    216a:	11 a2       	std	Z+33, r1	; 0x21
    216c:	ef ec       	ldi	r30, 0xCF	; 207
    216e:	f2 e2       	ldi	r31, 0x22	; 34
    2170:	80 81       	ld	r24, Z
    2172:	8e 7f       	andi	r24, 0xFE	; 254
    2174:	80 83       	st	Z, r24
    2176:	e8 ed       	ldi	r30, 0xD8	; 216
    2178:	f2 e2       	ldi	r31, 0x22	; 34
    217a:	80 81       	ld	r24, Z
    217c:	8e 7f       	andi	r24, 0xFE	; 254
    217e:	80 83       	st	Z, r24
    2180:	6a e1       	ldi	r22, 0x1A	; 26
    2182:	70 e0       	ldi	r23, 0x00	; 0
    2184:	82 e0       	ldi	r24, 0x02	; 2
    2186:	76 dc       	rcall	.-1812   	; 0x1a74 <nvm_read_byte>
    2188:	8f 3f       	cpi	r24, 0xFF	; 255
    218a:	19 f0       	breq	.+6      	; 0x2192 <udd_enable+0x66>
    218c:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    2190:	03 c0       	rjmp	.+6      	; 0x2198 <udd_enable+0x6c>
    2192:	8f e1       	ldi	r24, 0x1F	; 31
    2194:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    2198:	6b e1       	ldi	r22, 0x1B	; 27
    219a:	70 e0       	ldi	r23, 0x00	; 0
    219c:	82 e0       	ldi	r24, 0x02	; 2
    219e:	6a dc       	rcall	.-1836   	; 0x1a74 <nvm_read_byte>
    21a0:	8f 3f       	cpi	r24, 0xFF	; 255
    21a2:	19 f0       	breq	.+6      	; 0x21aa <udd_enable+0x7e>
    21a4:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    21a8:	03 c0       	rjmp	.+6      	; 0x21b0 <udd_enable+0x84>
    21aa:	8f e1       	ldi	r24, 0x1F	; 31
    21ac:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    21b0:	e0 ec       	ldi	r30, 0xC0	; 192
    21b2:	f4 e0       	ldi	r31, 0x04	; 4
    21b4:	80 81       	ld	r24, Z
    21b6:	81 60       	ori	r24, 0x01	; 1
    21b8:	80 83       	st	Z, r24
    21ba:	80 81       	ld	r24, Z
    21bc:	80 68       	ori	r24, 0x80	; 128
    21be:	80 83       	st	Z, r24
    21c0:	80 81       	ld	r24, Z
    21c2:	80 61       	ori	r24, 0x10	; 16
    21c4:	80 83       	st	Z, r24
    21c6:	88 ef       	ldi	r24, 0xF8	; 248
    21c8:	92 e2       	ldi	r25, 0x22	; 34
    21ca:	86 83       	std	Z+6, r24	; 0x06
    21cc:	97 83       	std	Z+7, r25	; 0x07
    21ce:	80 81       	ld	r24, Z
    21d0:	80 62       	ori	r24, 0x20	; 32
    21d2:	80 83       	st	Z, r24
    21d4:	8f ef       	ldi	r24, 0xFF	; 255
    21d6:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    21da:	e8 ec       	ldi	r30, 0xC8	; 200
    21dc:	f4 e0       	ldi	r31, 0x04	; 4
    21de:	80 81       	ld	r24, Z
    21e0:	81 60       	ori	r24, 0x01	; 1
    21e2:	80 83       	st	Z, r24
    21e4:	10 92 1c 23 	sts	0x231C, r1	; 0x80231c <udd_b_idle>
    21e8:	80 91 5f 23 	lds	r24, 0x235F	; 0x80235f <sleepmgr_locks+0x5>
    21ec:	8f 3f       	cpi	r24, 0xFF	; 255
    21ee:	09 f4       	brne	.+2      	; 0x21f2 <udd_enable+0xc6>
    21f0:	ff cf       	rjmp	.-2      	; 0x21f0 <udd_enable+0xc4>
    21f2:	8f b7       	in	r24, 0x3f	; 63
    21f4:	89 83       	std	Y+1, r24	; 0x01
    21f6:	f8 94       	cli
    21f8:	99 81       	ldd	r25, Y+1	; 0x01
    21fa:	ea e5       	ldi	r30, 0x5A	; 90
    21fc:	f3 e2       	ldi	r31, 0x23	; 35
    21fe:	85 81       	ldd	r24, Z+5	; 0x05
    2200:	8f 5f       	subi	r24, 0xFF	; 255
    2202:	85 83       	std	Z+5, r24	; 0x05
    2204:	9f bf       	out	0x3f, r25	; 63
    2206:	65 df       	rcall	.-310    	; 0x20d2 <udd_attach>
    2208:	1f bf       	out	0x3f, r17	; 63
    220a:	0f 90       	pop	r0
    220c:	0f 90       	pop	r0
    220e:	df 91       	pop	r29
    2210:	cf 91       	pop	r28
    2212:	1f 91       	pop	r17
    2214:	0f 91       	pop	r16
    2216:	08 95       	ret

00002218 <udd_set_address>:
    2218:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    221c:	08 95       	ret

0000221e <udd_getaddress>:
    221e:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    2222:	08 95       	ret

00002224 <udd_get_frame_number>:
    2224:	80 91 18 23 	lds	r24, 0x2318	; 0x802318 <udd_sram+0x28>
    2228:	90 91 19 23 	lds	r25, 0x2319	; 0x802319 <udd_sram+0x29>
    222c:	08 95       	ret

0000222e <udd_set_setup_payload>:
    222e:	e0 e6       	ldi	r30, 0x60	; 96
    2230:	f3 e2       	ldi	r31, 0x23	; 35
    2232:	80 87       	std	Z+8, r24	; 0x08
    2234:	91 87       	std	Z+9, r25	; 0x09
    2236:	62 87       	std	Z+10, r22	; 0x0a
    2238:	73 87       	std	Z+11, r23	; 0x0b
    223a:	08 95       	ret

0000223c <udd_ep_alloc>:
    223c:	28 2f       	mov	r18, r24
    223e:	2f 70       	andi	r18, 0x0F	; 15
    2240:	30 e0       	ldi	r19, 0x00	; 0
    2242:	22 0f       	add	r18, r18
    2244:	33 1f       	adc	r19, r19
    2246:	08 2e       	mov	r0, r24
    2248:	00 0c       	add	r0, r0
    224a:	99 0b       	sbc	r25, r25
    224c:	88 27       	eor	r24, r24
    224e:	99 0f       	add	r25, r25
    2250:	88 1f       	adc	r24, r24
    2252:	99 27       	eor	r25, r25
    2254:	82 0f       	add	r24, r18
    2256:	93 1f       	adc	r25, r19
    2258:	fc 01       	movw	r30, r24
    225a:	ee 0f       	add	r30, r30
    225c:	ff 1f       	adc	r31, r31
    225e:	ee 0f       	add	r30, r30
    2260:	ff 1f       	adc	r31, r31
    2262:	ee 0f       	add	r30, r30
    2264:	ff 1f       	adc	r31, r31
    2266:	e0 51       	subi	r30, 0x10	; 16
    2268:	fd 4d       	sbci	r31, 0xDD	; 221
    226a:	21 85       	ldd	r18, Z+9	; 0x09
    226c:	20 7c       	andi	r18, 0xC0	; 192
    226e:	09 f0       	breq	.+2      	; 0x2272 <udd_ep_alloc+0x36>
    2270:	72 c0       	rjmp	.+228    	; 0x2356 <udd_ep_alloc+0x11a>
    2272:	63 70       	andi	r22, 0x03	; 3
    2274:	61 30       	cpi	r22, 0x01	; 1
    2276:	11 f0       	breq	.+4      	; 0x227c <udd_ep_alloc+0x40>
    2278:	18 f4       	brcc	.+6      	; 0x2280 <udd_ep_alloc+0x44>
    227a:	04 c0       	rjmp	.+8      	; 0x2284 <udd_ep_alloc+0x48>
    227c:	60 ec       	ldi	r22, 0xC0	; 192
    227e:	03 c0       	rjmp	.+6      	; 0x2286 <udd_ep_alloc+0x4a>
    2280:	60 e8       	ldi	r22, 0x80	; 128
    2282:	01 c0       	rjmp	.+2      	; 0x2286 <udd_ep_alloc+0x4a>
    2284:	60 e4       	ldi	r22, 0x40	; 64
    2286:	40 38       	cpi	r20, 0x80	; 128
    2288:	51 05       	cpc	r21, r1
    228a:	e9 f0       	breq	.+58     	; 0x22c6 <udd_ep_alloc+0x8a>
    228c:	50 f4       	brcc	.+20     	; 0x22a2 <udd_ep_alloc+0x66>
    228e:	40 32       	cpi	r20, 0x20	; 32
    2290:	51 05       	cpc	r21, r1
    2292:	a9 f0       	breq	.+42     	; 0x22be <udd_ep_alloc+0x82>
    2294:	40 34       	cpi	r20, 0x40	; 64
    2296:	51 05       	cpc	r21, r1
    2298:	a1 f0       	breq	.+40     	; 0x22c2 <udd_ep_alloc+0x86>
    229a:	40 31       	cpi	r20, 0x10	; 16
    229c:	51 05       	cpc	r21, r1
    229e:	d9 f4       	brne	.+54     	; 0x22d6 <udd_ep_alloc+0x9a>
    22a0:	0c c0       	rjmp	.+24     	; 0x22ba <udd_ep_alloc+0x7e>
    22a2:	41 15       	cp	r20, r1
    22a4:	22 e0       	ldi	r18, 0x02	; 2
    22a6:	52 07       	cpc	r21, r18
    22a8:	91 f0       	breq	.+36     	; 0x22ce <udd_ep_alloc+0x92>
    22aa:	4f 3f       	cpi	r20, 0xFF	; 255
    22ac:	23 e0       	ldi	r18, 0x03	; 3
    22ae:	52 07       	cpc	r21, r18
    22b0:	81 f0       	breq	.+32     	; 0x22d2 <udd_ep_alloc+0x96>
    22b2:	41 15       	cp	r20, r1
    22b4:	51 40       	sbci	r21, 0x01	; 1
    22b6:	79 f4       	brne	.+30     	; 0x22d6 <udd_ep_alloc+0x9a>
    22b8:	08 c0       	rjmp	.+16     	; 0x22ca <udd_ep_alloc+0x8e>
    22ba:	21 e0       	ldi	r18, 0x01	; 1
    22bc:	0d c0       	rjmp	.+26     	; 0x22d8 <udd_ep_alloc+0x9c>
    22be:	22 e0       	ldi	r18, 0x02	; 2
    22c0:	0b c0       	rjmp	.+22     	; 0x22d8 <udd_ep_alloc+0x9c>
    22c2:	23 e0       	ldi	r18, 0x03	; 3
    22c4:	09 c0       	rjmp	.+18     	; 0x22d8 <udd_ep_alloc+0x9c>
    22c6:	24 e0       	ldi	r18, 0x04	; 4
    22c8:	07 c0       	rjmp	.+14     	; 0x22d8 <udd_ep_alloc+0x9c>
    22ca:	25 e0       	ldi	r18, 0x05	; 5
    22cc:	05 c0       	rjmp	.+10     	; 0x22d8 <udd_ep_alloc+0x9c>
    22ce:	26 e0       	ldi	r18, 0x06	; 6
    22d0:	03 c0       	rjmp	.+6      	; 0x22d8 <udd_ep_alloc+0x9c>
    22d2:	27 e0       	ldi	r18, 0x07	; 7
    22d4:	01 c0       	rjmp	.+2      	; 0x22d8 <udd_ep_alloc+0x9c>
    22d6:	20 e0       	ldi	r18, 0x00	; 0
    22d8:	fc 01       	movw	r30, r24
    22da:	ee 0f       	add	r30, r30
    22dc:	ff 1f       	adc	r31, r31
    22de:	ee 0f       	add	r30, r30
    22e0:	ff 1f       	adc	r31, r31
    22e2:	ee 0f       	add	r30, r30
    22e4:	ff 1f       	adc	r31, r31
    22e6:	e0 51       	subi	r30, 0x10	; 16
    22e8:	fd 4d       	sbci	r31, 0xDD	; 221
    22ea:	11 86       	std	Z+9, r1	; 0x09
    22ec:	dc 01       	movw	r26, r24
    22ee:	aa 0f       	add	r26, r26
    22f0:	bb 1f       	adc	r27, r27
    22f2:	aa 0f       	add	r26, r26
    22f4:	bb 1f       	adc	r27, r27
    22f6:	aa 0f       	add	r26, r26
    22f8:	bb 1f       	adc	r27, r27
    22fa:	a8 50       	subi	r26, 0x08	; 8
    22fc:	bd 4d       	sbci	r27, 0xDD	; 221
    22fe:	36 e0       	ldi	r19, 0x06	; 6
    2300:	3c 93       	st	X, r19
    2302:	26 2b       	or	r18, r22
    2304:	21 87       	std	Z+9, r18	; 0x09
    2306:	fc 01       	movw	r30, r24
    2308:	ee 0f       	add	r30, r30
    230a:	ff 1f       	adc	r31, r31
    230c:	ee 0f       	add	r30, r30
    230e:	ff 1f       	adc	r31, r31
    2310:	ee 0f       	add	r30, r30
    2312:	ff 1f       	adc	r31, r31
    2314:	e0 51       	subi	r30, 0x10	; 16
    2316:	fd 4d       	sbci	r31, 0xDD	; 221
    2318:	21 85       	ldd	r18, Z+9	; 0x09
    231a:	20 7c       	andi	r18, 0xC0	; 192
    231c:	20 3c       	cpi	r18, 0xC0	; 192
    231e:	69 f4       	brne	.+26     	; 0x233a <udd_ep_alloc+0xfe>
    2320:	fc 01       	movw	r30, r24
    2322:	ee 0f       	add	r30, r30
    2324:	ff 1f       	adc	r31, r31
    2326:	ee 0f       	add	r30, r30
    2328:	ff 1f       	adc	r31, r31
    232a:	ee 0f       	add	r30, r30
    232c:	ff 1f       	adc	r31, r31
    232e:	e0 51       	subi	r30, 0x10	; 16
    2330:	fd 4d       	sbci	r31, 0xDD	; 221
    2332:	21 85       	ldd	r18, Z+9	; 0x09
    2334:	27 70       	andi	r18, 0x07	; 7
    2336:	27 30       	cpi	r18, 0x07	; 7
    2338:	81 f0       	breq	.+32     	; 0x235a <udd_ep_alloc+0x11e>
    233a:	88 0f       	add	r24, r24
    233c:	99 1f       	adc	r25, r25
    233e:	88 0f       	add	r24, r24
    2340:	99 1f       	adc	r25, r25
    2342:	88 0f       	add	r24, r24
    2344:	99 1f       	adc	r25, r25
    2346:	fc 01       	movw	r30, r24
    2348:	e0 51       	subi	r30, 0x10	; 16
    234a:	fd 4d       	sbci	r31, 0xDD	; 221
    234c:	81 85       	ldd	r24, Z+9	; 0x09
    234e:	80 62       	ori	r24, 0x20	; 32
    2350:	81 87       	std	Z+9, r24	; 0x09
    2352:	81 e0       	ldi	r24, 0x01	; 1
    2354:	08 95       	ret
    2356:	80 e0       	ldi	r24, 0x00	; 0
    2358:	08 95       	ret
    235a:	81 e0       	ldi	r24, 0x01	; 1
    235c:	08 95       	ret

0000235e <udd_ep_is_halted>:
    235e:	e8 2f       	mov	r30, r24
    2360:	ef 70       	andi	r30, 0x0F	; 15
    2362:	f0 e0       	ldi	r31, 0x00	; 0
    2364:	ee 0f       	add	r30, r30
    2366:	ff 1f       	adc	r31, r31
    2368:	08 2e       	mov	r0, r24
    236a:	00 0c       	add	r0, r0
    236c:	99 0b       	sbc	r25, r25
    236e:	88 27       	eor	r24, r24
    2370:	99 0f       	add	r25, r25
    2372:	88 1f       	adc	r24, r24
    2374:	99 27       	eor	r25, r25
    2376:	e8 0f       	add	r30, r24
    2378:	f9 1f       	adc	r31, r25
    237a:	ee 0f       	add	r30, r30
    237c:	ff 1f       	adc	r31, r31
    237e:	ee 0f       	add	r30, r30
    2380:	ff 1f       	adc	r31, r31
    2382:	ee 0f       	add	r30, r30
    2384:	ff 1f       	adc	r31, r31
    2386:	e0 51       	subi	r30, 0x10	; 16
    2388:	fd 4d       	sbci	r31, 0xDD	; 221
    238a:	81 85       	ldd	r24, Z+9	; 0x09
    238c:	82 fb       	bst	r24, 2
    238e:	88 27       	eor	r24, r24
    2390:	80 f9       	bld	r24, 0
    2392:	08 95       	ret

00002394 <udd_ep_clear_halt>:
    2394:	0f 93       	push	r16
    2396:	28 2f       	mov	r18, r24
    2398:	2f 70       	andi	r18, 0x0F	; 15
    239a:	30 e0       	ldi	r19, 0x00	; 0
    239c:	a9 01       	movw	r20, r18
    239e:	44 0f       	add	r20, r20
    23a0:	55 1f       	adc	r21, r21
    23a2:	28 2f       	mov	r18, r24
    23a4:	08 2e       	mov	r0, r24
    23a6:	00 0c       	add	r0, r0
    23a8:	33 0b       	sbc	r19, r19
    23aa:	22 27       	eor	r18, r18
    23ac:	33 0f       	add	r19, r19
    23ae:	22 1f       	adc	r18, r18
    23b0:	33 27       	eor	r19, r19
    23b2:	24 0f       	add	r18, r20
    23b4:	35 1f       	adc	r19, r21
    23b6:	f9 01       	movw	r30, r18
    23b8:	ee 0f       	add	r30, r30
    23ba:	ff 1f       	adc	r31, r31
    23bc:	ee 0f       	add	r30, r30
    23be:	ff 1f       	adc	r31, r31
    23c0:	ee 0f       	add	r30, r30
    23c2:	ff 1f       	adc	r31, r31
    23c4:	e8 50       	subi	r30, 0x08	; 8
    23c6:	fd 4d       	sbci	r31, 0xDD	; 221
    23c8:	01 e0       	ldi	r16, 0x01	; 1
    23ca:	06 93       	lac	Z, r16
    23cc:	f9 01       	movw	r30, r18
    23ce:	ee 0f       	add	r30, r30
    23d0:	ff 1f       	adc	r31, r31
    23d2:	ee 0f       	add	r30, r30
    23d4:	ff 1f       	adc	r31, r31
    23d6:	ee 0f       	add	r30, r30
    23d8:	ff 1f       	adc	r31, r31
    23da:	e0 51       	subi	r30, 0x10	; 16
    23dc:	fd 4d       	sbci	r31, 0xDD	; 221
    23de:	91 85       	ldd	r25, Z+9	; 0x09
    23e0:	92 ff       	sbrs	r25, 2
    23e2:	17 c0       	rjmp	.+46     	; 0x2412 <udd_ep_clear_halt+0x7e>
    23e4:	22 0f       	add	r18, r18
    23e6:	33 1f       	adc	r19, r19
    23e8:	22 0f       	add	r18, r18
    23ea:	33 1f       	adc	r19, r19
    23ec:	22 0f       	add	r18, r18
    23ee:	33 1f       	adc	r19, r19
    23f0:	f9 01       	movw	r30, r18
    23f2:	e0 51       	subi	r30, 0x10	; 16
    23f4:	fd 4d       	sbci	r31, 0xDD	; 221
    23f6:	91 85       	ldd	r25, Z+9	; 0x09
    23f8:	9b 7f       	andi	r25, 0xFB	; 251
    23fa:	91 87       	std	Z+9, r25	; 0x09
    23fc:	57 dc       	rcall	.-1874   	; 0x1cac <udd_ep_get_job>
    23fe:	fc 01       	movw	r30, r24
    2400:	80 81       	ld	r24, Z
    2402:	80 ff       	sbrs	r24, 0
    2404:	06 c0       	rjmp	.+12     	; 0x2412 <udd_ep_clear_halt+0x7e>
    2406:	8e 7f       	andi	r24, 0xFE	; 254
    2408:	80 83       	st	Z, r24
    240a:	07 80       	ldd	r0, Z+7	; 0x07
    240c:	f0 85       	ldd	r31, Z+8	; 0x08
    240e:	e0 2d       	mov	r30, r0
    2410:	09 95       	icall
    2412:	81 e0       	ldi	r24, 0x01	; 1
    2414:	0f 91       	pop	r16
    2416:	08 95       	ret

00002418 <udd_ep_run>:
    2418:	6f 92       	push	r6
    241a:	7f 92       	push	r7
    241c:	8f 92       	push	r8
    241e:	9f 92       	push	r9
    2420:	af 92       	push	r10
    2422:	bf 92       	push	r11
    2424:	cf 92       	push	r12
    2426:	df 92       	push	r13
    2428:	ef 92       	push	r14
    242a:	ff 92       	push	r15
    242c:	0f 93       	push	r16
    242e:	1f 93       	push	r17
    2430:	cf 93       	push	r28
    2432:	df 93       	push	r29
    2434:	1f 92       	push	r1
    2436:	cd b7       	in	r28, 0x3d	; 61
    2438:	de b7       	in	r29, 0x3e	; 62
    243a:	78 2e       	mov	r7, r24
    243c:	66 2e       	mov	r6, r22
    243e:	4a 01       	movw	r8, r20
    2440:	59 01       	movw	r10, r18
    2442:	34 dc       	rcall	.-1944   	; 0x1cac <udd_ep_get_job>
    2444:	6c 01       	movw	r12, r24
    2446:	27 2d       	mov	r18, r7
    2448:	87 2d       	mov	r24, r7
    244a:	8f 70       	andi	r24, 0x0F	; 15
    244c:	e8 2e       	mov	r14, r24
    244e:	f1 2c       	mov	r15, r1
    2450:	c7 01       	movw	r24, r14
    2452:	88 0f       	add	r24, r24
    2454:	99 1f       	adc	r25, r25
    2456:	e7 2c       	mov	r14, r7
    2458:	07 2c       	mov	r0, r7
    245a:	00 0c       	add	r0, r0
    245c:	ff 08       	sbc	r15, r15
    245e:	ee 24       	eor	r14, r14
    2460:	ff 0c       	add	r15, r15
    2462:	ee 1c       	adc	r14, r14
    2464:	ff 24       	eor	r15, r15
    2466:	e8 0e       	add	r14, r24
    2468:	f9 1e       	adc	r15, r25
    246a:	f7 01       	movw	r30, r14
    246c:	ee 0f       	add	r30, r30
    246e:	ff 1f       	adc	r31, r31
    2470:	ee 0f       	add	r30, r30
    2472:	ff 1f       	adc	r31, r31
    2474:	ee 0f       	add	r30, r30
    2476:	ff 1f       	adc	r31, r31
    2478:	e0 51       	subi	r30, 0x10	; 16
    247a:	fd 4d       	sbci	r31, 0xDD	; 221
    247c:	81 85       	ldd	r24, Z+9	; 0x09
    247e:	80 7c       	andi	r24, 0xC0	; 192
    2480:	09 f4       	brne	.+2      	; 0x2484 <udd_ep_run+0x6c>
    2482:	81 c0       	rjmp	.+258    	; 0x2586 <udd_ep_run+0x16e>
    2484:	f7 01       	movw	r30, r14
    2486:	ee 0f       	add	r30, r30
    2488:	ff 1f       	adc	r31, r31
    248a:	ee 0f       	add	r30, r30
    248c:	ff 1f       	adc	r31, r31
    248e:	ee 0f       	add	r30, r30
    2490:	ff 1f       	adc	r31, r31
    2492:	e0 51       	subi	r30, 0x10	; 16
    2494:	fd 4d       	sbci	r31, 0xDD	; 221
    2496:	81 85       	ldd	r24, Z+9	; 0x09
    2498:	80 7c       	andi	r24, 0xC0	; 192
    249a:	80 3c       	cpi	r24, 0xC0	; 192
    249c:	61 f0       	breq	.+24     	; 0x24b6 <udd_ep_run+0x9e>
    249e:	f7 01       	movw	r30, r14
    24a0:	ee 0f       	add	r30, r30
    24a2:	ff 1f       	adc	r31, r31
    24a4:	ee 0f       	add	r30, r30
    24a6:	ff 1f       	adc	r31, r31
    24a8:	ee 0f       	add	r30, r30
    24aa:	ff 1f       	adc	r31, r31
    24ac:	e0 51       	subi	r30, 0x10	; 16
    24ae:	fd 4d       	sbci	r31, 0xDD	; 221
    24b0:	81 85       	ldd	r24, Z+9	; 0x09
    24b2:	82 fd       	sbrc	r24, 2
    24b4:	6a c0       	rjmp	.+212    	; 0x258a <udd_ep_run+0x172>
    24b6:	8f b7       	in	r24, 0x3f	; 63
    24b8:	89 83       	std	Y+1, r24	; 0x01
    24ba:	f8 94       	cli
    24bc:	89 81       	ldd	r24, Y+1	; 0x01
    24be:	f6 01       	movw	r30, r12
    24c0:	90 81       	ld	r25, Z
    24c2:	90 ff       	sbrs	r25, 0
    24c4:	03 c0       	rjmp	.+6      	; 0x24cc <udd_ep_run+0xb4>
    24c6:	8f bf       	out	0x3f, r24	; 63
    24c8:	80 e0       	ldi	r24, 0x00	; 0
    24ca:	60 c0       	rjmp	.+192    	; 0x258c <udd_ep_run+0x174>
    24cc:	f6 01       	movw	r30, r12
    24ce:	90 81       	ld	r25, Z
    24d0:	91 60       	ori	r25, 0x01	; 1
    24d2:	90 83       	st	Z, r25
    24d4:	8f bf       	out	0x3f, r24	; 63
    24d6:	81 82       	std	Z+1, r8	; 0x01
    24d8:	92 82       	std	Z+2, r9	; 0x02
    24da:	a3 82       	std	Z+3, r10	; 0x03
    24dc:	b4 82       	std	Z+4, r11	; 0x04
    24de:	15 82       	std	Z+5, r1	; 0x05
    24e0:	16 82       	std	Z+6, r1	; 0x06
    24e2:	07 83       	std	Z+7, r16	; 0x07
    24e4:	10 87       	std	Z+8, r17	; 0x08
    24e6:	61 10       	cpse	r6, r1
    24e8:	06 c0       	rjmp	.+12     	; 0x24f6 <udd_ep_run+0xde>
    24ea:	91 e0       	ldi	r25, 0x01	; 1
    24ec:	a1 14       	cp	r10, r1
    24ee:	b1 04       	cpc	r11, r1
    24f0:	19 f0       	breq	.+6      	; 0x24f8 <udd_ep_run+0xe0>
    24f2:	90 e0       	ldi	r25, 0x00	; 0
    24f4:	01 c0       	rjmp	.+2      	; 0x24f8 <udd_ep_run+0xe0>
    24f6:	91 e0       	ldi	r25, 0x01	; 1
    24f8:	f6 01       	movw	r30, r12
    24fa:	80 81       	ld	r24, Z
    24fc:	90 fb       	bst	r25, 0
    24fe:	81 f9       	bld	r24, 1
    2500:	8b 7f       	andi	r24, 0xFB	; 251
    2502:	80 83       	st	Z, r24
    2504:	22 23       	and	r18, r18
    2506:	64 f4       	brge	.+24     	; 0x2520 <udd_ep_run+0x108>
    2508:	f7 01       	movw	r30, r14
    250a:	ee 0f       	add	r30, r30
    250c:	ff 1f       	adc	r31, r31
    250e:	ee 0f       	add	r30, r30
    2510:	ff 1f       	adc	r31, r31
    2512:	ee 0f       	add	r30, r30
    2514:	ff 1f       	adc	r31, r31
    2516:	e0 51       	subi	r30, 0x10	; 16
    2518:	fd 4d       	sbci	r31, 0xDD	; 221
    251a:	16 86       	std	Z+14, r1	; 0x0e
    251c:	17 86       	std	Z+15, r1	; 0x0f
    251e:	2f c0       	rjmp	.+94     	; 0x257e <udd_ep_run+0x166>
    2520:	f7 01       	movw	r30, r14
    2522:	ee 0f       	add	r30, r30
    2524:	ff 1f       	adc	r31, r31
    2526:	ee 0f       	add	r30, r30
    2528:	ff 1f       	adc	r31, r31
    252a:	ee 0f       	add	r30, r30
    252c:	ff 1f       	adc	r31, r31
    252e:	e0 51       	subi	r30, 0x10	; 16
    2530:	fd 4d       	sbci	r31, 0xDD	; 221
    2532:	81 85       	ldd	r24, Z+9	; 0x09
    2534:	80 7c       	andi	r24, 0xC0	; 192
    2536:	80 3c       	cpi	r24, 0xC0	; 192
    2538:	a9 f4       	brne	.+42     	; 0x2564 <udd_ep_run+0x14c>
    253a:	c7 01       	movw	r24, r14
    253c:	88 0f       	add	r24, r24
    253e:	99 1f       	adc	r25, r25
    2540:	88 0f       	add	r24, r24
    2542:	99 1f       	adc	r25, r25
    2544:	88 0f       	add	r24, r24
    2546:	99 1f       	adc	r25, r25
    2548:	88 50       	subi	r24, 0x08	; 8
    254a:	9d 4d       	sbci	r25, 0xDD	; 221
    254c:	89 db       	rcall	.-2286   	; 0x1c60 <udd_ep_get_size>
    254e:	bc 01       	movw	r22, r24
    2550:	c5 01       	movw	r24, r10
    2552:	8d d2       	rcall	.+1306   	; 0x2a6e <__udivmodhi4>
    2554:	89 2b       	or	r24, r25
    2556:	31 f0       	breq	.+12     	; 0x2564 <udd_ep_run+0x14c>
    2558:	f6 01       	movw	r30, r12
    255a:	80 81       	ld	r24, Z
    255c:	8e 7f       	andi	r24, 0xFE	; 254
    255e:	80 83       	st	Z, r24
    2560:	80 e0       	ldi	r24, 0x00	; 0
    2562:	14 c0       	rjmp	.+40     	; 0x258c <udd_ep_run+0x174>
    2564:	f7 01       	movw	r30, r14
    2566:	ee 0f       	add	r30, r30
    2568:	ff 1f       	adc	r31, r31
    256a:	ee 0f       	add	r30, r30
    256c:	ff 1f       	adc	r31, r31
    256e:	ee 0f       	add	r30, r30
    2570:	ff 1f       	adc	r31, r31
    2572:	e0 51       	subi	r30, 0x10	; 16
    2574:	fd 4d       	sbci	r31, 0xDD	; 221
    2576:	12 86       	std	Z+10, r1	; 0x0a
    2578:	13 86       	std	Z+11, r1	; 0x0b
    257a:	16 86       	std	Z+14, r1	; 0x0e
    257c:	17 86       	std	Z+15, r1	; 0x0f
    257e:	87 2d       	mov	r24, r7
    2580:	21 dc       	rcall	.-1982   	; 0x1dc4 <udd_ep_trans_complet>
    2582:	81 e0       	ldi	r24, 0x01	; 1
    2584:	03 c0       	rjmp	.+6      	; 0x258c <udd_ep_run+0x174>
    2586:	80 e0       	ldi	r24, 0x00	; 0
    2588:	01 c0       	rjmp	.+2      	; 0x258c <udd_ep_run+0x174>
    258a:	80 e0       	ldi	r24, 0x00	; 0
    258c:	0f 90       	pop	r0
    258e:	df 91       	pop	r29
    2590:	cf 91       	pop	r28
    2592:	1f 91       	pop	r17
    2594:	0f 91       	pop	r16
    2596:	ff 90       	pop	r15
    2598:	ef 90       	pop	r14
    259a:	df 90       	pop	r13
    259c:	cf 90       	pop	r12
    259e:	bf 90       	pop	r11
    25a0:	af 90       	pop	r10
    25a2:	9f 90       	pop	r9
    25a4:	8f 90       	pop	r8
    25a6:	7f 90       	pop	r7
    25a8:	6f 90       	pop	r6
    25aa:	08 95       	ret

000025ac <udd_ep_abort>:
    25ac:	ff 92       	push	r15
    25ae:	0f 93       	push	r16
    25b0:	1f 93       	push	r17
    25b2:	cf 93       	push	r28
    25b4:	df 93       	push	r29
    25b6:	18 2f       	mov	r17, r24
    25b8:	c8 2f       	mov	r28, r24
    25ba:	cf 70       	andi	r28, 0x0F	; 15
    25bc:	d0 e0       	ldi	r29, 0x00	; 0
    25be:	ce 01       	movw	r24, r28
    25c0:	88 0f       	add	r24, r24
    25c2:	99 1f       	adc	r25, r25
    25c4:	c1 2f       	mov	r28, r17
    25c6:	01 2e       	mov	r0, r17
    25c8:	00 0c       	add	r0, r0
    25ca:	dd 0b       	sbc	r29, r29
    25cc:	cc 27       	eor	r28, r28
    25ce:	dd 0f       	add	r29, r29
    25d0:	cc 1f       	adc	r28, r28
    25d2:	dd 27       	eor	r29, r29
    25d4:	c8 0f       	add	r28, r24
    25d6:	d9 1f       	adc	r29, r25
    25d8:	81 2f       	mov	r24, r17
    25da:	68 db       	rcall	.-2352   	; 0x1cac <udd_ep_get_job>
    25dc:	dc 01       	movw	r26, r24
    25de:	fe 01       	movw	r30, r28
    25e0:	ee 0f       	add	r30, r30
    25e2:	ff 1f       	adc	r31, r31
    25e4:	ee 0f       	add	r30, r30
    25e6:	ff 1f       	adc	r31, r31
    25e8:	ee 0f       	add	r30, r30
    25ea:	ff 1f       	adc	r31, r31
    25ec:	e8 50       	subi	r30, 0x08	; 8
    25ee:	fd 4d       	sbci	r31, 0xDD	; 221
    25f0:	02 e0       	ldi	r16, 0x02	; 2
    25f2:	05 93       	las	Z, r16
    25f4:	8c 91       	ld	r24, X
    25f6:	80 ff       	sbrs	r24, 0
    25f8:	22 c0       	rjmp	.+68     	; 0x263e <udd_ep_abort+0x92>
    25fa:	8e 7f       	andi	r24, 0xFE	; 254
    25fc:	8c 93       	st	X, r24
    25fe:	17 96       	adiw	r26, 0x07	; 7
    2600:	ed 91       	ld	r30, X+
    2602:	fc 91       	ld	r31, X
    2604:	18 97       	sbiw	r26, 0x08	; 8
    2606:	30 97       	sbiw	r30, 0x00	; 0
    2608:	d1 f0       	breq	.+52     	; 0x263e <udd_ep_abort+0x92>
    260a:	11 23       	and	r17, r17
    260c:	5c f4       	brge	.+22     	; 0x2624 <udd_ep_abort+0x78>
    260e:	cc 0f       	add	r28, r28
    2610:	dd 1f       	adc	r29, r29
    2612:	cc 0f       	add	r28, r28
    2614:	dd 1f       	adc	r29, r29
    2616:	cc 0f       	add	r28, r28
    2618:	dd 1f       	adc	r29, r29
    261a:	c0 51       	subi	r28, 0x10	; 16
    261c:	dd 4d       	sbci	r29, 0xDD	; 221
    261e:	6e 85       	ldd	r22, Y+14	; 0x0e
    2620:	7f 85       	ldd	r23, Y+15	; 0x0f
    2622:	0a c0       	rjmp	.+20     	; 0x2638 <udd_ep_abort+0x8c>
    2624:	cc 0f       	add	r28, r28
    2626:	dd 1f       	adc	r29, r29
    2628:	cc 0f       	add	r28, r28
    262a:	dd 1f       	adc	r29, r29
    262c:	cc 0f       	add	r28, r28
    262e:	dd 1f       	adc	r29, r29
    2630:	c0 51       	subi	r28, 0x10	; 16
    2632:	dd 4d       	sbci	r29, 0xDD	; 221
    2634:	6a 85       	ldd	r22, Y+10	; 0x0a
    2636:	7b 85       	ldd	r23, Y+11	; 0x0b
    2638:	41 2f       	mov	r20, r17
    263a:	81 e0       	ldi	r24, 0x01	; 1
    263c:	09 95       	icall
    263e:	df 91       	pop	r29
    2640:	cf 91       	pop	r28
    2642:	1f 91       	pop	r17
    2644:	0f 91       	pop	r16
    2646:	ff 90       	pop	r15
    2648:	08 95       	ret

0000264a <udd_ep_free>:
    264a:	cf 93       	push	r28
    264c:	c8 2f       	mov	r28, r24
    264e:	ae df       	rcall	.-164    	; 0x25ac <udd_ep_abort>
    2650:	ec 2f       	mov	r30, r28
    2652:	ef 70       	andi	r30, 0x0F	; 15
    2654:	f0 e0       	ldi	r31, 0x00	; 0
    2656:	ee 0f       	add	r30, r30
    2658:	ff 1f       	adc	r31, r31
    265a:	8c 2f       	mov	r24, r28
    265c:	cc 0f       	add	r28, r28
    265e:	99 0b       	sbc	r25, r25
    2660:	88 27       	eor	r24, r24
    2662:	99 0f       	add	r25, r25
    2664:	88 1f       	adc	r24, r24
    2666:	99 27       	eor	r25, r25
    2668:	e8 0f       	add	r30, r24
    266a:	f9 1f       	adc	r31, r25
    266c:	ee 0f       	add	r30, r30
    266e:	ff 1f       	adc	r31, r31
    2670:	ee 0f       	add	r30, r30
    2672:	ff 1f       	adc	r31, r31
    2674:	ee 0f       	add	r30, r30
    2676:	ff 1f       	adc	r31, r31
    2678:	e0 51       	subi	r30, 0x10	; 16
    267a:	fd 4d       	sbci	r31, 0xDD	; 221
    267c:	11 86       	std	Z+9, r1	; 0x09
    267e:	cf 91       	pop	r28
    2680:	08 95       	ret

00002682 <udd_ep_set_halt>:
    2682:	e8 2f       	mov	r30, r24
    2684:	ef 70       	andi	r30, 0x0F	; 15
    2686:	f0 e0       	ldi	r31, 0x00	; 0
    2688:	ee 0f       	add	r30, r30
    268a:	ff 1f       	adc	r31, r31
    268c:	28 2f       	mov	r18, r24
    268e:	08 2e       	mov	r0, r24
    2690:	00 0c       	add	r0, r0
    2692:	33 0b       	sbc	r19, r19
    2694:	22 27       	eor	r18, r18
    2696:	33 0f       	add	r19, r19
    2698:	22 1f       	adc	r18, r18
    269a:	33 27       	eor	r19, r19
    269c:	e2 0f       	add	r30, r18
    269e:	f3 1f       	adc	r31, r19
    26a0:	ee 0f       	add	r30, r30
    26a2:	ff 1f       	adc	r31, r31
    26a4:	ee 0f       	add	r30, r30
    26a6:	ff 1f       	adc	r31, r31
    26a8:	ee 0f       	add	r30, r30
    26aa:	ff 1f       	adc	r31, r31
    26ac:	e0 51       	subi	r30, 0x10	; 16
    26ae:	fd 4d       	sbci	r31, 0xDD	; 221
    26b0:	91 85       	ldd	r25, Z+9	; 0x09
    26b2:	94 60       	ori	r25, 0x04	; 4
    26b4:	91 87       	std	Z+9, r25	; 0x09
    26b6:	7a df       	rcall	.-268    	; 0x25ac <udd_ep_abort>
    26b8:	81 e0       	ldi	r24, 0x01	; 1
    26ba:	08 95       	ret

000026bc <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    26bc:	1f 92       	push	r1
    26be:	0f 92       	push	r0
    26c0:	0f b6       	in	r0, 0x3f	; 63
    26c2:	0f 92       	push	r0
    26c4:	11 24       	eor	r1, r1
    26c6:	0f 93       	push	r16
    26c8:	2f 93       	push	r18
    26ca:	3f 93       	push	r19
    26cc:	4f 93       	push	r20
    26ce:	5f 93       	push	r21
    26d0:	6f 93       	push	r22
    26d2:	7f 93       	push	r23
    26d4:	8f 93       	push	r24
    26d6:	9f 93       	push	r25
    26d8:	af 93       	push	r26
    26da:	bf 93       	push	r27
    26dc:	ef 93       	push	r30
    26de:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    26e0:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    26e4:	88 23       	and	r24, r24
    26e6:	3c f4       	brge	.+14     	; 0x26f6 <__vector_125+0x3a>
		udd_ack_start_of_frame_event();
    26e8:	80 e8       	ldi	r24, 0x80	; 128
    26ea:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    26ee:	0e 94 29 0a 	call	0x1452	; 0x1452 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    26f2:	a8 d1       	rcall	.+848    	; 0x2a44 <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    26f4:	84 c0       	rjmp	.+264    	; 0x27fe <__vector_125+0x142>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    26f6:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    26fa:	82 ff       	sbrs	r24, 2
    26fc:	20 c0       	rjmp	.+64     	; 0x273e <__vector_125+0x82>
		udd_ack_underflow_event();
    26fe:	84 e0       	ldi	r24, 0x04	; 4
    2700:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    2704:	80 91 00 23 	lds	r24, 0x2300	; 0x802300 <udd_sram+0x10>
    2708:	86 ff       	sbrs	r24, 6
    270a:	79 c0       	rjmp	.+242    	; 0x27fe <__vector_125+0x142>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    270c:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2710:	81 fd       	sbrc	r24, 1
    2712:	75 c0       	rjmp	.+234    	; 0x27fe <__vector_125+0x142>
    2714:	e6 da       	rcall	.-2612   	; 0x1ce2 <udd_ctrl_interrupt_tc_setup>
    2716:	81 11       	cpse	r24, r1
    2718:	72 c0       	rjmp	.+228    	; 0x27fe <__vector_125+0x142>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    271a:	80 91 ed 22 	lds	r24, 0x22ED	; 0x8022ed <udd_ep_control_state>
    271e:	81 30       	cpi	r24, 0x01	; 1
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    2720:	11 f4       	brne	.+4      	; 0x2726 <__vector_125+0x6a>
    2722:	1c da       	rcall	.-3016   	; 0x1b5c <udd_ctrl_send_zlp_in>
    2724:	6c c0       	rjmp	.+216    	; 0x27fe <__vector_125+0x142>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2726:	84 30       	cpi	r24, 0x04	; 4
    2728:	09 f0       	breq	.+2      	; 0x272c <__vector_125+0x70>
    272a:	69 c0       	rjmp	.+210    	; 0x27fe <__vector_125+0x142>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    272c:	e1 e0       	ldi	r30, 0x01	; 1
    272e:	f3 e2       	ldi	r31, 0x23	; 35
    2730:	04 e0       	ldi	r16, 0x04	; 4
    2732:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2734:	e9 ef       	ldi	r30, 0xF9	; 249
    2736:	f2 e2       	ldi	r31, 0x22	; 34
    2738:	04 e0       	ldi	r16, 0x04	; 4
    273a:	05 93       	las	Z, r16
    273c:	60 c0       	rjmp	.+192    	; 0x27fe <__vector_125+0x142>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    273e:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2742:	81 ff       	sbrs	r24, 1
    2744:	57 c0       	rjmp	.+174    	; 0x27f4 <__vector_125+0x138>
		udd_ack_overflow_event();
    2746:	82 e0       	ldi	r24, 0x02	; 2
    2748:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    274c:	80 91 f8 22 	lds	r24, 0x22F8	; 0x8022f8 <udd_sram+0x8>
    2750:	86 ff       	sbrs	r24, 6
    2752:	55 c0       	rjmp	.+170    	; 0x27fe <__vector_125+0x142>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2754:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2758:	81 fd       	sbrc	r24, 1
    275a:	51 c0       	rjmp	.+162    	; 0x27fe <__vector_125+0x142>
    275c:	c2 da       	rcall	.-2684   	; 0x1ce2 <udd_ctrl_interrupt_tc_setup>
    275e:	81 11       	cpse	r24, r1
    2760:	4e c0       	rjmp	.+156    	; 0x27fe <__vector_125+0x142>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    2762:	80 91 ed 22 	lds	r24, 0x22ED	; 0x8022ed <udd_ep_control_state>
    2766:	82 30       	cpi	r24, 0x02	; 2
    2768:	41 f4       	brne	.+16     	; 0x277a <__vector_125+0xbe>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    276a:	84 e0       	ldi	r24, 0x04	; 4
    276c:	80 93 ed 22 	sts	0x22ED, r24	; 0x8022ed <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    2770:	e8 ef       	ldi	r30, 0xF8	; 248
    2772:	f2 e2       	ldi	r31, 0x22	; 34
    2774:	02 e0       	ldi	r16, 0x02	; 2
    2776:	06 93       	lac	Z, r16
    2778:	42 c0       	rjmp	.+132    	; 0x27fe <__vector_125+0x142>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    277a:	83 30       	cpi	r24, 0x03	; 3
    277c:	09 f0       	breq	.+2      	; 0x2780 <__vector_125+0xc4>
    277e:	3f c0       	rjmp	.+126    	; 0x27fe <__vector_125+0x142>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    2780:	e1 e0       	ldi	r30, 0x01	; 1
    2782:	f3 e2       	ldi	r31, 0x23	; 35
    2784:	04 e0       	ldi	r16, 0x04	; 4
    2786:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2788:	e9 ef       	ldi	r30, 0xF9	; 249
    278a:	f2 e2       	ldi	r31, 0x22	; 34
    278c:	04 e0       	ldi	r16, 0x04	; 4
    278e:	05 93       	las	Z, r16
    2790:	36 c0       	rjmp	.+108    	; 0x27fe <__vector_125+0x142>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    2792:	80 e1       	ldi	r24, 0x10	; 16
    2794:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    2798:	81 e0       	ldi	r24, 0x01	; 1
    279a:	08 df       	rcall	.-496    	; 0x25ac <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    279c:	81 e8       	ldi	r24, 0x81	; 129
    279e:	06 df       	rcall	.-500    	; 0x25ac <udd_ep_abort>
    27a0:	0e 94 fa 09 	call	0x13f4	; 0x13f4 <udc_reset>
		}
#endif
		udc_reset();
    27a4:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>

		// Reset USB address to 0
		udd_set_device_address(0);
    27a8:	e0 ef       	ldi	r30, 0xF0	; 240
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    27aa:	f2 e2       	ldi	r31, 0x22	; 34
    27ac:	11 86       	std	Z+9, r1	; 0x09
    27ae:	96 e0       	ldi	r25, 0x06	; 6
	udd_endpoint_clear_status(ep_ctrl);
    27b0:	90 87       	std	Z+8, r25	; 0x08
    27b2:	80 e4       	ldi	r24, 0x40	; 64
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    27b4:	81 87       	std	Z+9, r24	; 0x09
    27b6:	11 8a       	std	Z+17, r1	; 0x11
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    27b8:	90 8b       	std	Z+16, r25	; 0x10
	udd_endpoint_clear_status(ep_ctrl);
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    27ba:	81 8b       	std	Z+17, r24	; 0x11
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    27bc:	81 ee       	ldi	r24, 0xE1	; 225
    27be:	92 e2       	ldi	r25, 0x22	; 34
    27c0:	84 87       	std	Z+12, r24	; 0x0c
    27c2:	95 87       	std	Z+13, r25	; 0x0d
		// Reset endpoint control management
		udd_ctrl_init();
    27c4:	98 d9       	rcall	.-3280   	; 0x1af6 <udd_ctrl_init>
    27c6:	1b c0       	rjmp	.+54     	; 0x27fe <__vector_125+0x142>
		goto udd_interrupt_bus_event_end;
    27c8:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
	}

	if (udd_is_suspend_event()) {
    27cc:	86 ff       	sbrs	r24, 6
		udd_ack_suspend_event();
    27ce:	07 c0       	rjmp	.+14     	; 0x27de <__vector_125+0x122>
    27d0:	80 e4       	ldi	r24, 0x40	; 64
    27d2:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    27d6:	80 e0       	ldi	r24, 0x00	; 0
    27d8:	57 d9       	rcall	.-3410   	; 0x1a88 <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    27da:	2e d1       	rcall	.+604    	; 0x2a38 <main_suspend_action>
    27dc:	10 c0       	rjmp	.+32     	; 0x27fe <__vector_125+0x142>
#endif
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_resume_event()) {
    27de:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    27e2:	85 ff       	sbrs	r24, 5
		udd_ack_resume_event();
    27e4:	0c c0       	rjmp	.+24     	; 0x27fe <__vector_125+0x142>
    27e6:	80 e2       	ldi	r24, 0x20	; 32
    27e8:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    27ec:	81 e0       	ldi	r24, 0x01	; 1
    27ee:	4c d9       	rcall	.-3432   	; 0x1a88 <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    27f0:	26 d1       	rcall	.+588    	; 0x2a3e <main_resume_action>
    27f2:	05 c0       	rjmp	.+10     	; 0x27fe <__vector_125+0x142>
#endif
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
    27f4:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    27f8:	84 ff       	sbrs	r24, 4
    27fa:	e6 cf       	rjmp	.-52     	; 0x27c8 <__vector_125+0x10c>
    27fc:	ca cf       	rjmp	.-108    	; 0x2792 <__vector_125+0xd6>
    27fe:	ff 91       	pop	r31
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    2800:	ef 91       	pop	r30
    2802:	bf 91       	pop	r27
    2804:	af 91       	pop	r26
    2806:	9f 91       	pop	r25
    2808:	8f 91       	pop	r24
    280a:	7f 91       	pop	r23
    280c:	6f 91       	pop	r22
    280e:	5f 91       	pop	r21
    2810:	4f 91       	pop	r20
    2812:	3f 91       	pop	r19
    2814:	2f 91       	pop	r18
    2816:	0f 91       	pop	r16
    2818:	0f 90       	pop	r0
    281a:	0f be       	out	0x3f, r0	; 63
    281c:	0f 90       	pop	r0
    281e:	1f 90       	pop	r1
    2820:	18 95       	reti

00002822 <__vector_126>:
    2822:	1f 92       	push	r1
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    2824:	0f 92       	push	r0
    2826:	0f b6       	in	r0, 0x3f	; 63
    2828:	0f 92       	push	r0
    282a:	11 24       	eor	r1, r1
    282c:	0f 93       	push	r16
    282e:	1f 93       	push	r17
    2830:	2f 93       	push	r18
    2832:	3f 93       	push	r19
    2834:	4f 93       	push	r20
    2836:	5f 93       	push	r21
    2838:	6f 93       	push	r22
    283a:	7f 93       	push	r23
    283c:	8f 93       	push	r24
    283e:	9f 93       	push	r25
    2840:	af 93       	push	r26
    2842:	bf 93       	push	r27
    2844:	cf 93       	push	r28
    2846:	df 93       	push	r29
    2848:	ef 93       	push	r30
    284a:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    284c:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2850:	81 fd       	sbrc	r24, 1
    2852:	03 c0       	rjmp	.+6      	; 0x285a <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    2854:	46 da       	rcall	.-2932   	; 0x1ce2 <udd_ctrl_interrupt_tc_setup>
    2856:	81 11       	cpse	r24, r1
    2858:	bb c0       	rjmp	.+374    	; 0x29d0 <__vector_126+0x1ae>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    285a:	82 e0       	ldi	r24, 0x02	; 2
    285c:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    2860:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    2864:	81 95       	neg	r24
    2866:	88 0f       	add	r24, r24
    2868:	e8 ef       	ldi	r30, 0xF8	; 248
    286a:	f2 e2       	ldi	r31, 0x22	; 34
    286c:	e8 1b       	sub	r30, r24
    286e:	f1 09       	sbc	r31, r1
    2870:	20 81       	ld	r18, Z
    2872:	31 81       	ldd	r19, Z+1	; 0x01
    2874:	28 5f       	subi	r18, 0xF8	; 248
    2876:	32 42       	sbci	r19, 0x22	; 34
    2878:	36 95       	lsr	r19
    287a:	27 95       	ror	r18
    287c:	36 95       	lsr	r19
    287e:	27 95       	ror	r18
    2880:	36 95       	lsr	r19
    2882:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    2884:	82 2f       	mov	r24, r18
    2886:	86 95       	lsr	r24
    2888:	20 fd       	sbrc	r18, 0
    288a:	02 c0       	rjmp	.+4      	; 0x2890 <__vector_126+0x6e>
    288c:	90 e0       	ldi	r25, 0x00	; 0
    288e:	01 c0       	rjmp	.+2      	; 0x2892 <__vector_126+0x70>
    2890:	90 e8       	ldi	r25, 0x80	; 128
    2892:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2894:	e8 2f       	mov	r30, r24
    2896:	ef 70       	andi	r30, 0x0F	; 15
    2898:	f0 e0       	ldi	r31, 0x00	; 0
    289a:	ee 0f       	add	r30, r30
    289c:	ff 1f       	adc	r31, r31
    289e:	28 2f       	mov	r18, r24
    28a0:	08 2e       	mov	r0, r24
    28a2:	00 0c       	add	r0, r0
    28a4:	33 0b       	sbc	r19, r19
    28a6:	22 27       	eor	r18, r18
    28a8:	33 0f       	add	r19, r19
    28aa:	22 1f       	adc	r18, r18
    28ac:	33 27       	eor	r19, r19
    28ae:	e2 0f       	add	r30, r18
    28b0:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    28b2:	df 01       	movw	r26, r30
    28b4:	aa 0f       	add	r26, r26
    28b6:	bb 1f       	adc	r27, r27
    28b8:	aa 0f       	add	r26, r26
    28ba:	bb 1f       	adc	r27, r27
    28bc:	aa 0f       	add	r26, r26
    28be:	bb 1f       	adc	r27, r27
    28c0:	a8 50       	subi	r26, 0x08	; 8
    28c2:	bd 4d       	sbci	r27, 0xDD	; 221
    28c4:	9c 91       	ld	r25, X
    28c6:	95 ff       	sbrs	r25, 5
    28c8:	83 c0       	rjmp	.+262    	; 0x29d0 <__vector_126+0x1ae>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    28ca:	fd 01       	movw	r30, r26
    28cc:	00 e2       	ldi	r16, 0x20	; 32
    28ce:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    28d0:	81 11       	cpse	r24, r1
    28d2:	79 c0       	rjmp	.+242    	; 0x29c6 <__vector_126+0x1a4>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    28d4:	80 91 ed 22 	lds	r24, 0x22ED	; 0x8022ed <udd_ep_control_state>
    28d8:	84 30       	cpi	r24, 0x04	; 4
		// Valid end of setup request
		udd_ctrl_endofrequest();
    28da:	19 f4       	brne	.+6      	; 0x28e2 <__vector_126+0xc0>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    28dc:	4d d9       	rcall	.-3430   	; 0x1b78 <udd_ctrl_endofrequest>
    28de:	0b d9       	rcall	.-3562   	; 0x1af6 <udd_ctrl_init>
    28e0:	77 c0       	rjmp	.+238    	; 0x29d0 <__vector_126+0x1ae>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    28e2:	00 91 fa 22 	lds	r16, 0x22FA	; 0x8022fa <udd_sram+0xa>
    28e6:	10 91 fb 22 	lds	r17, 0x22FB	; 0x8022fb <udd_sram+0xb>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    28ea:	80 91 6a 23 	lds	r24, 0x236A	; 0x80236a <udd_g_ctrlreq+0xa>
    28ee:	90 91 6b 23 	lds	r25, 0x236B	; 0x80236b <udd_g_ctrlreq+0xb>
    28f2:	c0 91 e9 22 	lds	r28, 0x22E9	; 0x8022e9 <udd_ctrl_payload_nb_trans>
    28f6:	d0 91 ea 22 	lds	r29, 0x22EA	; 0x8022ea <udd_ctrl_payload_nb_trans+0x1>
    28fa:	98 01       	movw	r18, r16
    28fc:	2c 0f       	add	r18, r28
    28fe:	3d 1f       	adc	r19, r29
    2900:	82 17       	cp	r24, r18
    2902:	93 07       	cpc	r25, r19
    2904:	18 f4       	brcc	.+6      	; 0x290c <__vector_126+0xea>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    2906:	8c 01       	movw	r16, r24
    2908:	0c 1b       	sub	r16, r28
    290a:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    290c:	80 91 68 23 	lds	r24, 0x2368	; 0x802368 <udd_g_ctrlreq+0x8>
    2910:	90 91 69 23 	lds	r25, 0x2369	; 0x802369 <udd_g_ctrlreq+0x9>
    2914:	a8 01       	movw	r20, r16
    2916:	61 ee       	ldi	r22, 0xE1	; 225
    2918:	72 e2       	ldi	r23, 0x22	; 34
    291a:	8c 0f       	add	r24, r28
    291c:	9d 1f       	adc	r25, r29
    291e:	c1 d0       	rcall	.+386    	; 0x2aa2 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    2920:	c0 0f       	add	r28, r16
    2922:	d1 1f       	adc	r29, r17
    2924:	c0 93 e9 22 	sts	0x22E9, r28	; 0x8022e9 <udd_ctrl_payload_nb_trans>
    2928:	d0 93 ea 22 	sts	0x22EA, r29	; 0x8022ea <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    292c:	08 30       	cpi	r16, 0x08	; 8
    292e:	11 05       	cpc	r17, r1
    2930:	69 f4       	brne	.+26     	; 0x294c <__vector_126+0x12a>
    2932:	80 91 eb 22 	lds	r24, 0x22EB	; 0x8022eb <udd_ctrl_prev_payload_nb_trans>
    2936:	90 91 ec 22 	lds	r25, 0x22EC	; 0x8022ec <udd_ctrl_prev_payload_nb_trans+0x1>
    293a:	8c 0f       	add	r24, r28
    293c:	9d 1f       	adc	r25, r29
    293e:	20 91 66 23 	lds	r18, 0x2366	; 0x802366 <udd_g_ctrlreq+0x6>
    2942:	30 91 67 23 	lds	r19, 0x2367	; 0x802367 <udd_g_ctrlreq+0x7>
    2946:	82 17       	cp	r24, r18
    2948:	93 07       	cpc	r25, r19
    294a:	80 f0       	brcs	.+32     	; 0x296c <__vector_126+0x14a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    294c:	e0 e6       	ldi	r30, 0x60	; 96
    294e:	f3 e2       	ldi	r31, 0x23	; 35
    2950:	c2 87       	std	Z+10, r28	; 0x0a
    2952:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    2954:	06 84       	ldd	r0, Z+14	; 0x0e
    2956:	f7 85       	ldd	r31, Z+15	; 0x0f
    2958:	e0 2d       	mov	r30, r0
    295a:	30 97       	sbiw	r30, 0x00	; 0
			if (!udd_g_ctrlreq.over_under_run()) {
    295c:	29 f0       	breq	.+10     	; 0x2968 <__vector_126+0x146>
    295e:	09 95       	icall
				// Stall ZLP
				udd_ctrl_stall_data();
    2960:	81 11       	cpse	r24, r1
    2962:	02 c0       	rjmp	.+4      	; 0x2968 <__vector_126+0x146>
    2964:	ed d8       	rcall	.-3622   	; 0x1b40 <udd_ctrl_stall_data>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    2966:	34 c0       	rjmp	.+104    	; 0x29d0 <__vector_126+0x1ae>
    2968:	f9 d8       	rcall	.-3598   	; 0x1b5c <udd_ctrl_send_zlp_in>
    296a:	32 c0       	rjmp	.+100    	; 0x29d0 <__vector_126+0x1ae>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    296c:	80 91 6a 23 	lds	r24, 0x236A	; 0x80236a <udd_g_ctrlreq+0xa>
    2970:	90 91 6b 23 	lds	r25, 0x236B	; 0x80236b <udd_g_ctrlreq+0xb>
    2974:	c8 17       	cp	r28, r24
    2976:	d9 07       	cpc	r29, r25
    2978:	f9 f4       	brne	.+62     	; 0x29b8 <__vector_126+0x196>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    297a:	e0 91 6e 23 	lds	r30, 0x236E	; 0x80236e <udd_g_ctrlreq+0xe>
    297e:	f0 91 6f 23 	lds	r31, 0x236F	; 0x80236f <udd_g_ctrlreq+0xf>
    2982:	30 97       	sbiw	r30, 0x00	; 0
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    2984:	11 f4       	brne	.+4      	; 0x298a <__vector_126+0x168>
    2986:	dc d8       	rcall	.-3656   	; 0x1b40 <udd_ctrl_stall_data>
    2988:	23 c0       	rjmp	.+70     	; 0x29d0 <__vector_126+0x1ae>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    298a:	09 95       	icall
    298c:	81 11       	cpse	r24, r1
    298e:	02 c0       	rjmp	.+4      	; 0x2994 <__vector_126+0x172>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    2990:	d7 d8       	rcall	.-3666   	; 0x1b40 <udd_ctrl_stall_data>
    2992:	1e c0       	rjmp	.+60     	; 0x29d0 <__vector_126+0x1ae>
    2994:	20 91 eb 22 	lds	r18, 0x22EB	; 0x8022eb <udd_ctrl_prev_payload_nb_trans>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2998:	30 91 ec 22 	lds	r19, 0x22EC	; 0x8022ec <udd_ctrl_prev_payload_nb_trans+0x1>
    299c:	80 91 e9 22 	lds	r24, 0x22E9	; 0x8022e9 <udd_ctrl_payload_nb_trans>
    29a0:	90 91 ea 22 	lds	r25, 0x22EA	; 0x8022ea <udd_ctrl_payload_nb_trans+0x1>
    29a4:	82 0f       	add	r24, r18
    29a6:	93 1f       	adc	r25, r19
    29a8:	80 93 eb 22 	sts	0x22EB, r24	; 0x8022eb <udd_ctrl_prev_payload_nb_trans>
    29ac:	90 93 ec 22 	sts	0x22EC, r25	; 0x8022ec <udd_ctrl_prev_payload_nb_trans+0x1>
    29b0:	10 92 e9 22 	sts	0x22E9, r1	; 0x8022e9 <udd_ctrl_payload_nb_trans>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    29b4:	10 92 ea 22 	sts	0x22EA, r1	; 0x8022ea <udd_ctrl_payload_nb_trans+0x1>
    29b8:	e8 ef       	ldi	r30, 0xF8	; 248
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    29ba:	f2 e2       	ldi	r31, 0x22	; 34
    29bc:	02 e0       	ldi	r16, 0x02	; 2
    29be:	06 93       	lac	Z, r16
	udd_control_out_ack_tc();
    29c0:	00 e2       	ldi	r16, 0x20	; 32
    29c2:	06 93       	lac	Z, r16
    29c4:	05 c0       	rjmp	.+10     	; 0x29d0 <__vector_126+0x1ae>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    29c6:	80 38       	cpi	r24, 0x80	; 128
    29c8:	11 f4       	brne	.+4      	; 0x29ce <__vector_126+0x1ac>
		udd_ctrl_in_sent();
    29ca:	de d8       	rcall	.-3652   	; 0x1b88 <udd_ctrl_in_sent>
    29cc:	01 c0       	rjmp	.+2      	; 0x29d0 <__vector_126+0x1ae>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    29ce:	fa d9       	rcall	.-3084   	; 0x1dc4 <udd_ep_trans_complet>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    29d0:	ff 91       	pop	r31
    29d2:	ef 91       	pop	r30
	}
#endif

udd_interrupt_tc_end:
	return;
}
    29d4:	df 91       	pop	r29
    29d6:	cf 91       	pop	r28
    29d8:	bf 91       	pop	r27
    29da:	af 91       	pop	r26
    29dc:	9f 91       	pop	r25
    29de:	8f 91       	pop	r24
    29e0:	7f 91       	pop	r23
    29e2:	6f 91       	pop	r22
    29e4:	5f 91       	pop	r21
    29e6:	4f 91       	pop	r20
    29e8:	3f 91       	pop	r19
    29ea:	2f 91       	pop	r18
    29ec:	1f 91       	pop	r17
    29ee:	0f 91       	pop	r16
    29f0:	0f 90       	pop	r0
    29f2:	0f be       	out	0x3f, r0	; 63
    29f4:	0f 90       	pop	r0
    29f6:	1f 90       	pop	r1
    29f8:	18 95       	reti

000029fa <main>:

/*! \brief Main function. Execution starts here.
 */
int main(void)
{
	irq_initialize_vectors();
    29fa:	87 e0       	ldi	r24, 0x07	; 7
    29fc:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
    2a00:	78 94       	sei
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    2a02:	ea e5       	ldi	r30, 0x5A	; 90
    2a04:	f3 e2       	ldi	r31, 0x23	; 35
    2a06:	10 82       	st	Z, r1
    2a08:	11 82       	std	Z+1, r1	; 0x01
    2a0a:	12 82       	std	Z+2, r1	; 0x02
    2a0c:	13 82       	std	Z+3, r1	; 0x03
    2a0e:	14 82       	std	Z+4, r1	; 0x04
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    2a10:	81 e0       	ldi	r24, 0x01	; 1
    2a12:	85 83       	std	Z+5, r24	; 0x05

	// Initialize the sleep manager
	sleepmgr_init();

#if !SAM0
	sysclk_init();
    2a14:	0e 94 3e 06 	call	0xc7c	; 0xc7c <sysclk_init>
	board_init();
    2a18:	0e 94 f7 0c 	call	0x19ee	; 0x19ee <board_init>
#else
	system_init();
#endif
	ui_init();
    2a1c:	0e 94 32 01 	call	0x264	; 0x264 <ui_init>
	ui_powerdown();
    2a20:	0e 94 31 02 	call	0x462	; 0x462 <ui_powerdown>

	// Start USB stack to authorize VBus monitoring
	udc_start();
    2a24:	0e 94 f8 09 	call	0x13f0	; 0x13f0 <udc_start>

	// The main loop manages only the power mode
	// because the USB management is done by interrupt
		PORTC_DIRSET=0b00000110;
    2a28:	86 e0       	ldi	r24, 0x06	; 6
    2a2a:	80 93 41 06 	sts	0x0641, r24	; 0x800641 <__TEXT_REGION_LENGTH__+0x700641>
		PORTC_OUTCLR=0B00000110;
    2a2e:	80 93 46 06 	sts	0x0646, r24	; 0x800646 <__TEXT_REGION_LENGTH__+0x700646>
			
	while (true) {
        ask_enter_bootloader();
    2a32:	0e 94 23 01 	call	0x246	; 0x246 <ask_enter_bootloader>
    2a36:	fd cf       	rjmp	.-6      	; 0x2a32 <main+0x38>

00002a38 <main_suspend_action>:



void main_suspend_action(void)
{
	ui_powerdown();
    2a38:	0c 94 31 02 	jmp	0x462	; 0x462 <ui_powerdown>
    2a3c:	08 95       	ret

00002a3e <main_resume_action>:
}

void main_resume_action(void)
{
	ui_wakeup();
    2a3e:	0c 94 4b 02 	jmp	0x496	; 0x496 <ui_wakeup>
    2a42:	08 95       	ret

00002a44 <main_sof_action>:
}

void main_sof_action(void)
{

	if (!main_b_kbd_enable)
    2a44:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <main_b_kbd_enable>
    2a48:	88 23       	and	r24, r24
    2a4a:	19 f0       	breq	.+6      	; 0x2a52 <main_sof_action+0xe>
		return;
	ui_process(udd_get_frame_number());
    2a4c:	eb db       	rcall	.-2090   	; 0x2224 <udd_get_frame_number>
    2a4e:	0c 94 4c 02 	jmp	0x498	; 0x498 <ui_process>
    2a52:	08 95       	ret

00002a54 <main_remotewakeup_enable>:

}

void main_remotewakeup_enable(void)
{
	ui_wakeup_enable();
    2a54:	0c 94 32 02 	jmp	0x464	; 0x464 <ui_wakeup_enable>
    2a58:	08 95       	ret

00002a5a <main_remotewakeup_disable>:
}

void main_remotewakeup_disable(void)
{
	ui_wakeup_disable();
    2a5a:	0c 94 3e 02 	jmp	0x47c	; 0x47c <ui_wakeup_disable>
    2a5e:	08 95       	ret

00002a60 <main_kbd_enable>:
}

bool main_kbd_enable(void)
{
	main_b_kbd_enable = true;
    2a60:	81 e0       	ldi	r24, 0x01	; 1
    2a62:	80 93 1d 23 	sts	0x231D, r24	; 0x80231d <main_b_kbd_enable>
	ioport_init();
	return true;
}
    2a66:	08 95       	ret

00002a68 <main_kbd_disable>:

void main_kbd_disable(void)
{
	main_b_kbd_enable = false;
    2a68:	10 92 1d 23 	sts	0x231D, r1	; 0x80231d <main_b_kbd_enable>
    2a6c:	08 95       	ret

00002a6e <__udivmodhi4>:
    2a6e:	aa 1b       	sub	r26, r26
    2a70:	bb 1b       	sub	r27, r27
    2a72:	51 e1       	ldi	r21, 0x11	; 17
    2a74:	07 c0       	rjmp	.+14     	; 0x2a84 <__udivmodhi4_ep>

00002a76 <__udivmodhi4_loop>:
    2a76:	aa 1f       	adc	r26, r26
    2a78:	bb 1f       	adc	r27, r27
    2a7a:	a6 17       	cp	r26, r22
    2a7c:	b7 07       	cpc	r27, r23
    2a7e:	10 f0       	brcs	.+4      	; 0x2a84 <__udivmodhi4_ep>
    2a80:	a6 1b       	sub	r26, r22
    2a82:	b7 0b       	sbc	r27, r23

00002a84 <__udivmodhi4_ep>:
    2a84:	88 1f       	adc	r24, r24
    2a86:	99 1f       	adc	r25, r25
    2a88:	5a 95       	dec	r21
    2a8a:	a9 f7       	brne	.-22     	; 0x2a76 <__udivmodhi4_loop>
    2a8c:	80 95       	com	r24
    2a8e:	90 95       	com	r25
    2a90:	bc 01       	movw	r22, r24
    2a92:	cd 01       	movw	r24, r26
    2a94:	08 95       	ret

00002a96 <__tablejump2__>:
    2a96:	ee 0f       	add	r30, r30
    2a98:	ff 1f       	adc	r31, r31
    2a9a:	05 90       	lpm	r0, Z+
    2a9c:	f4 91       	lpm	r31, Z
    2a9e:	e0 2d       	mov	r30, r0
    2aa0:	09 94       	ijmp

00002aa2 <memcpy>:
    2aa2:	fb 01       	movw	r30, r22
    2aa4:	dc 01       	movw	r26, r24
    2aa6:	02 c0       	rjmp	.+4      	; 0x2aac <memcpy+0xa>
    2aa8:	01 90       	ld	r0, Z+
    2aaa:	0d 92       	st	X+, r0
    2aac:	41 50       	subi	r20, 0x01	; 1
    2aae:	50 40       	sbci	r21, 0x00	; 0
    2ab0:	d8 f7       	brcc	.-10     	; 0x2aa8 <memcpy+0x6>
    2ab2:	08 95       	ret

00002ab4 <_exit>:
    2ab4:	f8 94       	cli

00002ab6 <__stop_program>:
    2ab6:	ff cf       	rjmp	.-2      	; 0x2ab6 <__stop_program>
