{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 20:44:21 2024 " "Info: Processing started: Thu Mar 28 20:44:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ripple_counter_256_advanced -c ripple_counter_256_advanced --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_counter_256_advanced -c ripple_counter_256_advanced --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 192 48 216 208 "CLK" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74161:inst1\|f74161:sub\|9 74161:inst\|f74161:sub\|87 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"74161:inst1\|f74161:sub\|9\" and destination register \"74161:inst\|f74161:sub\|87\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.559 ns + Longest register register " "Info: + Longest register to register delay is 2.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|9 1 REG LCFF_X4_Y15_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y15_N17; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.366 ns) 0.826 ns 74161:inst\|f74161:sub\|96~41 2 COMB LCCOMB_X4_Y15_N0 4 " "Info: 2: + IC(0.460 ns) + CELL(0.366 ns) = 0.826 ns; Loc. = LCCOMB_X4_Y15_N0; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|96~41'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { 74161:inst1|f74161:sub|9 74161:inst|f74161:sub|96~41 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 552 224 288 592 "96" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.370 ns) 1.873 ns 74161:inst\|f74161:sub\|96~44 3 COMB LCCOMB_X4_Y15_N22 1 " "Info: 3: + IC(0.677 ns) + CELL(0.370 ns) = 1.873 ns; Loc. = LCCOMB_X4_Y15_N22; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|96~44'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { 74161:inst|f74161:sub|96~41 74161:inst|f74161:sub|96~44 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 552 224 288 592 "96" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 2.451 ns 74161:inst\|f74161:sub\|92~119 4 COMB LCCOMB_X4_Y15_N2 1 " "Info: 4: + IC(0.372 ns) + CELL(0.206 ns) = 2.451 ns; Loc. = LCCOMB_X4_Y15_N2; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|92~119'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { 74161:inst|f74161:sub|96~44 74161:inst|f74161:sub|92~119 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.559 ns 74161:inst\|f74161:sub\|87 5 REG LCFF_X4_Y15_N3 4 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.559 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst|f74161:sub|92~119 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.050 ns ( 41.03 % ) " "Info: Total cell delay = 1.050 ns ( 41.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.509 ns ( 58.97 % ) " "Info: Total interconnect delay = 1.509 ns ( 58.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { 74161:inst1|f74161:sub|9 74161:inst|f74161:sub|96~41 74161:inst|f74161:sub|96~44 74161:inst|f74161:sub|92~119 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst|f74161:sub|96~41 {} 74161:inst|f74161:sub|96~44 {} 74161:inst|f74161:sub|92~119 {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.460ns 0.677ns 0.372ns 0.000ns } { 0.000ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.860 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 192 48 216 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 192 48 216 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 2.860 ns 74161:inst\|f74161:sub\|87 3 REG LCFF_X4_Y15_N3 4 " "Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.860 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLK~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.15 % ) " "Info: Total cell delay = 1.806 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 36.85 % ) " "Info: Total interconnect delay = 1.054 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.860 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 192 48 216 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 192 48 216 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 2.860 ns 74161:inst1\|f74161:sub\|9 3 REG LCFF_X4_Y15_N17 5 " "Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.860 ns; Loc. = LCFF_X4_Y15_N17; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.15 % ) " "Info: Total cell delay = 1.806 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 36.85 % ) " "Info: Total interconnect delay = 1.054 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { 74161:inst1|f74161:sub|9 74161:inst|f74161:sub|96~41 74161:inst|f74161:sub|96~44 74161:inst|f74161:sub|92~119 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst|f74161:sub|96~41 {} 74161:inst|f74161:sub|96~44 {} 74161:inst|f74161:sub|92~119 {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.460ns 0.677ns 0.372ns 0.000ns } { 0.000ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst|f74161:sub|87 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74161:inst\|f74161:sub\|99 ET CLK 6.207 ns register " "Info: tsu for register \"74161:inst\|f74161:sub\|99\" (data pin = \"ET\", clock pin = \"CLK\") is 6.207 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.107 ns + Longest pin register " "Info: + Longest pin to register delay is 9.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns ET 1 PIN PIN_15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 7; PIN Node = 'ET'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ET } "NODE_NAME" } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 352 48 216 368 "ET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.087 ns) + CELL(0.589 ns) 7.671 ns 74161:inst\|f74161:sub\|96~45 2 COMB LCCOMB_X4_Y15_N8 1 " "Info: 2: + IC(6.087 ns) + CELL(0.589 ns) = 7.671 ns; Loc. = LCCOMB_X4_Y15_N8; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|96~45'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.676 ns" { ET 74161:inst|f74161:sub|96~45 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 552 224 288 592 "96" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 8.427 ns 74161:inst\|f74161:sub\|96~46 3 COMB LCCOMB_X4_Y15_N26 1 " "Info: 3: + IC(0.386 ns) + CELL(0.370 ns) = 8.427 ns; Loc. = LCCOMB_X4_Y15_N26; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|96~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { 74161:inst|f74161:sub|96~45 74161:inst|f74161:sub|96~46 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 552 224 288 592 "96" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.999 ns 74161:inst\|f74161:sub\|102~88 4 COMB LCCOMB_X4_Y15_N4 1 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 8.999 ns; Loc. = LCCOMB_X4_Y15_N4; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|102~88'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { 74161:inst|f74161:sub|96~46 74161:inst|f74161:sub|102~88 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 528 592 584 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.107 ns 74161:inst\|f74161:sub\|99 5 REG LCFF_X4_Y15_N5 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.107 ns; Loc. = LCFF_X4_Y15_N5; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst|f74161:sub|102~88 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.268 ns ( 24.90 % ) " "Info: Total cell delay = 2.268 ns ( 24.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.839 ns ( 75.10 % ) " "Info: Total interconnect delay = 6.839 ns ( 75.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.107 ns" { ET 74161:inst|f74161:sub|96~45 74161:inst|f74161:sub|96~46 74161:inst|f74161:sub|102~88 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.107 ns" { ET {} ET~combout {} 74161:inst|f74161:sub|96~45 {} 74161:inst|f74161:sub|96~46 {} 74161:inst|f74161:sub|102~88 {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 6.087ns 0.386ns 0.366ns 0.000ns } { 0.000ns 0.995ns 0.589ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.860 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 192 48 216 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 192 48 216 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 2.860 ns 74161:inst\|f74161:sub\|99 3 REG LCFF_X4_Y15_N5 3 " "Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.860 ns; Loc. = LCFF_X4_Y15_N5; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLK~clkctrl 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.15 % ) " "Info: Total cell delay = 1.806 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 36.85 % ) " "Info: Total interconnect delay = 1.054 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.107 ns" { ET 74161:inst|f74161:sub|96~45 74161:inst|f74161:sub|96~46 74161:inst|f74161:sub|102~88 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.107 ns" { ET {} ET~combout {} 74161:inst|f74161:sub|96~45 {} 74161:inst|f74161:sub|96~46 {} 74161:inst|f74161:sub|102~88 {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 6.087ns 0.386ns 0.366ns 0.000ns } { 0.000ns 0.995ns 0.589ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q5 74161:inst\|f74161:sub\|87 9.828 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q5\" through register \"74161:inst\|f74161:sub\|87\" is 9.828 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.860 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 192 48 216 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 192 48 216 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 2.860 ns 74161:inst\|f74161:sub\|87 3 REG LCFF_X4_Y15_N3 4 " "Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.860 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLK~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.15 % ) " "Info: Total cell delay = 1.806 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 36.85 % ) " "Info: Total interconnect delay = 1.054 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.664 ns + Longest register pin " "Info: + Longest register to pin delay is 6.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst\|f74161:sub\|87 1 REG LCFF_X4_Y15_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.388 ns) + CELL(3.276 ns) 6.664 ns Q5 2 PIN PIN_70 0 " "Info: 2: + IC(3.388 ns) + CELL(3.276 ns) = 6.664 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'Q5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.664 ns" { 74161:inst|f74161:sub|87 Q5 } "NODE_NAME" } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 104 432 608 120 "Q5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.276 ns ( 49.16 % ) " "Info: Total cell delay = 3.276 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.388 ns ( 50.84 % ) " "Info: Total interconnect delay = 3.388 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.664 ns" { 74161:inst|f74161:sub|87 Q5 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.664 ns" { 74161:inst|f74161:sub|87 {} Q5 {} } { 0.000ns 3.388ns } { 0.000ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.664 ns" { 74161:inst|f74161:sub|87 Q5 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.664 ns" { 74161:inst|f74161:sub|87 {} Q5 {} } { 0.000ns 3.388ns } { 0.000ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74161:inst1\|f74161:sub\|9 EP CLK -0.655 ns register " "Info: th for register \"74161:inst1\|f74161:sub\|9\" (data pin = \"EP\", clock pin = \"CLK\") is -0.655 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.860 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 192 48 216 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 192 48 216 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 2.860 ns 74161:inst1\|f74161:sub\|9 3 REG LCFF_X4_Y15_N17 5 " "Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.860 ns; Loc. = LCFF_X4_Y15_N17; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.15 % ) " "Info: Total cell delay = 1.806 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 36.85 % ) " "Info: Total interconnect delay = 1.054 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.821 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns EP 1 PIN PIN_27 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 3; PIN Node = 'EP'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EP } "NODE_NAME" } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 368 48 216 384 "EP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.624 ns) 3.713 ns 74161:inst1\|f74161:sub\|9~5 2 COMB LCCOMB_X4_Y15_N16 1 " "Info: 2: + IC(1.959 ns) + CELL(0.624 ns) = 3.713 ns; Loc. = LCCOMB_X4_Y15_N16; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|9~5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { EP 74161:inst1|f74161:sub|9~5 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.821 ns 74161:inst1\|f74161:sub\|9 3 REG LCFF_X4_Y15_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.821 ns; Loc. = LCFF_X4_Y15_N17; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst1|f74161:sub|9~5 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 48.73 % ) " "Info: Total cell delay = 1.862 ns ( 48.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.959 ns ( 51.27 % ) " "Info: Total interconnect delay = 1.959 ns ( 51.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { EP 74161:inst1|f74161:sub|9~5 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.821 ns" { EP {} EP~combout {} 74161:inst1|f74161:sub|9~5 {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.959ns 0.000ns } { 0.000ns 1.130ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { EP 74161:inst1|f74161:sub|9~5 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.821 ns" { EP {} EP~combout {} 74161:inst1|f74161:sub|9~5 {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.959ns 0.000ns } { 0.000ns 1.130ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 20:44:21 2024 " "Info: Processing ended: Thu Mar 28 20:44:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
