Windows PowerShell
Copyright (C) Microsoft Corporation. All rights reserved.

Install the latest PowerShell for new features and improvements! https://aka.ms/PSWindows

PS C:\Users\ACER> cd "E:\Tritone-V2\tritone-complete\OpenROAD-flow-scripts-master"
PS E:\Tritone-V2\tritone-complete\OpenROAD-flow-scripts-master> dir flow


    Directory: E:\Tritone-V2\tritone-complete\OpenROAD-flow-scripts-master\flow


Mode                 LastWriteTime         Length Name
----                 -------------         ------ ----
d-----        12/23/2025   3:30 AM                designs
d-----        12/23/2025   3:31 AM                platforms
d-----        12/23/2025   3:31 AM                scripts
d-----        12/23/2025   3:31 AM                test
d-----        12/23/2025   3:31 AM                tutorials
d-----        12/23/2025   3:31 AM                util
-a----        12/21/2025   6:07 PM             38 .gitignore
-a----        12/21/2025   6:07 PM           1581 BUILD.bazel
-a----        12/21/2025   6:07 PM          33324 Makefile


PS E:\Tritone-V2\tritone-complete\OpenROAD-flow-scripts-master> docker pull openroad/flow
Using default tag: latest
Error response from daemon: pull access denied for openroad/flow, repository does not exist or may require 'docker login'
PS E:\Tritone-V2\tritone-complete\OpenROAD-flow-scripts-master> docker run --rm -it `
>>   -v "$(Get-Location):/work" `
>>   -w /work/flow `
>>   openroad/flow bash
Unable to find image 'openroad/flow:latest' locally
docker: Error response from daemon: pull access denied for openroad/flow, repository does not exist or may require 'docker login'

Run 'docker run --help' for more information
PS E:\Tritone-V2\tritone-complete\OpenROAD-flow-scripts-master>
PS E:\Tritone-V2\tritone-complete\OpenROAD-flow-scripts-master> make DESIGN_CONFIG=designs/sky130hd/ibex/config.mk
make : The term 'make' is not recognized as the name of a cmdlet, function, script file, or operable program. Check
the spelling of the name, or if a path was included, verify that the path is correct and try again.
At line:1 char:1
+ make DESIGN_CONFIG=designs/sky130hd/ibex/config.mk
+ ~~~~
    + CategoryInfo          : ObjectNotFound: (make:String) [], CommandNotFoundException
    + FullyQualifiedErrorId : CommandNotFoundException

PS E:\Tritone-V2\tritone-complete\OpenROAD-flow-scripts-master> docker pull openroad/orfs:latest
latest: Pulling from openroad/orfs
119ddcc9180a: Pull complete
6de892bfc099: Pull complete
18fb10aee30e: Pull complete
cd3ed56f1d58: Pull complete
2a4bf9a28384: Pull complete
4b0149ea6cee: Pull complete
db8d6639ef84: Pull complete
185ca0948db1: Pull complete
fb86ef052343: Pull complete
eb9d6f43dca7: Pull complete
86f3ee5c43e3: Pull complete
638e4a77f4c2: Pull complete
d08d4eafcb48: Pull complete
684ea44825e6: Pull complete
a8f4166aeeae: Pull complete
b1efb6ffd5df: Pull complete
c4501ac5be91: Pull complete
8250aba25108: Pull complete
341b0f937078: Pull complete
87d0d528edfd: Pull complete
07b96ee4c4ad: Download complete
Digest: sha256:7b88526cd29c73757ca244e1546bc79cebf6cb6cc81bdc7b8c816de0df937a96
Status: Downloaded newer image for openroad/orfs:latest
docker.io/openroad/orfs:latest
PS E:\Tritone-V2\tritone-complete\OpenROAD-flow-scripts-master> docker run --rm -it `
>>   -v "E:\Tritone-V2\tritone-complete\OpenROAD-flow-scripts-master\flow:/OpenROAD-flow-scripts/flow" `
>>   -w /OpenROAD-flow-scripts/flow `
>>   openroad/orfs:latest bash
root@fa9ca9e35bd4:/OpenROAD-flow-scripts/flow#
root@fa9ca9e35bd4:/OpenROAD-flow-scripts/flow#
root@fa9ca9e35bd4:/OpenROAD-flow-scripts/flow# ls designs/sky130hd/ibex/config.mk
make DESIGN_CONFIG=designs/sky130hd/ibex/config.mk
designs/sky130hd/ibex/config.mk
mkdir -p results/sky130hd/ibex/base/
echo 10.0 > results/sky130hd/ibex/base/clock_period.txt
/OpenROAD-flow-scripts/flow/scripts/synth.sh /OpenROAD-flow-scripts/flow/scripts/synth_canonicalize.tcl ./logs/sky130hd/ibex/base/1_1_yosys_canonicalize.log
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/ibex/base/clock_period.txt
Setting clock period to 10.0
1. Executing Liberty frontend: /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
2. Executing Liberty frontend: /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
3. Executing SLANG frontend.
3.1. Executing UNDRIVEN pass. (resolve undriven signals)
3.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).
3.3. Executing TRIBUF pass.
3.4. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
3.5. Executing PROC_PRUNE pass (remove redundant assignments in processes).
3.6. Executing PROC_INIT pass (extract init attributes).
3.7. Executing PROC_ROM pass (convert switches to ROMs).
3.8. Executing PROC_MUX pass (convert decision trees to multiplexers).
3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
3.10. Executing OPT_EXPR pass (perform const folding).
4. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/platforms/sky130hd/cells_clkgate_hd.v
5. Executing HIERARCHY pass (managing design hierarchy).
5.1. Analyzing design hierarchy..
5.2. Analyzing design hierarchy..
6. Executing OPT_CLEAN pass (remove unused cells and wires).
7. Executing RTLIL backend.
End of script. Logfile hash: eb31fca3dd, CPU: user 1.01s system 0.18s, MEM: 69.49 MB peak
Yosys 0.60 (git sha1 UNKNOWN, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)
Time spent: 66% 2x read_slang (0 sec), 23% 4x read_liberty (0 sec), ...
Top level design units:
    ibex_core

Build succeeded: 0 errors, 0 warnings
Elapsed time: 0:07.53[h:]min:sec. CPU time: user 1.06 sys 0.18 (16%). Peak memory: 71204KB.
/OpenROAD-flow-scripts/flow/scripts/synth.sh /OpenROAD-flow-scripts/flow/scripts/synth.tcl ./logs/sky130hd/ibex/base/1_2_yosys.log
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/ibex/base/clock_period.txt
Setting clock period to 10.0
1. Executing RTLIL frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
2.2. Analyzing design hierarchy..
3. Executing SYNTH pass.
3.1. Executing HIERARCHY pass (managing design hierarchy).
3.1.1. Analyzing design hierarchy..
3.1.2. Analyzing design hierarchy..
3.2. Executing PROC pass (convert processes to netlists).
3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
3.2.4. Executing PROC_INIT pass (extract init attributes).
3.2.5. Executing PROC_ARST pass (detect async resets in processes).
3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
3.2.12. Executing OPT_EXPR pass (perform const folding).
3.3. Executing FLATTEN pass (flatten design).
3.4. Executing OPT_EXPR pass (perform const folding).
3.5. Executing OPT_CLEAN pass (remove unused cells and wires).
3.6. Executing CHECK pass (checking for obvious problems).
3.7. Executing OPT pass (performing simple optimizations).
3.7.1. Executing OPT_EXPR pass (perform const folding).
3.7.2. Executing OPT_MERGE pass (detect identical cells).
3.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.7.5. Executing OPT_MERGE pass (detect identical cells).
3.7.6. Executing OPT_DFF pass (perform DFF optimizations).
3.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
3.7.8. Executing OPT_EXPR pass (perform const folding).
3.7.9. Rerunning OPT passes. (Maybe there is more to do..)
3.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.7.12. Executing OPT_MERGE pass (detect identical cells).
3.7.13. Executing OPT_DFF pass (perform DFF optimizations).
3.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
3.7.15. Executing OPT_EXPR pass (perform const folding).
3.7.16. Rerunning OPT passes. (Maybe there is more to do..)
3.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.7.19. Executing OPT_MERGE pass (detect identical cells).
3.7.20. Executing OPT_DFF pass (perform DFF optimizations).
3.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
3.7.22. Executing OPT_EXPR pass (perform const folding).
3.7.23. Finished fast OPT passes. (There is nothing left to do.)
3.8. Executing FSM pass (extract and optimize FSM).
3.8.1. Executing FSM_DETECT pass (finding FSMs in design).
3.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
3.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
3.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
3.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
3.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
3.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
3.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
3.9. Executing OPT pass (performing simple optimizations).
3.9.1. Executing OPT_EXPR pass (perform const folding).
3.9.2. Executing OPT_MERGE pass (detect identical cells).
3.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.9.5. Executing OPT_MERGE pass (detect identical cells).
3.9.6. Executing OPT_DFF pass (perform DFF optimizations).
3.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
3.9.8. Executing OPT_EXPR pass (perform const folding).
3.9.9. Rerunning OPT passes. (Maybe there is more to do..)
3.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.9.12. Executing OPT_MERGE pass (detect identical cells).
3.9.13. Executing OPT_DFF pass (perform DFF optimizations).
3.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
3.9.15. Executing OPT_EXPR pass (perform const folding).
3.9.16. Rerunning OPT passes. (Maybe there is more to do..)
3.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.9.19. Executing OPT_MERGE pass (detect identical cells).
3.9.20. Executing OPT_DFF pass (perform DFF optimizations).
3.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
3.9.22. Executing OPT_EXPR pass (perform const folding).
3.9.23. Rerunning OPT passes. (Maybe there is more to do..)
3.9.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.9.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.9.26. Executing OPT_MERGE pass (detect identical cells).
3.9.27. Executing OPT_DFF pass (perform DFF optimizations).
3.9.28. Executing OPT_CLEAN pass (remove unused cells and wires).
3.9.29. Executing OPT_EXPR pass (perform const folding).
3.9.30. Finished fast OPT passes. (There is nothing left to do.)
3.10. Executing WREDUCE pass (reducing word size of cells).
3.11. Executing PEEPOPT pass (run peephole optimizers).
3.12. Executing OPT_CLEAN pass (remove unused cells and wires).
3.13. Executing ALUMACC pass (create $alu and $macc cells).
3.14. Executing SHARE pass (SAT-based resource sharing).
3.15. Executing OPT pass (performing simple optimizations).
3.15.1. Executing OPT_EXPR pass (perform const folding).
3.15.2. Executing OPT_MERGE pass (detect identical cells).
3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.15.5. Executing OPT_MERGE pass (detect identical cells).
3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
3.15.8. Executing OPT_EXPR pass (perform const folding).
3.15.9. Rerunning OPT passes. (Maybe there is more to do..)
3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
3.15.12. Executing OPT_MERGE pass (detect identical cells).
3.15.13. Executing OPT_DFF pass (perform DFF optimizations).
3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
3.15.15. Executing OPT_EXPR pass (perform const folding).
3.15.16. Finished fast OPT passes. (There is nothing left to do.)
3.16. Executing MEMORY pass.
3.16.1. Executing OPT_MEM pass (optimize memories).
3.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
3.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
3.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
3.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
3.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
3.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
3.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
3.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
3.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
4. Executing SYNTH pass.
4.1. Executing OPT pass (performing simple optimizations).
4.1.1. Executing OPT_EXPR pass (perform const folding).
4.1.2. Executing OPT_MERGE pass (detect identical cells).
4.1.3. Executing OPT_DFF pass (perform DFF optimizations).
4.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.1.5. Finished fast OPT passes.
4.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
4.3. Executing OPT pass (performing simple optimizations).
4.3.1. Executing OPT_EXPR pass (perform const folding).
4.3.2. Executing OPT_MERGE pass (detect identical cells).
4.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.3.5. Executing OPT_MERGE pass (detect identical cells).
4.3.6. Executing OPT_SHARE pass.
4.3.7. Executing OPT_DFF pass (perform DFF optimizations).
4.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
4.3.9. Executing OPT_EXPR pass (perform const folding).
4.3.10. Rerunning OPT passes. (Maybe there is more to do..)
4.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.3.13. Executing OPT_MERGE pass (detect identical cells).
4.3.14. Executing OPT_SHARE pass.
4.3.15. Executing OPT_DFF pass (perform DFF optimizations).
4.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
4.3.17. Executing OPT_EXPR pass (perform const folding).
4.3.18. Rerunning OPT passes. (Maybe there is more to do..)
4.3.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.3.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.3.21. Executing OPT_MERGE pass (detect identical cells).
4.3.22. Executing OPT_SHARE pass.
4.3.23. Executing OPT_DFF pass (perform DFF optimizations).
4.3.24. Executing OPT_CLEAN pass (remove unused cells and wires).
4.3.25. Executing OPT_EXPR pass (perform const folding).
4.3.26. Rerunning OPT passes. (Maybe there is more to do..)
4.3.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.3.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.3.29. Executing OPT_MERGE pass (detect identical cells).
4.3.30. Executing OPT_SHARE pass.
4.3.31. Executing OPT_DFF pass (perform DFF optimizations).
4.3.32. Executing OPT_CLEAN pass (remove unused cells and wires).
4.3.33. Executing OPT_EXPR pass (perform const folding).
4.3.34. Rerunning OPT passes. (Maybe there is more to do..)
4.3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.3.37. Executing OPT_MERGE pass (detect identical cells).
4.3.38. Executing OPT_SHARE pass.
4.3.39. Executing OPT_DFF pass (perform DFF optimizations).
4.3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
4.3.41. Executing OPT_EXPR pass (perform const folding).
4.3.42. Finished fast OPT passes. (There is nothing left to do.)
4.4. Executing TECHMAP pass (map to technology primitives).
4.4.1. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/tools/install/yosys/bin/../share/yosys/techmap.v
4.4.2. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/platforms/common/lcu_kogge_stone.v
4.4.3. Continuing TECHMAP pass.
4.5. Executing OPT pass (performing simple optimizations).
4.5.1. Executing OPT_EXPR pass (perform const folding).
4.5.2. Executing OPT_MERGE pass (detect identical cells).
4.5.3. Executing OPT_DFF pass (perform DFF optimizations).
4.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.5.5. Finished fast OPT passes.
4.6. Executing ABC pass (technology mapping using ABC).
4.6.1. Extracting gate netlist of module `\ibex_core' to `<abc-temp-dir>/input.blif'..
4.7. Executing OPT pass (performing simple optimizations).
4.7.1. Executing OPT_EXPR pass (perform const folding).
4.7.2. Executing OPT_MERGE pass (detect identical cells).
4.7.3. Executing OPT_DFF pass (perform DFF optimizations).
4.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.5. Finished fast OPT passes.
4.8. Executing HIERARCHY pass (managing design hierarchy).
4.8.1. Analyzing design hierarchy..
4.8.2. Analyzing design hierarchy..
4.9. Printing statistics.
4.10. Executing CHECK pass (checking for obvious problems).
5. Executing OPT pass (performing simple optimizations).
5.1. Executing OPT_EXPR pass (perform const folding).
5.2. Executing OPT_MERGE pass (detect identical cells).
5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.5. Executing OPT_MERGE pass (detect identical cells).
5.6. Executing OPT_DFF pass (perform DFF optimizations).
5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
5.8. Executing OPT_EXPR pass (perform const folding).
5.9. Rerunning OPT passes. (Maybe there is more to do..)
5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.12. Executing OPT_MERGE pass (detect identical cells).
5.13. Executing OPT_DFF pass (perform DFF optimizations).
5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
5.15. Executing OPT_EXPR pass (perform const folding).
5.16. Finished fast OPT passes. (There is nothing left to do.)
6. Executing TECHMAP pass (map to technology primitives).
6.1. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/platforms/sky130hd/cells_latch_hd.v
6.2. Continuing TECHMAP pass.
7. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
7.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
8. Executing OPT pass (performing simple optimizations).
8.1. Executing OPT_EXPR pass (perform const folding).
8.2. Executing OPT_MERGE pass (detect identical cells).
8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.5. Executing OPT_MERGE pass (detect identical cells).
8.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8. Executing OPT_EXPR pass (perform const folding).
8.9. Rerunning OPT passes. (Maybe there is more to do..)
8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.12. Executing OPT_MERGE pass (detect identical cells).
8.13. Executing OPT_DFF pass (perform DFF optimizations).
8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15. Executing OPT_EXPR pass (perform const folding).
8.16. Finished fast OPT passes. (There is nothing left to do.)
9. Executing SETUNDEF pass (replace undef values with defined constants).
abc -script /OpenROAD-flow-scripts/flow/scripts/abc_speed.script -liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib -dont_use sky130_fd_sc_hd__probe_p_8 -dont_use sky130_fd_sc_hd__probec_p_8 -dont_use sky130_fd_sc_hd__lpflow_bleeder_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_12 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_3 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_6 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_inputiso0n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso0p_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1p_1 -dont_use sky130_fd_sc_hd__lpflow_inputisolatch_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_16 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_2 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_4 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_8 -dont_use sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 -constr ./objects/sky130hd/ibex/base/abc.constr -D 10.0
10. Executing ABC pass (technology mapping using ABC).
10.1. Extracting gate netlist of module `\ibex_core' to `<abc-temp-dir>/input.blif'..
10.1.1. Executed ABC.
10.1.2. Re-integrating ABC results.
Took 41 seconds: abc -script /OpenROAD-flow-scripts/flow/scripts/abc_speed.script -liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib -dont_use sky130_fd_sc_hd__probe_p_8 -dont_use sky130_fd_sc_hd__probec_p_8 -dont_use sky130_fd_sc_hd__lpflow_bleeder_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_12 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_3 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_6 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_inputiso0n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso0p_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1p_1 -dont_use sky130_fd_sc_hd__lpflow_inputisolatch_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_16 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_2 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_4 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_8 -dont_use sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 -constr ./objects/sky130hd/ibex/base/abc.constr -D 10.0
11. Executing SPLITNETS pass (splitting up multi-bit signals).
12. Executing OPT_CLEAN pass (remove unused cells and wires).
13. Executing HILOMAP pass (mapping to constant drivers).
14. Executing INSBUF pass (insert buffer cells for connected wires).
15. Executing CHECK pass (checking for obvious problems).
16. Printing statistics.
17. Executing CHECK pass (checking for obvious problems).
18. Executing Verilog backend.
18.1. Executing BMUXMAP pass.
18.2. Executing DEMUXMAP pass.
exec cp /OpenROAD-flow-scripts/flow/designs/sky130hd/ibex/constraint.sdc ./results/sky130hd/ibex/base/1_synth.sdc
End of script. Logfile hash: 7165b7abfb, CPU: user 3.82s system 0.18s, MEM: 112.06 MB peak
Yosys 0.60 (git sha1 UNKNOWN, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)
Time spent: 91% 2x abc (40 sec), 2% 36x opt_clean (0 sec), ...
Elapsed time: 0:49.92[h:]min:sec. CPU time: user 44.14 sys 0.35 (89%). Peak memory: 119232KB.
cp /OpenROAD-flow-scripts/flow/designs/sky130hd/ibex/constraint.sdc ./results/sky130hd/ibex/base/1_2_yosys.sdc
OpenROAD 24Q3-11673-g154f14ab7e
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 32 thread(s).
mkdir -p ./objects/sky130hd/ibex/base
/OpenROAD-flow-scripts/flow/scripts/flow.sh 1_synth synth_odb
Running synth_odb.tcl, stage 1_synth
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
[INFO ODB-0227] LEF file: /OpenROAD-flow-scripts/flow/platforms/sky130hd/lef/sky130_fd_sc_hd.tlef, created 13 layers, 25 vias
[INFO ODB-0227] LEF file: /OpenROAD-flow-scripts/flow/platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef, created 441 library cells
link_design ibex_core
Elapsed time: 0:03.93[h:]min:sec. CPU time: user 0.50 sys 0.13 (16%). Peak memory: 150004KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
1_synth                            3            146 516daab116482067a185
/OpenROAD-flow-scripts/flow/scripts/flow.sh 2_1_floorplan floorplan
Running floorplan.tcl, stage 2_1_floorplan
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/1_synth.odb
Master sky130_ef_sc_hd__decap_12 is loaded but not used in the design

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 15157
[WARNING IFP-0028] Core area lower left (1.000, 1.000) snapped to (1.380, 2.720).
[INFO IFP-0001] Added 201 rows of 1192 site unithd.
source /OpenROAD-flow-scripts/flow/platforms/sky130hd/make_tracks.tcl
source /OpenROAD-flow-scripts/flow/designs/sky130hd/ibex/fastroute.tcl
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 7 tie sky130_fd_sc_hd__conb_1 instances.
Repair tie hi fanout...
[INFO RSZ-0026] Removed 1269 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 129813 um^2 43% utilization.
Elapsed time: 0:11.22[h:]min:sec. CPU time: user 4.96 sys 2.09 (62%). Peak memory: 168364KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
2_1_floorplan                     11            164 464a4c07c3d524baca68
/OpenROAD-flow-scripts/flow/scripts/flow.sh 2_2_floorplan_macro macro_place
Running macro_place.tcl, stage 2_2_floorplan_macro
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/2_1_floorplan.odb
No macros found: Skipping macro_placement
Elapsed time: 0:05.53[h:]min:sec. CPU time: user 0.48 sys 0.15 (11%). Peak memory: 133632KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
2_2_floorplan_macro                5            130 464a4c07c3d524baca68
/OpenROAD-flow-scripts/flow/scripts/flow.sh 2_3_floorplan_tapcell tapcell
Running tapcell.tcl, stage 2_3_floorplan_tapcell
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/2_2_floorplan_macro.odb
[INFO TAP-0005] Inserted 3958 tapcells.
Elapsed time: 0:04.30[h:]min:sec. CPU time: user 0.55 sys 0.10 (15%). Peak memory: 126404KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
2_3_floorplan_tapcell              4            123 9cc1553a9bbd9e955a5f
/OpenROAD-flow-scripts/flow/scripts/flow.sh 2_4_floorplan_pdn pdn
Running pdn.tcl, stage 2_4_floorplan_pdn
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/2_3_floorplan_tapcell.odb
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:04.77[h:]min:sec. CPU time: user 0.66 sys 0.11 (16%). Peak memory: 149412KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
2_4_floorplan_pdn                  4            145 8e34b014395a5acac12d
cp ./results/sky130hd/ibex/base/2_4_floorplan_pdn.odb ./results/sky130hd/ibex/base/2_floorplan.odb
cp ./results/sky130hd/ibex/base/2_1_floorplan.sdc ./results/sky130hd/ibex/base/2_floorplan.sdc
/OpenROAD-flow-scripts/flow/scripts/flow.sh 3_1_place_gp_skip_io global_place_skip_io
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/2_floorplan.odb
[INFO GPL-0022] Initialize gpl and calculate uniform density.
Placement density is 0.6275000071525574, computed from PLACE_DENSITY_LB_ADDON  0.25 and lower bound 0.49000000953674316
global_placement -skip_io -density 0.6275000071525574 -pad_left 0 -pad_right 0
[INFO GPL-0005] Execute conjugate gradient initial placement.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: (  1.380  2.720 ) ( 549.700 549.440 ) um
[INFO GPL-0032] Initializing region: Top-level
[INFO GPL-0006] Number of instances:             17852
[INFO GPL-0007] Movable instances:               13894
[INFO GPL-0008] Fixed instances:                  3958
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                  14052
[INFO GPL-0011] Number of pins:                  54235
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 550.860 550.860 ) um
[INFO GPL-0013] Core BBox: (  1.380  2.720 ) ( 549.700 549.440 ) um
[INFO GPL-0016] Core area:                  299777.510 um^2
[INFO GPL-0014] Region name: top-level.
[INFO GPL-0015] Region area:                299777.510 um^2
[INFO GPL-0017] Fixed instances area:         4952.250 um^2
[INFO GPL-0018] Movable instances area:     142506.751 um^2
[INFO GPL-0019] Utilization:                    48.336 %
[INFO GPL-0020] Standard cells area:        142506.751 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0033] Initializing Nesterov region: Top-level
[INFO GPL-0023] Placement target density:       0.6275
[INFO GPL-0024] Movable insts average area:     10.257 um^2
[INFO GPL-0025] Ideal bin area:                 16.345 um^2
[INFO GPL-0026] Ideal bin count:                 18340
[INFO GPL-0027] Total bin area:             299777.510 um^2
[INFO GPL-0028] Bin count (X, Y):         128 ,    128
[INFO GPL-0029] Bin size (W * H):       4.284 *  4.271 um
[INFO GPL-0030] Number of bins:                  16384
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.9989 |  3.361867e+04 |   +0.00% |  4.89e-16 |
       10 |   0.9988 |  2.513707e+04 |  -25.23% |  7.96e-16 |
       20 |   0.9989 |  2.483432e+04 |   -1.20% |  1.30e-15 |
       30 |   0.9989 |  2.472524e+04 |   -0.44% |  2.11e-15 |
       40 |   0.9989 |  2.466049e+04 |   -0.26% |  3.44e-15 |
       50 |   0.9988 |  2.462112e+04 |   -0.16% |  5.60e-15 |
       60 |   0.9988 |  2.460221e+04 |   -0.08% |  9.13e-15 |
       70 |   0.9988 |  2.460605e+04 |   +0.02% |  1.49e-14 |
       80 |   0.9986 |  2.463831e+04 |   +0.13% |  2.42e-14 |
       90 |   0.9986 |  2.471644e+04 |   +0.32% |  3.94e-14 |
      100 |   0.9983 |  2.491871e+04 |   +0.82% |  6.42e-14 |
      110 |   0.9978 |  2.545662e+04 |   +2.16% |  1.05e-13 |
      120 |   0.9973 |  2.677550e+04 |   +5.18% |  1.70e-13 |
      130 |   0.9964 |  2.952931e+04 |  +10.28% |  2.78e-13 |
      140 |   0.9945 |  3.419906e+04 |  +15.81% |  4.52e-13 |
      150 |   0.9922 |  4.078212e+04 |  +19.25% |  7.36e-13 |
      160 |   0.9878 |  4.901737e+04 |  +20.19% |  1.20e-12 |
      170 |   0.9827 |  5.851714e+04 |  +19.38% |  1.95e-12 |
      180 |   0.9762 |  6.936297e+04 |  +18.53% |  3.17e-12 |
      190 |   0.9663 |  8.266114e+04 |  +19.17% |  5.15e-12 |
      200 |   0.9529 |  9.932018e+04 |  +20.15% |  8.38e-12 |
      210 |   0.9350 |  1.184867e+05 |  +19.30% |  1.36e-11 |
      220 |   0.9144 |  1.390944e+05 |  +17.39% |  2.21e-11 |
      230 |   0.8881 |  1.607155e+05 |  +15.54% |  3.60e-11 |
      240 |   0.8580 |  1.830086e+05 |  +13.87% |  5.85e-11 |
      250 |   0.8240 |  2.053432e+05 |  +12.20% |  9.50e-11 |
      260 |   0.7862 |  2.261740e+05 |  +10.14% |  1.54e-10 |
      270 |   0.7461 |  2.461620e+05 |   +8.84% |  2.51e-10 |
      280 |   0.7022 |  2.646544e+05 |   +7.51% |  4.08e-10 |
      290 |   0.6555 |  2.817011e+05 |   +6.44% |  6.63e-10 |
      300 |   0.6111 |  2.962487e+05 |   +5.16% |  1.08e-09 |
      310 |   0.5702 |  3.106997e+05 |   +4.88% |  1.75e-09 |
      320 |   0.5215 |  3.207016e+05 |   +3.22% |  2.85e-09 |
      330 |   0.4794 |  3.258357e+05 |   +1.60% |  4.65e-09 |
      340 |   0.4367 |  3.298201e+05 |   +1.22% |  7.56e-09 |
      350 |   0.3958 |  3.333168e+05 |   +1.06% |  1.23e-08 |
      360 |   0.3581 |  3.358404e+05 |   +0.76% |  2.01e-08 |
      370 |   0.3235 |  3.365819e+05 |   +0.22% |  3.08e-08 |
      380 |   0.2900 |  3.374044e+05 |   +0.24% |  4.53e-08 |
      390 |   0.2604 |  3.383529e+05 |   +0.28% |  6.67e-08 |
      400 |   0.2313 |  3.390491e+05 |   +0.21% |  9.83e-08 |
      410 |   0.2032 |  3.396913e+05 |   +0.19% |  1.45e-07 |
      420 |   0.1761 |  3.404946e+05 |   +0.24% |  2.13e-07 |
      430 |   0.1522 |  3.412471e+05 |   +0.22% |  3.14e-07 |
      440 |   0.1331 |  3.421558e+05 |   +0.27% |  4.63e-07 |
      450 |   0.1146 |  3.428992e+05 |   +0.22% |  6.82e-07 |
      459 |   0.0994 |  3.436716e+05 |          |  1.00e-06 |
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 459
[INFO GPL-1002] Placed Cell Area            142506.7505
[INFO GPL-1003] Available Free Area         294825.2608
[INFO GPL-1004] Minimum Feasible Density        0.4900 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.5371
[INFO GPL-1008]     - For 80% usage of free space: 0.6042
[INFO GPL-1009]     - For 50% usage of free space: 0.9667
[INFO GPL-1014] Final placement area: 142506.75 (+0.00%)
Took 18 seconds: global_placement -skip_io -density 0.6275000071525574 -pad_left 0 -pad_right 0
Elapsed time: 0:24.23[h:]min:sec. CPU time: user 591.94 sys 0.54 (2444%). Peak memory: 162988KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
3_1_place_gp_skip_io              24            159 f5a1fc35c20cb96fc9d3
/OpenROAD-flow-scripts/flow/scripts/flow.sh 3_2_place_iop io_placement
Running io_placement.tcl, stage 3_2_place_iop
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/3_1_place_gp_skip_io.odb
place_pins -hor_layers met3 -ver_layers met2
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 1996
[INFO PPL-0002] Number of I/O             264
[INFO PPL-0003] Number of I/O w/sink      256
[INFO PPL-0004] Number of I/O w/o sink    8
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 43957.96 um.
Elapsed time: 0:06.92[h:]min:sec. CPU time: user 0.47 sys 0.15 (8%). Peak memory: 139156KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
3_2_place_iop                      6            135 8516a01b04f43cc64761
/OpenROAD-flow-scripts/flow/scripts/flow.sh 3_3_place_gp global_place
Running global_place.tcl, stage 3_3_place_gp
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/3_2_place_iop.odb
[INFO RSZ-0026] Removed 0 buffers.
Perform port buffering...
[INFO RSZ-0027] Inserted 149 sky130_fd_sc_hd__clkdlybuf4s50_1 input buffers.
[INFO RSZ-0028] Inserted 100 sky130_fd_sc_hd__clkdlybuf4s50_1 output buffers.
[INFO GPL-0022] Initialize gpl and calculate uniform density.
Placement density is 0.635, computed from PLACE_DENSITY_LB_ADDON  0.25 and lower bound 0.5
global_placement -density 0.635 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0005] Execute conjugate gradient initial placement.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: (  1.380  2.720 ) ( 549.700 549.440 ) um
[INFO GPL-0032] Initializing region: Top-level
[INFO GPL-0006] Number of instances:             18101
[INFO GPL-0007] Movable instances:               14143
[INFO GPL-0008] Fixed instances:                  3958
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                  14301
[INFO GPL-0011] Number of pins:                  54997
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 550.860 550.860 ) um
[INFO GPL-0013] Core BBox: (  1.380  2.720 ) ( 549.700 549.440 ) um
[INFO GPL-0016] Core area:                  299777.510 um^2
[INFO GPL-0014] Region name: top-level.
[INFO GPL-0015] Region area:                299777.510 um^2
[INFO GPL-0017] Fixed instances area:         4952.250 um^2
[INFO GPL-0018] Movable instances area:     145152.383 um^2
[INFO GPL-0019] Utilization:                    49.233 %
[INFO GPL-0020] Standard cells area:        145152.383 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00057097 HPWL: 475821880
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00004883 HPWL: 200780682
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00002223 HPWL: 199774615
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00006565 HPWL: 199565454
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00001684 HPWL: 199067991
[InitialPlace]  Iter: 6 conjugate gradient residual: 0.00005037 HPWL: 198952107
[InitialPlace]  Iter: 7 conjugate gradient residual: 0.00003007 HPWL: 198568258
[InitialPlace]  Iter: 8 conjugate gradient residual: 0.00000808 HPWL: 198507415
[INFO GPL-0033] Initializing Nesterov region: Top-level
[INFO GPL-0023] Placement target density:       0.6350
[INFO GPL-0024] Movable insts average area:     10.263 um^2
[INFO GPL-0025] Ideal bin area:                 16.163 um^2
[INFO GPL-0026] Ideal bin count:                 18547
[INFO GPL-0027] Total bin area:             299777.510 um^2
[INFO GPL-0028] Bin count (X, Y):         128 ,    128
[INFO GPL-0029] Bin size (W * H):       4.284 *  4.271 um
[INFO GPL-0030] Number of bins:                  16384
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.9808 |  1.079180e+05 |   +0.00% |  4.90e-16 |
       10 |   0.9313 |  1.438146e+05 |  +33.26% |  7.96e-16 |
       20 |   0.9085 |  1.563333e+05 |   +8.70% |  1.29e-15 |
       30 |   0.9019 |  1.605329e+05 |   +2.69% |  2.11e-15 |
       40 |   0.8997 |  1.612820e+05 |   +0.47% |  3.43e-15 |
       50 |   0.8990 |  1.612559e+05 |   -0.02% |  5.59e-15 |
       60 |   0.8987 |  1.619175e+05 |   +0.41% |  9.11e-15 |
       70 |   0.8975 |  1.627433e+05 |   +0.51% |  1.48e-14 |
       80 |   0.8968 |  1.629474e+05 |   +0.13% |  2.42e-14 |
       90 |   0.8967 |  1.625587e+05 |   -0.24% |  3.93e-14 |
      100 |   0.8972 |  1.620422e+05 |   -0.32% |  6.41e-14 |
      110 |   0.8975 |  1.618018e+05 |   -0.15% |  1.04e-13 |
      120 |   0.8969 |  1.619383e+05 |   +0.08% |  1.70e-13 |
      130 |   0.8962 |  1.623466e+05 |   +0.25% |  2.77e-13 |
      140 |   0.8960 |  1.630046e+05 |   +0.41% |  4.51e-13 |
      150 |   0.8955 |  1.641259e+05 |   +0.69% |  7.35e-13 |
      160 |   0.8941 |  1.661773e+05 |   +1.25% |  1.20e-12 |
      170 |   0.8917 |  1.695496e+05 |   +2.03% |  1.95e-12 |
      180 |   0.8885 |  1.742913e+05 |   +2.80% |  3.17e-12 |
      190 |   0.8835 |  1.805714e+05 |   +3.60% |  5.16e-12 |
      200 |   0.8757 |  1.889693e+05 |   +4.65% |  8.40e-12 |
      210 |   0.8639 |  2.000541e+05 |   +5.87% |  1.37e-11 |
      220 |   0.8487 |  2.134675e+05 |   +6.70% |  2.22e-11 |
      230 |   0.8305 |  2.283152e+05 |   +6.96% |  3.62e-11 |
      240 |   0.8094 |  2.444140e+05 |   +7.05% |  5.88e-11 |
      250 |   0.7823 |  2.615890e+05 |   +7.03% |  9.56e-11 |
      260 |   0.7500 |  2.780735e+05 |   +6.30% |  1.55e-10 |
      270 |   0.7142 |  2.935911e+05 |   +5.58% |  2.53e-10 |
      280 |   0.6742 |  3.099643e+05 |   +5.58% |  4.11e-10 |
      290 |   0.6319 |  3.227369e+05 |   +4.12% |  6.69e-10 |
[INFO GPL-0100] Timing-driven iteration 1/2, virtual: false.
[INFO GPL-0101]    Iter: 291, overflow: 0.632, keep resizer changes at: 1, HPWL: 322736898
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     14308
    final |     +4.8% |     185 |     292 |           211 |         0
---------------------------------------------------------------------
[INFO RSZ-0034] Found 206 slew violations.
[INFO RSZ-0036] Found 53 capacitance violations.
[INFO RSZ-0039] Resized 185 instances.
[INFO RSZ-0038] Inserted 292 buffers in 211 nets.
   Iter   |    Area   | Removed | Inserted |   Pins
          |           | Buffers | Buffers  | Remaining
-------------------------------------------------------
        0 |     +0.0% |       0 |        0 |     14135
     1400 |     +0.3% |      19 |       58 |     12735
     2800 |     +1.3% |      56 |      254 |     11335
     4200 |     +2.3% |      85 |      470 |      9935
     5600 |     +3.1% |      96 |      628 |      8535
     7000 |     +3.8% |     123 |      805 |      7135
     8400 |     +5.0% |     136 |     1054 |      5735
     9800 |     +7.1% |     163 |     1480 |      4335
    11200 |     +7.9% |     190 |     1666 |      2935
    12600 |     +7.6% |     284 |     1887 |      1535
    14000 |     +7.6% |     284 |     1888 |       135
    final |     +7.6% |     292 |     1908 |         0
-------------------------------------------------------
[INFO GPL-0106] Timing-driven: worst slack -2e-09
[INFO GPL-0107] Timing-driven: repair_design delta area: 16616.965 um^2 (+11.45%)
[INFO GPL-0108] Timing-driven: repair_design, gpl delta gcells: 1908 (+13.49%)
[INFO GPL-0109] Timing-driven: repair_design, gcells created: 2200, deleted: 292
[INFO GPL-0110] Timing-driven: new target density: 0.6913621
[INFO GPL-0038] Routability snapshot saved at iter = 296
      295 |   0.5967 |  3.761953e+05 |          |           |
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
      300 |   0.5730 |  3.836049e+05 |  +18.86% |  1.08e-09 |
      310 |   0.5304 |  3.938895e+05 |   +2.68% |  1.76e-09 |
      320 |   0.4860 |  4.038086e+05 |   +2.52% |  2.86e-09 |
      330 |   0.4480 |  4.075354e+05 |   +0.92% |  4.66e-09 |
      340 |   0.4070 |  4.115551e+05 |   +0.99% |  7.59e-09 |
      350 |   0.3670 |  4.174458e+05 |   +1.43% |  1.24e-08 |
      360 |   0.3321 |  4.185060e+05 |   +0.25% |  1.93e-08 |
      370 |   0.3058 |  4.187369e+05 |   +0.06% |  2.85e-08 |
[INFO GPL-0040] Routability iteration: 1
[INFO GPL-0041] Total routing overflow: 53.0469
[INFO GPL-0042] Number of overflowed tiles: 500 (8.01%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.3595
[INFO GPL-0044] Average top 1.0% routing congestion: 1.3046
[INFO GPL-0045] Average top 2.0% routing congestion: 1.2435
[INFO GPL-0046] Average top 5.0% routing congestion: 1.1554
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.3320
[INFO GPL-0048] Routing congestion (1.3320) lower than previous minimum (1e+30). Updating minimum.
[INFO GPL-0051] Inflated area:                6949.538 um^2 (+4.30%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 4113, After: 3434 (-16.51%)
[INFO GPL-0077] Filler area (um^2)     : Before: 42061.654, After: 35114.638 (-16.52%)
[INFO GPL-0078] Removed fillers count: 679, area removed: 6943.168 um^2. Remaining area to be compensated by modifying density: 6.369 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           35114.638 um^2 (-16.52%)
[INFO GPL-0061] Total non-inflated area:    203833.525 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        210783.063 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
      380 |   0.5622 |  3.961972e+05 |   -5.38% |  1.12e-09 |
      390 |   0.5320 |  4.073269e+05 |   +2.81% |  1.65e-09 |
      400 |   0.5013 |  4.144030e+05 |   +1.74% |  2.43e-09 |
      410 |   0.4712 |  4.126409e+05 |   -0.43% |  3.58e-09 |
      420 |   0.4372 |  4.180789e+05 |   +1.32% |  5.27e-09 |
      430 |   0.4024 |  4.266257e+05 |   +2.04% |  7.76e-09 |
      440 |   0.3734 |  4.275542e+05 |   +0.22% |  1.14e-08 |
      450 |   0.3445 |  4.282351e+05 |   +0.16% |  1.68e-08 |
      460 |   0.3142 |  4.315030e+05 |   +0.76% |  2.48e-08 |
[INFO GPL-0040] Routability iteration: 2
[INFO GPL-0041] Total routing overflow: 33.3454
[INFO GPL-0042] Number of overflowed tiles: 412 (6.60%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.2388
[INFO GPL-0044] Average top 1.0% routing congestion: 1.2072
[INFO GPL-0045] Average top 2.0% routing congestion: 1.1672
[INFO GPL-0046] Average top 5.0% routing congestion: 1.1029
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.2230
[INFO GPL-0048] Routing congestion (1.2230) lower than previous minimum (1.332). Updating minimum.
[INFO GPL-0051] Inflated area:                3732.497 um^2 (+2.21%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 3434, After: 3069 (-10.63%)
[INFO GPL-0077] Filler area (um^2)     : Before: 35114.638, After: 31382.302 (-10.63%)
[INFO GPL-0078] Removed fillers count: 365, area removed: 3732.336 um^2. Remaining area to be compensated by modifying density: 0.161 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           31382.302 um^2 (-10.63%)
[INFO GPL-0061] Total non-inflated area:    203833.686 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        207566.183 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
      470 |   0.5799 |  3.977108e+05 |   -7.83% |  1.04e-09 |
      480 |   0.5364 |  4.153519e+05 |   +4.44% |  1.53e-09 |
      490 |   0.5082 |  4.232780e+05 |   +1.91% |  2.25e-09 |
      500 |   0.4806 |  4.218056e+05 |   -0.35% |  3.31e-09 |
      510 |   0.4430 |  4.230297e+05 |   +0.29% |  4.88e-09 |
      520 |   0.4097 |  4.344371e+05 |   +2.70% |  7.18e-09 |
      530 |   0.3780 |  4.362637e+05 |   +0.42% |  1.06e-08 |
      540 |   0.3490 |  4.349432e+05 |   -0.30% |  1.56e-08 |
      550 |   0.3187 |  4.392226e+05 |   +0.98% |  2.29e-08 |
[INFO GPL-0040] Routability iteration: 3
[INFO GPL-0041] Total routing overflow: 27.9617
[INFO GPL-0042] Number of overflowed tiles: 398 (6.38%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1973
[INFO GPL-0044] Average top 1.0% routing congestion: 1.1698
[INFO GPL-0045] Average top 2.0% routing congestion: 1.1394
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0867
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1836
[INFO GPL-0048] Routing congestion (1.1836) lower than previous minimum (1.223). Updating minimum.
[INFO GPL-0051] Inflated area:                2864.065 um^2 (+1.66%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 3069, After: 2789 (-9.12%)
[INFO GPL-0077] Filler area (um^2)     : Before: 31382.302, After: 28519.140 (-9.12%)
[INFO GPL-0078] Removed fillers count: 280, area removed: 2863.162 um^2. Remaining area to be compensated by modifying density: 0.903 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           28519.140 um^2 (-9.12%)
[INFO GPL-0061] Total non-inflated area:    203834.589 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        206698.654 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
      560 |   0.6029 |  3.892152e+05 |  -11.39% |  9.62e-10 |
      570 |   0.5388 |  4.213707e+05 |   +8.26% |  1.41e-09 |
      580 |   0.5151 |  4.301014e+05 |   +2.07% |  2.08e-09 |
      590 |   0.4850 |  4.299840e+05 |   -0.03% |  3.06e-09 |
      600 |   0.4505 |  4.271421e+05 |   -0.66% |  4.51e-09 |
      610 |   0.4179 |  4.401941e+05 |   +3.06% |  6.64e-09 |
      620 |   0.3839 |  4.435115e+05 |   +0.75% |  9.77e-09 |
      630 |   0.3557 |  4.406183e+05 |   -0.65% |  1.44e-08 |
      640 |   0.3219 |  4.449605e+05 |   +0.99% |  2.12e-08 |
[INFO GPL-0040] Routability iteration: 4
[INFO GPL-0041] Total routing overflow: 23.3693
[INFO GPL-0042] Number of overflowed tiles: 370 (5.93%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1725
[INFO GPL-0044] Average top 1.0% routing congestion: 1.1512
[INFO GPL-0045] Average top 2.0% routing congestion: 1.1217
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0735
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1618
[INFO GPL-0048] Routing congestion (1.1618) lower than previous minimum (1.184). Updating minimum.
[INFO GPL-0051] Inflated area:                2247.648 um^2 (+1.28%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 2789, After: 2570 (-7.85%)
[INFO GPL-0077] Filler area (um^2)     : Before: 28519.140, After: 26279.738 (-7.85%)
[INFO GPL-0078] Removed fillers count: 219, area removed: 2239.402 um^2. Remaining area to be compensated by modifying density: 8.246 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           26279.738 um^2 (-7.85%)
[INFO GPL-0061] Total non-inflated area:    203842.835 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        206090.482 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
      650 |   0.6256 |  3.759551e+05 |  -15.51% |  8.91e-10 |
      660 |   0.5405 |  4.258712e+05 |  +13.28% |  1.31e-09 |
      670 |   0.5209 |  4.353509e+05 |   +2.23% |  1.92e-09 |
      680 |   0.4901 |  4.370616e+05 |   +0.39% |  2.83e-09 |
      690 |   0.4591 |  4.300437e+05 |   -1.61% |  4.17e-09 |
      700 |   0.4230 |  4.440839e+05 |   +3.26% |  6.14e-09 |
      710 |   0.3909 |  4.493833e+05 |   +1.19% |  9.04e-09 |
      720 |   0.3610 |  4.454121e+05 |   -0.88% |  1.33e-08 |
      730 |   0.3299 |  4.496217e+05 |   +0.95% |  1.96e-08 |
      740 |   0.3025 |  4.501598e+05 |   +0.12% |  2.89e-08 |
[INFO GPL-0040] Routability iteration: 5
[INFO GPL-0041] Total routing overflow: 19.1983
[INFO GPL-0042] Number of overflowed tiles: 339 (5.43%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1662
[INFO GPL-0044] Average top 1.0% routing congestion: 1.1351
[INFO GPL-0045] Average top 2.0% routing congestion: 1.1058
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0610
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1507
[INFO GPL-0048] Routing congestion (1.1507) lower than previous minimum (1.162). Updating minimum.
[INFO GPL-0051] Inflated area:                1836.272 um^2 (+1.03%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 2570, After: 2391 (-6.96%)
[INFO GPL-0077] Filler area (um^2)     : Before: 26279.738, After: 24449.359 (-6.96%)
[INFO GPL-0078] Removed fillers count: 179, area removed: 1830.379 um^2. Remaining area to be compensated by modifying density: 5.894 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           24449.359 um^2 (-6.96%)
[INFO GPL-0061] Total non-inflated area:    203848.728 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        205685.001 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
      750 |   0.5455 |  4.268772e+05 |   -5.17% |  1.21e-09 |
      760 |   0.5262 |  4.395122e+05 |   +2.96% |  1.78e-09 |
      770 |   0.4944 |  4.429520e+05 |   +0.78% |  2.62e-09 |
      780 |   0.4657 |  4.338772e+05 |   -2.05% |  3.86e-09 |
      790 |   0.4310 |  4.453216e+05 |   +2.64% |  5.68e-09 |
      800 |   0.3959 |  4.537771e+05 |   +1.90% |  8.36e-09 |
      810 |   0.3672 |  4.507123e+05 |   -0.68% |  1.23e-08 |
      820 |   0.3364 |  4.533882e+05 |   +0.59% |  1.81e-08 |
      830 |   0.3081 |  4.550308e+05 |   +0.36% |  2.67e-08 |
[INFO GPL-0040] Routability iteration: 6
[INFO GPL-0041] Total routing overflow: 18.5192
[INFO GPL-0042] Number of overflowed tiles: 355 (5.69%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1529
[INFO GPL-0044] Average top 1.0% routing congestion: 1.1281
[INFO GPL-0045] Average top 2.0% routing congestion: 1.1020
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0584
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1405
[INFO GPL-0048] Routing congestion (1.1405) lower than previous minimum (1.151). Updating minimum.
[INFO GPL-0051] Inflated area:                1843.524 um^2 (+1.03%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 2391, After: 2211 (-7.53%)
[INFO GPL-0077] Filler area (um^2)     : Before: 24449.359, After: 22608.755 (-7.53%)
[INFO GPL-0078] Removed fillers count: 180, area removed: 1840.604 um^2. Remaining area to be compensated by modifying density: 2.920 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           22608.755 um^2 (-7.53%)
[INFO GPL-0061] Total non-inflated area:    203851.648 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        205695.173 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
      840 |   0.5577 |  4.208272e+05 |   -7.52% |  1.12e-09 |
      850 |   0.5293 |  4.434723e+05 |   +5.38% |  1.65e-09 |
      860 |   0.5014 |  4.476930e+05 |   +0.95% |  2.42e-09 |
      870 |   0.4719 |  4.395708e+05 |   -1.81% |  3.57e-09 |
      880 |   0.4368 |  4.451919e+05 |   +1.28% |  5.26e-09 |
      890 |   0.4034 |  4.580585e+05 |   +2.89% |  7.73e-09 |
      900 |   0.3714 |  4.558014e+05 |   -0.49% |  1.14e-08 |
      910 |   0.3422 |  4.559360e+05 |   +0.03% |  1.68e-08 |
      920 |   0.3134 |  4.590140e+05 |   +0.68% |  2.47e-08 |
[INFO GPL-0040] Routability iteration: 7
[INFO GPL-0041] Total routing overflow: 17.6739
[INFO GPL-0042] Number of overflowed tiles: 325 (5.21%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1573
[INFO GPL-0044] Average top 1.0% routing congestion: 1.1323
[INFO GPL-0045] Average top 2.0% routing congestion: 1.1018
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0564
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1448
[INFO GPL-0049] Routing congestion (1.1448) higher than minimum (1.1405). Consecutive non-improvement count: 1.
[INFO GPL-0051] Inflated area:                1936.132 um^2 (+1.07%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 2211, After: 2022 (-8.55%)
[INFO GPL-0077] Filler area (um^2)     : Before: 22608.755, After: 20676.121 (-8.55%)
[INFO GPL-0078] Removed fillers count: 189, area removed: 1932.634 um^2. Remaining area to be compensated by modifying density: 3.497 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           20676.121 um^2 (-8.55%)
[INFO GPL-0061] Total non-inflated area:    203855.145 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        205791.277 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
      930 |   0.5815 |  4.151644e+05 |   -9.55% |  1.04e-09 |
      940 |   0.5311 |  4.480261e+05 |   +7.92% |  1.52e-09 |
      950 |   0.5098 |  4.523001e+05 |   +0.95% |  2.24e-09 |
      960 |   0.4777 |  4.474510e+05 |   -1.07% |  3.30e-09 |
      970 |   0.4419 |  4.455131e+05 |   -0.43% |  4.86e-09 |
      980 |   0.4074 |  4.626259e+05 |   +3.84% |  7.15e-09 |
      990 |   0.3761 |  4.617154e+05 |   -0.20% |  1.05e-08 |
     1000 |   0.3492 |  4.582525e+05 |   -0.75% |  1.55e-08 |
     1010 |   0.3192 |  4.627900e+05 |   +0.99% |  2.29e-08 |
[INFO GPL-0040] Routability iteration: 8
[INFO GPL-0041] Total routing overflow: 17.3973
[INFO GPL-0042] Number of overflowed tiles: 321 (5.14%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1590
[INFO GPL-0044] Average top 1.0% routing congestion: 1.1335
[INFO GPL-0045] Average top 2.0% routing congestion: 1.1016
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0556
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1463
[INFO GPL-0049] Routing congestion (1.1463) higher than minimum (1.1405). Consecutive non-improvement count: 2.
[INFO GPL-0051] Inflated area:                1846.143 um^2 (+1.01%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 2022, After: 1842 (-8.90%)
[INFO GPL-0077] Filler area (um^2)     : Before: 20676.121, After: 18835.517 (-8.90%)
[INFO GPL-0078] Removed fillers count: 180, area removed: 1840.604 um^2. Remaining area to be compensated by modifying density: 5.539 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           18835.517 um^2 (-8.90%)
[INFO GPL-0061] Total non-inflated area:    203860.685 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        205706.828 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
     1020 |   0.6137 |  3.962075e+05 |  -14.39% |  9.62e-10 |
     1030 |   0.5318 |  4.521950e+05 |  +14.13% |  1.41e-09 |
     1040 |   0.5175 |  4.572565e+05 |   +1.12% |  2.07e-09 |
     1050 |   0.4838 |  4.554822e+05 |   -0.39% |  3.05e-09 |
     1060 |   0.4501 |  4.463631e+05 |   -2.00% |  4.50e-09 |
     1070 |   0.4156 |  4.673925e+05 |   +4.71% |  6.62e-09 |
     1080 |   0.3849 |  4.667347e+05 |   -0.14% |  9.75e-09 |
     1090 |   0.3568 |  4.610387e+05 |   -1.22% |  1.44e-08 |
     1100 |   0.3244 |  4.670137e+05 |   +1.30% |  2.11e-08 |
[INFO GPL-0040] Routability iteration: 9
[INFO GPL-0041] Total routing overflow: 13.6898
[INFO GPL-0042] Number of overflowed tiles: 284 (4.55%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1374
[INFO GPL-0044] Average top 1.0% routing congestion: 1.1124
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0844
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0434
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1249
[INFO GPL-0048] Routing congestion (1.1249) lower than previous minimum (1.141). Updating minimum.
[INFO GPL-0051] Inflated area:                1440.939 um^2 (+0.78%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 1842, After: 1702 (-7.60%)
[INFO GPL-0077] Filler area (um^2)     : Before: 18835.517, After: 17403.935 (-7.60%)
[INFO GPL-0078] Removed fillers count: 140, area removed: 1431.581 um^2. Remaining area to be compensated by modifying density: 9.358 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           17403.935 um^2 (-7.60%)
[INFO GPL-0061] Total non-inflated area:    203870.042 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        205310.981 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
     1110 |   0.6425 |  3.751936e+05 |  -19.66% |  8.91e-10 |
     1120 |   0.5335 |  4.558850e+05 |  +21.51% |  1.30e-09 |
     1130 |   0.5205 |  4.617021e+05 |   +1.28% |  1.92e-09 |
     1140 |   0.4890 |  4.620161e+05 |   +0.07% |  2.83e-09 |
     1150 |   0.4580 |  4.485156e+05 |   -2.92% |  4.16e-09 |
     1160 |   0.4233 |  4.690971e+05 |   +4.59% |  6.12e-09 |
     1170 |   0.3888 |  4.700998e+05 |   +0.21% |  9.01e-09 |
     1180 |   0.3621 |  4.646602e+05 |   -1.16% |  1.33e-08 |
     1190 |   0.3322 |  4.704040e+05 |   +1.24% |  1.96e-08 |
     1200 |   0.3034 |  4.695705e+05 |   -0.18% |  2.88e-08 |
[INFO GPL-0040] Routability iteration: 10
[INFO GPL-0041] Total routing overflow: 13.4934
[INFO GPL-0042] Number of overflowed tiles: 282 (4.52%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1298
[INFO GPL-0044] Average top 1.0% routing congestion: 1.1081
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0818
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0427
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1190
[INFO GPL-0048] Routing congestion (1.1190) lower than previous minimum (1.125). Updating minimum.
[INFO GPL-0051] Inflated area:                1327.288 um^2 (+0.71%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 1702, After: 1573 (-7.58%)
[INFO GPL-0077] Filler area (um^2)     : Before: 17403.935, After: 16084.836 (-7.58%)
[INFO GPL-0078] Removed fillers count: 129, area removed: 1319.100 um^2. Remaining area to be compensated by modifying density: 8.188 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           16084.836 um^2 (-7.58%)
[INFO GPL-0061] Total non-inflated area:    203878.231 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        205205.519 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
     1210 |   0.5454 |  4.422488e+05 |   -5.82% |  1.16e-09 |
     1220 |   0.5249 |  4.657577e+05 |   +5.32% |  1.71e-09 |
     1230 |   0.4968 |  4.671662e+05 |   +0.30% |  2.51e-09 |
     1240 |   0.4684 |  4.544545e+05 |   -2.72% |  3.70e-09 |
     1250 |   0.4336 |  4.649178e+05 |   +2.30% |  5.45e-09 |
     1260 |   0.3992 |  4.735239e+05 |   +1.85% |  8.02e-09 |
     1270 |   0.3695 |  4.698211e+05 |   -0.78% |  1.18e-08 |
     1280 |   0.3427 |  4.722616e+05 |   +0.52% |  1.74e-08 |
     1290 |   0.3097 |  4.732491e+05 |   +0.21% |  2.56e-08 |
[INFO GPL-0040] Routability iteration: 11
[INFO GPL-0041] Total routing overflow: 12.2492
[INFO GPL-0042] Number of overflowed tiles: 259 (4.15%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1270
[INFO GPL-0044] Average top 1.0% routing congestion: 1.1044
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0780
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0382
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1157
[INFO GPL-0048] Routing congestion (1.1157) lower than previous minimum (1.119). Updating minimum.
[INFO GPL-0051] Inflated area:                1352.174 um^2 (+0.72%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 1573, After: 1441 (-8.39%)
[INFO GPL-0077] Filler area (um^2)     : Before: 16084.836, After: 14735.059 (-8.39%)
[INFO GPL-0078] Removed fillers count: 132, area removed: 1349.776 um^2. Remaining area to be compensated by modifying density: 2.398 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           14735.059 um^2 (-8.39%)
[INFO GPL-0061] Total non-inflated area:    203880.628 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        205232.802 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
     1300 |   0.5810 |  4.287582e+05 |   -9.40% |  1.04e-09 |
     1310 |   0.5287 |  4.683010e+05 |   +9.22% |  1.52e-09 |
     1320 |   0.5107 |  4.688822e+05 |   +0.12% |  2.24e-09 |
     1330 |   0.4770 |  4.633257e+05 |   -1.19% |  3.30e-09 |
     1340 |   0.4444 |  4.589844e+05 |   -0.94% |  4.85e-09 |
     1350 |   0.4088 |  4.791222e+05 |   +4.39% |  7.14e-09 |
     1360 |   0.3780 |  4.759852e+05 |   -0.65% |  1.05e-08 |
     1370 |   0.3514 |  4.722650e+05 |   -0.78% |  1.55e-08 |
     1380 |   0.3202 |  4.764754e+05 |   +0.89% |  2.28e-08 |
[INFO GPL-0040] Routability iteration: 12
[INFO GPL-0041] Total routing overflow: 11.1263
[INFO GPL-0042] Number of overflowed tiles: 252 (4.04%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1210
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0998
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0739
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0344
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1104
[INFO GPL-0048] Routing congestion (1.1104) lower than previous minimum (1.116). Updating minimum.
[INFO GPL-0051] Inflated area:                1120.855 um^2 (+0.59%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 1441, After: 1332 (-7.56%)
[INFO GPL-0077] Filler area (um^2)     : Before: 14735.059, After: 13620.471 (-7.56%)
[INFO GPL-0078] Removed fillers count: 109, area removed: 1114.588 um^2. Remaining area to be compensated by modifying density: 6.267 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           13620.471 um^2 (-7.56%)
[INFO GPL-0061] Total non-inflated area:    203886.895 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        205007.749 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
     1390 |   0.6173 |  4.012255e+05 |  -15.79% |  9.62e-10 |
     1400 |   0.5294 |  4.704312e+05 |  +17.25% |  1.41e-09 |
     1410 |   0.5182 |  4.719431e+05 |   +0.32% |  2.07e-09 |
     1420 |   0.4845 |  4.705307e+05 |   -0.30% |  3.05e-09 |
     1430 |   0.4504 |  4.577031e+05 |   -2.73% |  4.49e-09 |
     1440 |   0.4158 |  4.820360e+05 |   +5.32% |  6.60e-09 |
     1450 |   0.3826 |  4.796434e+05 |   -0.50% |  9.73e-09 |
     1460 |   0.3578 |  4.732430e+05 |   -1.33% |  1.43e-08 |
     1470 |   0.3270 |  4.789627e+05 |   +1.21% |  2.11e-08 |
     1480 |   0.2980 |  4.767545e+05 |   -0.46% |  3.11e-08 |
[INFO GPL-0040] Routability iteration: 13
[INFO GPL-0041] Total routing overflow: 12.1674
[INFO GPL-0042] Number of overflowed tiles: 263 (4.21%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1258
[INFO GPL-0044] Average top 1.0% routing congestion: 1.1032
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0765
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0379
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1145
[INFO GPL-0049] Routing congestion (1.1145) higher than minimum (1.1104). Consecutive non-improvement count: 1.
[INFO GPL-0051] Inflated area:                1144.457 um^2 (+0.60%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 1332, After: 1221 (-8.33%)
[INFO GPL-0077] Filler area (um^2)     : Before: 13620.471, After: 12485.432 (-8.33%)
[INFO GPL-0078] Removed fillers count: 111, area removed: 1135.039 um^2. Remaining area to be compensated by modifying density: 9.417 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           12485.432 um^2 (-8.33%)
[INFO GPL-0061] Total non-inflated area:    203896.312 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        205040.769 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
     1490 |   0.5328 |  4.694538e+05 |   -1.53% |  1.25e-09 |
     1500 |   0.5237 |  4.775321e+05 |   +1.72% |  1.84e-09 |
     1510 |   0.4897 |  4.774422e+05 |   -0.02% |  2.71e-09 |
     1520 |   0.4601 |  4.604791e+05 |   -3.55% |  4.00e-09 |
     1530 |   0.4280 |  4.805329e+05 |   +4.35% |  5.88e-09 |
     1540 |   0.3924 |  4.820837e+05 |   +0.32% |  8.66e-09 |
     1550 |   0.3687 |  4.754426e+05 |   -1.38% |  1.28e-08 |
     1560 |   0.3356 |  4.811556e+05 |   +1.20% |  1.88e-08 |
     1570 |   0.3054 |  4.799385e+05 |   -0.25% |  2.77e-08 |
[INFO GPL-0040] Routability iteration: 14
[INFO GPL-0041] Total routing overflow: 11.4323
[INFO GPL-0042] Number of overflowed tiles: 252 (4.04%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1218
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0999
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0748
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0350
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1109
[INFO GPL-0049] Routing congestion (1.1109) higher than minimum (1.1104). Consecutive non-improvement count: 2.
[INFO GPL-0051] Inflated area:                1191.887 um^2 (+0.62%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 1221, After: 1105 (-9.50%)
[INFO GPL-0077] Filler area (um^2)     : Before: 12485.432, After: 11299.265 (-9.50%)
[INFO GPL-0078] Removed fillers count: 116, area removed: 1186.167 um^2. Remaining area to be compensated by modifying density: 5.720 um^2
[INFO GPL-0058] White space area:           294825.261 um^2 (+0.00%)
[INFO GPL-0059] Movable instances area:     203831.001 um^2 (+0.00%)
[INFO GPL-0060] Total filler area:           11299.265 um^2 (-9.50%)
[INFO GPL-0061] Total non-inflated area:    203902.032 um^2 (+0.00%)
[INFO GPL-0062] Total inflated area:        205093.919 um^2 (+0.00%)
[INFO GPL-0063] New Target Density:             0.6914
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
     1580 |   0.5505 |  4.511714e+05 |   -5.99% |  1.12e-09 |
     1590 |   0.5257 |  4.831515e+05 |   +7.09% |  1.64e-09 |
     1600 |   0.4989 |  4.815354e+05 |   -0.33% |  2.42e-09 |
     1610 |   0.4716 |  4.691680e+05 |   -2.57% |  3.56e-09 |
     1620 |   0.4367 |  4.749006e+05 |   +1.22% |  5.24e-09 |
     1630 |   0.4008 |  4.864465e+05 |   +2.43% |  7.70e-09 |
     1640 |   0.3751 |  4.814243e+05 |   -1.03% |  1.13e-08 |
     1650 |   0.3428 |  4.822152e+05 |   +0.16% |  1.67e-08 |
     1660 |   0.3151 |  4.830404e+05 |   +0.17% |  2.46e-08 |
[INFO GPL-0040] Routability iteration: 15
[INFO GPL-0041] Total routing overflow: 11.3351
[INFO GPL-0042] Number of overflowed tiles: 241 (3.86%)
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1278
[INFO GPL-0044] Average top 1.0% routing congestion: 1.1040
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0765
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0344
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1159
[INFO GPL-0049] Routing congestion (1.1159) higher than minimum (1.1104). Consecutive non-improvement count: 3.
[INFO GPL-0051] Inflated area:                1185.986 um^2 (+0.62%)
[INFO GPL-0052] Placement target density:       0.6914
[INFO GPL-0076] Removing fillers, count: Before: 1105, After: 990 (-10.41%)
[INFO GPL-0077] Filler area (um^2)     : Before: 11299.265, After: 10123.323 (-10.41%)
[INFO GPL-0078] Removed fillers count: 115, area removed: 1175.942 um^2. Remaining area to be compensated by modifying density: 10.044 um^2
[INFO GPL-0054] No improvement in routing congestion for 3 consecutive iterations (limit is 3).
[INFO GPL-0055] Reverting inflation values and target density from the iteration with minimum observed routing congestion.
[INFO GPL-0056] Minimum observed routing congestion: 1.1104
[INFO GPL-0057] Target density at minimum routing congestion: 0.6914
[INFO GPL-0080] Restoring 451 previously removed fillers.
[INFO GPL-0081] Number of fillers before restoration 990 and after 1441 . Relative change: +45.56%%
[INFO GPL-0082] Total filler area before restoration 10123.32 and after 14735.06 (um^2). Relative change: +45.56%%
[INFO GPL-0089] Routability finished. Reverting to minimal observed routing congestion, could not reach target.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
     1670 |   0.5899 |  4.141931e+05 |  -14.25% |  9.98e-10 |
     1680 |   0.5225 |  4.644377e+05 |  +12.13% |  1.46e-09 |
     1690 |   0.5095 |  4.669401e+05 |   +0.54% |  2.15e-09 |
     1700 |   0.4756 |  4.649794e+05 |   -0.42% |  3.17e-09 |
     1710 |   0.4409 |  4.550526e+05 |   -2.13% |  4.67e-09 |
     1720 |   0.4080 |  4.782878e+05 |   +5.11% |  6.87e-09 |
     1730 |   0.3755 |  4.763867e+05 |   -0.40% |  1.01e-08 |
     1740 |   0.3493 |  4.703149e+05 |   -1.27% |  1.49e-08 |
     1750 |   0.3187 |  4.760349e+05 |   +1.22% |  2.19e-08 |
     1760 |   0.2909 |  4.741680e+05 |   -0.39% |  3.23e-08 |
     1770 |   0.2628 |  4.756396e+05 |   +0.31% |  4.76e-08 |
     1780 |   0.2360 |  4.755983e+05 |   -0.01% |  7.01e-08 |
     1790 |   0.2106 |  4.765873e+05 |   +0.21% |  1.03e-07 |
[INFO GPL-0100] Timing-driven iteration 2/2, virtual: false.
[INFO GPL-0101]    Iter: 1797, overflow: 0.195, keep resizer changes at: 1, HPWL: 477099737
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     16216
    final |     +0.0% |       1 |       2 |             2 |         0
---------------------------------------------------------------------
[INFO RSZ-0034] Found 2 slew violations.
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0039] Resized 1 instances.
[INFO RSZ-0038] Inserted 2 buffers in 2 nets.
   Iter   |    Area   | Removed | Inserted |   Pins
          |           | Buffers | Buffers  | Remaining
-------------------------------------------------------
        0 |     +0.0% |       0 |        0 |     14135
     1400 |     +0.1% |      58 |       74 |     12735
     2800 |     -0.7% |     254 |      171 |     11335
     4200 |     -1.3% |     471 |      300 |      9935
     5600 |     -1.5% |     629 |      405 |      8535
     7000 |     -1.9% |     806 |      508 |      7135
     8400 |     -2.4% |    1055 |      651 |      5735
     9800 |     -3.1% |    1481 |      948 |      4335
    11200 |     -3.2% |    1668 |     1119 |      2935
    12600 |     -3.0% |    1889 |     1391 |      1535
    14000 |     -2.9% |    1890 |     1393 |       135
    final |     -2.9% |    1910 |     1421 |         0
-------------------------------------------------------
[INFO GPL-0106] Timing-driven: worst slack -2e-09
[INFO GPL-0107] Timing-driven: repair_design delta area: -6480.727 um^2 (-3.36%)
[INFO GPL-0108] Timing-driven: repair_design, gpl delta gcells: -487 (-3.03%)
[INFO GPL-0109] Timing-driven: repair_design, gcells created: 1423, deleted: 1910
[INFO GPL-0110] Timing-driven: new target density: 0.681275
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
     1800 |   0.1928 |  5.036378e+05 |   +5.68% |  1.52e-07 |
     1810 |   0.1669 |  4.882798e+05 |   -3.05% |  2.24e-07 |
     1820 |   0.1427 |  4.844797e+05 |   -0.78% |  3.29e-07 |
     1830 |   0.1230 |  4.833423e+05 |   -0.23% |  4.85e-07 |
     1840 |   0.1057 |  4.832566e+05 |   -0.02% |  7.15e-07 |
     1844 |   0.0991 |  4.834312e+05 |          |  8.67e-07 |
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 1844
[INFO GPL-1003] Routability mode iteration count: 1446
[INFO GPL-1005] Routability final weighted congestion: 1.1039
[INFO GPL-1002] Placed Cell Area            182664.8423
[INFO GPL-1003] Available Free Area         294825.2608
[INFO GPL-1004] Minimum Feasible Density        0.5000 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.6884
[INFO GPL-1008]     - For 80% usage of free space: 0.7745
[INFO GPL-1011] Original area (um^2): 145152.38
[INFO GPL-1012] Total routability artificial inflation: 47450.38 (+32.69%)
[INFO GPL-1013] Total timing-driven delta area: 10136.24 (+6.98%)
[INFO GPL-1014] Final placement area: 182664.84 (+25.84%)
Took 124 seconds: global_placement -density 0.635 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
Report metrics stage 3, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 144927 um^2 48% utilization.
Elapsed time: 2:17.23[h:]min:sec. CPU time: user 3631.05 sys 29.77 (2667%). Peak memory: 399000KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
3_3_place_gp                     137            389 b477846c18ea6282adbd
/OpenROAD-flow-scripts/flow/scripts/flow.sh 3_4_place_resized resize
Running resize.tcl, stage 3_4_place_resized
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/3_3_place_gp.odb
Perform buffer insertion and gate resizing...
repair_design -verbose -match_cell_footprint
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     15729
     1000 |     +0.0% |       0 |       0 |             0 |     14729
     2000 |     +0.0% |       0 |       0 |             0 |     13729
     3000 |     +0.0% |       0 |       0 |             0 |     12729
     4000 |     +0.0% |       0 |       0 |             0 |     11729
     5000 |     +0.0% |       0 |       0 |             0 |     10729
     6000 |     +0.0% |       0 |       0 |             0 |      9729
     7000 |     +0.0% |       0 |       0 |             0 |      8729
     8000 |     +0.0% |       0 |       0 |             0 |      7729
     9000 |     +0.0% |       0 |       0 |             0 |      6729
    10000 |     +0.0% |       0 |       0 |             0 |      5729
    11000 |     +0.0% |       0 |       0 |             0 |      4729
    12000 |     +0.0% |       0 |       0 |             0 |      3729
    13000 |     +0.0% |       0 |       0 |             0 |      2729
    14000 |     +0.0% |       0 |       0 |             0 |      1729
    15000 |     +0.0% |       0 |       0 |             0 |       729
    final |     +0.0% |       0 |       0 |             0 |         0
---------------------------------------------------------------------
Floating nets:
[WARNING RSZ-0020] found 2 floating nets.
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 144927 um^2 48% utilization.
Instance count before 19522, after 19522
Pin count before 57582, after 57582
Elapsed time: 0:14.40[h:]min:sec. CPU time: user 10.64 sys 6.80 (121%). Peak memory: 193624KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
3_4_place_resized                 14            189 b477846c18ea6282adbd
/OpenROAD-flow-scripts/flow/scripts/flow.sh 3_5_place_dp detail_place
Running detail_place.tcl, stage 3_5_place_dp
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/3_4_place_resized.odb
Placement Analysis
---------------------------------
total displacement      28382.4 u
average displacement        1.5 u
max displacement           12.6 u
original HPWL          483848.4 u
legalized HPWL         507361.2 u
delta HPWL                    5 %

Detailed placement improvement.
[INFO DPL-0401] Setting random seed to 1.
[INFO DPL-0402] Setting maximum displacement 5 1 to 13600 2720 units.
[INFO DPL-0320] Collected 4222 fixed cells.
[INFO DPL-0318] Collected 15564 single height cells.
[INFO DPL-0321] Collected 0 wide cells.
[INFO DPL-0322] Image (1380, 2720) - (549700, 549440)
[INFO DPL-0310] Assigned 15564 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPL-0313] Found 0 cells in wrong regions.
[INFO DPL-0315] Found 0 row alignment problems.
[INFO DPL-0314] Found 0 site alignment problems.
[INFO DPL-0311] Found 0 overlaps between adjacent cells.
[INFO DPL-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPL-0303] Running algorithm for independent set matching.
[INFO DPL-0300] Set matching objective is wirelength.
[INFO DPL-0301] Pass   1 of matching; objective is 5.074600e+08.
[INFO DPL-0302] End of matching; objective is 5.073949e+08, improvement is 0.01 percent.
[INFO DPL-0303] Running algorithm for global swaps.
[INFO DPL-0306] Pass   1 of global swaps; hpwl is 5.027310e+08.
[INFO DPL-0307] End of global swaps; objective is 5.027310e+08, improvement is 0.92 percent.
[INFO DPL-0303] Running algorithm for vertical swaps.
[INFO DPL-0308] Pass   1 of vertical swaps; hpwl is 5.014002e+08.
[INFO DPL-0309] End of vertical swaps; objective is 5.014002e+08, improvement is 0.26 percent.
[INFO DPL-0303] Running algorithm for reordering.
[INFO DPL-0304] Pass   1 of reordering; objective is 5.011340e+08.
[INFO DPL-0305] End of reordering; objective is 5.011340e+08, improvement is 0.05 percent.
[INFO DPL-0303] Running algorithm for random improvement.
[INFO DPL-0324] Random improver is using random generator.
[INFO DPL-0325] Random improver is using hpwl objective.
[INFO DPL-0326] Random improver cost string is (a).
[INFO DPL-0332] End of pass, Generator random called 311280 times.
[INFO DPL-0335] Generator random, Cumulative attempts 311280, swaps 39748, moves 92498 since last reset.
[INFO DPL-0333] End of pass, Objective hpwl, Initial cost 4.976747e+08, Scratch cost 4.942205e+08, Incremental cost 4.942205e+08, Mismatch? N
[INFO DPL-0338] End of pass, Total cost is 4.942205e+08.
[INFO DPL-0327] Pass   1 of random improver; improvement in cost is 0.69 percent.
[INFO DPL-0328] End of random improver; improvement is 0.694071 percent.
[INFO DPL-0380] Cell flipping.
[INFO DPL-0382] Changed 0 cell orientations for row compatibility.
[INFO DPL-0383] Performed 3929 cell flips.
[INFO DPL-0384] End of flipping; objective is 4.922727e+08, improvement is 1.09 percent.
[INFO DPL-0313] Found 0 cells in wrong regions.
[INFO DPL-0315] Found 0 row alignment problems.
[INFO DPL-0314] Found 0 site alignment problems.
[INFO DPL-0311] Found 0 overlaps between adjacent cells.
[INFO DPL-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           507361.2 u (  274464.5,   232896.7)
Final HPWL              492300.0 u (  266127.6,   226172.4)
Delta HPWL                  -3.0 % (      -3.0,       -2.9)

[INFO DPL-0020] Mirrored 706 instances
[INFO DPL-0021] HPWL before          492300.0 u
[INFO DPL-0022] HPWL after           492111.6 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 144927 um^2 48% utilization.
Elapsed time: 0:15.01[h:]min:sec. CPU time: user 10.57 sys 4.89 (103%). Peak memory: 217824KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
3_5_place_dp                      15            212 319754defb66614a1bd9
cp ./results/sky130hd/ibex/base/3_5_place_dp.odb ./results/sky130hd/ibex/base/3_place.odb
cp ./results/sky130hd/ibex/base/2_floorplan.sdc ./results/sky130hd/ibex/base/3_place.sdc
/OpenROAD-flow-scripts/flow/scripts/flow.sh 4_1_cts cts
Running cts.tcl, stage 4_1_cts
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/3_place.odb
clock_tree_synthesis -sink_clustering_enable -repair_clock_nets -sink_clustering_size 20 -sink_clustering_max_diameter 50
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_16
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0007] Net "clk_i" found for clock "core_clock".
[INFO CTS-0011]  Clock net "clk_i" for macros has 1 sinks.
[INFO CTS-0011]  Clock net "clk_i_regs" for registers has 995 sinks.
[INFO CTS-0010]  Clock net "clk" has 943 sinks.
[INFO CTS-0008] TritonCTS found 3 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 1.
[INFO CTS-0029]  Macro  sinks will be clustered in groups of up to 4 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(277506, 382167), (277506, 382167)].
[INFO CTS-0024]  Normalized sink region: [(20.4049, 28.1005), (20.4049, 28.1005)].
[INFO CTS-0025]     Width:  0.0000.
[INFO CTS-0026]     Height: 0.0000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 1
    Sub-region size: 0.0000 X 0.0000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 1.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk_i_regs.
[INFO CTS-0028]  Total number of sinks: 995.
[INFO CTS-0029]  Register sinks will be clustered in groups of up to 20 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0204] A clustering solution was found from clustering size of 20 and clustering diameter of 50.
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are omitted to enable automatic clustering.
[INFO CTS-0019]  Total number of sinks after clustering: 83.
[INFO CTS-0024]  Normalized sink region: [(0.304853, 1.41492), (26.3238, 32.5044)].
[INFO CTS-0025]     Width:  26.0190.
[INFO CTS-0026]     Height: 31.0895.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 42
    Sub-region size: 26.0190 X 15.5447
[INFO CTS-0034]     Segment length (rounded): 8.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 21
    Sub-region size: 13.0095 X 15.5447
[INFO CTS-0034]     Segment length (rounded): 6.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 11
    Sub-region size: 13.0095 X 7.7724
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 83.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 943.
[INFO CTS-0029]  Register sinks will be clustered in groups of up to 20 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0204] A clustering solution was found from clustering size of 20 and clustering diameter of 50.
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are omitted to enable automatic clustering.
[INFO CTS-0019]  Total number of sinks after clustering: 88.
[INFO CTS-0024]  Normalized sink region: [(0.753401, 17.0857), (39.4043, 39.6721)].
[INFO CTS-0025]     Width:  38.6509.
[INFO CTS-0026]     Height: 22.5863.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 44
    Sub-region size: 19.3254 X 22.5863
[INFO CTS-0034]     Segment length (rounded): 10.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 22
    Sub-region size: 19.3254 X 11.2932
[INFO CTS-0034]     Segment length (rounded): 6.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 11
    Sub-region size: 9.6627 X 11.2932
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 88.
[INFO CTS-0018]     Created 2 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 2 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 1:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 91 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 91 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 4:1, 5:4, 7:4, 8:4, 9:8, 10:7, 11:14, 12:9, 13:9, 14:5, 15:7, 16:8, 17:3, 18:1, 19:2, 20:3..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 93 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 93 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:2, 4:3, 5:2, 6:3, 7:9, 8:5, 9:7, 10:13, 11:6, 12:12, 13:5, 14:5, 15:6, 16:4, 17:2, 18:2, 19:2, 20:4..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0124] Clock net "clk_i"
[INFO CTS-0125]  Sinks 1
[INFO CTS-0098] Clock net "clk_i_regs"
[INFO CTS-0099]  Sinks 1074
[INFO CTS-0100]  Leaf buffers 82
[INFO CTS-0101]  Average sink wire length 272.44 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 79
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 1025
[INFO CTS-0100]  Leaf buffers 84
[INFO CTS-0101]  Average sink wire length 312.46 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 82
[INFO CTS-0033] Balancing latency for clock core_clock
[INFO CTS-0036]  inserted 2 delay buffers
[INFO CTS-0037] Total number of delay buffers: 2
Placement Analysis
---------------------------------
total displacement       3783.0 u
average displacement        0.2 u
max displacement           10.9 u
original HPWL          507426.2 u
legalized HPWL         515643.0 u
delta HPWL                    2 %

repair_timing -setup_margin 0 -hold_margin 0 -repair_tns 100 -match_cell_footprint -verbose
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove
[INFO RSZ-0094] Found 128 endpoints with setup violations.
[INFO RSZ-0099] Repairing 128 out of 128 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |   -2.436 |      -54.1 |    128 | instr_addr_o[31]
       10 |       0 |       6 |        7 |      0 |     1 |    +0.1% |   -1.968 |      -29.4 |    128 | instr_addr_o[31]
       20 |       0 |      11 |       13 |      0 |     2 |    +0.1% |   -1.743 |      -27.0 |    128 | instr_addr_o[31]
       30 |       0 |      15 |       19 |      0 |     4 |    +0.2% |   -1.650 |      -24.5 |    128 | instr_addr_o[31]
       40 |       0 |      20 |       22 |      0 |     6 |    +0.2% |   -1.556 |      -23.7 |    128 | instr_addr_o[29]
       50 |       0 |      26 |       25 |      0 |     7 |    +0.2% |   -1.363 |      -22.5 |    128 | instr_addr_o[31]
       60 |       0 |      31 |       29 |      0 |     8 |    +0.2% |   -1.230 |      -20.7 |    128 | instr_addr_o[31]
       70 |       0 |      40 |       29 |      0 |     9 |    +0.3% |   -1.190 |      -19.4 |    128 | instr_addr_o[31]
       80 |       0 |      44 |       35 |      1 |    10 |    +0.3% |   -1.163 |      -19.2 |    128 | instr_addr_o[29]
       90 |       0 |      50 |       38 |      3 |    11 |    +0.4% |   -1.128 |      -18.4 |    128 | instr_addr_o[30]
      100 |       0 |      60 |       38 |      3 |    11 |    +0.4% |   -1.093 |      -17.8 |    128 | instr_addr_o[31]
      110 |       0 |      66 |       41 |      3 |    12 |    +0.5% |   -1.064 |      -17.5 |    128 | instr_addr_o[26]
      120 |       0 |      72 |       44 |      3 |    14 |    +0.5% |   -1.105 |      -18.5 |    128 | instr_addr_o[31]
      130 |       0 |      80 |       44 |      3 |    16 |    +0.5% |   -1.032 |      -16.7 |    128 | instr_addr_o[31]
      140 |       1 |      86 |       49 |      3 |    16 |    +0.6% |   -0.876 |      -14.1 |    128 | instr_addr_o[26]
      150 |       1 |      93 |       50 |      3 |    18 |    +0.6% |   -0.874 |      -13.7 |    128 | instr_addr_o[29]
      160 |       1 |      98 |       54 |      3 |    19 |    +0.6% |   -0.820 |      -13.0 |    128 | instr_addr_o[31]
      170 |       1 |     104 |       60 |      4 |    20 |    +0.7% |   -0.885 |      -23.7 |    128 | instr_addr_o[31]
      180 |       1 |     112 |       63 |      4 |    20 |    +0.7% |   -0.836 |      -22.2 |    128 | instr_addr_o[31]
      190 |       1 |     120 |       63 |      4 |    22 |    +0.8% |   -0.824 |      -22.2 |    128 | instr_addr_o[31]
      200 |       1 |     125 |       68 |      4 |    24 |    +0.8% |   -0.758 |      -21.3 |    128 | instr_addr_o[31]
      210 |       2 |     131 |       69 |      4 |    26 |    +0.8% |   -0.732 |      -20.8 |    128 | instr_addr_o[31]
      220 |       2 |     137 |       73 |      4 |    27 |    +0.9% |   -0.701 |      -20.3 |    128 | instr_addr_o[31]
      230 |       2 |     137 |       83 |      4 |    27 |    +0.9% |   -0.701 |      -20.3 |    128 | instr_addr_o[31]
      240 |       2 |     137 |       93 |      4 |    27 |    +1.0% |   -0.701 |      -90.0 |    128 | instr_addr_o[31]
      250 |       2 |     142 |       97 |      4 |    28 |    +1.0% |   -0.684 |      -78.4 |    128 | instr_addr_o[31]
      260 |       2 |     149 |       98 |      4 |    30 |    +1.0% |   -0.681 |      -78.3 |    128 | instr_addr_o[31]
      270 |       3 |     154 |       98 |      4 |    34 |    +1.0% |   -0.666 |      -77.9 |    128 | instr_addr_o[29]
      280 |       3 |     158 |       99 |      4 |    39 |    +1.0% |   -0.644 |      -77.4 |    128 | instr_addr_o[31]
      290 |       4 |     164 |      101 |      4 |    40 |    +1.1% |   -0.614 |      -77.1 |    128 | instr_addr_o[26]
      300 |       4 |     169 |      102 |      4 |    44 |    +1.1% |   -0.550 |      -76.1 |    128 | instr_addr_o[29]
      310 |       5 |     176 |      103 |      5 |    44 |    +1.1% |   -0.523 |      -72.8 |    128 | instr_addr_o[29]
      320 |       5 |     181 |      104 |      6 |    47 |    +1.2% |   -0.511 |      -72.5 |    128 | instr_addr_o[29]
      330 |       5 |     188 |      107 |      6 |    48 |    +1.2% |   -0.484 |      -72.1 |    128 | instr_addr_o[29]
      340 |       5 |     196 |      108 |      6 |    49 |    +1.2% |   -0.474 |      -71.8 |    128 | instr_addr_o[29]
      350 |       5 |     201 |      112 |      6 |    51 |    +1.3% |   -0.461 |      -71.6 |    128 | instr_addr_o[31]
      360 |       5 |     207 |      114 |      6 |    53 |    +1.3% |   -0.475 |      -71.9 |    128 | instr_addr_o[20]
      370 |       5 |     213 |      115 |      6 |    56 |    +1.3% |   -0.454 |      -71.6 |    128 | instr_addr_o[28]
      380 |       5 |     221 |      115 |      6 |    58 |    +1.3% |   -0.463 |      -71.5 |    128 | instr_addr_o[26]
      390 |       5 |     227 |      118 |      6 |    59 |    +1.4% |   -0.430 |      -67.7 |    128 | gen_regfile_ff.register_file_i.rf_reg[989]$_DFFE_PN0P_/D
      400 |       5 |     232 |      122 |      6 |    60 |    +1.4% |   -0.385 |      -41.9 |    128 | instr_addr_o[24]
      410 |       5 |     241 |      123 |      6 |    60 |    +1.4% |   -0.309 |      -41.5 |    128 | instr_addr_o[28]
      420 |       5 |     245 |      126 |      7 |    62 |    +1.5% |   -0.297 |      -36.3 |    128 | instr_addr_o[29]
      430 |       5 |     249 |      129 |      8 |    64 |    +1.5% |   -0.289 |      -36.1 |    128 | instr_addr_o[26]
      440 |       5 |     256 |      131 |      8 |    65 |    +1.6% |   -0.271 |      -32.9 |    128 | instr_addr_o[29]
      450 |       5 |     262 |      132 |      8 |    68 |    +1.6% |   -0.247 |      -32.4 |    128 | instr_addr_o[24]
      460 |       5 |     269 |      135 |      8 |    68 |    +1.6% |   -0.218 |      -29.4 |    128 | instr_addr_o[25]
      470 |       5 |     274 |      138 |      8 |    70 |    +1.6% |   -0.197 |      -26.3 |    128 | instr_addr_o[28]
      480 |       5 |     281 |      140 |      8 |    71 |    +1.7% |   -0.168 |      -20.0 |    128 | instr_addr_o[19]
      490 |       5 |     288 |      143 |      8 |    71 |    +1.7% |   -0.143 |      -11.9 |    128 | instr_addr_o[29]
      491 |       5 |     288 |      146 |      8 |    71 |    +1.7% |   -0.141 |      -11.9 |    128 | instr_addr_o[31]
      494 |       5 |     289 |      147 |      8 |    71 |    +1.7% |   -0.141 |      -11.8 |    126 | instr_addr_o[31]
      497 |       5 |     290 |      148 |      8 |    71 |    +1.7% |   -0.141 |      -11.8 |    126 | instr_addr_o[31]
      500 |       5 |     290 |      149 |      8 |    72 |    +1.7% |   -0.141 |      -11.7 |    126 | instr_addr_o[31]
      501 |       5 |     291 |      149 |      8 |    72 |    +1.7% |   -0.141 |      -11.7 |    126 | instr_addr_o[31]
      508 |       5 |     291 |      150 |      8 |    72 |    +1.7% |   -0.141 |      -11.7 |    125 | instr_addr_o[31]
      510 |       5 |     292 |      150 |      8 |    72 |    +1.7% |   -0.141 |      -11.7 |    125 | instr_addr_o[31]
      514 |       5 |     292 |      150 |      8 |    72 |    +1.7% |   -0.141 |      -11.7 |    124 | instr_addr_o[31]
      520 |       5 |     295 |      151 |      8 |    73 |    +1.7% |   -0.141 |      -11.7 |    124 | instr_addr_o[31]
      522 |       5 |     295 |      151 |      8 |    73 |    +1.7% |   -0.141 |      -11.7 |    124 | instr_addr_o[31]
      525 |       5 |     297 |      151 |      8 |    73 |    +1.7% |   -0.141 |      -11.6 |    122 | instr_addr_o[31]
      527 |       5 |     298 |      151 |      8 |    73 |    +1.7% |   -0.141 |      -11.6 |    120 | instr_addr_o[31]
      529 |       5 |     299 |      151 |      8 |    73 |    +1.7% |   -0.141 |      -11.6 |    118 | instr_addr_o[31]
      530 |       5 |     299 |      151 |      8 |    73 |    +1.7% |   -0.141 |      -11.6 |    118 | instr_addr_o[31]
      532 |       5 |     301 |      151 |      8 |    73 |    +1.8% |   -0.141 |      -11.6 |    116 | instr_addr_o[31]
      535 |       5 |     301 |      151 |      8 |    73 |    +1.8% |   -0.141 |      -11.6 |    115 | instr_addr_o[31]
      540 |       5 |     304 |      151 |      8 |    74 |    +1.8% |   -0.141 |      -11.6 |    115 | instr_addr_o[31]
      541 |       5 |     305 |      151 |      8 |    74 |    +1.8% |   -0.141 |      -11.5 |    113 | instr_addr_o[31]
      545 |       5 |     308 |      151 |      8 |    74 |    +1.8% |   -0.141 |      -11.4 |    111 | instr_addr_o[31]
      548 |       5 |     308 |      152 |      8 |    75 |    +1.8% |   -0.141 |      -11.3 |    109 | instr_addr_o[31]
      550 |       5 |     308 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.2 |    109 | instr_addr_o[31]
      552 |       5 |     310 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.2 |    107 | instr_addr_o[31]
      554 |       5 |     311 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.2 |    105 | instr_addr_o[31]
      556 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |    103 | instr_addr_o[31]
      557 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |    102 | instr_addr_o[31]
      558 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |    101 | instr_addr_o[31]
      559 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |    100 | instr_addr_o[31]
      560 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |    100 | instr_addr_o[31]
      560 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     99 | instr_addr_o[31]
      561 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     98 | instr_addr_o[31]
      562 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     97 | instr_addr_o[31]
      563 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     96 | instr_addr_o[31]
      564 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     95 | instr_addr_o[31]
      565 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     94 | instr_addr_o[31]
      566 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     93 | instr_addr_o[31]
      567 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     92 | instr_addr_o[31]
      568 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     91 | instr_addr_o[31]
      569 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     90 | instr_addr_o[31]
      570 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     90 | instr_addr_o[31]
      570 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     89 | instr_addr_o[31]
      571 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     88 | instr_addr_o[31]
      572 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     87 | instr_addr_o[31]
      573 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     86 | instr_addr_o[31]
      574 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     85 | instr_addr_o[31]
      575 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     84 | instr_addr_o[31]
      576 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     83 | instr_addr_o[31]
      577 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     82 | instr_addr_o[31]
      578 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     81 | instr_addr_o[31]
      579 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     80 | instr_addr_o[31]
      580 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     80 | instr_addr_o[31]
      580 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     79 | instr_addr_o[31]
      581 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     78 | instr_addr_o[31]
      582 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     77 | instr_addr_o[31]
      583 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     76 | instr_addr_o[31]
      584 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     75 | instr_addr_o[31]
      585 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     74 | instr_addr_o[31]
      586 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     73 | instr_addr_o[31]
      587 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     72 | instr_addr_o[31]
      588 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     71 | instr_addr_o[31]
      589 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     70 | instr_addr_o[31]
      590 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     70 | instr_addr_o[31]
      590 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     69 | instr_addr_o[31]
      591 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     68 | instr_addr_o[31]
      592 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     67 | instr_addr_o[31]
      593 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     66 | instr_addr_o[31]
      594 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     65 | instr_addr_o[31]
      595 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     64 | instr_addr_o[31]
      596 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     63 | instr_addr_o[31]
      597 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     62 | instr_addr_o[31]
      598 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     61 | instr_addr_o[31]
      599 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     60 | instr_addr_o[31]
      600 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     60 | instr_addr_o[31]
      600 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     59 | instr_addr_o[31]
      601 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     58 | instr_addr_o[31]
      602 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     57 | instr_addr_o[31]
      603 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     56 | instr_addr_o[31]
      604 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     55 | instr_addr_o[31]
      605 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     54 | instr_addr_o[31]
      606 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     53 | instr_addr_o[31]
      607 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     52 | instr_addr_o[31]
      608 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     51 | instr_addr_o[31]
      609 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     50 | instr_addr_o[31]
      610 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     50 | instr_addr_o[31]
      610 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     49 | instr_addr_o[31]
      611 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     48 | instr_addr_o[31]
      612 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     47 | instr_addr_o[31]
      613 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     46 | instr_addr_o[31]
      614 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     45 | instr_addr_o[31]
      615 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     44 | instr_addr_o[31]
      616 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     43 | instr_addr_o[31]
      617 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     42 | instr_addr_o[31]
      618 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     41 | instr_addr_o[31]
      619 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     40 | instr_addr_o[31]
      620 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     40 | instr_addr_o[31]
      620 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     39 | instr_addr_o[31]
      621 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     38 | instr_addr_o[31]
      622 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     37 | instr_addr_o[31]
      623 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     36 | instr_addr_o[31]
      624 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     35 | instr_addr_o[31]
      625 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     34 | instr_addr_o[31]
      626 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     33 | instr_addr_o[31]
      627 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     32 | instr_addr_o[31]
      628 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     31 | instr_addr_o[31]
      629 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     30 | instr_addr_o[31]
      630 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     30 | instr_addr_o[31]
      630 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     29 | instr_addr_o[31]
      631 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     28 | instr_addr_o[31]
      632 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     27 | instr_addr_o[31]
      633 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     26 | instr_addr_o[31]
      634 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     25 | instr_addr_o[31]
      635 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     24 | instr_addr_o[31]
      636 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     23 | instr_addr_o[31]
      637 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     22 | instr_addr_o[31]
      638 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     21 | instr_addr_o[31]
      639 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     20 | instr_addr_o[31]
      640 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     20 | instr_addr_o[31]
      640 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     19 | instr_addr_o[31]
      641 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     18 | instr_addr_o[31]
      642 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     17 | instr_addr_o[31]
      643 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     16 | instr_addr_o[31]
      644 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     15 | instr_addr_o[31]
      645 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     14 | instr_addr_o[31]
      646 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     13 | instr_addr_o[31]
      647 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     12 | instr_addr_o[31]
      648 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     11 | instr_addr_o[31]
      649 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     10 | instr_addr_o[31]
      650 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |     10 | instr_addr_o[31]
      650 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |      9 | instr_addr_o[31]
      651 |       5 |     312 |      153 |      8 |    75 |    +1.8% |   -0.141 |      -11.1 |      8 | instr_addr_o[31]
      660 |       5 |     314 |      155 |      9 |    78 |    +1.9% |   -0.141 |      -10.2 |      8 | instr_addr_o[31]
      662 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      6 | instr_addr_o[31]
      663 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      5 | instr_addr_o[31]
      664 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      4 | instr_addr_o[31]
      665 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      3 | instr_addr_o[31]
      666 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      2 | instr_addr_o[31]
      667 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      1 | instr_addr_o[31]
      668 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      0 | instr_addr_o[31]
      669 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      0 | instr_addr_o[31]
      670 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      0 | instr_addr_o[31]
      670 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      0 | instr_addr_o[31]
      671 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      0 | instr_addr_o[31]
      672 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      0 | instr_addr_o[31]
      673 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      0 | instr_addr_o[31]
      674 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      0 | instr_addr_o[31]
      675 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      0 | instr_addr_o[31]
      676 |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |      0 | instr_addr_o[31]
     677* |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |     63 | instr_addr_o[31]
     678* |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |     63 | instr_addr_o[31]
     679* |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |     63 | instr_addr_o[31]
     680* |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |     63 | instr_addr_o[31]
     680* |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |     63 | instr_addr_o[31]
     681* |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |     63 | instr_addr_o[31]
     682* |       5 |     315 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -2.1 |     63 | instr_addr_o[31]
     685* |       5 |     317 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.7 |     63 | instr_addr_o[31]
     688* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     61 | instr_addr_o[31]
     689* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     60 | instr_addr_o[31]
     690* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     60 | instr_addr_o[31]
     690* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     59 | instr_addr_o[31]
     691* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     58 | instr_addr_o[31]
     692* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     57 | instr_addr_o[31]
     693* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     56 | instr_addr_o[31]
     694* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     55 | instr_addr_o[31]
     695* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     54 | instr_addr_o[31]
     696* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     53 | instr_addr_o[31]
     697* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     52 | instr_addr_o[31]
     698* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     51 | instr_addr_o[31]
     699* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     50 | instr_addr_o[31]
     700* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     50 | instr_addr_o[31]
     700* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     49 | instr_addr_o[31]
     701* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     49 | instr_addr_o[31]
     702* |       5 |     319 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -1.4 |     48 | instr_addr_o[31]
     704* |       5 |     320 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -0.9 |     46 | instr_addr_o[31]
     705* |       5 |     320 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -0.9 |     45 | instr_addr_o[31]
     706* |       5 |     320 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -0.9 |     44 | instr_addr_o[31]
     707* |       5 |     320 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -0.9 |     43 | instr_addr_o[31]
     708* |       5 |     320 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -0.9 |     42 | instr_addr_o[31]
     709* |       5 |     320 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -0.9 |     41 | instr_addr_o[31]
     710* |       5 |     320 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -0.9 |     41 | instr_addr_o[31]
     710* |       5 |     320 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -0.9 |     40 | instr_addr_o[31]
     711* |       5 |     320 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -0.9 |     39 | instr_addr_o[31]
     712* |       5 |     320 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -0.9 |     38 | instr_addr_o[31]
     713* |       5 |     320 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -0.9 |     37 | instr_addr_o[31]
     714* |       5 |     320 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -0.9 |     36 | instr_addr_o[31]
     715* |       5 |     320 |      156 |      9 |    78 |    +1.9% |   -0.141 |       -0.9 |     35 | instr_addr_o[31]
     720* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     34 | instr_addr_o[31]
     720* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     33 | instr_addr_o[31]
     721* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     32 | instr_addr_o[31]
     722* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     31 | instr_addr_o[31]
     723* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     30 | instr_addr_o[31]
     724* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     29 | instr_addr_o[31]
     725* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     28 | instr_addr_o[31]
     726* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     27 | instr_addr_o[31]
     727* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     26 | instr_addr_o[31]
     728* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     25 | instr_addr_o[31]
     729* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     24 | instr_addr_o[31]
     730* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     24 | instr_addr_o[31]
     730* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     23 | instr_addr_o[31]
     731* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     22 | instr_addr_o[31]
     732* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     21 | instr_addr_o[31]
     733* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     20 | instr_addr_o[31]
     734* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     19 | instr_addr_o[31]
     735* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     18 | instr_addr_o[31]
     736* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     17 | instr_addr_o[31]
     737* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     16 | instr_addr_o[31]
     738* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     15 | instr_addr_o[31]
     739* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     14 | instr_addr_o[31]
     740* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     14 | instr_addr_o[31]
     740* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     13 | instr_addr_o[31]
     741* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     12 | instr_addr_o[31]
     742* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     11 | instr_addr_o[31]
     743* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |     10 | instr_addr_o[31]
     744* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |      9 | instr_addr_o[31]
     745* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |      8 | instr_addr_o[31]
     746* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |      7 | instr_addr_o[31]
     747* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |      6 | instr_addr_o[31]
     748* |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |      5 | instr_addr_o[31]
    final |       5 |     323 |      156 |      9 |    79 |    +1.9% |   -0.141 |       -0.8 |      5 | instr_addr_o[31]
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0059] Removed 5 buffers.
[INFO RSZ-0040] Inserted 156 buffers.
[INFO RSZ-0051] Resized 323 instances: 323 up, 0 up match, 0 down, 0 VT
[INFO RSZ-0043] Swapped pins on 79 instances.
[INFO RSZ-0049] Cloned 9 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Took 20 seconds: repair_timing -setup_margin 0 -hold_margin 0 -repair_tns 100 -match_cell_footprint -verbose
Placement Analysis
---------------------------------
total displacement       1461.0 u
average displacement        0.1 u
max displacement           12.2 u
original HPWL          522233.3 u
legalized HPWL         523361.3 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 154404 um^2 52% utilization.
Elapsed time: 0:36.98[h:]min:sec. CPU time: user 63.39 sys 45.77 (295%). Peak memory: 263284KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
4_1_cts                           36            257 971805e7a44bff606cb3
cp ./results/sky130hd/ibex/base/4_1_cts.odb ./results/sky130hd/ibex/base/4_cts.odb
/OpenROAD-flow-scripts/flow/scripts/flow.sh 5_1_grt global_route
Running global_route.tcl, stage 5_1_grt
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/4_cts.odb
pin_access
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net154 has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3877 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3864 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3863 has 122 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3862 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3859 has 107 pins which may impact routing performance. Consider optimization.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 550860 550860 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     20032
Number of terminals:      266
Number of snets:          2
Number of nets:           16071

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 330.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 489474.
[INFO DRT-0033] mcon shape region query size = 276627.
[INFO DRT-0033] met1 shape region query size = 78723.
[INFO DRT-0033] via shape region query size = 20200.
[INFO DRT-0033] met2 shape region query size = 12247.
[INFO DRT-0033] via2 shape region query size = 16160.
[INFO DRT-0033] met3 shape region query size = 12257.
[INFO DRT-0033] via3 shape region query size = 16160.
[INFO DRT-0033] met4 shape region query size = 4880.
[INFO DRT-0033] via4 shape region query size = 800.
[INFO DRT-0033] met5 shape region query size = 880.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2664 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 330 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10574 groups.
#scanned instances     = 20032
#unique  instances     = 330
#stdCellGenAp          = 10582
#stdCellValidPlanarAp  = 117
#stdCellValidViaAp     = 7821
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 58434
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:09:36, elapsed time = 00:00:20, memory = 236.00 (MB), peak = 239.58 (MB)
Took 20 seconds: pin_access
global_route -congestion_report_file ./reports/sky130hd/ibex/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 36850
[INFO GRT-0019] Found 191 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 122

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal      78763         60684          22.95%
met2       Vertical        80262         61620          23.23%
met3       Horizontal      59105         46196          21.84%
met4       Vertical        39546         27768          29.78%
met5       Horizontal       8970          6396          28.70%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0102] Start extra iteration 1/30
[INFO GRT-0102] Start extra iteration 2/30
[INFO GRT-0102] Start extra iteration 3/30
[INFO GRT-0197] Via related to pin nodes: 96293
[INFO GRT-0198] Via related Steiner nodes: 2691
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 122747
[INFO GRT-0112] Final usage 3D: 461025

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1             60684         36609           60.33%             0 /  0 /  0
met2             61620         36289           58.89%             0 /  0 /  0
met3             46196         13391           28.99%             0 /  0 /  0
met4             27768          6222           22.41%             0 /  0 /  0
met5              6396           273            4.27%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           202664         92784           45.78%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 934018 um
[INFO GRT-0014] Routed nets: 16063
Perform buffer insertion and gate resizing...
repair_design -verbose
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     16239
     1000 |     +0.0% |       0 |       0 |             0 |     15239
     2000 |     +0.0% |       0 |       0 |             0 |     14239
     3000 |     +0.0% |       0 |       0 |             0 |     13239
     4000 |     +0.0% |       0 |       0 |             0 |     12239
     5000 |     +0.0% |       0 |       0 |             0 |     11239
     6000 |     +0.0% |       0 |       0 |             0 |     10239
     7000 |     +0.0% |       0 |       0 |             0 |      9239
     8000 |     +0.0% |       0 |       0 |             0 |      8239
     9000 |     +0.0% |       0 |       0 |             0 |      7239
    10000 |     +0.0% |       0 |       0 |             0 |      6239
    11000 |     +0.0% |       0 |       0 |             0 |      5239
    12000 |     +0.0% |       0 |       0 |             0 |      4239
    13000 |     +0.0% |       0 |       0 |             0 |      3239
    14000 |     +0.0% |       0 |       0 |             0 |      2239
    15000 |     +0.0% |       0 |       0 |             0 |      1239
    16000 |     +0.0% |       0 |       0 |             0 |       239
    final |     +0.0% |       0 |       0 |             0 |         0
---------------------------------------------------------------------
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          523361.3 u
legalized HPWL         523361.3 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/sky130hd/ibex/base/congestion_post_repair_design.rpt
Repair setup and hold violations...
repair_timing -setup_margin 0 -hold_margin 0 -repair_tns 100 -verbose
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove
[INFO RSZ-0094] Found 405 endpoints with setup violations.
[INFO RSZ-0099] Repairing 405 out of 405 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |   -0.738 |     -173.8 |    405 | gen_regfile_ff.register_file_i.rf_reg[285]$_DFFE_PN0P_/D
       10 |       0 |       6 |        1 |      0 |     2 |    +0.0% |   -0.648 |     -148.3 |    405 | gen_regfile_ff.register_file_i.rf_reg[285]$_DFFE_PN0P_/D
       20 |       0 |       9 |        2 |      0 |     8 |    +0.0% |   -0.704 |     -144.6 |    405 | gen_regfile_ff.register_file_i.rf_reg[285]$_DFFE_PN0P_/D
       30 |       0 |      14 |        2 |      0 |    13 |    +0.1% |   -0.639 |     -132.7 |    405 | gen_regfile_ff.register_file_i.rf_reg[285]$_DFFE_PN0P_/D
       40 |       2 |      18 |        3 |      0 |    16 |    +0.1% |   -0.507 |     -101.4 |    405 | gen_regfile_ff.register_file_i.rf_reg[285]$_DFFE_PN0P_/D
       50 |       2 |      21 |        6 |      0 |    20 |    +0.1% |   -0.518 |      -96.2 |    405 | instr_addr_o[29]
       60 |       2 |      23 |        7 |      0 |    27 |    +0.1% |   -0.587 |      -96.8 |    405 | instr_addr_o[29]
       70 |       2 |      28 |        9 |      0 |    30 |    +0.1% |   -0.557 |      -96.3 |    405 | instr_addr_o[29]
       80 |       2 |      32 |       10 |      1 |    34 |    +0.2% |   -0.526 |      -91.0 |    405 | instr_addr_o[29]
       90 |       2 |      38 |       11 |      1 |    37 |    +0.2% |   -0.544 |      -90.9 |    405 | instr_addr_o[29]
       95 |       2 |      21 |        4 |      0 |    17 |    +0.1% |   -0.492 |      -95.6 |    405 | instr_addr_o[30]
      100 |       2 |      23 |        6 |      0 |    18 |    +0.1% |   -0.492 |      -86.3 |    405 | instr_addr_o[30]
      110 |       3 |      30 |        8 |      0 |    18 |    +0.1% |   -0.492 |      -66.0 |    405 | instr_addr_o[30]
      120 |       3 |      39 |        9 |      0 |    18 |    +0.2% |   -0.492 |      -45.0 |    405 | instr_addr_o[30]
      130 |       4 |      47 |        9 |      0 |    19 |    +0.2% |   -0.492 |      -47.2 |    405 | instr_addr_o[30]
      140 |       4 |      55 |       11 |      0 |    20 |    +0.2% |   -0.492 |      -28.1 |    405 | instr_addr_o[30]
      150 |       4 |      62 |       13 |      0 |    21 |    +0.3% |   -0.492 |      -24.6 |    405 | instr_addr_o[30]
      160 |       4 |      65 |       14 |      1 |    26 |    +0.3% |   -0.492 |      -22.8 |    405 | instr_addr_o[30]
      170 |       4 |      69 |       15 |      1 |    31 |    +0.3% |   -0.492 |      -24.1 |    405 | instr_addr_o[30]
      180 |       4 |      73 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -18.2 |    405 | instr_addr_o[30]
      183 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    403 | instr_addr_o[30]
      184 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    402 | instr_addr_o[30]
      185 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    401 | instr_addr_o[30]
      186 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    400 | instr_addr_o[30]
      187 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    399 | instr_addr_o[30]
      188 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    398 | instr_addr_o[30]
      189 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    397 | instr_addr_o[30]
      190 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    397 | instr_addr_o[30]
      190 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    396 | instr_addr_o[30]
      191 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    395 | instr_addr_o[30]
      192 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    394 | instr_addr_o[30]
      193 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    393 | instr_addr_o[30]
      194 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    392 | instr_addr_o[30]
      195 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    391 | instr_addr_o[30]
      196 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    390 | instr_addr_o[30]
      197 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    389 | instr_addr_o[30]
      198 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    388 | instr_addr_o[30]
      199 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    387 | instr_addr_o[30]
      200 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    387 | instr_addr_o[30]
      200 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    386 | instr_addr_o[30]
      201 |       5 |      75 |       20 |      1 |    35 |    +0.4% |   -0.492 |      -12.4 |    385 | instr_addr_o[30]
      209 |       5 |      79 |       20 |      2 |    37 |    +0.4% |   -0.492 |      -10.2 |    383 | instr_addr_o[30]
      210 |       5 |      79 |       20 |      2 |    37 |    +0.4% |   -0.492 |      -10.2 |    383 | instr_addr_o[30]
      210 |       5 |      79 |       20 |      2 |    37 |    +0.4% |   -0.492 |      -10.2 |    382 | instr_addr_o[30]
      211 |       5 |      79 |       20 |      2 |    37 |    +0.4% |   -0.492 |      -10.2 |    381 | instr_addr_o[30]
      212 |       5 |      79 |       20 |      2 |    37 |    +0.4% |   -0.492 |      -10.2 |    380 | instr_addr_o[30]
      213 |       5 |      79 |       20 |      2 |    37 |    +0.4% |   -0.492 |      -10.2 |    379 | instr_addr_o[30]
      214 |       5 |      79 |       20 |      2 |    37 |    +0.4% |   -0.492 |      -10.2 |    378 | instr_addr_o[30]
      215 |       5 |      79 |       20 |      2 |    37 |    +0.4% |   -0.492 |      -10.2 |    377 | instr_addr_o[30]
      216 |       5 |      79 |       20 |      2 |    37 |    +0.4% |   -0.492 |      -10.2 |    376 | instr_addr_o[30]
      217 |       5 |      79 |       20 |      2 |    37 |    +0.4% |   -0.492 |      -10.2 |    375 | instr_addr_o[30]
      218 |       5 |      79 |       20 |      2 |    37 |    +0.4% |   -0.492 |      -10.2 |    374 | instr_addr_o[30]
      219 |       5 |      79 |       20 |      2 |    37 |    +0.4% |   -0.492 |      -10.2 |    373 | instr_addr_o[30]
      220 |       5 |      79 |       20 |      2 |    37 |    +0.4% |   -0.492 |      -10.2 |    373 | instr_addr_o[30]
      230 |       5 |      89 |       20 |      2 |    37 |    +0.4% |   -0.492 |       -9.3 |    373 | instr_addr_o[30]
      240 |       5 |      98 |       20 |      2 |    38 |    +0.4% |   -0.492 |       -9.6 |    373 | instr_addr_o[30]
      250 |       5 |     104 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.1 |    373 | instr_addr_o[30]
      257 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    371 | instr_addr_o[30]
      258 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    370 | instr_addr_o[30]
      259 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    369 | instr_addr_o[30]
      260 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    369 | instr_addr_o[30]
      260 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    368 | instr_addr_o[30]
      261 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    367 | instr_addr_o[30]
      262 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    366 | instr_addr_o[30]
      263 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    365 | instr_addr_o[30]
      264 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    364 | instr_addr_o[30]
      265 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    363 | instr_addr_o[30]
      266 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    362 | instr_addr_o[30]
      267 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    361 | instr_addr_o[30]
      268 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    360 | instr_addr_o[30]
      269 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    359 | instr_addr_o[30]
      270 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    359 | instr_addr_o[30]
      270 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    358 | instr_addr_o[30]
      271 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    357 | instr_addr_o[30]
      272 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    356 | instr_addr_o[30]
      273 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    355 | instr_addr_o[30]
      274 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    354 | instr_addr_o[30]
      275 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    353 | instr_addr_o[30]
      276 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    352 | instr_addr_o[30]
      277 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    351 | instr_addr_o[30]
      278 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    350 | instr_addr_o[30]
      279 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    349 | instr_addr_o[30]
      280 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    349 | instr_addr_o[30]
      280 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    348 | instr_addr_o[30]
      281 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    347 | instr_addr_o[30]
      282 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    346 | instr_addr_o[30]
      283 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    345 | instr_addr_o[30]
      284 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    344 | instr_addr_o[30]
      285 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    343 | instr_addr_o[30]
      286 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    342 | instr_addr_o[30]
      287 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    341 | instr_addr_o[30]
      288 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    340 | instr_addr_o[30]
      289 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    339 | instr_addr_o[30]
      290 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    339 | instr_addr_o[30]
      290 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    338 | instr_addr_o[30]
      291 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    337 | instr_addr_o[30]
      292 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    336 | instr_addr_o[30]
      293 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    335 | instr_addr_o[30]
      294 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    334 | instr_addr_o[30]
      295 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    333 | instr_addr_o[30]
      296 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    332 | instr_addr_o[30]
      297 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    331 | instr_addr_o[30]
      298 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    330 | instr_addr_o[30]
      299 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    329 | instr_addr_o[30]
      300 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    329 | instr_addr_o[30]
      300 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    328 | instr_addr_o[30]
      301 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    327 | instr_addr_o[30]
      302 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    326 | instr_addr_o[30]
      303 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    325 | instr_addr_o[30]
      304 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    324 | instr_addr_o[30]
      305 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    323 | instr_addr_o[30]
      306 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    322 | instr_addr_o[30]
      307 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    321 | instr_addr_o[30]
      308 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    320 | instr_addr_o[30]
      309 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    319 | instr_addr_o[30]
      310 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    319 | instr_addr_o[30]
      310 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    318 | instr_addr_o[30]
      311 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    317 | instr_addr_o[30]
      312 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    316 | instr_addr_o[30]
      313 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    315 | instr_addr_o[30]
      314 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    314 | instr_addr_o[30]
      315 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    313 | instr_addr_o[30]
      316 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    312 | instr_addr_o[30]
      317 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    311 | instr_addr_o[30]
      318 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    310 | instr_addr_o[30]
      319 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    309 | instr_addr_o[30]
      320 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    309 | instr_addr_o[30]
      320 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    308 | instr_addr_o[30]
      321 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    307 | instr_addr_o[30]
      322 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    306 | instr_addr_o[30]
      323 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    305 | instr_addr_o[30]
      324 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    304 | instr_addr_o[30]
      325 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    303 | instr_addr_o[30]
      326 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    302 | instr_addr_o[30]
      327 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    301 | instr_addr_o[30]
      328 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    300 | instr_addr_o[30]
      329 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    299 | instr_addr_o[30]
      330 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    299 | instr_addr_o[30]
      330 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    298 | instr_addr_o[30]
      331 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    297 | instr_addr_o[30]
      332 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    296 | instr_addr_o[30]
      333 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    295 | instr_addr_o[30]
      334 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    294 | instr_addr_o[30]
      335 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    293 | instr_addr_o[30]
      336 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    292 | instr_addr_o[30]
      337 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    291 | instr_addr_o[30]
      338 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    290 | instr_addr_o[30]
      339 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    289 | instr_addr_o[30]
      340 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    289 | instr_addr_o[30]
      340 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    288 | instr_addr_o[30]
      341 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    287 | instr_addr_o[30]
      342 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    286 | instr_addr_o[30]
      343 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    285 | instr_addr_o[30]
      344 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    284 | instr_addr_o[30]
      345 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    283 | instr_addr_o[30]
      346 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    282 | instr_addr_o[30]
      347 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    281 | instr_addr_o[30]
      348 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    280 | instr_addr_o[30]
      349 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    279 | instr_addr_o[30]
      350 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    279 | instr_addr_o[30]
      350 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    278 | instr_addr_o[30]
      351 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    277 | instr_addr_o[30]
      352 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    276 | instr_addr_o[30]
      353 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    275 | instr_addr_o[30]
      354 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    274 | instr_addr_o[30]
      355 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    273 | instr_addr_o[30]
      356 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    272 | instr_addr_o[30]
      357 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    271 | instr_addr_o[30]
      358 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    270 | instr_addr_o[30]
      359 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    269 | instr_addr_o[30]
      360 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    269 | instr_addr_o[30]
      360 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    268 | instr_addr_o[30]
      361 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    267 | instr_addr_o[30]
      362 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    266 | instr_addr_o[30]
      363 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    265 | instr_addr_o[30]
      364 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    264 | instr_addr_o[30]
      365 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    263 | instr_addr_o[30]
      366 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    262 | instr_addr_o[30]
      367 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    261 | instr_addr_o[30]
      368 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    260 | instr_addr_o[30]
      369 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    259 | instr_addr_o[30]
      370 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    259 | instr_addr_o[30]
      370 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    258 | instr_addr_o[30]
      371 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    257 | instr_addr_o[30]
      372 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    256 | instr_addr_o[30]
      373 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    255 | instr_addr_o[30]
      374 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    254 | instr_addr_o[30]
      375 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    253 | instr_addr_o[30]
      376 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    252 | instr_addr_o[30]
      377 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    251 | instr_addr_o[30]
      378 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    250 | instr_addr_o[30]
      379 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    249 | instr_addr_o[30]
      380 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    249 | instr_addr_o[30]
      380 |       5 |     111 |       21 |      2 |    41 |    +0.5% |   -0.492 |       -9.0 |    248 | instr_addr_o[30]
      388 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    247 | instr_addr_o[30]
      389 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    246 | instr_addr_o[30]
      390 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    246 | instr_addr_o[30]
      390 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    245 | instr_addr_o[30]
      391 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    244 | instr_addr_o[30]
      392 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    243 | instr_addr_o[30]
      393 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    242 | instr_addr_o[30]
      394 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    241 | instr_addr_o[30]
      395 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    240 | instr_addr_o[30]
      396 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    239 | instr_addr_o[30]
      397 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    238 | instr_addr_o[30]
      398 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    237 | instr_addr_o[30]
      399 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    236 | instr_addr_o[30]
      400 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    236 | instr_addr_o[30]
      400 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    235 | instr_addr_o[30]
      401 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    234 | instr_addr_o[30]
      402 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    233 | instr_addr_o[30]
      403 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    232 | instr_addr_o[30]
      404 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    231 | instr_addr_o[30]
      405 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    230 | instr_addr_o[30]
      406 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    229 | instr_addr_o[30]
      407 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    228 | instr_addr_o[30]
      408 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    227 | instr_addr_o[30]
      409 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    226 | instr_addr_o[30]
      410 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    226 | instr_addr_o[30]
      410 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    225 | instr_addr_o[30]
      411 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    224 | instr_addr_o[30]
      412 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    223 | instr_addr_o[30]
      413 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    222 | instr_addr_o[30]
      414 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    221 | instr_addr_o[30]
      415 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    220 | instr_addr_o[30]
      416 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    219 | instr_addr_o[30]
      417 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    218 | instr_addr_o[30]
      418 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    217 | instr_addr_o[30]
      419 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    216 | instr_addr_o[30]
      420 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    216 | instr_addr_o[30]
      420 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    215 | instr_addr_o[30]
      421 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    214 | instr_addr_o[30]
      422 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    213 | instr_addr_o[30]
      423 |       5 |     112 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.8 |    212 | instr_addr_o[30]
      430 |       5 |     116 |       22 |      2 |    43 |    +0.5% |   -0.493 |       -8.4 |    212 | instr_addr_o[30]
      431 |       5 |     113 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.7 |    211 | instr_addr_o[30]
      432 |       5 |     113 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.7 |    210 | instr_addr_o[30]
      433 |       5 |     113 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.7 |    209 | instr_addr_o[30]
      434 |       5 |     113 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.7 |    208 | instr_addr_o[30]
      435 |       5 |     113 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.7 |    207 | instr_addr_o[30]
      436 |       5 |     113 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.7 |    206 | instr_addr_o[30]
      437 |       5 |     113 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.7 |    205 | instr_addr_o[30]
      438 |       5 |     113 |       21 |      2 |    42 |    +0.5% |   -0.492 |       -8.7 |    204 | instr_addr_o[30]
      440 |       5 |     113 |       22 |      2 |    42 |    +0.5% |   -0.491 |       -8.7 |    204 | instr_addr_o[30]
      450 |       5 |     118 |       24 |      2 |    45 |    +0.5% |   -0.513 |       -9.4 |    204 | instr_addr_o[29]
      460 |       5 |     123 |       26 |      2 |    48 |    +0.6% |   -0.476 |       -7.8 |    204 | instr_addr_o[29]
      470 |       6 |     130 |       27 |      2 |    49 |    +0.6% |   -0.493 |       -9.2 |    204 | instr_addr_o[29]
      480 |       6 |     138 |       29 |      2 |    50 |    +0.6% |   -0.475 |       -8.6 |    204 | instr_addr_o[29]
      490 |       6 |     140 |       36 |      2 |    52 |    +0.6% |   -0.420 |       -7.2 |    204 | instr_addr_o[29]
      500 |       6 |     145 |       38 |      2 |    55 |    +0.7% |   -0.428 |       -7.4 |    204 | instr_addr_o[31]
      510 |       6 |     151 |       40 |      2 |    57 |    +0.7% |   -0.405 |       -6.6 |    204 | instr_addr_o[31]
      520 |       7 |     156 |       41 |      2 |    60 |    +0.7% |   -0.393 |       -6.4 |    204 | instr_addr_o[29]
      530 |       7 |     161 |       43 |      2 |    63 |    +0.7% |   -0.419 |       -6.7 |    204 | instr_addr_o[31]
      540 |       7 |     166 |       45 |      2 |    66 |    +0.8% |   -0.372 |       -5.8 |    204 | instr_addr_o[31]
      541 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    204 | instr_addr_o[31]
      542 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    203 | instr_addr_o[31]
      543 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    202 | instr_addr_o[31]
      544 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    201 | instr_addr_o[31]
      545 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    200 | instr_addr_o[31]
      546 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    199 | instr_addr_o[31]
      547 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    198 | instr_addr_o[31]
      548 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    197 | instr_addr_o[31]
      549 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    196 | instr_addr_o[31]
      550 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    196 | instr_addr_o[31]
      550 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    195 | instr_addr_o[31]
      551 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    194 | instr_addr_o[31]
      552 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    193 | instr_addr_o[31]
      553 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    192 | instr_addr_o[31]
      554 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    191 | instr_addr_o[31]
      555 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    190 | instr_addr_o[31]
      556 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    189 | instr_addr_o[31]
      557 |       7 |     166 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    188 | instr_addr_o[31]
      560 |       7 |     167 |       45 |      3 |    67 |    +0.8% |   -0.372 |       -5.8 |    188 | instr_addr_o[31]
      570 |       7 |     174 |       46 |      3 |    69 |    +0.8% |   -0.372 |       -5.6 |    188 | instr_addr_o[31]
      580 |       7 |     183 |       46 |      3 |    70 |    +0.8% |   -0.397 |       -6.1 |    188 | instr_addr_o[31]
      590 |       8 |     186 |       53 |      3 |    74 |    +0.9% |   -0.374 |       -5.7 |    188 | instr_addr_o[31]
      594 |       7 |     167 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    188 | instr_addr_o[31]
      595 |       7 |     167 |       45 |      2 |    67 |    +0.8% |   -0.372 |       -5.8 |    187 | instr_addr_o[31]
      598 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    185 | instr_addr_o[31]
      599 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    184 | instr_addr_o[31]
      600 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    184 | instr_addr_o[31]
      600 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    183 | instr_addr_o[31]
      601 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    182 | instr_addr_o[31]
      602 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    181 | instr_addr_o[31]
      603 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    180 | instr_addr_o[31]
      604 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    179 | instr_addr_o[31]
      605 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    178 | instr_addr_o[31]
      606 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    177 | instr_addr_o[31]
      607 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    176 | instr_addr_o[31]
      608 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    175 | instr_addr_o[31]
      609 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    174 | instr_addr_o[31]
      610 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    174 | instr_addr_o[31]
      610 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    173 | instr_addr_o[31]
      611 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    172 | instr_addr_o[31]
      612 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    171 | instr_addr_o[31]
      613 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    170 | instr_addr_o[31]
      614 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    169 | instr_addr_o[31]
      615 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    168 | instr_addr_o[31]
      616 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    167 | instr_addr_o[31]
      617 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    166 | instr_addr_o[31]
      618 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    165 | instr_addr_o[31]
      619 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    164 | instr_addr_o[31]
      620 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    164 | instr_addr_o[31]
      620 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    163 | instr_addr_o[31]
      621 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    162 | instr_addr_o[31]
      622 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    161 | instr_addr_o[31]
      623 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    160 | instr_addr_o[31]
      624 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    159 | instr_addr_o[31]
      625 |       7 |     168 |       46 |      2 |    67 |    +0.8% |   -0.372 |       -5.6 |    158 | instr_addr_o[31]
      630 |       7 |     169 |       46 |      2 |    70 |    +0.8% |   -0.372 |       -5.5 |    158 | instr_addr_o[31]
      633 |       7 |     169 |       47 |      2 |    71 |    +0.8% |   -0.372 |       -5.6 |    158 | instr_addr_o[31]
      634 |       7 |     169 |       47 |      2 |    71 |    +0.8% |   -0.372 |       -5.6 |    157 | instr_addr_o[31]
      635 |       7 |     169 |       47 |      2 |    71 |    +0.8% |   -0.372 |       -5.6 |    156 | instr_addr_o[31]
      636 |       7 |     169 |       47 |      2 |    71 |    +0.8% |   -0.372 |       -5.6 |    155 | instr_addr_o[31]
      637 |       7 |     169 |       47 |      2 |    71 |    +0.8% |   -0.372 |       -5.6 |    154 | instr_addr_o[31]
      638 |       7 |     169 |       47 |      2 |    71 |    +0.8% |   -0.372 |       -5.6 |    153 | instr_addr_o[31]
      639 |       7 |     169 |       47 |      2 |    71 |    +0.8% |   -0.372 |       -5.6 |    152 | instr_addr_o[31]
      640 |       7 |     169 |       47 |      2 |    71 |    +0.8% |   -0.372 |       -5.6 |    152 | instr_addr_o[31]
      647 |       9 |     170 |       48 |      2 |    74 |    +0.8% |   -0.365 |       -5.6 |    152 | instr_addr_o[29]
      648 |       9 |     170 |       48 |      2 |    74 |    +0.8% |   -0.365 |       -5.6 |    151 | instr_addr_o[29]
      650 |       9 |     170 |       48 |      2 |    75 |    +0.8% |   -0.365 |       -5.6 |    151 | instr_addr_o[29]
      660 |      14 |     170 |       53 |      2 |    75 |    +0.8% |   -0.365 |       -5.7 |    151 | instr_addr_o[29]
      670 |      19 |     170 |       58 |      2 |    75 |    +0.8% |   -0.365 |       -5.7 |    151 | instr_addr_o[29]
      680 |      24 |     170 |       63 |      2 |    75 |    +0.8% |   -0.365 |       -5.7 |    151 | instr_addr_o[29]
      690 |      29 |     170 |       68 |      2 |    75 |    +0.8% |   -0.365 |       -5.7 |    151 | instr_addr_o[29]
      700 |      34 |     170 |       73 |      2 |    75 |    +0.8% |   -0.365 |       -5.7 |    151 | instr_addr_o[29]
      703 |      10 |     170 |       50 |      2 |    75 |    +0.8% |   -0.365 |       -5.6 |    151 | instr_addr_o[29]
      706 |      10 |     172 |       50 |      2 |    75 |    +0.8% |   -0.365 |       -5.3 |    149 | instr_addr_o[29]
      710 |      10 |     173 |       50 |      2 |    77 |    +0.8% |   -0.365 |       -5.3 |    149 | instr_addr_o[29]
      717 |      10 |     175 |       54 |      2 |    78 |    +0.8% |   -0.365 |       -5.0 |    148 | instr_addr_o[29]
      720 |      10 |     176 |       54 |      3 |    78 |    +0.8% |   -0.367 |       -5.0 |    148 | instr_addr_o[29]
      730 |      11 |     183 |       55 |      3 |    79 |    +0.9% |   -0.343 |       -4.6 |    148 | instr_addr_o[29]
      740 |      11 |     191 |       58 |      3 |    79 |    +0.9% |   -0.342 |       -4.7 |    148 | instr_addr_o[31]
      744 |      11 |     185 |       58 |      3 |    79 |    +0.9% |   -0.342 |       -4.7 |    148 | instr_addr_o[29]
      750 |      11 |     189 |       58 |      3 |    80 |    +0.9% |   -0.342 |       -4.5 |    148 | instr_addr_o[29]
      751 |      11 |     190 |       58 |      3 |    80 |    +0.9% |   -0.342 |       -4.5 |    146 | instr_addr_o[29]
      758 |      11 |     194 |       63 |      3 |    80 |    +0.9% |   -0.342 |       -4.2 |    144 | instr_addr_o[29]
      760 |      11 |     195 |       63 |      3 |    80 |    +0.9% |   -0.342 |       -4.1 |    144 | instr_addr_o[29]
      764 |      11 |     197 |       64 |      3 |    81 |    +0.9% |   -0.342 |       -3.9 |    142 | instr_addr_o[29]
      765 |      11 |     197 |       64 |      3 |    81 |    +0.9% |   -0.342 |       -3.9 |    141 | instr_addr_o[29]
      770 |      11 |     200 |       65 |      3 |    81 |    +0.9% |   -0.341 |       -4.0 |    140 | instr_addr_o[29]
      770 |      11 |     200 |       65 |      3 |    81 |    +0.9% |   -0.341 |       -4.0 |    139 | instr_addr_o[29]
      771 |      11 |     200 |       65 |      3 |    81 |    +0.9% |   -0.341 |       -4.0 |    138 | instr_addr_o[29]
      772 |      11 |     200 |       65 |      3 |    81 |    +0.9% |   -0.341 |       -4.0 |    137 | instr_addr_o[29]
      780 |      11 |     204 |       65 |      3 |    84 |    +0.9% |   -0.341 |       -3.8 |    137 | instr_addr_o[29]
      787 |      12 |     207 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.8 |    135 | instr_addr_o[29]
      788 |      12 |     207 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.8 |    134 | instr_addr_o[29]
      790 |      12 |     208 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.7 |    134 | instr_addr_o[29]
      796 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    132 | instr_addr_o[29]
      797 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    131 | instr_addr_o[29]
      798 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    130 | instr_addr_o[29]
      799 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    129 | instr_addr_o[29]
      800 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    129 | instr_addr_o[29]
      800 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    128 | instr_addr_o[29]
      801 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    127 | instr_addr_o[29]
      802 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    126 | instr_addr_o[29]
      803 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    125 | instr_addr_o[29]
      804 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    124 | instr_addr_o[29]
      805 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    123 | instr_addr_o[29]
      806 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    122 | instr_addr_o[29]
      807 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    121 | instr_addr_o[29]
      808 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    120 | instr_addr_o[29]
      809 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    119 | instr_addr_o[29]
      810 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    119 | instr_addr_o[29]
      810 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    118 | instr_addr_o[29]
      811 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    117 | instr_addr_o[29]
      812 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    116 | instr_addr_o[29]
      813 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    115 | instr_addr_o[29]
      814 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    114 | instr_addr_o[29]
      815 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    113 | instr_addr_o[29]
      816 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    112 | instr_addr_o[29]
      817 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    111 | instr_addr_o[29]
      818 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    110 | instr_addr_o[29]
      819 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    109 | instr_addr_o[29]
      820 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    109 | instr_addr_o[29]
      820 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    108 | instr_addr_o[29]
      821 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    107 | instr_addr_o[29]
      822 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    106 | instr_addr_o[29]
      823 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    105 | instr_addr_o[29]
      824 |      12 |     214 |       68 |      3 |    84 |    +1.0% |   -0.339 |       -3.5 |    104 | instr_addr_o[29]
      830 |      12 |     218 |       68 |      3 |    85 |    +1.0% |   -0.360 |       -4.1 |    104 | instr_addr_o[29]
      838 |      12 |     224 |       69 |      3 |    86 |    +1.0% |   -0.335 |       -3.4 |    102 | instr_addr_o[29]
      840 |      12 |     225 |       69 |      3 |    86 |    +1.0% |   -0.337 |       -3.4 |    102 | instr_addr_o[29]
      842 |      12 |     224 |       69 |      3 |    86 |    +1.0% |   -0.335 |       -3.4 |    101 | instr_addr_o[29]
      845 |      12 |     225 |       70 |      3 |    86 |    +1.0% |   -0.335 |       -3.2 |     99 | instr_addr_o[29]
      850 |      13 |     227 |       72 |      3 |    86 |    +1.0% |   -0.335 |       -3.1 |     98 | instr_addr_o[29]
      850 |      13 |     227 |       72 |      3 |    86 |    +1.0% |   -0.335 |       -3.1 |     97 | instr_addr_o[29]
      855 |      13 |     228 |       72 |      3 |    87 |    +1.0% |   -0.335 |       -3.1 |     96 | instr_addr_o[29]
      860 |      13 |     231 |       73 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     96 | instr_addr_o[29]
      861 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     94 | instr_addr_o[29]
      862 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     93 | instr_addr_o[29]
      863 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     92 | instr_addr_o[29]
      864 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     91 | instr_addr_o[29]
      865 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     90 | instr_addr_o[29]
      866 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     89 | instr_addr_o[29]
      867 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     88 | instr_addr_o[29]
      868 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     87 | instr_addr_o[29]
      869 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     86 | instr_addr_o[29]
      870 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     86 | instr_addr_o[29]
      870 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     85 | instr_addr_o[29]
      871 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     84 | instr_addr_o[29]
      872 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     83 | instr_addr_o[29]
      873 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     82 | instr_addr_o[29]
      874 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     81 | instr_addr_o[29]
      875 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     80 | instr_addr_o[29]
      876 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     79 | instr_addr_o[29]
      877 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     78 | instr_addr_o[29]
      878 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     77 | instr_addr_o[29]
      879 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     76 | instr_addr_o[29]
      880 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     76 | instr_addr_o[29]
      880 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     75 | instr_addr_o[29]
      881 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     74 | instr_addr_o[29]
      882 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     73 | instr_addr_o[29]
      883 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     72 | instr_addr_o[29]
      884 |      13 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     71 | instr_addr_o[29]
      886 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     69 | instr_addr_o[29]
      887 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     68 | instr_addr_o[29]
      888 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     67 | instr_addr_o[29]
      889 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     66 | instr_addr_o[29]
      890 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     66 | instr_addr_o[29]
      890 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     65 | instr_addr_o[29]
      891 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     64 | instr_addr_o[29]
      892 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     63 | instr_addr_o[29]
      893 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     62 | instr_addr_o[29]
      894 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     61 | instr_addr_o[29]
      895 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     60 | instr_addr_o[29]
      896 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     59 | instr_addr_o[29]
      897 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     58 | instr_addr_o[29]
      898 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     57 | instr_addr_o[29]
      899 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     56 | instr_addr_o[29]
      900 |      14 |     231 |       74 |      3 |    87 |    +1.0% |   -0.335 |       -2.9 |     56 | instr_addr_o[29]
      902 |      14 |     232 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.8 |     54 | instr_addr_o[29]
      903 |      14 |     232 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.8 |     53 | instr_addr_o[29]
      904 |      14 |     232 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.8 |     52 | instr_addr_o[29]
      907 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     50 | instr_addr_o[29]
      908 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     49 | instr_addr_o[29]
      909 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     48 | instr_addr_o[29]
      910 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     48 | instr_addr_o[29]
      910 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     47 | instr_addr_o[29]
      911 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     46 | instr_addr_o[29]
      912 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     45 | instr_addr_o[29]
      913 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     44 | instr_addr_o[29]
      914 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     43 | instr_addr_o[29]
      915 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     42 | instr_addr_o[29]
      916 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     41 | instr_addr_o[29]
      917 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     40 | instr_addr_o[29]
      918 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     39 | instr_addr_o[29]
      919 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     38 | instr_addr_o[29]
      920 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     38 | instr_addr_o[29]
      920 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     37 | instr_addr_o[29]
      921 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     36 | instr_addr_o[29]
      922 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     35 | instr_addr_o[29]
      923 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     34 | instr_addr_o[29]
      924 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     33 | instr_addr_o[29]
      925 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     32 | instr_addr_o[29]
      926 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     31 | instr_addr_o[29]
      927 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     30 | instr_addr_o[29]
      928 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     29 | instr_addr_o[29]
      929 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     28 | instr_addr_o[29]
      930 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     28 | instr_addr_o[29]
      930 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     27 | instr_addr_o[29]
      931 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     26 | instr_addr_o[29]
      932 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     25 | instr_addr_o[29]
      933 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     24 | instr_addr_o[29]
      934 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     23 | instr_addr_o[29]
      935 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     22 | instr_addr_o[29]
      936 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     21 | instr_addr_o[29]
      937 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     20 | instr_addr_o[29]
      938 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     19 | instr_addr_o[29]
      939 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     18 | instr_addr_o[29]
      940 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     18 | instr_addr_o[29]
      940 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     17 | instr_addr_o[29]
      941 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     16 | instr_addr_o[29]
      942 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     15 | instr_addr_o[29]
      943 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     14 | instr_addr_o[29]
      944 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     13 | instr_addr_o[29]
      945 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     12 | instr_addr_o[29]
      946 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     11 | instr_addr_o[29]
      947 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |     10 | instr_addr_o[29]
      948 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      9 | instr_addr_o[29]
      949 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      8 | instr_addr_o[29]
      950 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      8 | instr_addr_o[29]
      950 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      7 | instr_addr_o[29]
      951 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      6 | instr_addr_o[29]
      952 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      5 | instr_addr_o[29]
      953 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      4 | instr_addr_o[29]
      954 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      3 | instr_addr_o[29]
      955 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      2 | instr_addr_o[29]
      956 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      1 | instr_addr_o[29]
      957 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      0 | instr_addr_o[29]
      958 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      0 | instr_addr_o[29]
      959 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      0 | instr_addr_o[29]
      960 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      0 | instr_addr_o[29]
      960 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      0 | instr_addr_o[29]
      961 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      0 | instr_addr_o[29]
      962 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      0 | instr_addr_o[29]
      963 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      0 | instr_addr_o[29]
      964 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      0 | instr_addr_o[29]
      965 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      0 | instr_addr_o[29]
      966 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      0 | instr_addr_o[29]
      967 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      0 | instr_addr_o[29]
      968 |      15 |     233 |       76 |      3 |    87 |    +1.0% |   -0.335 |       -2.6 |      0 | instr_addr_o[29]
     970* |      15 |     234 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     970* |      15 |     234 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     971* |      15 |     234 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     973* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     974* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     975* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     976* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     977* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     978* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     979* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     980* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     980* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     981* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     982* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     983* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     984* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     985* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     986* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     987* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     988* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     989* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     990* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     990* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     991* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
     992* |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
    final |      15 |     235 |       76 |      3 |    87 |    +1.0% |   -0.332 |       -2.6 |     22 | instr_addr_o[31]
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0059] Removed 15 buffers.
[INFO RSZ-0040] Inserted 76 buffers.
[INFO RSZ-0051] Resized 235 instances: 235 up, 0 up match, 0 down, 0 VT
[INFO RSZ-0043] Swapped pins on 87 instances.
[INFO RSZ-0049] Cloned 3 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Took 43 seconds: repair_timing -setup_margin 0 -hold_margin 0 -repair_tns 100 -verbose
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement        907.3 u
average displacement        0.0 u
max displacement            9.6 u
original HPWL          524985.9 u
legalized HPWL         525869.3 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/sky130hd/ibex/base/congestion_post_repair_timing.rpt
global_route -start_incremental
global_route -end_incremental -congestion_report_file ./reports/sky130hd/ibex/base/congestion_post_recover_power.rpt
Repair antennas...
[INFO GRT-0012] Found 65 antenna violations.
[INFO GRT-0302] Inserted 72 jumpers for 52 nets.
[INFO GRT-0012] Found 16 antenna violations.
[INFO GRT-0015] Inserted 20 diodes.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0302] Inserted 2 jumpers for 2 nets.
[INFO GRT-0012] Found 0 antenna violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 156075 um^2 52% utilization.
[INFO FLW-0007] clock core_clock period 10.000000
[INFO FLW-0008] Clock core_clock period 9.834
[INFO FLW-0009] Clock core_clock slack -0.352
[INFO FLW-0011] Path endpoint path count 4156
Elapsed time: 1:31.32[h:]min:sec. CPU time: user 1305.06 sys 42.96 (1476%). Peak memory: 664564KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
5_1_grt                           91            648 8fade5d71e2a703a9c86
/OpenROAD-flow-scripts/flow/scripts/flow.sh 5_2_route detail_route
Running detail_route.tcl, stage 5_2_route
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/5_1_grt.odb
detailed_route -output_drc ./reports/sky130hd/ibex/base/5_route_drc.rpt -output_maze ./results/sky130hd/ibex/base/maze.log -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net154 has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3877 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3864 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3863 has 122 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3862 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3859 has 107 pins which may impact routing performance. Consider optimization.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 550860 550860 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     20116
Number of terminals:      266
Number of snets:          2
Number of nets:           16135

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 354.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 493081.
[INFO DRT-0033] mcon shape region query size = 279365.
[INFO DRT-0033] met1 shape region query size = 79024.
[INFO DRT-0033] via shape region query size = 20200.
[INFO DRT-0033] met2 shape region query size = 12247.
[INFO DRT-0033] via2 shape region query size = 16160.
[INFO DRT-0033] met3 shape region query size = 12257.
[INFO DRT-0033] via3 shape region query size = 16160.
[INFO DRT-0033] met4 shape region query size = 4880.
[INFO DRT-0033] via4 shape region query size = 800.
[INFO DRT-0033] met5 shape region query size = 880.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2860 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 354 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10571 groups.
#scanned instances     = 20116
#unique  instances     = 354
#stdCellGenAp          = 11418
#stdCellValidPlanarAp  = 124
#stdCellValidViaAp     = 8374
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 58562
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:09:57, elapsed time = 00:00:21, memory = 349.24 (MB), peak = 353.83 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     135748

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 79 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 44918.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 39633.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 20445.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2865.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 950.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 66.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 393.99 (MB), peak = 393.99 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 66313 vertical wires in 2 frboxes and 42564 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 8785 vertical wires in 2 frboxes and 14393 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 693.54 (MB), peak = 693.54 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.54 (MB), peak = 693.54 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:06, memory = 2087.16 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:09, memory = 1778.27 (MB).
    Completing 30% with 2994 violations.
    elapsed time = 00:00:13, memory = 2426.70 (MB).
    Completing 40% with 2994 violations.
    elapsed time = 00:00:18, memory = 2291.24 (MB).
    Completing 50% with 2994 violations.
    elapsed time = 00:00:22, memory = 1958.24 (MB).
    Completing 60% with 6032 violations.
    elapsed time = 00:00:29, memory = 2665.74 (MB).
    Completing 70% with 6032 violations.
    elapsed time = 00:00:33, memory = 2414.29 (MB).
    Completing 80% with 9117 violations.
    elapsed time = 00:00:38, memory = 2921.02 (MB).
    Completing 90% with 9117 violations.
    elapsed time = 00:00:45, memory = 2670.78 (MB).
    Completing 100% with 11805 violations.
    elapsed time = 00:00:52, memory = 2154.52 (MB).
[INFO DRT-0199]   Number of violations = 13698.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   met5
Cut Spacing          0     24      0      1      0      0      0      0
Metal Spacing        0      0   1970      0    627     53     10      5
Min Hole             0      0     12      0      0      0      0      0
NS Metal             0      0      1      0      0      0      0      0
Recheck             22      0   1220      0    510     71     60     10
Short                0      2   7885     27   1067    104     10      7
[INFO DRT-0267] cpu time = 00:15:12, elapsed time = 00:00:52, memory = 2470.27 (MB), peak = 2962.02 (MB)
Total wire length = 675961 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269172 um.
Total wire length on LAYER met2 = 265730 um.
Total wire length on LAYER met3 = 96899 um.
Total wire length on LAYER met4 = 41731 um.
Total wire length on LAYER met5 = 2426 um.
Total number of vias = 128545.
Up-via summary (total 128545):

-------------------------
 FR_MASTERSLICE         0
            li1     57261
           met1     64534
           met2      5026
           met3      1632
           met4        92
-------------------------
               128545


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13698 violations.
    elapsed time = 00:00:06, memory = 3357.77 (MB).
    Completing 20% with 13698 violations.
    elapsed time = 00:00:10, memory = 2846.69 (MB).
    Completing 30% with 12328 violations.
    elapsed time = 00:00:16, memory = 3201.95 (MB).
    Completing 40% with 12328 violations.
    elapsed time = 00:00:19, memory = 3079.73 (MB).
    Completing 50% with 12328 violations.
    elapsed time = 00:00:22, memory = 2597.61 (MB).
    Completing 60% with 11374 violations.
    elapsed time = 00:00:28, memory = 3248.78 (MB).
    Completing 70% with 11374 violations.
    elapsed time = 00:00:31, memory = 2885.16 (MB).
    Completing 80% with 10096 violations.
    elapsed time = 00:00:37, memory = 3407.47 (MB).
    Completing 90% with 10096 violations.
    elapsed time = 00:00:41, memory = 3189.38 (MB).
    Completing 100% with 8826 violations.
    elapsed time = 00:00:46, memory = 2637.35 (MB).
[INFO DRT-0199]   Number of violations = 8829.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         22      0      1      0      0      0
Metal Spacing        0   1561      0    333     18      3
Recheck              0      3      0      0      0      0
Short                0   6416      0    460     12      0
[INFO DRT-0267] cpu time = 00:13:47, elapsed time = 00:00:46, memory = 2640.35 (MB), peak = 3409.47 (MB)
Total wire length = 670366 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 265968 um.
Total wire length on LAYER met2 = 263483 um.
Total wire length on LAYER met3 = 97148 um.
Total wire length on LAYER met4 = 41439 um.
Total wire length on LAYER met5 = 2327 um.
Total number of vias = 127428.
Up-via summary (total 127428):

-------------------------
 FR_MASTERSLICE         0
            li1     57221
           met1     63454
           met2      5084
           met3      1585
           met4        84
-------------------------
               127428


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8829 violations.
    elapsed time = 00:00:03, memory = 3415.84 (MB).
    Completing 20% with 8829 violations.
    elapsed time = 00:00:08, memory = 2947.43 (MB).
    Completing 30% with 8780 violations.
    elapsed time = 00:00:14, memory = 3442.47 (MB).
    Completing 40% with 8780 violations.
    elapsed time = 00:00:19, memory = 3140.73 (MB).
    Completing 50% with 8780 violations.
    elapsed time = 00:00:24, memory = 2674.22 (MB).
    Completing 60% with 8202 violations.
    elapsed time = 00:00:30, memory = 3399.02 (MB).
    Completing 70% with 8202 violations.
    elapsed time = 00:00:33, memory = 2978.04 (MB).
    Completing 80% with 7864 violations.
    elapsed time = 00:00:40, memory = 3492.06 (MB).
    Completing 90% with 7864 violations.
    elapsed time = 00:00:43, memory = 3132.82 (MB).
    Completing 100% with 7525 violations.
    elapsed time = 00:00:47, memory = 2710.66 (MB).
[INFO DRT-0199]   Number of violations = 7525.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         28      0      0      0      0
Metal Spacing        0   1338    287     24      0
Short                0   5456    368     21      3
[INFO DRT-0267] cpu time = 00:13:16, elapsed time = 00:00:48, memory = 2705.05 (MB), peak = 3554.56 (MB)
Total wire length = 668682 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 265205 um.
Total wire length on LAYER met2 = 262575 um.
Total wire length on LAYER met3 = 97105 um.
Total wire length on LAYER met4 = 41453 um.
Total wire length on LAYER met5 = 2342 um.
Total number of vias = 126979.
Up-via summary (total 126979):

-------------------------
 FR_MASTERSLICE         0
            li1     57206
           met1     63092
           met2      5034
           met3      1563
           met4        84
-------------------------
               126979


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7525 violations.
    elapsed time = 00:00:03, memory = 3358.75 (MB).
    Completing 20% with 7525 violations.
    elapsed time = 00:00:07, memory = 3045.81 (MB).
    Completing 30% with 6027 violations.
    elapsed time = 00:00:13, memory = 3517.19 (MB).
    Completing 40% with 6027 violations.
    elapsed time = 00:00:17, memory = 3160.18 (MB).
    Completing 50% with 6027 violations.
    elapsed time = 00:00:25, memory = 2777.40 (MB).
    Completing 60% with 4466 violations.
    elapsed time = 00:00:29, memory = 3457.04 (MB).
    Completing 70% with 4466 violations.
    elapsed time = 00:00:31, memory = 3110.82 (MB).
    Completing 80% with 2949 violations.
    elapsed time = 00:00:39, memory = 3542.21 (MB).
    Completing 90% with 2949 violations.
    elapsed time = 00:00:42, memory = 3217.70 (MB).
    Completing 100% with 1596 violations.
    elapsed time = 00:00:48, memory = 2791.17 (MB).
[INFO DRT-0199]   Number of violations = 1596.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          4      0      1      0      0      0
Metal Spacing        0    549      0     49      4      0
Min Hole             0      1      0      0      0      0
NS Metal             0      1      0      0      0      0
Short                0    922      0     62      0      3
[INFO DRT-0267] cpu time = 00:10:24, elapsed time = 00:00:48, memory = 2770.59 (MB), peak = 3624.65 (MB)
Total wire length = 668036 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 248355 um.
Total wire length on LAYER met2 = 262095 um.
Total wire length on LAYER met3 = 112000 um.
Total wire length on LAYER met4 = 43255 um.
Total wire length on LAYER met5 = 2329 um.
Total number of vias = 130341.
Up-via summary (total 130341):

-------------------------
 FR_MASTERSLICE         0
            li1     57209
           met1     63662
           met2      7641
           met3      1747
           met4        82
-------------------------
               130341


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1596 violations.
    elapsed time = 00:00:00, memory = 3378.84 (MB).
    Completing 20% with 1596 violations.
    elapsed time = 00:00:02, memory = 2997.39 (MB).
    Completing 30% with 1276 violations.
    elapsed time = 00:00:05, memory = 2774.58 (MB).
    Completing 40% with 1276 violations.
    elapsed time = 00:00:05, memory = 3297.08 (MB).
    Completing 50% with 1276 violations.
    elapsed time = 00:00:10, memory = 2774.00 (MB).
    Completing 60% with 1061 violations.
    elapsed time = 00:00:11, memory = 3425.00 (MB).
    Completing 70% with 1061 violations.
    elapsed time = 00:00:12, memory = 3059.05 (MB).
    Completing 80% with 617 violations.
    elapsed time = 00:00:17, memory = 2785.20 (MB).
    Completing 90% with 617 violations.
    elapsed time = 00:00:17, memory = 3204.95 (MB).
    Completing 100% with 347 violations.
    elapsed time = 00:00:20, memory = 2785.70 (MB).
[INFO DRT-0199]   Number of violations = 347.
Viol/Layer        mcon   met1   met2
Cut Spacing          4      0      0
Metal Spacing        0    138      5
Short                0    200      0
[INFO DRT-0267] cpu time = 00:02:19, elapsed time = 00:00:21, memory = 2785.70 (MB), peak = 3624.65 (MB)
Total wire length = 667930 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 246899 um.
Total wire length on LAYER met2 = 262007 um.
Total wire length on LAYER met3 = 113380 um.
Total wire length on LAYER met4 = 43314 um.
Total wire length on LAYER met5 = 2329 um.
Total number of vias = 130561.
Up-via summary (total 130561):

-------------------------
 FR_MASTERSLICE         0
            li1     57212
           met1     63665
           met2      7857
           met3      1745
           met4        82
-------------------------
               130561


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 347 violations.
    elapsed time = 00:00:00, memory = 2785.70 (MB).
    Completing 20% with 347 violations.
    elapsed time = 00:00:00, memory = 2785.70 (MB).
    Completing 30% with 251 violations.
    elapsed time = 00:00:06, memory = 2789.37 (MB).
    Completing 40% with 251 violations.
    elapsed time = 00:00:06, memory = 2789.37 (MB).
    Completing 50% with 251 violations.
    elapsed time = 00:00:08, memory = 2788.87 (MB).
    Completing 60% with 192 violations.
    elapsed time = 00:00:08, memory = 2788.87 (MB).
    Completing 70% with 192 violations.
    elapsed time = 00:00:08, memory = 2788.87 (MB).
    Completing 80% with 151 violations.
    elapsed time = 00:00:09, memory = 2788.87 (MB).
    Completing 90% with 151 violations.
    elapsed time = 00:00:09, memory = 2788.87 (MB).
    Completing 100% with 150 violations.
    elapsed time = 00:00:13, memory = 2788.87 (MB).
[INFO DRT-0199]   Number of violations = 150.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0     77      9
Short                0     59      3
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:14, memory = 2789.12 (MB), peak = 3624.65 (MB)
Total wire length = 667898 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 246880 um.
Total wire length on LAYER met2 = 261904 um.
Total wire length on LAYER met3 = 113369 um.
Total wire length on LAYER met4 = 43413 um.
Total wire length on LAYER met5 = 2329 um.
Total number of vias = 130563.
Up-via summary (total 130563):

-------------------------
 FR_MASTERSLICE         0
            li1     57209
           met1     63644
           met2      7873
           met3      1755
           met4        82
-------------------------
               130563


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 150 violations.
    elapsed time = 00:00:00, memory = 2789.12 (MB).
    Completing 20% with 150 violations.
    elapsed time = 00:00:00, memory = 2789.12 (MB).
    Completing 30% with 114 violations.
    elapsed time = 00:00:04, memory = 2789.45 (MB).
    Completing 40% with 114 violations.
    elapsed time = 00:00:04, memory = 2789.45 (MB).
    Completing 50% with 114 violations.
    elapsed time = 00:00:05, memory = 2789.59 (MB).
    Completing 60% with 85 violations.
    elapsed time = 00:00:05, memory = 2789.59 (MB).
    Completing 70% with 85 violations.
    elapsed time = 00:00:05, memory = 2789.59 (MB).
    Completing 80% with 85 violations.
    elapsed time = 00:00:07, memory = 2789.59 (MB).
    Completing 90% with 85 violations.
    elapsed time = 00:00:07, memory = 2789.59 (MB).
    Completing 100% with 39 violations.
    elapsed time = 00:00:09, memory = 2789.77 (MB).
[INFO DRT-0199]   Number of violations = 39.
Viol/Layer        met1   met2
Metal Spacing       25      3
Short               11      0
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:09, memory = 2790.02 (MB), peak = 3624.65 (MB)
Total wire length = 667908 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 246847 um.
Total wire length on LAYER met2 = 261880 um.
Total wire length on LAYER met3 = 113431 um.
Total wire length on LAYER met4 = 43419 um.
Total wire length on LAYER met5 = 2329 um.
Total number of vias = 130585.
Up-via summary (total 130585):

-------------------------
 FR_MASTERSLICE         0
            li1     57208
           met1     63645
           met2      7892
           met3      1758
           met4        82
-------------------------
               130585


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 2790.02 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:00, memory = 2790.02 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:03, memory = 2790.02 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:03, memory = 2790.02 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:04, memory = 2790.02 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:04, memory = 2790.02 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:04, memory = 2790.02 (MB).
    Completing 80% with 21 violations.
    elapsed time = 00:00:06, memory = 2790.02 (MB).
    Completing 90% with 21 violations.
    elapsed time = 00:00:06, memory = 2790.02 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:07, memory = 2790.02 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        mcon   met1
Cut Spacing          1      0
Metal Spacing        0     11
Short                0      5
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:07, memory = 2790.02 (MB), peak = 3624.65 (MB)
Total wire length = 667897 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 246819 um.
Total wire length on LAYER met2 = 261877 um.
Total wire length on LAYER met3 = 113452 um.
Total wire length on LAYER met4 = 43419 um.
Total wire length on LAYER met5 = 2329 um.
Total number of vias = 130581.
Up-via summary (total 130581):

-------------------------
 FR_MASTERSLICE         0
            li1     57209
           met1     63640
           met2      7892
           met3      1758
           met4        82
-------------------------
               130581


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 2790.02 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 2790.02 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:01, memory = 2790.05 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:01, memory = 2790.05 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:02, memory = 2790.20 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:02, memory = 2790.20 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:02, memory = 2790.20 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:03, memory = 2790.20 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:03, memory = 2790.20 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:03, memory = 2790.20 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1
Metal Spacing        8
Short                3
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 2790.20 (MB), peak = 3624.65 (MB)
Total wire length = 667907 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 246843 um.
Total wire length on LAYER met2 = 261877 um.
Total wire length on LAYER met3 = 113437 um.
Total wire length on LAYER met4 = 43419 um.
Total wire length on LAYER met5 = 2329 um.
Total number of vias = 130580.
Up-via summary (total 130580):

-------------------------
 FR_MASTERSLICE         0
            li1     57210
           met1     63642
           met2      7888
           met3      1758
           met4        82
-------------------------
               130580


[INFO DRT-0195] Start 9th stubborn tiles iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:03, memory = 3353.23 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:05, memory = 3248.30 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:07, memory = 3034.09 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:09, memory = 2834.80 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:12, memory = 3076.05 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:13, memory = 3115.30 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:14, memory = 3076.14 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:14, memory = 3036.89 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:15, memory = 2920.14 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:19, memory = 2804.32 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:04:47, elapsed time = 00:00:19, memory = 2804.32 (MB), peak = 3624.65 (MB)
Total wire length = 667908 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 246841 um.
Total wire length on LAYER met2 = 261877 um.
Total wire length on LAYER met3 = 113440 um.
Total wire length on LAYER met4 = 43419 um.
Total wire length on LAYER met5 = 2329 um.
Total number of vias = 130579.
Up-via summary (total 130579):

-------------------------
 FR_MASTERSLICE         0
            li1     57210
           met1     63642
           met2      7887
           met3      1758
           met4        82
-------------------------
               130579


[INFO DRT-0198] Complete detail routing.
Total wire length = 667908 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 246841 um.
Total wire length on LAYER met2 = 261877 um.
Total wire length on LAYER met3 = 113440 um.
Total wire length on LAYER met4 = 43419 um.
Total wire length on LAYER met5 = 2329 um.
Total number of vias = 130579.
Up-via summary (total 130579):

-------------------------
 FR_MASTERSLICE         0
            li1     57210
           met1     63642
           met2      7887
           met3      1758
           met4        82
-------------------------
               130579


[INFO DRT-0267] cpu time = 01:01:07, elapsed time = 00:04:30, memory = 2804.32 (MB), peak = 3624.65 (MB)

[INFO DRT-0180] Post processing.
Took 295 seconds: detailed_route -output_drc ./reports/sky130hd/ibex/base/5_route_drc.rpt -output_maze ./results/sky130hd/ibex/base/maze.log -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 24 antenna violations.
[INFO GRT-0015] Inserted 38 diodes.
[WARNING DRT-0120] Large net net154 has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3877 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3864 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3863 has 122 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3862 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3859 has 107 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2860 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 354 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10573 groups.
#scanned instances     = 20154
#unique  instances     = 354
#stdCellGenAp          = 11418
#stdCellValidPlanarAp  = 124
#stdCellValidViaAp     = 8374
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 58562
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:09:48, elapsed time = 00:00:20, memory = 2688.51 (MB), peak = 3624.65 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     135544

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 79 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 44932.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 39647.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 20430.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2791.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 880.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 47.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2688.51 (MB), peak = 3624.65 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 66242 vertical wires in 2 frboxes and 42485 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 8788 vertical wires in 2 frboxes and 14402 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2719.01 (MB), peak = 3624.65 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2719.01 (MB), peak = 3624.65 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 3060.08 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 2919.20 (MB).
    Completing 30% with 661 violations.
    elapsed time = 00:00:05, memory = 3402.14 (MB).
    Completing 40% with 661 violations.
    elapsed time = 00:00:05, memory = 3181.50 (MB).
    Completing 50% with 661 violations.
    elapsed time = 00:00:08, memory = 2796.59 (MB).
    Completing 60% with 1114 violations.
    elapsed time = 00:00:09, memory = 3417.84 (MB).
    Completing 70% with 1114 violations.
    elapsed time = 00:00:10, memory = 3023.04 (MB).
    Completing 80% with 1657 violations.
    elapsed time = 00:00:13, memory = 3364.69 (MB).
    Completing 90% with 1657 violations.
    elapsed time = 00:00:14, memory = 3167.06 (MB).
    Completing 100% with 2129 violations.
    elapsed time = 00:00:16, memory = 2803.33 (MB).
[INFO DRT-0199]   Number of violations = 2376.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      3      0      0      0      0      0
Metal Spacing        0      0    197      0    112     13      0
Min Hole             0      0      1      0      0      0      0
NS Metal             0      0      1      0      0      0      0
Recheck              1      0    119      0     94     31      2
Short                0      0   1219      2    480     95      6
[INFO DRT-0267] cpu time = 00:03:10, elapsed time = 00:00:16, memory = 2901.33 (MB), peak = 3624.65 (MB)
Total wire length = 668981 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250563 um.
Total wire length on LAYER met2 = 263269 um.
Total wire length on LAYER met3 = 110555 um.
Total wire length on LAYER met4 = 42158 um.
Total wire length on LAYER met5 = 2434 um.
Total number of vias = 130631.
Up-via summary (total 130631):

-------------------------
 FR_MASTERSLICE         0
            li1     57264
           met1     63952
           met2      7657
           met3      1674
           met4        84
-------------------------
               130631


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2376 violations.
    elapsed time = 00:00:00, memory = 3465.77 (MB).
    Completing 20% with 2376 violations.
    elapsed time = 00:00:01, memory = 3170.82 (MB).
    Completing 30% with 1988 violations.
    elapsed time = 00:00:05, memory = 3429.83 (MB).
    Completing 40% with 1988 violations.
    elapsed time = 00:00:06, memory = 3301.06 (MB).
    Completing 50% with 1988 violations.
    elapsed time = 00:00:07, memory = 2905.70 (MB).
    Completing 60% with 1713 violations.
    elapsed time = 00:00:08, memory = 3719.23 (MB).
    Completing 70% with 1713 violations.
    elapsed time = 00:00:09, memory = 3199.82 (MB).
    Completing 80% with 1383 violations.
    elapsed time = 00:00:11, memory = 3495.52 (MB).
    Completing 90% with 1383 violations.
    elapsed time = 00:00:11, memory = 3324.19 (MB).
    Completing 100% with 1045 violations.
    elapsed time = 00:00:13, memory = 2916.61 (MB).
[INFO DRT-0199]   Number of violations = 1045.
Viol/Layer        met1   met2   met3
Metal Spacing      128     61      5
Short              671    149     31
[INFO DRT-0267] cpu time = 00:02:58, elapsed time = 00:00:13, memory = 2916.61 (MB), peak = 3797.70 (MB)
Total wire length = 668519 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250231 um.
Total wire length on LAYER met2 = 263095 um.
Total wire length on LAYER met3 = 110594 um.
Total wire length on LAYER met4 = 42162 um.
Total wire length on LAYER met5 = 2434 um.
Total number of vias = 130517.
Up-via summary (total 130517):

-------------------------
 FR_MASTERSLICE         0
            li1     57257
           met1     63841
           met2      7657
           met3      1678
           met4        84
-------------------------
               130517


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1045 violations.
    elapsed time = 00:00:00, memory = 2916.61 (MB).
    Completing 20% with 1045 violations.
    elapsed time = 00:00:01, memory = 3163.69 (MB).
    Completing 30% with 1041 violations.
    elapsed time = 00:00:03, memory = 2917.00 (MB).
    Completing 40% with 1041 violations.
    elapsed time = 00:00:04, memory = 3458.77 (MB).
    Completing 50% with 1041 violations.
    elapsed time = 00:00:06, memory = 2917.44 (MB).
    Completing 60% with 1009 violations.
    elapsed time = 00:00:06, memory = 2917.44 (MB).
    Completing 70% with 1009 violations.
    elapsed time = 00:00:07, memory = 3158.25 (MB).
    Completing 80% with 1016 violations.
    elapsed time = 00:00:09, memory = 2916.68 (MB).
    Completing 90% with 1016 violations.
    elapsed time = 00:00:09, memory = 3338.39 (MB).
    Completing 100% with 953 violations.
    elapsed time = 00:00:11, memory = 2916.59 (MB).
[INFO DRT-0199]   Number of violations = 953.
Viol/Layer        met1   met2   met3
Metal Spacing      139     40      5
Short              610    138     21
[INFO DRT-0267] cpu time = 00:01:52, elapsed time = 00:00:11, memory = 2916.59 (MB), peak = 3797.70 (MB)
Total wire length = 668411 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250172 um.
Total wire length on LAYER met2 = 263141 um.
Total wire length on LAYER met3 = 110545 um.
Total wire length on LAYER met4 = 42117 um.
Total wire length on LAYER met5 = 2434 um.
Total number of vias = 130490.
Up-via summary (total 130490):

-------------------------
 FR_MASTERSLICE         0
            li1     57267
           met1     63839
           met2      7627
           met3      1673
           met4        84
-------------------------
               130490


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 953 violations.
    elapsed time = 00:00:00, memory = 2916.59 (MB).
    Completing 20% with 953 violations.
    elapsed time = 00:00:01, memory = 3171.15 (MB).
    Completing 30% with 721 violations.
    elapsed time = 00:00:06, memory = 2916.83 (MB).
    Completing 40% with 721 violations.
    elapsed time = 00:00:06, memory = 3271.83 (MB).
    Completing 50% with 721 violations.
    elapsed time = 00:00:09, memory = 2917.99 (MB).
    Completing 60% with 489 violations.
    elapsed time = 00:00:09, memory = 2917.99 (MB).
    Completing 70% with 489 violations.
    elapsed time = 00:00:10, memory = 3173.26 (MB).
    Completing 80% with 298 violations.
    elapsed time = 00:00:19, memory = 2919.09 (MB).
    Completing 90% with 298 violations.
    elapsed time = 00:00:20, memory = 3341.34 (MB).
    Completing 100% with 120 violations.
    elapsed time = 00:00:22, memory = 2935.85 (MB).
[INFO DRT-0199]   Number of violations = 120.
Viol/Layer        met1   met2   met3
Metal Spacing       44     11      1
Short               47     17      0
[INFO DRT-0267] cpu time = 00:01:52, elapsed time = 00:00:22, memory = 2938.60 (MB), peak = 3797.70 (MB)
Total wire length = 668235 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 247771 um.
Total wire length on LAYER met2 = 262736 um.
Total wire length on LAYER met3 = 112611 um.
Total wire length on LAYER met4 = 42681 um.
Total wire length on LAYER met5 = 2434 um.
Total number of vias = 130928.
Up-via summary (total 130928):

-------------------------
 FR_MASTERSLICE         0
            li1     57267
           met1     63897
           met2      7959
           met3      1721
           met4        84
-------------------------
               130928


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 120 violations.
    elapsed time = 00:00:00, memory = 2938.60 (MB).
    Completing 20% with 120 violations.
    elapsed time = 00:00:00, memory = 2938.60 (MB).
    Completing 30% with 99 violations.
    elapsed time = 00:00:02, memory = 2939.02 (MB).
    Completing 40% with 99 violations.
    elapsed time = 00:00:02, memory = 2939.02 (MB).
    Completing 50% with 99 violations.
    elapsed time = 00:00:03, memory = 2939.02 (MB).
    Completing 60% with 65 violations.
    elapsed time = 00:00:03, memory = 2939.02 (MB).
    Completing 70% with 65 violations.
    elapsed time = 00:00:03, memory = 2939.02 (MB).
    Completing 80% with 47 violations.
    elapsed time = 00:00:08, memory = 2939.02 (MB).
    Completing 90% with 47 violations.
    elapsed time = 00:00:08, memory = 2939.02 (MB).
    Completing 100% with 39 violations.
    elapsed time = 00:00:10, memory = 2939.23 (MB).
[INFO DRT-0199]   Number of violations = 39.
Viol/Layer        met1   met2   met3
Metal Spacing       12     10      0
Short               10      6      1
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:10, memory = 2939.23 (MB), peak = 3797.70 (MB)
Total wire length = 668304 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 247561 um.
Total wire length on LAYER met2 = 262695 um.
Total wire length on LAYER met3 = 112796 um.
Total wire length on LAYER met4 = 42775 um.
Total wire length on LAYER met5 = 2475 um.
Total number of vias = 130965.
Up-via summary (total 130965):

-------------------------
 FR_MASTERSLICE         0
            li1     57269
           met1     63889
           met2      7987
           met3      1734
           met4        86
-------------------------
               130965


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 2939.23 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:00, memory = 2939.23 (MB).
    Completing 30% with 36 violations.
    elapsed time = 00:00:08, memory = 2939.23 (MB).
    Completing 40% with 36 violations.
    elapsed time = 00:00:08, memory = 2939.23 (MB).
    Completing 50% with 36 violations.
    elapsed time = 00:00:08, memory = 2939.23 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:08, memory = 2939.23 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:08, memory = 2939.23 (MB).
    Completing 80% with 36 violations.
    elapsed time = 00:00:08, memory = 2939.23 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:08, memory = 2939.23 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:10, memory = 2939.23 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:10, memory = 2939.23 (MB), peak = 3797.70 (MB)
Total wire length = 668271 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 247609 um.
Total wire length on LAYER met2 = 262654 um.
Total wire length on LAYER met3 = 112736 um.
Total wire length on LAYER met4 = 42796 um.
Total wire length on LAYER met5 = 2475 um.
Total number of vias = 130956.
Up-via summary (total 130956):

-------------------------
 FR_MASTERSLICE         0
            li1     57269
           met1     63888
           met2      7980
           met3      1733
           met4        86
-------------------------
               130956


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 4029.13 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:02, memory = 4098.02 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:03, memory = 4120.52 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:03, memory = 3947.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:04, memory = 3789.16 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:05, memory = 3714.03 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:07, memory = 3553.88 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:11, memory = 3400.51 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:13, memory = 3148.06 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:20, memory = 2934.16 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:04:21, elapsed time = 00:00:20, memory = 2934.16 (MB), peak = 4163.28 (MB)
Total wire length = 668271 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 247621 um.
Total wire length on LAYER met2 = 262641 um.
Total wire length on LAYER met3 = 112736 um.
Total wire length on LAYER met4 = 42796 um.
Total wire length on LAYER met5 = 2475 um.
Total number of vias = 130953.
Up-via summary (total 130953):

-------------------------
 FR_MASTERSLICE         0
            li1     57269
           met1     63885
           met2      7980
           met3      1733
           met4        86
-------------------------
               130953


[INFO DRT-0198] Complete detail routing.
Total wire length = 668271 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 247621 um.
Total wire length on LAYER met2 = 262641 um.
Total wire length on LAYER met3 = 112736 um.
Total wire length on LAYER met4 = 42796 um.
Total wire length on LAYER met5 = 2475 um.
Total number of vias = 130953.
Up-via summary (total 130953):

-------------------------
 FR_MASTERSLICE         0
            li1     57269
           met1     63885
           met2      7980
           met3      1733
           met4        86
-------------------------
               130953


[INFO DRT-0267] cpu time = 00:14:50, elapsed time = 00:01:45, memory = 2934.16 (MB), peak = 4163.28 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 2 diodes.
[WARNING DRT-0120] Large net net154 has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3877 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3864 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3863 has 122 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3862 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3859 has 107 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2860 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 354 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10574 groups.
#scanned instances     = 20156
#unique  instances     = 354
#stdCellGenAp          = 11418
#stdCellValidPlanarAp  = 124
#stdCellValidViaAp     = 8374
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 58562
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:09:54, elapsed time = 00:00:21, memory = 2934.41 (MB), peak = 4163.28 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     135538

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 79 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 44934.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 39649.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 20429.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2785.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 877.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 47.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2934.41 (MB), peak = 4163.28 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 66240 vertical wires in 2 frboxes and 42481 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 8773 vertical wires in 2 frboxes and 14411 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2965.16 (MB), peak = 4163.28 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2965.16 (MB), peak = 4163.28 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 3631.35 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 3209.79 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:02, memory = 3717.61 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:02, memory = 3478.43 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:04, memory = 2965.23 (MB).
    Completing 60% with 43 violations.
    elapsed time = 00:00:05, memory = 3630.20 (MB).
    Completing 70% with 43 violations.
    elapsed time = 00:00:05, memory = 3181.95 (MB).
    Completing 80% with 84 violations.
    elapsed time = 00:00:06, memory = 3640.65 (MB).
    Completing 90% with 84 violations.
    elapsed time = 00:00:07, memory = 3409.32 (MB).
    Completing 100% with 96 violations.
    elapsed time = 00:00:08, memory = 2967.25 (MB).
[INFO DRT-0199]   Number of violations = 107.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0      8      8      2
Recheck              0      3      7      1
Short                0     42     31      4
[INFO DRT-0267] cpu time = 00:02:12, elapsed time = 00:00:08, memory = 2967.25 (MB), peak = 4163.28 (MB)
Total wire length = 668329 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 247792 um.
Total wire length on LAYER met2 = 262708 um.
Total wire length on LAYER met3 = 112574 um.
Total wire length on LAYER met4 = 42779 um.
Total wire length on LAYER met5 = 2475 um.
Total number of vias = 130962.
Up-via summary (total 130962):

-------------------------
 FR_MASTERSLICE         0
            li1     57269
           met1     63906
           met2      7972
           met3      1729
           met4        86
-------------------------
               130962


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 107 violations.
    elapsed time = 00:00:00, memory = 3735.25 (MB).
    Completing 20% with 107 violations.
    elapsed time = 00:00:01, memory = 3269.48 (MB).
    Completing 30% with 90 violations.
    elapsed time = 00:00:02, memory = 3601.76 (MB).
    Completing 40% with 90 violations.
    elapsed time = 00:00:02, memory = 3371.76 (MB).
    Completing 50% with 90 violations.
    elapsed time = 00:00:03, memory = 2967.54 (MB).
    Completing 60% with 82 violations.
    elapsed time = 00:00:04, memory = 3751.54 (MB).
    Completing 70% with 82 violations.
    elapsed time = 00:00:05, memory = 3215.05 (MB).
    Completing 80% with 80 violations.
    elapsed time = 00:00:06, memory = 3664.73 (MB).
    Completing 90% with 80 violations.
    elapsed time = 00:00:06, memory = 3404.07 (MB).
    Completing 100% with 26 violations.
    elapsed time = 00:00:07, memory = 2967.61 (MB).
[INFO DRT-0199]   Number of violations = 26.
Viol/Layer        met1   met2   met3
Metal Spacing        2      0      3
Short               16      1      4
[INFO DRT-0267] cpu time = 00:02:06, elapsed time = 00:00:07, memory = 2967.61 (MB), peak = 4163.28 (MB)
Total wire length = 668285 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 247762 um.
Total wire length on LAYER met2 = 262684 um.
Total wire length on LAYER met3 = 112581 um.
Total wire length on LAYER met4 = 42781 um.
Total wire length on LAYER met5 = 2475 um.
Total number of vias = 130958.
Up-via summary (total 130958):

-------------------------
 FR_MASTERSLICE         0
            li1     57270
           met1     63898
           met2      7972
           met3      1732
           met4        86
-------------------------
               130958


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 26 violations.
    elapsed time = 00:00:00, memory = 2967.61 (MB).
    Completing 20% with 26 violations.
    elapsed time = 00:00:00, memory = 2967.61 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:01, memory = 2967.61 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:01, memory = 2967.61 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:02, memory = 2967.38 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:02, memory = 2967.38 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:02, memory = 2967.38 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 2967.38 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:02, memory = 2967.38 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:03, memory = 2967.38 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Metal Spacing        2
Short               11
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 2967.38 (MB), peak = 4163.28 (MB)
Total wire length = 668260 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 247768 um.
Total wire length on LAYER met2 = 262680 um.
Total wire length on LAYER met3 = 112569 um.
Total wire length on LAYER met4 = 42766 um.
Total wire length on LAYER met5 = 2475 um.
Total number of vias = 130947.
Up-via summary (total 130947):

-------------------------
 FR_MASTERSLICE         0
            li1     57270
           met1     63893
           met2      7970
           met3      1728
           met4        86
-------------------------
               130947


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 2967.38 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 2967.38 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 2967.38 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 2967.38 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 2967.38 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:01, memory = 2967.38 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:01, memory = 2967.38 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:03, memory = 2967.36 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:03, memory = 2967.36 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:04, memory = 2967.36 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2967.36 (MB), peak = 4163.28 (MB)
Total wire length = 668256 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 247734 um.
Total wire length on LAYER met2 = 262659 um.
Total wire length on LAYER met3 = 112601 um.
Total wire length on LAYER met4 = 42785 um.
Total wire length on LAYER met5 = 2475 um.
Total number of vias = 130953.
Up-via summary (total 130953):

-------------------------
 FR_MASTERSLICE         0
            li1     57270
           met1     63892
           met2      7975
           met3      1730
           met4        86
-------------------------
               130953


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:01, memory = 3428.86 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:01, memory = 3289.67 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:01, memory = 3173.93 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:02, memory = 3041.75 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:03, memory = 3113.25 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:05, memory = 4116.50 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:05, memory = 3934.77 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:06, memory = 3641.71 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:06, memory = 3305.45 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 3113.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:02:11, elapsed time = 00:00:06, memory = 3113.86 (MB), peak = 4163.28 (MB)
Total wire length = 668272 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 247672 um.
Total wire length on LAYER met2 = 262653 um.
Total wire length on LAYER met3 = 112685 um.
Total wire length on LAYER met4 = 42785 um.
Total wire length on LAYER met5 = 2475 um.
Total number of vias = 130954.
Up-via summary (total 130954):

-------------------------
 FR_MASTERSLICE         0
            li1     57270
           met1     63887
           met2      7981
           met3      1730
           met4        86
-------------------------
               130954


[INFO DRT-0198] Complete detail routing.
Total wire length = 668272 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 247672 um.
Total wire length on LAYER met2 = 262653 um.
Total wire length on LAYER met3 = 112685 um.
Total wire length on LAYER met4 = 42785 um.
Total wire length on LAYER met5 = 2475 um.
Total number of vias = 130954.
Up-via summary (total 130954):

-------------------------
 FR_MASTERSLICE         0
            li1     57270
           met1     63887
           met2      7981
           met3      1730
           met4        86
-------------------------
               130954


[INFO DRT-0267] cpu time = 00:06:44, elapsed time = 00:00:30, memory = 3113.86 (MB), peak = 4163.28 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Report metrics stage 5, detailed route...

==========================================================================
detailed route report_design_area
--------------------------------------------------------------------------
Design area 156175 um^2 52% utilization.
Elapsed time: 8:26.55[h:]min:sec. CPU time: user 6875.04 sys 93.78 (1375%). Peak memory: 4263200KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
5_2_route                        506           4163 9fa5dee5060f87834a00
/OpenROAD-flow-scripts/flow/scripts/flow.sh 5_3_fillcell fillcell
Running fillcell.tcl, stage 5_3_fillcell
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/5_2_route.odb
filler_placement "sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8"
[INFO DPL-0001] Placed 26929 filler instances.
Elapsed time: 0:06.95[h:]min:sec. CPU time: user 0.85 sys 0.20 (15%). Peak memory: 193536KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
5_3_fillcell                       6            189 de1a6099480f46889171
cp ./results/sky130hd/ibex/base/5_3_fillcell.odb ./results/sky130hd/ibex/base/5_route.odb
cp ./results/sky130hd/ibex/base/5_1_grt.sdc ./results/sky130hd/ibex/base/5_route.sdc
/OpenROAD-flow-scripts/flow/scripts/flow.sh 6_1_fill density_fill
Running density_fill.tcl, stage 6_1_fill
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/5_route.odb
exec cp ./results/sky130hd/ibex/base/5_route.odb ./results/sky130hd/ibex/base/6_1_fill.odb
Elapsed time: 0:04.68[h:]min:sec. CPU time: user 0.43 sys 0.13 (12%). Peak memory: 163868KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
6_1_fill                           4            160 de1a6099480f46889171
cp ./results/sky130hd/ibex/base/5_route.sdc ./results/sky130hd/ibex/base/6_1_fill.sdc
/OpenROAD-flow-scripts/flow/scripts/flow.sh 6_report final_report
Running final_report.tcl, stage 6_report
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ibex/base/6_1_fill.odb
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /OpenROAD-flow-scripts/flow/platforms/sky130hd/rcx_patterns.rules ...
[ERROR RCX-0487] No RC model read from the extraction model! Ensure the right extRules file is used!
Error: final_report.tcl, 60 RCX-0487
Signal 7 received
Stack trace:
 0# 0x000061372BE04A62 in /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad
 1# 0x00007458284EC520 in /lib/x86_64-linux-gnu/libc.so.6
 2# rcx::extRCModel::~extRCModel() in /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad
 3# rcx::extMain::~extMain() in /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad
 4# rcx::Ext::~Ext() in /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad
 5# ord::OpenRoad::~OpenRoad() in /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad
 6# ord::Tech::~Tech() in /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad
 7# TechAndDesign::~TechAndDesign() in /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad
 8# 0x00007458284EF495 in /lib/x86_64-linux-gnu/libc.so.6
 9# on_exit in /lib/x86_64-linux-gnu/libc.so.6
10# 0x000061372BE04156 in /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad
11# Tcl_MainEx in /lib/x86_64-linux-gnu/libtcl8.6.so
12# main in /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad
13# 0x00007458284D3D90 in /lib/x86_64-linux-gnu/libc.so.6
14# __libc_start_main in /lib/x86_64-linux-gnu/libc.so.6
15# _start in /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad
Command terminated by signal 7
Elapsed time: 0:18.46[h:]min:sec. CPU time: user 1.10 sys 0.34 (7%). Peak memory: 172768KB.
make[1]: *** [Makefile:612: do-6_report] Error 1
make: *** [Makefile:612: logs/sky130hd/ibex/base/6_report.log] Error 2
root@fa9ca9e35bd4:/OpenROAD-flow-scripts/flow#