Oh no...

Cycle: 666
RARS instruction number: 667	Instruction: lui x11,16
Expected:	Register Write to Reg: 0x0B Val: 0x00010000
Got     :	Register Write to Reg: 0x0B Val: 0x10020F78
Incorrect write

Cycle: 667
RARS instruction number: 668	Instruction: addi x11,x11,-1
Expected:	Register Write to Reg: 0x0B Val: 0x0000FFFF
Got     :	Register Write to Reg: 0x0B Val: 0x10020F77
Incorrect write

Cycle: 668
RARS instruction number: 669	Instruction: and x31,x7,x11
Expected:	Register Write to Reg: 0x1F Val: 0x00000000
Got     :	Register Write to Reg: 0x1F Val: 0x10000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


