===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.4594 seconds

  ----User Time----  ----Wall Time----  ----Name----
   10.0468 ( 21.7%)   10.0468 ( 29.2%)  FIR Parser
   19.1092 ( 41.3%)   11.3173 ( 32.8%)  'firrtl.circuit' Pipeline
    2.6278 (  5.7%)    1.4690 (  4.3%)    'firrtl.module' Pipeline
    2.6278 (  5.7%)    1.4690 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2662 (  0.6%)    0.2662 (  0.8%)    InferWidths
    1.5977 (  3.5%)    1.5977 (  4.6%)    LowerFIRRTLTypes
   11.4196 ( 24.7%)    6.3229 ( 18.3%)    'firrtl.module' Pipeline
    3.7352 (  8.1%)    2.0231 (  5.9%)      ExpandWhens
    7.6843 ( 16.6%)    4.2998 ( 12.5%)      Canonicalizer
    0.4104 (  0.9%)    0.4104 (  1.2%)    Inliner
    1.2479 (  2.7%)    1.2479 (  3.6%)    IMConstProp
    0.0526 (  0.1%)    0.0526 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.3444 (  5.1%)    2.3444 (  6.8%)  LowerFIRRTLToHW
    1.4652 (  3.2%)    1.4652 (  4.3%)  HWMemSimImpl
    6.3662 ( 13.8%)    3.4452 ( 10.0%)  'hw.module' Pipeline
    0.1702 (  0.4%)    0.0927 (  0.3%)    HWCleanup
    3.1900 (  6.9%)    1.7749 (  5.2%)    CSE
    0.0073 (  0.0%)    0.0039 (  0.0%)      (A) DominanceInfo
    2.9550 (  6.4%)    1.5677 (  4.5%)    Canonicalizer
    1.4477 (  3.1%)    1.4477 (  4.2%)  HWLegalizeNames
    2.2667 (  4.9%)    1.2218 (  3.5%)  'hw.module' Pipeline
    2.2441 (  4.9%)    1.2095 (  3.5%)    PrettifyVerilog
    3.1436 (  6.8%)    3.1436 (  9.1%)  Output
    0.0039 (  0.0%)    0.0039 (  0.0%)  Rest
   46.2173 (100.0%)   34.4594 (100.0%)  Total

{
  totalTime: 34.505,
  maxMemory: 1051193344
}
