{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560716532454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560716532455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 22:22:12 2019 " "Processing started: Sun Jun 16 22:22:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560716532455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716532455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off net_encoder -c net_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off net_encoder -c net_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716532456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560716532931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coefs_ram-SYN " "Found design unit 1: coefs_ram-SYN" {  } { { "../coefs_ram/coefs_ram.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546046 ""} { "Info" "ISGN_ENTITY_NAME" "1 coefs_ram " "Found entity 1: coefs_ram" {  } { { "../coefs_ram/coefs_ram.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716546046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo56x16-SYN " "Found design unit 1: fifo56x16-SYN" {  } { { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546048 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo56x16 " "Found entity 1: fifo56x16" {  } { { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716546048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo32x1024-SYN " "Found design unit 1: fifo32x1024-SYN" {  } { { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546049 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo32x1024 " "Found entity 1: fifo32x1024" {  } { { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716546049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prngen-rtl " "Found design unit 1: prngen-rtl" {  } { { "../prngen/prngen.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546050 ""} { "Info" "ISGN_ENTITY_NAME" "1 prngen " "Found entity 1: prngen" {  } { { "../prngen/prngen.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716546050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfops-rtl " "Found design unit 1: gfops-rtl" {  } { { "../gfops/gfops.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546051 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfops " "Found entity 1: gfops" {  } { { "../gfops/gfops.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716546051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net_encoder-rtl " "Found design unit 1: net_encoder-rtl" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546053 ""} { "Info" "ISGN_ENTITY_NAME" "1 net_encoder " "Found entity 1: net_encoder" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716546053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_encoderTb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net_encoderTb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net_encoderTb-sim " "Found design unit 1: net_encoderTb-sim" {  } { { "net_encoderTb.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoderTb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546055 ""} { "Info" "ISGN_ENTITY_NAME" "1 net_encoderTb " "Found entity 1: net_encoderTb" {  } { { "net_encoderTb.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoderTb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716546055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfmul-rtl " "Found design unit 1: gfmul-rtl" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546056 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfmul " "Found entity 1: gfmul" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716546056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfadd-rtl " "Found design unit 1: gfadd-rtl" {  } { { "../gfadd/gfadd.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546057 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfadd " "Found entity 1: gfadd" {  } { { "../gfadd/gfadd.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716546057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716546057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "net_encoder " "Elaborating entity \"net_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560716546141 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_pseudoin net_encoder.vhd(98) " "VHDL Signal Declaration warning at net_encoder.vhd(98): used implicit default value for signal \"data_pseudoin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560716546143 "|net_encoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_pseudoin0 net_encoder.vhd(98) " "Verilog HDL or VHDL warning at net_encoder.vhd(98): object \"q_pseudoin0\" assigned a value but never read" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560716546143 "|net_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muldone net_encoder.vhd(511) " "VHDL Process Statement warning at net_encoder.vhd(511): signal \"muldone\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560716546181 "|net_encoder"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum_vectors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum_vectors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1560716547051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo32x1024 fifo32x1024:fifo32x1024_datain " "Elaborating entity \"fifo32x1024\" for hierarchy \"fifo32x1024:fifo32x1024_datain\"" {  } { { "net_encoder.vhd" "fifo32x1024_datain" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716547225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\"" {  } { { "../fifo32x1024/fifo32x1024.vhd" "dcfifo_component" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716547529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\"" {  } { { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716547530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716547530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716547530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716547530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716547530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716547530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716547530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716547530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716547530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716547530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716547530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716547530 ""}  } { { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560716547530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aol1 " "Found entity 1: dcfifo_aol1" {  } { { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716547571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716547571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aol1 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated " "Elaborating entity \"dcfifo_aol1\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716547571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mh6 " "Found entity 1: a_graycounter_mh6" {  } { { "db/a_graycounter_mh6.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_mh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716547614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716547614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mh6 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_mh6:rdptr_g1p " "Elaborating entity \"a_graycounter_mh6\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_mh6:rdptr_g1p\"" {  } { { "db/dcfifo_aol1.tdf" "rdptr_g1p" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716547615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ivb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ivb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ivb " "Found entity 1: a_graycounter_ivb" {  } { { "db/a_graycounter_ivb.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_ivb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716547653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716547653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ivb fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_ivb:wrptr_g1p " "Elaborating entity \"a_graycounter_ivb\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_ivb:wrptr_g1p\"" {  } { { "db/dcfifo_aol1.tdf" "wrptr_g1p" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716547654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0la1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0la1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0la1 " "Found entity 1: altsyncram_0la1" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716547705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716547705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0la1 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram " "Elaborating entity \"altsyncram_0la1\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\"" {  } { { "db/dcfifo_aol1.tdf" "fifo_ram" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716547706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_qal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716547710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716547710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_aol1.tdf" "rs_dgwp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716547710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716547714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716547714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe12" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_qal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716547714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_ral.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716547718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716547718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_aol1.tdf" "ws_dgrp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716547719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716547722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716547722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe15" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_ral.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716547723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a06 " "Found entity 1: cmpr_a06" {  } { { "db/cmpr_a06.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_a06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716547762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716547762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a06 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|cmpr_a06:rdempty_eq_comp " "Elaborating entity \"cmpr_a06\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|cmpr_a06:rdempty_eq_comp\"" {  } { { "db/dcfifo_aol1.tdf" "rdempty_eq_comp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716547762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo56x16 fifo56x16:fifo56x16_pseudoin " "Elaborating entity \"fifo56x16\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\"" {  } { { "net_encoder.vhd" "fifo56x16_pseudoin" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716547765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\"" {  } { { "../fifo56x16/fifo56x16.vhd" "dcfifo_component" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\"" {  } { { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716548010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716548010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716548010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716548010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 56 " "Parameter \"lpm_width\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716548010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716548010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716548010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716548010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716548010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716548010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560716548010 ""}  } { { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560716548010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_sil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_sil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_sil1 " "Found entity 1: dcfifo_sil1" {  } { { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716548050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716548050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_sil1 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated " "Elaborating entity \"dcfifo_sil1\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9g6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9g6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9g6 " "Found entity 1: a_graycounter_9g6" {  } { { "db/a_graycounter_9g6.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_9g6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716548095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716548095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9g6 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|a_graycounter_9g6:rdptr_g1p " "Elaborating entity \"a_graycounter_9g6\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|a_graycounter_9g6:rdptr_g1p\"" {  } { { "db/dcfifo_sil1.tdf" "rdptr_g1p" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5ub " "Found entity 1: a_graycounter_5ub" {  } { { "db/a_graycounter_5ub.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_5ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716548133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716548133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5ub fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|a_graycounter_5ub:wrptr_g1p " "Elaborating entity \"a_graycounter_5ub\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|a_graycounter_5ub:wrptr_g1p\"" {  } { { "db/dcfifo_sil1.tdf" "wrptr_g1p" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iia1 " "Found entity 1: altsyncram_iia1" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716548190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716548190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iia1 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram " "Elaborating entity \"altsyncram_iia1\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\"" {  } { { "db/dcfifo_sil1.tdf" "fifo_ram" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d9l " "Found entity 1: alt_synch_pipe_d9l" {  } { { "db/alt_synch_pipe_d9l.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_d9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716548195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716548195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d9l fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d9l\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\"" {  } { { "db/dcfifo_sil1.tdf" "rs_dgwp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716548199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716548199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe10 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe10\"" {  } { { "db/alt_synch_pipe_d9l.tdf" "dffpipe10" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_d9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_e9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716548203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716548203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\"" {  } { { "db/dcfifo_sil1.tdf" "ws_dgrp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716548207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716548207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe13 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe13\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe13" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_e9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560716548246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716548246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|cmpr_tu5:rdempty_eq_comp " "Elaborating entity \"cmpr_tu5\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|cmpr_tu5:rdempty_eq_comp\"" {  } { { "db/dcfifo_sil1.tdf" "rdempty_eq_comp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:0:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:0:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:0:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:1:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:1:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:1:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:2:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:2:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:2:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:3:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:3:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:3:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:4:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:4:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:4:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:5:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:5:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:5:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:6:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:6:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:6:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gfmul gfmul:\\generate_muls:0:gfmul_1 " "Elaborating entity \"gfmul\" for hierarchy \"gfmul:\\generate_muls:0:gfmul_1\"" {  } { { "net_encoder.vhd" "\\generate_muls:0:gfmul_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716548255 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 40 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 72 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 104 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 136 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 168 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 200 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 232 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 264 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[8\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 296 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[9\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 328 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[10\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 360 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[11\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 392 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[12\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 424 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[13\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 456 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[14\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 488 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[15\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 520 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[16\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 552 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[17\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 584 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[18\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 616 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[19\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 648 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[20\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 680 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[21\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 712 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[22\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 744 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[23\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 776 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 808 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 840 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 872 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 904 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 936 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 968 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1000 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1032 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[32\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1064 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[33\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1096 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[34\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1128 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[35\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1160 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[36\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1192 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[37\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1224 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[38\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1256 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[39\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1288 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[40\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1320 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[41\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1352 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[42\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1384 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[43\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1416 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[44\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1448 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[45\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1480 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[46\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1512 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[47\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1544 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[48\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1576 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[49\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1608 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[50\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1640 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[51\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1672 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[52\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[52\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1704 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[53\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[53\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1736 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[54\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[54\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1768 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[55\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[55\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1800 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 141 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560716550730 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a55"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1560716550730 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1560716550730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560716559369 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gfmul:\\generate_muls:0:gfmul_1\|count\[2\] High " "Register gfmul:\\generate_muls:0:gfmul_1\|count\[2\] will power up to High" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1560716559767 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gfmul:\\generate_muls:0:gfmul_1\|count\[1\] High " "Register gfmul:\\generate_muls:0:gfmul_1\|count\[1\] will power up to High" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1560716559767 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gfmul:\\generate_muls:0:gfmul_1\|count\[31\] Low " "Register gfmul:\\generate_muls:0:gfmul_1\|count\[31\] will power up to Low" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1560716559767 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1560716559767 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560716561440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560716563073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560716563073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8319 " "Implemented 8319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560716564345 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560716564345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7965 " "Implemented 7965 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560716564345 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1560716564345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560716564345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1128 " "Peak virtual memory: 1128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560716564423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 22:22:44 2019 " "Processing ended: Sun Jun 16 22:22:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560716564423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560716564423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560716564423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560716564423 ""}
