// Seed: 4109885348
program module_0 (
    output wire id_0,
    input wire id_1,
    output tri1 id_2,
    output tri id_3,
    output supply0 id_4,
    output uwire id_5,
    input uwire id_6,
    output uwire id_7,
    input tri id_8,
    output supply1 id_9,
    output tri1 id_10,
    output tri id_11,
    output wand id_12,
    input supply0 id_13,
    input wand id_14,
    input wor id_15,
    input wire id_16,
    input wire id_17,
    input supply1 id_18,
    input wor id_19,
    input wor id_20,
    input uwire id_21,
    output uwire id_22,
    input tri id_23,
    input wand id_24,
    input wire id_25,
    input wor id_26
);
  logic id_28;
  wire [1 : !  -1] id_29;
  assign module_1.id_20 = 0;
endprogram
module module_1 #(
    parameter id_8 = 32'd56
) (
    output tri0 id_0,
    input tri0 id_1,
    input supply0 id_2[-1 : id_8],
    input supply1 id_3,
    input supply1 id_4,
    input wor id_5,
    output uwire id_6,
    input tri1 id_7,
    input tri1 _id_8,
    input tri0 id_9,
    input wire id_10[1 : 1]
    , id_18,
    output tri id_11,
    input wire id_12,
    output wand id_13[-1 : 1 'h0],
    input tri0 id_14,
    input tri0 id_15,
    output tri1 id_16
);
  bit id_19, id_20, id_21;
  wire  id_22;
  logic id_23;
  parameter id_24 = -1 ^ 1;
  assign id_18 = 1;
  logic id_25;
  assign id_16 = 1 != id_10;
  wire id_26, id_27, id_28;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_13,
      id_11,
      id_16,
      id_6,
      id_7,
      id_6,
      id_10,
      id_6,
      id_0,
      id_13,
      id_11,
      id_1,
      id_12,
      id_3,
      id_5,
      id_2,
      id_14,
      id_4,
      id_9,
      id_10,
      id_16,
      id_7,
      id_7,
      id_2,
      id_9
  );
  always if (1) id_20 <= id_15;
  logic id_29;
endmodule
