$date
	Tue Aug 27 00:15:21 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_registro $end
$var wire 32 ! out [31:0] $end
$var reg 1 " beta $end
$var reg 1 # clock $end
$var reg 32 $ x [31:0] $end
$var integer 32 % i [31:0] $end
$scope module registro $end
$var wire 1 " beta $end
$var wire 1 # clock $end
$var wire 32 & in [31:0] $end
$var wire 32 ' out [31:0] $end
$var reg 32 ( val [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
1#
0"
b0 !
$end
#1
0#
#6
1#
#7
0#
#10
1"
b1 %
b1 $
b1 &
#12
1#
#13
b1 !
b1 '
b1 (
0#
#18
1#
#19
0#
#20
0"
b10 %
b10 $
b10 &
#24
1#
#25
0#
#30
1#
1"
b11 %
b11 $
b11 &
#31
b11 !
b11 '
b11 (
0#
#36
1#
#37
0#
#40
0"
b100 %
b100 $
b100 &
#42
1#
#43
0#
#48
1#
#49
0#
#50
1"
b101 %
b101 $
b101 &
#54
1#
#55
b101 !
b101 '
b101 (
0#
#60
1#
0"
b110 %
b110 $
b110 &
#61
0#
#66
1#
#67
0#
#70
1"
b111 %
b111 $
b111 &
#72
1#
#73
b111 !
b111 '
b111 (
0#
#78
1#
#79
0#
#80
0"
b1000 %
b1000 $
b1000 &
#84
1#
#85
0#
#90
1#
1"
b1001 %
b1001 $
b1001 &
#91
b1001 !
b1001 '
b1001 (
0#
#96
1#
#97
0#
#100
b1010 %
b1010 $
b1010 &
#102
1#
#103
b1010 !
b1010 '
b1010 (
0#
#108
1#
#109
0#
#110
