// Seed: 3782433952
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  module_2 modCall_1 ();
endmodule
module module_1;
  final begin : LABEL_0
    @(posedge {1} or id_1) fork if (id_1) id_2 <= id_1; join_any
  end
  wire id_3;
  module_0 modCall_1 ();
  genvar id_4;
endmodule
module module_2;
  assign id_1 = 1;
  assign module_3.type_1 = 0;
endmodule
module module_3 (
    input  wor   id_0,
    output tri0  id_1,
    input  uwire id_2
);
  wire id_4;
  module_2 modCall_1 ();
endmodule
