
---------- Begin Simulation Statistics ----------
final_tick                               872864010000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94870                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739556                       # Number of bytes of host memory used
host_op_rate                                    95176                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10735.94                       # Real time elapsed on the host
host_tick_rate                               81302998                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018520152                       # Number of instructions simulated
sim_ops                                    1021801779                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.872864                       # Number of seconds simulated
sim_ticks                                872864010000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.808589                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116860405                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134618482                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8987583                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        187192653                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15474043                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15625387                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          151344                       # Number of indirect misses.
system.cpu0.branchPred.lookups              237197940                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1664383                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819889                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5948327                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014895                       # Number of branches committed
system.cpu0.commit.bw_lim_events             22314339                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466184                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       53905459                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892404784                       # Number of instructions committed
system.cpu0.commit.committedOps             893226875                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1596694777                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559422                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.282248                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1148870889     71.95%     71.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    267687659     16.77%     88.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     67744838      4.24%     92.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     66121116      4.14%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14828000      0.93%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4494526      0.28%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1047020      0.07%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3586390      0.22%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22314339      1.40%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1596694777                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341092                       # Number of function calls committed.
system.cpu0.commit.int_insts                863514955                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412554                       # Number of loads committed
system.cpu0.commit.membars                    1641845                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641851      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491117807     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232435     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761003     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893226875                       # Class of committed instruction
system.cpu0.commit.refs                     390993466                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892404784                       # Number of Instructions Simulated
system.cpu0.committedOps                    893226875                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.924138                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.924138                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            188967040                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3043183                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115915752                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             962048858                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               739543599                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                670725772                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5955995                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8323150                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2590453                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  237197940                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                172109306                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    872978715                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2965730                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     982044141                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          113                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17990538                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138138                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         725808704                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132334448                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.571917                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1607782859                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.612559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.903689                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               914852865     56.90%     56.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               516918314     32.15%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                92091619      5.73%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67104039      4.17%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8917253      0.55%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3978049      0.25%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  583785      0.04%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3309284      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   27651      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1607782859                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      109327055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5989407                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226444075                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538457                       # Inst execution rate
system.cpu0.iew.exec_refs                   408241247                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112478994                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              157628963                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            301688490                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2029898                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1732847                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           116768119                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          947125514                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            295762253                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5257222                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            924589206                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                901464                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2523246                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5955995                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4131656                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        67747                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        13190034                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        13454                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8201                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3610162                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21275936                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6187207                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8201                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       748665                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5240742                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                372790620                       # num instructions consuming a value
system.cpu0.iew.wb_count                    916584549                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.904392                       # average fanout of values written-back
system.cpu0.iew.wb_producers                337148753                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533795                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     916631882                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1127622080                       # number of integer regfile reads
system.cpu0.int_regfile_writes              585283196                       # number of integer regfile writes
system.cpu0.ipc                              0.519713                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519713                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643358      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            506762077     54.50%     54.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838171      0.84%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1638867      0.18%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           298809000     32.14%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113154905     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             929846429                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1022088                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001099                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 178352     17.45%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                728720     71.30%     88.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               115014     11.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             929225106                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3468562740                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    916584498                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1001031148                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 941044668                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                929846429                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6080846                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       53898635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            65040                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3614662                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31682949                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1607782859                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578341                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797386                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          925655080     57.57%     57.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          487577861     30.33%     87.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          151927493      9.45%     97.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34324810      2.13%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7039844      0.44%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             620352      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             351409      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             218518      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              67492      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1607782859                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541518                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16996245                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2704362                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           301688490                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          116768119                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1517                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1717109914                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    28618127                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              166015484                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569160298                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3804006                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               746366916                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8171115                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5900                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1165960054                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             956259847                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          612891580                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                665506326                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11311917                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5955995                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23815364                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43731277                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1165960010                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        122774                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4635                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  9758912                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4587                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2521493636                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1905357862                       # The number of ROB writes
system.cpu0.timesIdled                       24934083                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1484                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.280877                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9164961                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11275667                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2136356                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         14105172                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            260837                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         378060                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          117223                       # Number of indirect misses.
system.cpu1.branchPred.lookups               16429004                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        25765                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819644                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1622835                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10298802                       # Number of branches committed
system.cpu1.commit.bw_lim_events               734532                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459607                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16011467                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41840544                       # Number of instructions committed
system.cpu1.commit.committedOps              42660381                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    236385648                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180469                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.768394                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    216578778     91.62%     91.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9798037      4.14%     95.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3985150      1.69%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3739547      1.58%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       696118      0.29%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       203516      0.09%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       554695      0.23%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        95275      0.04%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       734532      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    236385648                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317206                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40175063                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551353                       # Number of loads committed
system.cpu1.commit.membars                    1639365                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639365      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24985015     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12370997     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664863      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42660381                       # Class of committed instruction
system.cpu1.commit.refs                      16035872                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41840544                       # Number of Instructions Simulated
system.cpu1.committedOps                     42660381                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.732978                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.732978                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            190443647                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               517828                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8583311                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              64768953                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13404102                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31911711                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1623911                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               579572                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1909665                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   16429004                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10089962                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    225360551                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               283938                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      68825807                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4274864                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068491                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11795026                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9425798                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.286928                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         239293036                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.293322                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755914                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               195864907     81.85%     81.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                26683308     11.15%     93.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                10911896      4.56%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3612668      1.51%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  783799      0.33%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  994191      0.42%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  383816      0.16%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   31809      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26642      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           239293036                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         577899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1663890                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11977671                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.207929                       # Inst execution rate
system.cpu1.iew.exec_refs                    18188623                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5269281                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              167848198                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15513778                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1198607                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1288183                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6478944                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           58663305                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12919342                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1802676                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49876127                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                827730                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2640022                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1623911                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4187567                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39929                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          192536                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12465                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2195                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2057                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3962425                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1994425                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2195                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       636230                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1027660                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24755696                       # num instructions consuming a value
system.cpu1.iew.wb_count                     48944293                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.804087                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19905741                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.204044                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      48970610                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63721343                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31098520                       # number of integer regfile writes
system.cpu1.ipc                              0.174429                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174429                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639569      3.17%      3.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31255986     60.48%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  56      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14188018     27.45%     91.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4595076      8.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51678803                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     921693                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017835                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 145420     15.78%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                680763     73.86%     89.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                95508     10.36%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50960913                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         343639134                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     48944281                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74667322                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  55074586                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51678803                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3588719                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16002923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            66825                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1129112                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9940581                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    239293036                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.215965                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.647492                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          206159047     86.15%     86.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21572309      9.02%     95.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7379521      3.08%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2378589      0.99%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1225130      0.51%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             287558      0.12%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             191797      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70087      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28998      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      239293036                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.215444                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8264764                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1469125                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15513778                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6478944                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    204                       # number of misc regfile reads
system.cpu1.numCycles                       239870935                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1505850778                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              176622799                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27211933                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4127052                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15377948                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                755049                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8048                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             79625121                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              62272659                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39586932                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31385342                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9238813                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1623911                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14258827                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12374999                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        79625109                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24209                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               780                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9008865                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           779                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   294321937                       # The number of ROB reads
system.cpu1.rob.rob_writes                  120257593                       # The number of ROB writes
system.cpu1.timesIdled                          25411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.362993                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9463445                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10709738                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2014206                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14408230                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            252458                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         324415                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           71957                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16815111                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        25265                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819674                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1588790                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10235372                       # Number of branches committed
system.cpu2.commit.bw_lim_events               605635                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459700                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17827592                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41668038                       # Number of instructions committed
system.cpu2.commit.committedOps              42487908                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    233932847                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.181624                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.769931                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    214403364     91.65%     91.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9539815      4.08%     95.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3873629      1.66%     97.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3738460      1.60%     98.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       686004      0.29%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       215277      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       774667      0.33%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        95996      0.04%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       605635      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    233932847                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318318                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40008820                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11492616                       # Number of loads committed
system.cpu2.commit.membars                    1639394                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639394      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24883380     58.57%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12312290     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652703      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42487908                       # Class of committed instruction
system.cpu2.commit.refs                      15965005                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41668038                       # Number of Instructions Simulated
system.cpu2.committedOps                     42487908                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.703522                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.703522                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            188762578                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               429152                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8740197                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66566207                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13470111                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31014629                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1589833                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               679173                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2256207                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16815111                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10814072                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    222686294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               340128                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      72516429                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4030498                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070754                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12391788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9715903                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.305134                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         237093358                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.312931                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.777751                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               191620332     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27466809     11.58%     92.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11646843      4.91%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3967457      1.67%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  784855      0.33%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1334807      0.56%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  214605      0.09%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   31343      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26307      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           237093358                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         561218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1629113                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12186728                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.211337                       # Inst execution rate
system.cpu2.iew.exec_refs                    18131710                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5239791                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              163736547                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16254920                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1268634                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1152797                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6690693                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60307283                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12891919                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1709163                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50225089                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                760904                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2625712                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1589833                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4340337                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        40531                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          193212                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12024                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2115                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1941                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4762304                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2218304                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2115                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       533950                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1095163                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25145003                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49290612                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.792647                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19931120                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.207404                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49315953                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64177140                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31263914                       # number of integer regfile writes
system.cpu2.ipc                              0.175330                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.175330                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639620      3.16%      3.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31571352     60.79%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14156344     27.26%     91.21% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4566789      8.79%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51934252                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     917267                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017662                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 142148     15.50%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                678980     74.02%     89.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                96137     10.48%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51211885                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         341944286                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49290600                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         78127686                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56502926                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51934252                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3804357                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17819374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            65183                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1344657                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11407543                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    237093358                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.219046                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.647377                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          203391769     85.79%     85.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22436989      9.46%     95.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7002629      2.95%     98.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2485859      1.05%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1257846      0.53%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             232766      0.10%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             187904      0.08%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              68978      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28618      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      237093358                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.218528                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9025529                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1634039                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16254920                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6690693                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu2.numCycles                       237654576                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1508066916                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              173768814                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27115703                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5400636                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15475723                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                616560                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7337                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             81296988                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              63782519                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40660175                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30537844                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9195506                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1589833                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15693081                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13544472                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        81296976                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28063                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               826                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10694357                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           824                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   293641607                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123797821                       # The number of ROB writes
system.cpu2.timesIdled                          24085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.336364                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11428510                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11863132                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3047924                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         18075575                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            228145                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         317617                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           89472                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20747359                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22184                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819637                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2196693                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10577684                       # Number of branches committed
system.cpu3.commit.bw_lim_events               650216                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459638                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       29911107                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42606786                       # Number of instructions committed
system.cpu3.commit.committedOps              43426615                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    236856782                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.183345                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.766364                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    216569172     91.43%     91.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10036827      4.24%     95.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4021218      1.70%     97.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3902686      1.65%     99.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       748927      0.32%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       224787      0.09%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       602720      0.25%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       100229      0.04%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       650216      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    236856782                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292247                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40886335                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11836905                       # Number of loads committed
system.cpu3.commit.membars                    1639336                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639336      3.77%      3.77% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25394426     58.48%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12656542     29.14%     91.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736170      8.60%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43426615                       # Class of committed instruction
system.cpu3.commit.refs                      16392724                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42606786                       # Number of Instructions Simulated
system.cpu3.committedOps                     43426615                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.689249                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.689249                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            179327191                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               858003                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10053156                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              83330435                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                17791278                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 40296752                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2197738                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               934593                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2350595                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20747359                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 14168838                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    222646152                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               585962                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      93510043                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6097938                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.085591                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          16268432                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11656655                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.385767                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         241963554                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.398534                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.891112                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               185100765     76.50%     76.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                32979225     13.63%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15581767      6.44%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4517986      1.87%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  911808      0.38%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 2227835      0.92%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  587577      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   30540      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26051      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           241963554                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         437041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2238690                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13717235                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.220826                       # Inst execution rate
system.cpu3.iew.exec_refs                    18740328                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5382194                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              156719222                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             20325418                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1967667                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1329231                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8176903                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           73325509                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13358134                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1867162                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53528453                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                724754                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2736741                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2197738                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4303545                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        47956                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          202261                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14894                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2116                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1799                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8488513                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3621084                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2116                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       785985                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1452705                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26368731                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52512079                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.787369                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20761932                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.216633                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52541231                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68844540                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32799582                       # number of integer regfile writes
system.cpu3.ipc                              0.175770                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.175770                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639568      2.96%      2.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34360442     62.03%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14683011     26.51%     91.49% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4712450      8.51%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              55395615                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     928711                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016765                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 142237     15.32%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                686782     73.95%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                99690     10.73%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54684744                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         353753015                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52512067                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        103225432                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  67430295                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 55395615                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5895214                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29898893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            69546                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3435576                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20941644                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    241963554                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.228942                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.655729                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          205733844     85.03%     85.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24287743     10.04%     95.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7479649      3.09%     98.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2640758      1.09%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1295471      0.54%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             240312      0.10%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             187035      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              69290      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              29452      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      241963554                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.228529                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12720381                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2358758                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            20325418                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8176903                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    232                       # number of misc regfile reads
system.cpu3.numCycles                       242400595                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1503321285                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              165301454                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27616221                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3907494                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                20597044                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                768542                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 9034                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98565822                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              77930942                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49868465                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 39052286                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9471391                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2197738                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             14785018                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22252244                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        98565810                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30014                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               860                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8650099                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           857                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   309542858                       # The number of ROB reads
system.cpu3.rob.rob_writes                  151787338                       # The number of ROB writes
system.cpu3.timesIdled                          16644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4107643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8149491                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       630285                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        69271                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52981408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3512445                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106331427                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3581716                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1232318                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2984959                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1056797                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1035                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            523                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2873757                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2873726                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1232318                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           102                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12255535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12255535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    453824192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               453824192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1442                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4107735                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4107735    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4107735                       # Request fanout histogram
system.membus.respLayer1.occupancy        22171408250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21309473505                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                281                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          141                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5345334301.418440                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31786570990.281857                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          137     97.16%     97.16% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.87% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.58% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 267076243000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            141                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119171873500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 753692136500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10766544                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10766544                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10766544                       # number of overall hits
system.cpu2.icache.overall_hits::total       10766544                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        47528                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         47528                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        47528                       # number of overall misses
system.cpu2.icache.overall_misses::total        47528                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    999641999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    999641999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    999641999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    999641999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10814072                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10814072                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10814072                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10814072                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004395                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004395                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004395                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004395                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 21032.696495                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21032.696495                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 21032.696495                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21032.696495                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          440                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          199                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    36.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          199                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        38760                       # number of writebacks
system.cpu2.icache.writebacks::total            38760                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         8736                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8736                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         8736                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8736                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        38792                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        38792                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        38792                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        38792                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    793343999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    793343999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    793343999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    793343999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003587                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003587                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003587                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003587                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20451.227031                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20451.227031                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20451.227031                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20451.227031                       # average overall mshr miss latency
system.cpu2.icache.replacements                 38760                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10766544                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10766544                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        47528                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        47528                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    999641999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    999641999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10814072                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10814072                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004395                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004395                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 21032.696495                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21032.696495                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         8736                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8736                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        38792                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        38792                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    793343999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    793343999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003587                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003587                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20451.227031                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20451.227031                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.987114                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10596599                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            38760                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           273.390067                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        344670000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.987114                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999597                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999597                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         21666936                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        21666936                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13565228                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13565228                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13565228                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13565228                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2584218                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2584218                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2584218                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2584218                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 342916472706                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 342916472706                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 342916472706                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 342916472706                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16149446                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16149446                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16149446                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16149446                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.160019                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160019                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.160019                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160019                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 132696.418300                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132696.418300                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 132696.418300                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132696.418300                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2495996                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       382216                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            39535                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4581                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    63.133831                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.435058                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1011020                       # number of writebacks
system.cpu2.dcache.writebacks::total          1011020                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1980195                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1980195                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1980195                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1980195                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       604023                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       604023                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       604023                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       604023                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  70962483742                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  70962483742                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  70962483742                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70962483742                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037402                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037402                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037402                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037402                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 117483.082171                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117483.082171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 117483.082171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117483.082171                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1011020                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10990142                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10990142                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1506995                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1506995                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 157511611000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 157511611000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12497137                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12497137                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.120587                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.120587                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104520.327539                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104520.327539                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1211626                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1211626                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       295369                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       295369                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31471047500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31471047500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023635                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023635                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106548.241352                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106548.241352                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2575086                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2575086                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1077223                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1077223                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 185404861706                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 185404861706                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652309                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652309                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.294943                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.294943                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 172113.723626                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 172113.723626                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       768569                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       768569                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       308654                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       308654                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39491436242                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39491436242                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084509                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084509                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 127947.268598                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 127947.268598                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          362                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          362                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          177                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5085000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5085000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.328386                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.328386                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 28728.813559                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28728.813559                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          120                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           57                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           57                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       356000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       356000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.105751                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.105751                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6245.614035                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6245.614035                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          177                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1001000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1001000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.470745                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.470745                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5655.367232                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5655.367232                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          170                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       874000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       874000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.452128                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.452128                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5141.176471                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5141.176471                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       507500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       507500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       464500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       464500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400483                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400483                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419191                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419191                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44874890000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44874890000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819674                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819674                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511412                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511412                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107051.177148                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107051.177148                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419191                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419191                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44455699000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44455699000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511412                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511412                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106051.177148                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106051.177148                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.694949                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14989462                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1023016                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.652226                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        344681500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.694949                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.896717                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.896717                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34963113                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34963113                       # Number of data accesses
system.cpu3.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6158295872.950820                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34124163136.213394                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          118     96.72%     96.72% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     97.54% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 267076187500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   121551913500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 751312096500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14134707                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14134707                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14134707                       # number of overall hits
system.cpu3.icache.overall_hits::total       14134707                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        34131                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34131                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        34131                       # number of overall misses
system.cpu3.icache.overall_misses::total        34131                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    742046000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    742046000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    742046000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    742046000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14168838                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14168838                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14168838                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14168838                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002409                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002409                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002409                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002409                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21741.115115                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21741.115115                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21741.115115                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21741.115115                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          533                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    59.222222                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        27894                       # number of writebacks
system.cpu3.icache.writebacks::total            27894                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         6205                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6205                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         6205                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6205                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        27926                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        27926                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        27926                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        27926                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    600486500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    600486500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    600486500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    600486500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001971                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001971                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21502.775192                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21502.775192                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21502.775192                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21502.775192                       # average overall mshr miss latency
system.cpu3.icache.replacements                 27894                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14134707                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14134707                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        34131                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34131                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    742046000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    742046000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14168838                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14168838                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002409                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002409                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21741.115115                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21741.115115                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         6205                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6205                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        27926                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        27926                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    600486500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    600486500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001971                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001971                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21502.775192                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21502.775192                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.987000                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14082983                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            27894                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           504.874991                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        351691000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.987000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999594                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999594                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         28365602                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        28365602                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13986923                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13986923                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13986923                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13986923                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2661571                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2661571                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2661571                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2661571                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 351166676424                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 351166676424                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 351166676424                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 351166676424                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16648494                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16648494                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16648494                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16648494                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.159869                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.159869                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.159869                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.159869                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 131939.623788                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 131939.623788                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 131939.623788                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 131939.623788                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2693135                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       545460                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            44733                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6626                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.204659                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.321159                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1022701                       # number of writebacks
system.cpu3.dcache.writebacks::total          1022701                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2049847                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2049847                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2049847                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2049847                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       611724                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       611724                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       611724                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       611724                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  71830939965                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  71830939965                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  71830939965                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  71830939965                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036744                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036744                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036744                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036744                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 117423.772755                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117423.772755                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 117423.772755                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117423.772755                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1022701                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11339597                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11339597                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1573148                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1573148                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 163261683500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 163261683500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12912745                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12912745                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.121829                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.121829                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103780.244135                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103780.244135                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1274282                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1274282                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       298866                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       298866                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31923479500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31923479500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023145                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023145                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106815.360396                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106815.360396                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2647326                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2647326                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1088423                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1088423                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 187904992924                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 187904992924                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735749                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735749                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.291353                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.291353                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 172639.674946                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 172639.674946                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       775565                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       775565                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       312858                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       312858                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39907460465                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39907460465                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083747                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083747                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127557.743337                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127557.743337                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          369                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          369                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          209                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5313500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5313500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.361592                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.361592                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25423.444976                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25423.444976                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          136                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           73                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.126298                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.126298                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5904.109589                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5904.109589                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          184                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          184                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1279000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1279000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.464646                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.464646                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6951.086957                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6951.086957                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          180                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          180                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1123000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1123000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6238.888889                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6238.888889                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       279500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       279500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       255500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       255500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396689                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396689                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422948                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422948                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45172755000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45172755000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819637                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819637                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516019                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516019                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106804.512611                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106804.512611                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422948                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422948                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44749807000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44749807000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516019                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516019                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105804.512611                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105804.512611                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.159919                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15418883                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1034458                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.905277                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        351702500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.159919                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.911247                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.911247                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35972696                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35972696                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1100697692.307692                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3194315215.350223                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        54500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11663116000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   858554940000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  14309070000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    143452504                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       143452504                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    143452504                       # number of overall hits
system.cpu0.icache.overall_hits::total      143452504                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28656802                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28656802                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28656802                       # number of overall misses
system.cpu0.icache.overall_misses::total     28656802                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 373197293999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 373197293999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 373197293999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 373197293999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    172109306                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    172109306                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    172109306                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    172109306                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166504                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166504                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166504                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166504                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13022.991679                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13022.991679                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13022.991679                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13022.991679                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2532                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.036364                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     27034829                       # number of writebacks
system.cpu0.icache.writebacks::total         27034829                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1621937                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1621937                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1621937                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1621937                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     27034865                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     27034865                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     27034865                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     27034865                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 330709482500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 330709482500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 330709482500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 330709482500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157080                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157080                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157080                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157080                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12232.703307                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12232.703307                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12232.703307                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12232.703307                       # average overall mshr miss latency
system.cpu0.icache.replacements              27034829                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    143452504                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      143452504                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28656802                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28656802                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 373197293999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 373197293999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    172109306                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    172109306                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166504                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166504                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13022.991679                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13022.991679                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1621937                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1621937                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     27034865                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     27034865                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 330709482500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 330709482500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157080                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157080                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12232.703307                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12232.703307                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999932                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          170487137                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         27034831                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.306203                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999932                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        371253475                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       371253475                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    359249030                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       359249030                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    359249030                       # number of overall hits
system.cpu0.dcache.overall_hits::total      359249030                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     29204572                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29204572                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     29204572                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29204572                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 765907655950                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 765907655950                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 765907655950                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 765907655950                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388453602                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388453602                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388453602                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388453602                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.075182                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.075182                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.075182                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.075182                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26225.607961                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26225.607961                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26225.607961                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26225.607961                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4099589                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       177533                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            68674                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2299                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.696377                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.221836                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22957044                       # number of writebacks
system.cpu0.dcache.writebacks::total         22957044                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6655383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6655383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6655383                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6655383                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     22549189                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     22549189                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     22549189                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     22549189                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 369261682256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 369261682256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 369261682256                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 369261682256                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058049                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058049                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058049                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058049                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16375.829847                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16375.829847                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16375.829847                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16375.829847                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22957044                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    254857784                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      254857784                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23837755                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23837755                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 493438546500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 493438546500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278695539                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278695539                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.085533                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085533                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20699.874904                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20699.874904                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4481950                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4481950                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19355805                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19355805                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 284073226000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 284073226000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14676.383958                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14676.383958                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104391246                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104391246                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5366817                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5366817                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 272469109450                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 272469109450                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758063                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758063                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048897                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048897                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50769.219344                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50769.219344                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2173433                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2173433                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3193384                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3193384                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  85188456256                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  85188456256                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029095                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029095                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26676.546340                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26676.546340                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1764                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1764                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1313                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1313                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10506500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10506500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.426714                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.426714                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8001.904037                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8001.904037                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1279                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1279                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1441500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1441500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011050                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011050                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 42397.058824                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42397.058824                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2777                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2777                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          182                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1171500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1171500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2959                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2959                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.061507                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.061507                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6436.813187                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6436.813187                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       993500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       993500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.060155                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.060155                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5581.460674                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5581.460674                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402466                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402466                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417423                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417423                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45264502500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45264502500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819889                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819889                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509121                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509121                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108437.969398                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108437.969398                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417423                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417423                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44847079500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44847079500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509121                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509121                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107437.969398                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107437.969398                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.960105                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          382622442                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22966324                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.660152                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.960105                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998753                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998753                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        801525410                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       801525410                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26986598                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            21694534                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               35569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               84717                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               35383                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               85739                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               25108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               85930                       # number of demand (read+write) hits
system.l2.demand_hits::total                 49033578                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26986598                       # number of overall hits
system.l2.overall_hits::.cpu0.data           21694534                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              35569                       # number of overall hits
system.l2.overall_hits::.cpu1.data              84717                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              35383                       # number of overall hits
system.l2.overall_hits::.cpu2.data              85739                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              25108                       # number of overall hits
system.l2.overall_hits::.cpu3.data              85930                       # number of overall hits
system.l2.overall_hits::total                49033578                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             48264                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1262191                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3364                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            927096                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3409                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            925479                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2818                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            936527                       # number of demand (read+write) misses
system.l2.demand_misses::total                4109148                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            48264                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1262191                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3364                       # number of overall misses
system.l2.overall_misses::.cpu1.data           927096                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3409                       # number of overall misses
system.l2.overall_misses::.cpu2.data           925479                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2818                       # number of overall misses
system.l2.overall_misses::.cpu3.data           936527                       # number of overall misses
system.l2.overall_misses::total               4109148                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4156454500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 141993332500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    327067000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112761631000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    329645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 112456343499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    273384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 113614394500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     485912251999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4156454500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 141993332500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    327067000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112761631000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    329645000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 112456343499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    273384000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 113614394500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    485912251999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        27034862                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22956725                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38933                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1011813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           38792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1011218                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           27926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1022457                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53142726                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       27034862                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22956725                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38933                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1011813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          38792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1011218                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          27926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1022457                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53142726                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001785                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.054981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.086405                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.916272                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.087879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.915212                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.100910                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.915957                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077323                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001785                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.054981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.086405                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.916272                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.087879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.915212                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.100910                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.915957                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077323                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86119.146776                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112497.500378                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97225.624257                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121628.861520                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96698.445292                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121511.502151                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97013.484741                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121314.595842                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118251.338720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86119.146776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112497.500378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97225.624257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121628.861520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96698.445292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121511.502151                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97013.484741                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121314.595842                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118251.338720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2984959                       # number of writebacks
system.l2.writebacks::total                   2984959                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            111                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            343                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            411                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            489                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            430                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            520                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            305                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            494                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3103                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           111                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           343                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           411                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           489                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           430                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           520                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           305                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           494                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3103                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1261848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       926607                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       936033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4106045                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1261848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       926607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       936033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4106045                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3668724502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 129349042501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    268094000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103460083000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    270041000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 103167488500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    227571500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 104218722002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 444629767005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3668724502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 129349042501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    268094000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103460083000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    270041000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 103167488500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    227571500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 104218722002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 444629767005                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.054966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.075848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.915789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.076794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.914698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.089988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.915474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077264                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.054966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.075848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.915789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.076794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.914698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.089988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.915474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077264                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76188.908313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102507.625721                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90786.996275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111654.760864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90648.204095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111537.363818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90557.699960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111340.862985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108286.627888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76188.908313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102507.625721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90786.996275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111654.760864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90648.204095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111537.363818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90557.699960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111340.862985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108286.627888                       # average overall mshr miss latency
system.l2.replacements                        7623096                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6128623                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6128623                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6128623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6128623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46751952                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46751952                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46751952                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46751952                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   95                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            74                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                101                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1356500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1356500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              196                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.913580                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.272727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.108108                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.323529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.515306                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18331.081081                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13430.693069                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           101                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1489500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       247000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        85000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       227000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2048500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.913580                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.272727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.108108                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.323529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.515306                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20128.378378                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20583.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        21250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20636.363636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20282.178218                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            125                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.478261                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.461538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.416667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.368000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       223500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       161000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       243500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       303000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       931000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.478261                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.461538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.416667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.368000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20318.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20291.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20239.130435                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2782807                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            32996                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            33940                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            34569                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2884312                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         818640                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682903                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689687                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2873726                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  94389705000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82433845500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  82187635499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82883501000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  341894686999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3601447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       715899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       724256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5758038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.227309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.953910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.952627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.952270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.499081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115300.626649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120710.914288                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120422.149725                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120175.530349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118972.611515                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       818640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682903                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689687                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2873726                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  86203304501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75604815500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  75362675499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75986630501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 313157426001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.227309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.953910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.952627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.952270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105300.626040                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110710.914288                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110422.149725                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110175.529626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108972.611168                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26986598                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         35569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         35383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         25108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27082658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        48264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            57855                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4156454500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    327067000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    329645000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    273384000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5086550500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     27034862                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        38933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        38792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        27926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27140513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.086405                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.087879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.100910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86119.146776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97225.624257                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96698.445292                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97013.484741                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87918.943912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          111                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          411                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          430                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          305                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1257                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2953                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        56598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3668724502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    268094000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    270041000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    227571500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4434431002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001781                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.075848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.076794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.089988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76188.908313                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90786.996275                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90648.204095                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90557.699960                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78349.606028                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18911727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        51721                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        51799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        51361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19066608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       443551                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       244193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       242983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       246840                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1177567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47603627500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30327785500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30268708000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30730893500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 138931014500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19355278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       295914                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       294782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20244175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.825216                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.824280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.827764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107323.909765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124195.965896                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124571.299227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124497.218846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117981.409550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          343                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          489                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          520                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          494                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1846                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       443208                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       243704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       242463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       246346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1175721                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43145738000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27855267500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27804813001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  28232091501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 127037910002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.823564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.822516                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.826107                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97348.734680                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114299.590897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114676.519721                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114603.409436                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108051.068240                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             102                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.891892                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.962264                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          102                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       645000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       511500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       448000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       393500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1998000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.891892                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.962264                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19545.454545                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19673.076923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19478.260870                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19675                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19588.235294                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999901                       # Cycle average of tags in use
system.l2.tags.total_refs                   106020265                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7623100                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.907763                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.490016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        7.814131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.647915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.234024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.038309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.226233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.031603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.481139                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.445156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.122096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.369499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.023143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1704002812                       # Number of tag accesses
system.l2.tags.data_accesses               1704002812                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3081728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      80758272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        188992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59302848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        190656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59197376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        160832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59906112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          262786816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3081728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       188992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       190656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       160832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3622208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191037376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191037376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1261848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         926607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         936033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4106044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2984959                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2984959                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3530593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         92521024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           216519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67940535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           218426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67819701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           184258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68631667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             301062723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3530593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       216519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       218426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       184258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4149796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      218862702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            218862702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      218862702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3530593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        92521024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          216519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67940535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          218426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67819701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          184258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68631667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            519925426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2983176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1254908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    922377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    920430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    929855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003468743250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184720                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184720                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8669299                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2809222                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4106044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2984959                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4106044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2984959                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21877                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1783                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            243969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            224985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            214065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            246669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            348564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            244079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            250820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            255380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            249721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            301020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           284258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           284293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           215953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           227527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           268123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            191008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            171175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            168315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            166261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            171865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            184083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            196238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            205536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           227434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           226330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           164137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           173270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           211858                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 196615666500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20420835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            273193797750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48140.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66890.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1369402                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1596161                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4106044                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2984959                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1175791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1102759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  848406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  454893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  122714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   68871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   76218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   66401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   56294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 118135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 174012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 200845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 207381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 212851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 206952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 197844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 191423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 187817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 192946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4101750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.271793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.912361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   145.587019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3101703     75.62%     75.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       731084     17.82%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       103679      2.53%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43512      1.06%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24083      0.59%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15509      0.38%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11850      0.29%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9430      0.23%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        60900      1.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4101750                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.109696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.380244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184719    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184720                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.149605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.582427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172242     93.24%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              774      0.42%     93.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9009      4.88%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2102      1.14%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              465      0.25%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               99      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184720                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              261386688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1400128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190921920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               262786816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191037376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       299.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    301.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    218.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  872863915000                       # Total gap between requests
system.mem_ctrls.avgGap                     123094.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3081728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     80314112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       188992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59032128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       190656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58907520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       160832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59510720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190921920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3530593.499896965455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 92012170.372335553169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 216519.409478230169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67630383.798273459077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 218425.777458736091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67487626.165271729231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 184257.797500437649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68178684.558205112815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 218730429.726390033960                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1261848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       926607                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       936033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2984959                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1670296000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  76809778000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    143363750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64710365500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    144088750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  64488425000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    121528000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  65105952750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20986124265750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34687.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60870.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48548.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69835.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48368.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69720.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48359.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69555.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7030623.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15202488000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8080295025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14677241040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8224449300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68902987920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     164308388100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     196814821440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       476210670825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.572581                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 509565659000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29146780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 334151571000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14084071260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7485846225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14483711340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7347619800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68902987920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     312056485260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      72395371200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       496756093005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.110523                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 184778766750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29146780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 658938463250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      6020730176                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33713893002.538685                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 267076280500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   120272738000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 752591272000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10043608                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10043608                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10043608                       # number of overall hits
system.cpu1.icache.overall_hits::total       10043608                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        46354                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         46354                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        46354                       # number of overall misses
system.cpu1.icache.overall_misses::total        46354                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    980689499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    980689499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    980689499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    980689499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10089962                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10089962                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10089962                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10089962                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004594                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004594                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004594                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004594                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21156.523687                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21156.523687                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21156.523687                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21156.523687                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          279                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38901                       # number of writebacks
system.cpu1.icache.writebacks::total            38901                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7421                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7421                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7421                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7421                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38933                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38933                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38933                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38933                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    794818999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    794818999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    794818999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    794818999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003859                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003859                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003859                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003859                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20415.046336                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20415.046336                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20415.046336                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20415.046336                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38901                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10043608                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10043608                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        46354                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        46354                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    980689499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    980689499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10089962                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10089962                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004594                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004594                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21156.523687                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21156.523687                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7421                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7421                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38933                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38933                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    794818999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    794818999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003859                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003859                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20415.046336                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20415.046336                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987311                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9927741                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38901                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           255.205290                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        337347000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987311                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999603                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20218857                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20218857                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13604421                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13604421                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13604421                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13604421                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2587085                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2587085                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2587085                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2587085                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 342308337924                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 342308337924                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 342308337924                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 342308337924                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16191506                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16191506                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16191506                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16191506                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.159780                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159780                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.159780                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159780                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 132314.298882                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132314.298882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 132314.298882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132314.298882                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2530449                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       261389                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            40327                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3187                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.748258                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.017258                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1011552                       # number of writebacks
system.cpu1.dcache.writebacks::total          1011552                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1981604                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1981604                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1981604                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1981604                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       605481                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       605481                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       605481                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       605481                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  71105985119                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  71105985119                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  71105985119                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  71105985119                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037395                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037395                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037395                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037395                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117437.186500                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117437.186500                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117437.186500                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117437.186500                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1011552                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11019406                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11019406                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1507619                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1507619                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 155654908000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 155654908000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12527025                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12527025                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120349                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120349                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103245.520254                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103245.520254                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1211080                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1211080                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       296539                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       296539                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31539585500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31539585500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106358.979763                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106358.979763                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2585015                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2585015                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1079466                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1079466                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 186653429924                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 186653429924                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664481                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664481                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.294575                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.294575                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 172912.745676                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 172912.745676                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       770524                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       770524                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       308942                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       308942                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39566399619                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39566399619                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084307                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084307                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 128070.639858                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 128070.639858                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          183                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6071500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6071500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.366000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.366000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33177.595628                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33177.595628                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           56                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       388500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       388500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.112000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.112000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6937.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6937.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          199                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1124500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1124500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          361                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          361                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.448753                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.448753                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6941.358025                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6941.358025                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       983500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       983500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.440443                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.440443                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6185.534591                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6185.534591                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       240000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       240000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       222000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       222000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       402325                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         402325                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417319                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417319                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45024797000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45024797000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819644                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819644                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509147                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509147                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107890.599278                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107890.599278                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417319                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417319                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44607478000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44607478000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509147                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509147                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106890.599278                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106890.599278                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.444451                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15030121                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1022582                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.698206                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        337358500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.444451                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.920139                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920139                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35046633                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35046633                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 872864010000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47387282                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9113582                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47014059                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4638137                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1130                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           602                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1732                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           85                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           85                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5799536                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5799536                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27140515                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20246769                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     81104554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     68880726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       116767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3046492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       116344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3045770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        83746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3080178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159474577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3460460160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2938480704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4981376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129495040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4963328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129423104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3572480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    130889856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6802266048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7668686                       # Total snoops (count)
system.tol2bus.snoopTraffic                 193864832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         60811840                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074978                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.308517                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56761230     93.34%     93.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3775647      6.21%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  83250      0.14%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 149420      0.25%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  42293      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           60811840                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106308409971                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1535722495                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          58448874                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1552834657                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          42075050                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34454069278                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40552983603                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1535032565                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          58671362                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               986295916000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 432750                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747748                       # Number of bytes of host memory used
host_op_rate                                   434595                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2657.93                       # Real time elapsed on the host
host_tick_rate                               42676777                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1150219513                       # Number of instructions simulated
sim_ops                                    1155124340                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113432                       # Number of seconds simulated
sim_ticks                                113431906000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.951863                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10183863                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            11848333                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1264077                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         17942833                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1230943                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1448460                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          217517                       # Number of indirect misses.
system.cpu0.branchPred.lookups               23119890                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6096                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3583                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1035084                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8980477                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1107761                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         895229                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34204798                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            37943703                       # Number of instructions committed
system.cpu0.commit.committedOps              38387488                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    216045379                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.177683                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.819888                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    199407242     92.30%     92.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8567205      3.97%     96.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2924791      1.35%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2361993      1.09%     98.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       752228      0.35%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       614846      0.28%     99.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       225699      0.10%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        83614      0.04%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1107761      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    216045379                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1031                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1049856                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36629409                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8218727                       # Number of loads committed
system.cpu0.commit.membars                     666271                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       666578      1.74%      1.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        28166834     73.38%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28087      0.07%     75.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           69932      0.18%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           130      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           375      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          147      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8222078     21.42%     96.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1232948      3.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          232      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         38387488                       # Class of committed instruction
system.cpu0.commit.refs                       9455324                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   37943703                       # Number of Instructions Simulated
system.cpu0.committedOps                     38387488                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.957644                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.957644                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            167891124                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               229356                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7896476                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              78299863                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15313865                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 35304496                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1036139                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               116020                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1663453                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   23119890                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13112200                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    201592228                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               158493                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          198                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      93412462                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2530264                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.102275                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          18351359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11414806                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.413229                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         221209077                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.435038                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.943359                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               165081496     74.63%     74.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31514705     14.25%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17803789      8.05%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2837849      1.28%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1010849      0.46%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1697190      0.77%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  776570      0.35%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  483271      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3358      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           221209077                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1003                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     715                       # number of floating regfile writes
system.cpu0.idleCycles                        4846001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1062603                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13054775                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.256805                       # Inst execution rate
system.cpu0.iew.exec_refs                    13878278                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1512969                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               49742085                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15136381                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            437131                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1049297                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2078722                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           72547686                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12365309                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           680714                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             58051996                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                442287                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4124029                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1036139                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4918180                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       108749                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           28705                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          159                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          438                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1907                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6917654                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       842125                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           438                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       473417                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        589186                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44944499                       # num instructions consuming a value
system.cpu0.iew.wb_count                     57042016                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.720252                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32371346                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.252337                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      57090161                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76450366                       # number of integer regfile reads
system.cpu0.int_regfile_writes               42999592                       # number of integer regfile writes
system.cpu0.ipc                              0.167852                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.167852                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           667292      1.14%      1.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             43872095     74.70%     75.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28210      0.05%     75.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                70253      0.12%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 42      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                130      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                397      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                39      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               147      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12579511     21.42%     97.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1514191      2.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            317      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            68      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              58732709                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1200                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2358                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1108                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1421                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     126817                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002159                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  75577     59.60%     59.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.01%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 44781     35.31%     94.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6400      5.05%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               27      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              58191034                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         338821409                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     57040908                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106706856                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  71081618                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 58732709                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1466068                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34160201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            22454                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        570839                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21662879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    221209077                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.265508                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.725938                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          185787698     83.99%     83.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20481693      9.26%     93.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            9790299      4.43%     97.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3052922      1.38%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1463523      0.66%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             295271      0.13%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             221151      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              77861      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              38659      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      221209077                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.259816                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1198594                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          618905                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15136381                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2078722                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1923                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   733                       # number of misc regfile writes
system.cpu0.numCycles                       226055078                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      808817                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               60163571                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28258599                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3154216                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16458906                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3409304                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                94312                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            101601874                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              75208545                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           55901854                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 35267806                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                901947                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1036139                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7898100                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27643260                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1160                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       101600714                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     100384555                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            482986                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8155678                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        482318                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   287521415                       # The number of ROB reads
system.cpu0.rob.rob_writes                  150362414                       # The number of ROB writes
system.cpu0.timesIdled                         177955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  712                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.503202                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9586011                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10831259                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1161065                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16723807                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1178571                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1228298                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           49727                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21254243                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1483                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           976                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           966916                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8079773                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1001811                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         861625                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31537632                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            33147201                       # Number of instructions committed
system.cpu1.commit.committedOps              33577138                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    193993245                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173084                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.812479                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    179490651     92.52%     92.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7453306      3.84%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2575492      1.33%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2025806      1.04%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       662368      0.34%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       540225      0.28%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       174757      0.09%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        68829      0.04%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1001811      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    193993245                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              857885                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31920747                       # Number of committed integer instructions.
system.cpu1.commit.loads                      7155943                       # Number of loads committed
system.cpu1.commit.membars                     644864                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       644864      1.92%      1.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        25007417     74.48%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             62      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7156919     21.31%     97.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        767780      2.29%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33577138                       # Class of committed instruction
system.cpu1.commit.refs                       7924699                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   33147201                       # Number of Instructions Simulated
system.cpu1.committedOps                     33577138                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.009825                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.009825                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            154422237                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               194367                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7247537                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              71086360                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10685918                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31150414                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                967423                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                15074                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1569530                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21254243                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12164712                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184601121                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               163907                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      85554747                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2323144                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.106693                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13032812                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10764582                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.429473                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         198795522                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.442196                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.942904                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               147262370     74.08%     74.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                29028024     14.60%     88.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16346008      8.22%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2551490      1.28%     98.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  911429      0.46%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1686796      0.85%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  613834      0.31%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  395205      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     366      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198795522                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         413340                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              990654                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11678030                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.257082                       # Inst execution rate
system.cpu1.iew.exec_refs                    11750119                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    841920                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               48775574                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13605449                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            383528                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1384088                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1337412                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           65073640                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10908199                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           601095                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51212960                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                435614                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3717935                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                967423                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4495191                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        92458                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             223                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6449506                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       568656                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            29                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       474095                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        516559                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40824315                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50315139                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.711689                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29054199                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.252575                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50357671                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67667184                       # number of integer regfile reads
system.cpu1.int_regfile_writes               38172367                       # number of integer regfile writes
system.cpu1.ipc                              0.166394                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166394                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           645350      1.25%      1.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39224096     75.70%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 119      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     76.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11102216     21.43%     98.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             842178      1.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51814055                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      84990                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001640                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  61942     72.88%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     72.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 23018     27.08%     99.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   30      0.04%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              51253695                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         302517418                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50315139                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         96570166                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63674703                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51814055                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1398937                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31496502                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             8796                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        537312                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20674803                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    198795522                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.260640                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.722121                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          167780380     84.40%     84.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17734084      8.92%     93.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8619484      4.34%     97.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2742300      1.38%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1384841      0.70%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             264052      0.13%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             170559      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67451      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32371      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198795522                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.260099                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1141318                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          594445                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13605449                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1337412                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    486                       # number of misc regfile reads
system.cpu1.numCycles                       199208862                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    27544286                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               58611063                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24729069                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3061977                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11755504                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3128684                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                93839                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             92070766                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              67949157                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50581022                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31128641                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                801533                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                967423                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7388570                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25851953                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        92070766                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      88944321                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            410982                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7727527                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        410996                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   258103526                       # The number of ROB reads
system.cpu1.rob.rob_writes                  135047716                       # The number of ROB writes
system.cpu1.timesIdled                           4686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.028939                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9381022                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10537048                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1223242                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16327706                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           1079645                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        1108743                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           29098                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20775792                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1309                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1000                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1019575                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7851338                       # Number of branches committed
system.cpu2.commit.bw_lim_events               998350                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         829085                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30730809                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            32217005                       # Number of instructions committed
system.cpu2.commit.committedOps              32630658                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    184061709                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.177281                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.821685                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    169879381     92.29%     92.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7343430      3.99%     96.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2543931      1.38%     97.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1977945      1.07%     98.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       596325      0.32%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       512319      0.28%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       138360      0.08%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        71668      0.04%     99.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       998350      0.54%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    184061709                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              802231                       # Number of function calls committed.
system.cpu2.commit.int_insts                 30998372                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6935175                       # Number of loads committed
system.cpu2.commit.membars                     620403                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       620403      1.90%      1.90% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24314637     74.51%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             62      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6936175     21.26%     97.67% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        759285      2.33%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32630658                       # Class of committed instruction
system.cpu2.commit.refs                       7695460                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   32217005                       # Number of Instructions Simulated
system.cpu2.committedOps                     32630658                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.873986                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.873986                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            144612022                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               203912                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7168320                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              69488284                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                10637875                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31040144                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1020097                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                15432                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1506052                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20775792                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11921253                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    174750050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               148389                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      83590142                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2447528                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.109784                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12842361                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10460667                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.441710                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         188816190                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.455738                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.951279                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               138350265     73.27%     73.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                28183252     14.93%     88.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16396160      8.68%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2414096      1.28%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  931918      0.49%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1504934      0.80%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  668852      0.35%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  366317      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     396      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           188816190                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         426062                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1042181                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11422274                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.263839                       # Inst execution rate
system.cpu2.iew.exec_refs                    11387793                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    838877                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               47978696                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13202836                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            369399                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1361752                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1350528                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63320726                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10548916                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           636817                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49929423                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                430205                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3660275                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1020097                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4422179                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        83521                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             196                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6267661                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       590243                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            19                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       519631                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        522550                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 39146863                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48998670                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.716243                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 28038663                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.258920                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49041336                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65959127                       # number of integer regfile reads
system.cpu2.int_regfile_writes               37105068                       # number of integer regfile writes
system.cpu2.ipc                              0.170242                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.170242                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           620914      1.23%      1.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             38361331     75.86%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  86      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     77.09% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10744751     21.25%     98.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             839062      1.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50566240                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      84044                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001662                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  60433     71.91%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     71.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 23580     28.06%     99.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   31      0.04%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50029370                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         290041708                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48998670                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         94010809                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  61981277                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50566240                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1339449                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30690068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             8994                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        510364                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     19918960                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    188816190                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.267807                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.728396                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          158385991     83.88%     83.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17545975      9.29%     93.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8390262      4.44%     97.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2634829      1.40%     99.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1335015      0.71%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             275588      0.15%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             154407      0.08%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              62172      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              31951      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      188816190                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.267204                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1135617                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          611324                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13202836                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1350528                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    511                       # number of misc regfile reads
system.cpu2.numCycles                       189242252                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    37511516                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               57644048                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24008029                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2897301                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11729471                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2965294                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               104322                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             89702863                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              66223184                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49294844                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30947579                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                797176                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1020097                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7090249                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                25286815                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        89702863                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      80384746                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            414840                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7514134                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        414809                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   246421992                       # The number of ROB reads
system.cpu2.rob.rob_writes                  131496038                       # The number of ROB writes
system.cpu2.timesIdled                           4769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.680878                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8177656                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9018060                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           998793                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13309305                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            781288                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         791820                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           10532                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17322837                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1231                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           985                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           885109                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   6889729                       # Number of branches committed
system.cpu3.commit.bw_lim_events               940377                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         673339                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27474789                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28391452                       # Number of instructions committed
system.cpu3.commit.committedOps              28727277                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    149969350                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.191554                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.857789                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    137544474     91.72%     91.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6398585      4.27%     95.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2240214      1.49%     97.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1824847      1.22%     98.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       501975      0.33%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       344128      0.23%     99.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       101083      0.07%     99.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        73667      0.05%     99.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       940377      0.63%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    149969350                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              581406                       # Number of function calls committed.
system.cpu3.commit.int_insts                 27214713                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6021476                       # Number of loads committed
system.cpu3.commit.membars                     503701                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       503701      1.75%      1.75% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        21480020     74.77%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             52      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6022461     20.96%     97.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        720947      2.51%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28727277                       # Class of committed instruction
system.cpu3.commit.refs                       6743408                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28391452                       # Number of Instructions Simulated
system.cpu3.committedOps                     28727277                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.444460                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.444460                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            115909288                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               114296                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6520319                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              61017023                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 8753764                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27251938                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                885579                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13121                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1380434                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17322837                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10486761                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    142029056                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               145861                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      72218071                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1998526                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.112067                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11152684                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8958944                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.467201                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         154181003                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.474330                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.899154                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               109073978     70.74%     70.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25204362     16.35%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15742395     10.21%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2231627      1.45%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  555784      0.36%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1008287      0.65%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   68283      0.04%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  295861      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     426      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           154181003                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         395111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              910187                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10266311                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.288517                       # Inst execution rate
system.cpu3.iew.exec_refs                     9908346                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    813294                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               41169680                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11532439                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            284866                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1017211                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1317443                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           56165964                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9095052                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           638841                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44597797                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                383443                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3174934                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                885579                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3837651                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        48108                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             212                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5510963                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       595511                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            28                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       490947                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        419240                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34224026                       # num instructions consuming a value
system.cpu3.iew.wb_count                     43785794                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.728425                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24929652                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.283264                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      43831089                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58915172                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32978124                       # number of integer regfile writes
system.cpu3.ipc                              0.183673                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.183673                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           504150      1.11%      1.11% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34655089     76.61%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  74      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9263199     20.48%     98.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             814030      1.80%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45236638                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      85429                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001888                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  68833     80.57%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     80.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 16586     19.41%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   10      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44817917                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         244755162                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     43785794                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83604676                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  55103981                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45236638                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1061983                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27438687                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            15454                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        388644                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     17028297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    154181003                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.293400                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.771060                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          127403091     82.63%     82.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           15260217      9.90%     92.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7419827      4.81%     97.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2318744      1.50%     98.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1113600      0.72%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             382109      0.25%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             198484      0.13%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              54762      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30169      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      154181003                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.292650                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1085473                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          626663                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11532439                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1317443                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    449                       # number of misc regfile reads
system.cpu3.numCycles                       154576114                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    72177060                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               49809105                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             21071909                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2410307                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 9681870                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2635946                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                97695                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             79192521                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              58599211                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43506277                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27250624                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                824157                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                885579                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6309946                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22434368                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        79192521                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      60243879                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            296442                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6125359                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        296414                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   205229219                       # The number of ROB reads
system.cpu3.rob.rob_writes                  116643583                       # The number of ROB writes
system.cpu3.timesIdled                           4622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5061048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9598979                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1435075                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       486117                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5608946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3851002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12234251                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4337119                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4983124                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       650222                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3892655                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5437                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7275                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60265                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60182                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4983125                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14642285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14642285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    364385792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               364385792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5524                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5056102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5056102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5056102                       # Request fanout histogram
system.membus.respLayer1.occupancy        27056174750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13526688512                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                586                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          294                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    63982743.197279                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   146720404.802155                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          294    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        52500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    550194500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            294                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    94620979500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  18810926500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11915304                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11915304                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11915304                       # number of overall hits
system.cpu2.icache.overall_hits::total       11915304                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5949                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5949                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5949                       # number of overall misses
system.cpu2.icache.overall_misses::total         5949                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    388802999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    388802999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    388802999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    388802999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11921253                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11921253                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11921253                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11921253                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000499                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000499                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000499                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000499                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65356.026055                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65356.026055                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65356.026055                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65356.026055                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          959                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    87.181818                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5585                       # number of writebacks
system.cpu2.icache.writebacks::total             5585                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          364                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          364                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          364                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          364                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5585                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5585                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5585                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5585                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    362367499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    362367499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    362367499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    362367499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000468                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000468                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000468                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000468                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64882.273769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64882.273769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64882.273769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64882.273769                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5585                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11915304                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11915304                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5949                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5949                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    388802999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    388802999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11921253                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11921253                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000499                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000499                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65356.026055                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65356.026055                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          364                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          364                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5585                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5585                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    362367499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    362367499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000468                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000468                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64882.273769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64882.273769                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12129626                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5617                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2159.449172                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23848091                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23848091                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8464187                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8464187                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8464187                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8464187                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2192949                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2192949                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2192949                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2192949                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 182602287992                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 182602287992                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 182602287992                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 182602287992                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10657136                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10657136                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10657136                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10657136                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.205773                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.205773                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.205773                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.205773                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83267.913660                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83267.913660                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83267.913660                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83267.913660                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7432555                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          333                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           120121                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.875567                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.250000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1449122                       # number of writebacks
system.cpu2.dcache.writebacks::total          1449122                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       737485                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       737485                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       737485                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       737485                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1455464                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1455464                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1455464                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1455464                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 130353692998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 130353692998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 130353692998                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 130353692998                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.136572                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.136572                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.136572                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.136572                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89561.605782                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89561.605782                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89561.605782                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89561.605782                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1449122                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8109532                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8109532                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1995490                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1995490                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 163446635500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 163446635500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10105022                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10105022                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.197475                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.197475                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81908.020336                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81908.020336                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       554635                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       554635                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1440855                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1440855                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 128614953000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 128614953000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.142588                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142588                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89262.939713                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89262.939713                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       354655                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        354655                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       197459                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       197459                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19155652492                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19155652492                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       552114                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       552114                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.357642                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.357642                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97010.784477                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97010.784477                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       182850                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       182850                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        14609                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14609                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1738739998                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1738739998                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.026460                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026460                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 119018.413170                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 119018.413170                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       206518                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       206518                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1054                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1054                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     24139000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     24139000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       207572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       207572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.005078                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.005078                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22902.277040                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22902.277040                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          158                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          158                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          896                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13897500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13897500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.004317                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004317                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15510.602679                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15510.602679                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       205160                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       205160                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1939                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1939                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     29488000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     29488000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       207099                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       207099                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.009363                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009363                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 15207.839092                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15207.839092                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1923                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1923                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     27652000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     27652000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.009285                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009285                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 14379.615185                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14379.615185                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1100000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1100000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1013000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1013000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          321                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            321                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          679                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          679                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      9464500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      9464500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1000                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1000                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.679000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.679000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 13938.880707                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 13938.880707                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          679                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          679                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      8785500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      8785500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.679000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.679000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 12938.880707                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 12938.880707                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.541673                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10336819                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1455434                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.102224                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.541673                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985677                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985677                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23601021                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23601021                       # Number of data accesses
system.cpu3.numPwrStateTransitions                618                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          310                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    116593559.677419                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   286426989.251835                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          310    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        51000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1270100500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            310                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    77287902500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  36144003500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10480893                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10480893                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10480893                       # number of overall hits
system.cpu3.icache.overall_hits::total       10480893                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5868                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5868                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5868                       # number of overall misses
system.cpu3.icache.overall_misses::total         5868                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    362436500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    362436500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    362436500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    362436500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10486761                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10486761                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10486761                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10486761                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000560                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000560                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000560                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000560                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61764.911384                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61764.911384                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61764.911384                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61764.911384                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          448                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    40.727273                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5638                       # number of writebacks
system.cpu3.icache.writebacks::total             5638                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          230                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          230                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          230                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          230                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5638                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5638                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5638                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5638                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    346193500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    346193500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    346193500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    346193500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000538                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000538                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000538                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000538                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61403.600568                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61403.600568                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61403.600568                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61403.600568                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5638                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10480893                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10480893                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5868                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5868                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    362436500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    362436500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10486761                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10486761                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000560                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000560                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61764.911384                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61764.911384                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          230                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          230                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5638                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5638                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    346193500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    346193500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61403.600568                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61403.600568                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10566181                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5670                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1863.523986                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20979160                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20979160                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7424803                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7424803                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7424803                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7424803                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1913691                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1913691                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1913691                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1913691                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 160433698487                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 160433698487                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 160433698487                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 160433698487                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9338494                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9338494                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9338494                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9338494                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.204925                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.204925                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.204925                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.204925                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83834.693525                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83834.693525                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83834.693525                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83834.693525                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4793069                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         5537                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            73098                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             58                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    65.570453                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    95.465517                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1153643                       # number of writebacks
system.cpu3.dcache.writebacks::total          1153643                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       754224                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       754224                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       754224                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       754224                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1159467                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1159467                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1159467                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1159467                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 104346932490                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 104346932490                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 104346932490                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 104346932490                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.124160                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.124160                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.124160                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.124160                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 89995.603575                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89995.603575                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 89995.603575                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89995.603575                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1153643                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7070440                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7070440                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1715311                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1715311                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 140641192000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 140641192000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8785751                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8785751                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.195238                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.195238                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 81991.657490                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81991.657490                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       569878                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       569878                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1145433                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1145433                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 102566341500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 102566341500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.130374                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.130374                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89543.728442                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89543.728442                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       354363                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        354363                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       198380                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       198380                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19792506487                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19792506487                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       552743                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       552743                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.358901                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.358901                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99770.674902                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99770.674902                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184346                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184346                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        14034                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        14034                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1780590990                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1780590990                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.025390                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025390                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126876.941000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126876.941000                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       167683                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       167683                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          884                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          884                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     27433500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     27433500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       168567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       168567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.005244                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.005244                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31033.371041                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31033.371041                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          182                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          182                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          702                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          702                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     11192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     11192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.004165                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004165                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15943.019943                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15943.019943                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       166666                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       166666                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1478                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1478                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     21292500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     21292500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       168144                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       168144                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.008790                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.008790                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 14406.292287                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 14406.292287                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1470                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1470                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     19895500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     19895500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.008743                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.008743                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 13534.353741                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13534.353741                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1006500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1006500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       933500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       933500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          310                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            310                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          675                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          675                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     11094000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     11094000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          985                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          985                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.685279                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.685279                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 16435.555556                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 16435.555556                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          675                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          675                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     10419000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     10419000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.685279                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.685279                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 15435.555556                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 15435.555556                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.807094                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8922815                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1159776                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.693568                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.807094                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962722                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962722                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20512128                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20512128                       # Number of data accesses
system.cpu0.numPwrStateTransitions                118                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           59                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6854881.355932                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6507702.246476                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           59    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        65500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     18766500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             59                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   113027468000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    404438000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12871332                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12871332                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12871332                       # number of overall hits
system.cpu0.icache.overall_hits::total       12871332                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       240863                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        240863                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       240863                       # number of overall misses
system.cpu0.icache.overall_misses::total       240863                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5789651996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5789651996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5789651996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5789651996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13112195                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13112195                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13112195                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13112195                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.018369                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018369                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.018369                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018369                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24037.116519                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24037.116519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24037.116519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24037.116519                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3187                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               77                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.389610                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       220851                       # number of writebacks
system.cpu0.icache.writebacks::total           220851                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        20009                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        20009                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        20009                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        20009                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       220854                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       220854                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       220854                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       220854                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5119357498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5119357498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5119357498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5119357498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016843                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016843                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016843                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016843                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23179.826935                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23179.826935                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23179.826935                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23179.826935                       # average overall mshr miss latency
system.cpu0.icache.replacements                220851                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12871332                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12871332                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       240863                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       240863                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5789651996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5789651996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13112195                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13112195                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.018369                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018369                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24037.116519                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24037.116519                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        20009                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        20009                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       220854                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       220854                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5119357498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5119357498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016843                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016843                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23179.826935                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23179.826935                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999762                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13092416                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           220886                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            59.272276                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999762                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26445244                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26445244                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10179792                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10179792                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10179792                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10179792                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2587777                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587777                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2587777                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587777                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 206472309466                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 206472309466                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 206472309466                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 206472309466                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12767569                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12767569                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12767569                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12767569                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.202684                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.202684                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.202684                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.202684                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 79787.520125                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79787.520125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 79787.520125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79787.520125                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8885808                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          750                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           145898                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.904248                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    37.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1716767                       # number of writebacks
system.cpu0.dcache.writebacks::total          1716767                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       865327                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       865327                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       865327                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       865327                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1722450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1722450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1722450                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1722450                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 149156772084                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 149156772084                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 149156772084                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 149156772084                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.134908                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.134908                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.134908                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.134908                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86595.705004                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86595.705004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86595.705004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86595.705004                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1716767                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9423342                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9423342                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2335569                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2335569                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 184102169500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 184102169500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11758911                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11758911                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.198621                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.198621                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78825.403788                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78825.403788                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       643681                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       643681                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1691888                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1691888                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 146593624000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 146593624000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.143881                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.143881                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86644.993049                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86644.993049                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       756450                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        756450                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       252208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       252208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22370139966                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22370139966                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1008658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1008658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250043                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.250043                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88697.186314                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88697.186314                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       221646                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       221646                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        30562                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30562                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2563148084                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2563148084                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030300                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030300                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83867.158039                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83867.158039                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       238099                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       238099                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1617                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1617                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     32431500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     32431500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       239716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       239716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006745                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006745                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20056.586271                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20056.586271                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          891                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          891                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          726                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          726                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     16841500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     16841500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003029                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003029                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23197.658402                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23197.658402                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       220672                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       220672                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3664                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3664                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     81235000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     81235000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       224336                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       224336                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.016333                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.016333                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22171.124454                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22171.124454                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3659                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3659                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     77584000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     77584000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.016310                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.016310                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21203.607543                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21203.607543                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       114000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       114000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       106000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       106000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3094                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3094                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          489                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          489                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10219500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10219500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3583                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3583                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.136478                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.136478                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20898.773006                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20898.773006                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          489                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          489                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9730500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9730500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.136478                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.136478                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19898.773006                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19898.773006                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.973528                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12375574                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1719918                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.195444                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.973528                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999173                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999173                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28190294                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28190294                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              192129                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              263386                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1936                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              207181                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2045                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              195006                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2250                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              151436                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1015369                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             192129                       # number of overall hits
system.l2.overall_hits::.cpu0.data             263386                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1936                       # number of overall hits
system.l2.overall_hits::.cpu1.data             207181                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2045                       # number of overall hits
system.l2.overall_hits::.cpu2.data             195006                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2250                       # number of overall hits
system.l2.overall_hits::.cpu3.data             151436                       # number of overall hits
system.l2.overall_hits::total                 1015369                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             28724                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1452259                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3592                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1332166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3540                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1252614                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3388                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1000821                       # number of demand (read+write) misses
system.l2.demand_misses::total                5077104                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            28724                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1452259                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3592                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1332166                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3540                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1252614                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3388                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1000821                       # number of overall misses
system.l2.overall_misses::total               5077104                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2397077500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 142915666000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    325033000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 132265653500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    328889500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 125454852500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    310543500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 100555524000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     504553239500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2397077500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 142915666000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    325033000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 132265653500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    328889500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 125454852500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    310543500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 100555524000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    504553239500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          220853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1715645                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1539347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1447620                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5638                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1152257                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6092473                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         220853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1715645                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1539347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1447620                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5638                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1152257                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6092473                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.130059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.846480                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.649783                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.865410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.633841                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.865292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.600922                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.868574                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.833340                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.130059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.846480                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.649783                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.865410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.633841                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.865292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.600922                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.868574                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833340                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83452.078401                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98409.213508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90488.028953                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99286.165163                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92906.638418                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100154.439037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91659.828808                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100473.035638                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99378.157213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83452.078401                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98409.213508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90488.028953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99286.165163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92906.638418                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100154.439037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91659.828808                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100473.035638                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99378.157213                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              650222                       # number of writebacks
system.l2.writebacks::total                    650222                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           8107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            673                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8621                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            771                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           8189                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            569                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           6808                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               33796                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          8107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           673                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8621                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           771                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          8189                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           569                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          6808                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              33796                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        28666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1444152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1323545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1244425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       994013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5043308                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        28666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1444152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1323545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1244425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       994013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5043308                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2107012500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 128018323533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    247567001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 118540732038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    246133500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 112542790540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    241579502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  90234115537                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 452178254151                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2107012500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 128018323533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    247567001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 118540732038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    246133500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 112542790540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    241579502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  90234115537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 452178254151                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.129797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.841755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.528039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.859809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.495792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.859635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.862666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.827793                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.129797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.841755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.528039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.859809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.495792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.859635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.862666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.827793                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73502.145399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88646.017547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84812.264817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89563.053797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88888.949079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90437.584057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85696.879035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90777.601034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89659.059917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73502.145399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88646.017547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84812.264817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89563.053797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88888.949079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90437.584057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85696.879035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90777.601034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89659.059917                       # average overall mshr miss latency
system.l2.replacements                        8855309                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       705868                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           705868                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       705868                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       705868                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4507975                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4507975                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4507975                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4507975                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            1600                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             481                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             524                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2834                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1616                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           547                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           644                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           244                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3051                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     43605000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     11198500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     12068000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      4812000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     71683500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1028                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          473                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5885                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.502488                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.532101                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.551370                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.515856                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.518437                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26983.292079                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 20472.577697                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 18739.130435                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 19721.311475                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23495.083579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1616                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          547                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          644                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          244                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3051                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     32317500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     11000999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     12987999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      4914000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     61220498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.502488                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.532101                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.551370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.515856                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.518437                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19998.452970                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20111.515539                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20167.700311                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20139.344262                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20065.715503                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           802                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           548                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           361                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           251                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1962                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         2039                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1078                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          648                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          456                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4221                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     45327000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     25903000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     14778000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     10718000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     96726000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2841                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1626                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1009                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          707                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6183                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.717705                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.662977                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.642220                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.644979                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.682678                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 22230.014713                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 24028.756957                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 22805.555556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 23504.385965                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 22915.422886                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         2034                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1076                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          644                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          452                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4206                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     41081000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     21339500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     12961000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      9248500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     84630000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.715945                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.661747                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.638256                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.639321                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.680252                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20197.148476                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19832.249071                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20125.776398                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20461.283186                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20121.255350                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5967                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              180                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              327                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6675                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          21015                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13077                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13058                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60181                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2376226000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1718285500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1693017500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1751775000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7539304000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        26982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        13257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        13259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        13358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.778853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.986422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.984840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.975520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113072.852724                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131397.530015                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129653.660591                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134431.355997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125277.147272                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        21015                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13077                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        13058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        13031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2166076000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1587515500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1562437500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1621465000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6937494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.778853                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.986422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.984840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.975520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103072.852724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121397.530015                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119653.660591                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124431.355997                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115277.147272                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        192129                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1936                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2250                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             198360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        28724                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3592                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39244                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2397077500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    325033000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    328889500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    310543500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3361543500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       220853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5585                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5638                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         237604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.130059                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.649783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.633841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.600922                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.165166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83452.078401                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90488.028953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92906.638418                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91659.828808                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85657.514525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          673                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          771                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          569                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2071                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        28666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2919                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2107012500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    247567001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    246133500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    241579502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2842292503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.129797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.528039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.495792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.156449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73502.145399                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84812.264817                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88888.949079                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85696.879035                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76461.208485                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       257419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       207001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       194805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       151109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            810334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1431244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1319089                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1239556                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       987790                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4977679                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 140539440000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 130547368000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 123761835000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  98803749000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 493652392000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1688663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1526090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1434361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1138899                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5788013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.847560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.864359                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.864187                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.867320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98193.906839                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98967.824006                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99843.681931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100025.054921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99173.207433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         8107                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8621                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         8189                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         6808                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        31725                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1423137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1310468                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1231367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       980982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4945954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 125852247533                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 116953216538                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 110980353040                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  88612650537                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 442398467648                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.842760                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.858710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.858478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.861342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.854517                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88432.981177                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89245.381450                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90127.762917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90330.557071                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89446.539060                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             2                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999998                       # Cycle average of tags in use
system.l2.tags.total_refs                    11283051                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8855375                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.274147                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.088811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.937386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.074373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.031968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.304155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.031333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.274674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.030486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.226812                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.407638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.014647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.204287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.145377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.129292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.097294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 189950095                       # Number of tag accesses
system.l2.tags.data_accesses                189950095                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1834624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      92425664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        186816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84706880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        177216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      79643136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        180416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      63616832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          322771584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1834624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       186816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       177216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       180416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2379072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41614208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41614208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          28666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1444151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1323545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1244424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         994013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5043306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       650222                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             650222                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16173792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        814811875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1646944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        746764142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1562312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        702122875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1590523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        560837195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2845509658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16173792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1646944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1562312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1590523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20973570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      366865104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            366865104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      366865104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16173792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       814811875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1646944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       746764142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1562312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       702122875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1590523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       560837195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3212374762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    646116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     28667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1426981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1314476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1235782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    984279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000389012750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40187                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40187                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9032875                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             607741                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5043307                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     650222                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5043307                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   650222                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  44615                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4106                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            216211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            191526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            180527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            172853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            812017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            553292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            421697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            339308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            387955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           476137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           356536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           184366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           168387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           202582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37223                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 149537628750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24993460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            243263103750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29915.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48665.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2713913                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  557445                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5043307                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               650222                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  956475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1197291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1020347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  722884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  471983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  293080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  169084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   89335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   43069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   19615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  43970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2373442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.212033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.139835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   190.574957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1416246     59.67%     59.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       607180     25.58%     85.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147553      6.22%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62394      2.63%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34569      1.46%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21977      0.93%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14705      0.62%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10307      0.43%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58511      2.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2373442                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     124.385548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    182.542920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          19416     48.31%     48.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        12633     31.44%     79.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1728      4.30%     84.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1511      3.76%     87.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         1788      4.45%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          798      1.99%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          304      0.76%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          279      0.69%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          227      0.56%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          231      0.57%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          222      0.55%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          215      0.53%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          168      0.42%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          142      0.35%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          100      0.25%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           87      0.22%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           58      0.14%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           39      0.10%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           35      0.09%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           33      0.08%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           36      0.09%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           35      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           31      0.08%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535           16      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           15      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663           17      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40187                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.077587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.072802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.411418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38568     95.97%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              478      1.19%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              862      2.14%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              221      0.55%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               42      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40187                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              319916288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2855360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41351040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               322771648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41614208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2820.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       364.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2845.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    366.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  113431977500                       # Total gap between requests
system.mem_ctrls.avgGap                      19922.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1834688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     91326784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       186816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     84126464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       177216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     79090048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       180416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     62993856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41351040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16174355.740791307762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 805124300.741274714470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1646944.026489337208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 741647275.150256276131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1562311.753802320920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 697246928.038042545319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1590522.511364659527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 555345124.854024767876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 364545051.372053980827                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        28667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1444151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1323545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1244424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       994013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       650222                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    920741750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  68262792750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    125003250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63690189750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    129633000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  60959782750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    123344500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  49051616000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2812232194750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32118.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47268.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42824.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48120.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46815.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     48986.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43754.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49347.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4325033.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9276595020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4930634775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16400472900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1885443120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8954075520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51339157290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        324877440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        93111256065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        820.855960                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    422964500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3787680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 109221261500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7669788000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4076577615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19290180840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1487251080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8954075520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51257899230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        393305280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        93129077565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        821.013072                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    608649750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3787680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 109035576250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                560                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          281                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    49208594.306050                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   107098556.540038                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          281    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    406528000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            281                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99604291000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13827615000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12158822                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12158822                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12158822                       # number of overall hits
system.cpu1.icache.overall_hits::total       12158822                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5890                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5890                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5890                       # number of overall misses
system.cpu1.icache.overall_misses::total         5890                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    381933998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    381933998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    381933998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    381933998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12164712                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12164712                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12164712                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12164712                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000484                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000484                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000484                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000484                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64844.481834                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64844.481834                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64844.481834                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64844.481834                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          964                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.266667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5528                       # number of writebacks
system.cpu1.icache.writebacks::total             5528                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          362                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          362                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          362                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          362                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5528                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5528                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5528                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5528                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    356984498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    356984498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    356984498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    356984498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000454                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000454                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000454                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000454                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64577.514110                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64577.514110                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64577.514110                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64577.514110                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5528                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12158822                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12158822                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5890                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5890                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    381933998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    381933998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12164712                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12164712                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000484                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000484                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64844.481834                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64844.481834                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          362                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          362                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5528                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5528                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    356984498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    356984498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000454                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000454                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64577.514110                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64577.514110                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12319150                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5560                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2215.674460                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24334952                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24334952                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8706343                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8706343                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8706343                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8706343                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2290458                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2290458                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2290458                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2290458                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 189697506998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 189697506998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 189697506998                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 189697506998                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     10996801                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     10996801                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     10996801                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     10996801                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208284                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208284                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208284                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208284                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82820.775145                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82820.775145                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82820.775145                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82820.775145                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7926907                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           25                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           130488                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.748168                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           25                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1540435                       # number of writebacks
system.cpu1.dcache.writebacks::total          1540435                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       743826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       743826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       743826                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       743826                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1546632                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1546632                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1546632                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1546632                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 137472164498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 137472164498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 137472164498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 137472164498                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.140644                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.140644                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.140644                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.140644                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88884.857224                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88884.857224                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88884.857224                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88884.857224                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1540435                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8353640                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8353640                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2090680                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2090680                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 170264032500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 170264032500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10444320                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10444320                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.200174                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.200174                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81439.547181                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81439.547181                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       558495                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       558495                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1532185                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1532185                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 135712434000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 135712434000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146700                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146700                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88574.443687                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88574.443687                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       352703                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        352703                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       199778                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       199778                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19433474498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19433474498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       552481                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       552481                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.361602                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.361602                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97275.348126                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97275.348126                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185331                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185331                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        14447                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14447                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1759730498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1759730498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.026149                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026149                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 121805.945733                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 121805.945733                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       214732                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       214732                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          950                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          950                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26908500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26908500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       215682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       215682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.004405                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004405                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28324.736842                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28324.736842                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          206                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          206                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          744                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          744                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12619000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12619000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003450                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003450                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16961.021505                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16961.021505                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       212807                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       212807                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2438                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2438                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     45680500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     45680500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       215245                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       215245                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.011327                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011327                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 18736.874487                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18736.874487                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2421                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2421                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     43324500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     43324500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.011248                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011248                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 17895.291202                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17895.291202                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       797000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       797000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       732000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       732000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          348                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            348                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          628                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          628                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      9641500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      9641500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          976                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          976                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.643443                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.643443                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15352.707006                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15352.707006                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          628                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          628                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      9013500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      9013500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.643443                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.643443                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14352.707006                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14352.707006                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.615377                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10686046                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1546564                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.909540                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.615377                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24403943                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24403943                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113431906000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6050818                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1356090                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5391692                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8205087                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8269                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9240                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17509                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          233                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68127                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        237606                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5813214                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       662558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5165823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4632870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4357888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3469401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18338793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28268992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    219674240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       707584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197105984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       714880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    185391424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       721664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    147577280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              780162048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8887457                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43323456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14992000                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.464871                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.766178                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9716896     64.81%     64.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4277287     28.53%     93.34% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 446114      2.98%     96.32% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 407191      2.72%     99.04% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 144297      0.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    215      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14992000                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12214761346                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2191255013                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8772503                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1746237648                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8750744                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2590521391                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         331478075                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2328425895                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8642585                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
