
AMS-CB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039e8  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003b74  08003b74  00013b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003be0  08003be0  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08003be0  08003be0  00013be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003be8  08003be8  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003be8  08003be8  00013be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003bec  08003bec  00013bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003bf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  20000010  08003c00  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000250  08003c00  00020250  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b007  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ecf  00000000  00000000  0003b047  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00013ca1  00000000  00000000  0003df16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001270  00000000  00000000  00051bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000013f8  00000000  00000000  00052e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002223f  00000000  00000000  00054220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d0d1  00000000  00000000  0007645f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cecaa  00000000  00000000  00093530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001621da  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000030b0  00000000  00000000  0016222c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000010 	.word	0x20000010
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08003b5c 	.word	0x08003b5c

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000014 	.word	0x20000014
 80001c8:	08003b5c 	.word	0x08003b5c

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b974 	b.w	80004cc <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	4604      	mov	r4, r0
 8000204:	468e      	mov	lr, r1
 8000206:	2b00      	cmp	r3, #0
 8000208:	d14d      	bne.n	80002a6 <__udivmoddi4+0xaa>
 800020a:	428a      	cmp	r2, r1
 800020c:	4694      	mov	ip, r2
 800020e:	d969      	bls.n	80002e4 <__udivmoddi4+0xe8>
 8000210:	fab2 f282 	clz	r2, r2
 8000214:	b152      	cbz	r2, 800022c <__udivmoddi4+0x30>
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	f1c2 0120 	rsb	r1, r2, #32
 800021e:	fa20 f101 	lsr.w	r1, r0, r1
 8000222:	fa0c fc02 	lsl.w	ip, ip, r2
 8000226:	ea41 0e03 	orr.w	lr, r1, r3
 800022a:	4094      	lsls	r4, r2
 800022c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000230:	0c21      	lsrs	r1, r4, #16
 8000232:	fbbe f6f8 	udiv	r6, lr, r8
 8000236:	fa1f f78c 	uxth.w	r7, ip
 800023a:	fb08 e316 	mls	r3, r8, r6, lr
 800023e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000242:	fb06 f107 	mul.w	r1, r6, r7
 8000246:	4299      	cmp	r1, r3
 8000248:	d90a      	bls.n	8000260 <__udivmoddi4+0x64>
 800024a:	eb1c 0303 	adds.w	r3, ip, r3
 800024e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000252:	f080 811f 	bcs.w	8000494 <__udivmoddi4+0x298>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 811c 	bls.w	8000494 <__udivmoddi4+0x298>
 800025c:	3e02      	subs	r6, #2
 800025e:	4463      	add	r3, ip
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0f8 	udiv	r0, r3, r8
 8000268:	fb08 3310 	mls	r3, r8, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 f707 	mul.w	r7, r0, r7
 8000274:	42a7      	cmp	r7, r4
 8000276:	d90a      	bls.n	800028e <__udivmoddi4+0x92>
 8000278:	eb1c 0404 	adds.w	r4, ip, r4
 800027c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000280:	f080 810a 	bcs.w	8000498 <__udivmoddi4+0x29c>
 8000284:	42a7      	cmp	r7, r4
 8000286:	f240 8107 	bls.w	8000498 <__udivmoddi4+0x29c>
 800028a:	4464      	add	r4, ip
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000292:	1be4      	subs	r4, r4, r7
 8000294:	2600      	movs	r6, #0
 8000296:	b11d      	cbz	r5, 80002a0 <__udivmoddi4+0xa4>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c5 4300 	strd	r4, r3, [r5]
 80002a0:	4631      	mov	r1, r6
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0xc2>
 80002aa:	2d00      	cmp	r5, #0
 80002ac:	f000 80ef 	beq.w	800048e <__udivmoddi4+0x292>
 80002b0:	2600      	movs	r6, #0
 80002b2:	e9c5 0100 	strd	r0, r1, [r5]
 80002b6:	4630      	mov	r0, r6
 80002b8:	4631      	mov	r1, r6
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	fab3 f683 	clz	r6, r3
 80002c2:	2e00      	cmp	r6, #0
 80002c4:	d14a      	bne.n	800035c <__udivmoddi4+0x160>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xd4>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 80f9 	bhi.w	80004c2 <__udivmoddi4+0x2c6>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb61 0303 	sbc.w	r3, r1, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	469e      	mov	lr, r3
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e0      	beq.n	80002a0 <__udivmoddi4+0xa4>
 80002de:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e2:	e7dd      	b.n	80002a0 <__udivmoddi4+0xa4>
 80002e4:	b902      	cbnz	r2, 80002e8 <__udivmoddi4+0xec>
 80002e6:	deff      	udf	#255	; 0xff
 80002e8:	fab2 f282 	clz	r2, r2
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f040 8092 	bne.w	8000416 <__udivmoddi4+0x21a>
 80002f2:	eba1 010c 	sub.w	r1, r1, ip
 80002f6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fa:	fa1f fe8c 	uxth.w	lr, ip
 80002fe:	2601      	movs	r6, #1
 8000300:	0c20      	lsrs	r0, r4, #16
 8000302:	fbb1 f3f7 	udiv	r3, r1, r7
 8000306:	fb07 1113 	mls	r1, r7, r3, r1
 800030a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030e:	fb0e f003 	mul.w	r0, lr, r3
 8000312:	4288      	cmp	r0, r1
 8000314:	d908      	bls.n	8000328 <__udivmoddi4+0x12c>
 8000316:	eb1c 0101 	adds.w	r1, ip, r1
 800031a:	f103 38ff 	add.w	r8, r3, #4294967295
 800031e:	d202      	bcs.n	8000326 <__udivmoddi4+0x12a>
 8000320:	4288      	cmp	r0, r1
 8000322:	f200 80cb 	bhi.w	80004bc <__udivmoddi4+0x2c0>
 8000326:	4643      	mov	r3, r8
 8000328:	1a09      	subs	r1, r1, r0
 800032a:	b2a4      	uxth	r4, r4
 800032c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000330:	fb07 1110 	mls	r1, r7, r0, r1
 8000334:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000338:	fb0e fe00 	mul.w	lr, lr, r0
 800033c:	45a6      	cmp	lr, r4
 800033e:	d908      	bls.n	8000352 <__udivmoddi4+0x156>
 8000340:	eb1c 0404 	adds.w	r4, ip, r4
 8000344:	f100 31ff 	add.w	r1, r0, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x154>
 800034a:	45a6      	cmp	lr, r4
 800034c:	f200 80bb 	bhi.w	80004c6 <__udivmoddi4+0x2ca>
 8000350:	4608      	mov	r0, r1
 8000352:	eba4 040e 	sub.w	r4, r4, lr
 8000356:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035a:	e79c      	b.n	8000296 <__udivmoddi4+0x9a>
 800035c:	f1c6 0720 	rsb	r7, r6, #32
 8000360:	40b3      	lsls	r3, r6
 8000362:	fa22 fc07 	lsr.w	ip, r2, r7
 8000366:	ea4c 0c03 	orr.w	ip, ip, r3
 800036a:	fa20 f407 	lsr.w	r4, r0, r7
 800036e:	fa01 f306 	lsl.w	r3, r1, r6
 8000372:	431c      	orrs	r4, r3
 8000374:	40f9      	lsrs	r1, r7
 8000376:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037a:	fa00 f306 	lsl.w	r3, r0, r6
 800037e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000382:	0c20      	lsrs	r0, r4, #16
 8000384:	fa1f fe8c 	uxth.w	lr, ip
 8000388:	fb09 1118 	mls	r1, r9, r8, r1
 800038c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000390:	fb08 f00e 	mul.w	r0, r8, lr
 8000394:	4288      	cmp	r0, r1
 8000396:	fa02 f206 	lsl.w	r2, r2, r6
 800039a:	d90b      	bls.n	80003b4 <__udivmoddi4+0x1b8>
 800039c:	eb1c 0101 	adds.w	r1, ip, r1
 80003a0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a4:	f080 8088 	bcs.w	80004b8 <__udivmoddi4+0x2bc>
 80003a8:	4288      	cmp	r0, r1
 80003aa:	f240 8085 	bls.w	80004b8 <__udivmoddi4+0x2bc>
 80003ae:	f1a8 0802 	sub.w	r8, r8, #2
 80003b2:	4461      	add	r1, ip
 80003b4:	1a09      	subs	r1, r1, r0
 80003b6:	b2a4      	uxth	r4, r4
 80003b8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003bc:	fb09 1110 	mls	r1, r9, r0, r1
 80003c0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c8:	458e      	cmp	lr, r1
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1e2>
 80003cc:	eb1c 0101 	adds.w	r1, ip, r1
 80003d0:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d4:	d26c      	bcs.n	80004b0 <__udivmoddi4+0x2b4>
 80003d6:	458e      	cmp	lr, r1
 80003d8:	d96a      	bls.n	80004b0 <__udivmoddi4+0x2b4>
 80003da:	3802      	subs	r0, #2
 80003dc:	4461      	add	r1, ip
 80003de:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e2:	fba0 9402 	umull	r9, r4, r0, r2
 80003e6:	eba1 010e 	sub.w	r1, r1, lr
 80003ea:	42a1      	cmp	r1, r4
 80003ec:	46c8      	mov	r8, r9
 80003ee:	46a6      	mov	lr, r4
 80003f0:	d356      	bcc.n	80004a0 <__udivmoddi4+0x2a4>
 80003f2:	d053      	beq.n	800049c <__udivmoddi4+0x2a0>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x212>
 80003f6:	ebb3 0208 	subs.w	r2, r3, r8
 80003fa:	eb61 010e 	sbc.w	r1, r1, lr
 80003fe:	fa01 f707 	lsl.w	r7, r1, r7
 8000402:	fa22 f306 	lsr.w	r3, r2, r6
 8000406:	40f1      	lsrs	r1, r6
 8000408:	431f      	orrs	r7, r3
 800040a:	e9c5 7100 	strd	r7, r1, [r5]
 800040e:	2600      	movs	r6, #0
 8000410:	4631      	mov	r1, r6
 8000412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000416:	f1c2 0320 	rsb	r3, r2, #32
 800041a:	40d8      	lsrs	r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa21 f303 	lsr.w	r3, r1, r3
 8000424:	4091      	lsls	r1, r2
 8000426:	4301      	orrs	r1, r0
 8000428:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800042c:	fa1f fe8c 	uxth.w	lr, ip
 8000430:	fbb3 f0f7 	udiv	r0, r3, r7
 8000434:	fb07 3610 	mls	r6, r7, r0, r3
 8000438:	0c0b      	lsrs	r3, r1, #16
 800043a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043e:	fb00 f60e 	mul.w	r6, r0, lr
 8000442:	429e      	cmp	r6, r3
 8000444:	fa04 f402 	lsl.w	r4, r4, r2
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x260>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000452:	d22f      	bcs.n	80004b4 <__udivmoddi4+0x2b8>
 8000454:	429e      	cmp	r6, r3
 8000456:	d92d      	bls.n	80004b4 <__udivmoddi4+0x2b8>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1b9b      	subs	r3, r3, r6
 800045e:	b289      	uxth	r1, r1
 8000460:	fbb3 f6f7 	udiv	r6, r3, r7
 8000464:	fb07 3316 	mls	r3, r7, r6, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb06 f30e 	mul.w	r3, r6, lr
 8000470:	428b      	cmp	r3, r1
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x28a>
 8000474:	eb1c 0101 	adds.w	r1, ip, r1
 8000478:	f106 38ff 	add.w	r8, r6, #4294967295
 800047c:	d216      	bcs.n	80004ac <__udivmoddi4+0x2b0>
 800047e:	428b      	cmp	r3, r1
 8000480:	d914      	bls.n	80004ac <__udivmoddi4+0x2b0>
 8000482:	3e02      	subs	r6, #2
 8000484:	4461      	add	r1, ip
 8000486:	1ac9      	subs	r1, r1, r3
 8000488:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800048c:	e738      	b.n	8000300 <__udivmoddi4+0x104>
 800048e:	462e      	mov	r6, r5
 8000490:	4628      	mov	r0, r5
 8000492:	e705      	b.n	80002a0 <__udivmoddi4+0xa4>
 8000494:	4606      	mov	r6, r0
 8000496:	e6e3      	b.n	8000260 <__udivmoddi4+0x64>
 8000498:	4618      	mov	r0, r3
 800049a:	e6f8      	b.n	800028e <__udivmoddi4+0x92>
 800049c:	454b      	cmp	r3, r9
 800049e:	d2a9      	bcs.n	80003f4 <__udivmoddi4+0x1f8>
 80004a0:	ebb9 0802 	subs.w	r8, r9, r2
 80004a4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a8:	3801      	subs	r0, #1
 80004aa:	e7a3      	b.n	80003f4 <__udivmoddi4+0x1f8>
 80004ac:	4646      	mov	r6, r8
 80004ae:	e7ea      	b.n	8000486 <__udivmoddi4+0x28a>
 80004b0:	4620      	mov	r0, r4
 80004b2:	e794      	b.n	80003de <__udivmoddi4+0x1e2>
 80004b4:	4640      	mov	r0, r8
 80004b6:	e7d1      	b.n	800045c <__udivmoddi4+0x260>
 80004b8:	46d0      	mov	r8, sl
 80004ba:	e77b      	b.n	80003b4 <__udivmoddi4+0x1b8>
 80004bc:	3b02      	subs	r3, #2
 80004be:	4461      	add	r1, ip
 80004c0:	e732      	b.n	8000328 <__udivmoddi4+0x12c>
 80004c2:	4630      	mov	r0, r6
 80004c4:	e709      	b.n	80002da <__udivmoddi4+0xde>
 80004c6:	4464      	add	r4, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	e742      	b.n	8000352 <__udivmoddi4+0x156>

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <send_CAN>:
		data64 |= data[i]<<(i*8);
	}
	return data64;
}

HAL_StatusTypeDef send_CAN(uint32_t addres, uint8_t *TxBuffer){
 80004d0:	b508      	push	{r3, lr}
 80004d2:	460a      	mov	r2, r1
	static uint32_t TxMailbox[20];
	static CAN_TxHeaderTypeDef TxHeader;
	TxHeader.ExtId = addres;   			// ID of the message
 80004d4:	4906      	ldr	r1, [pc, #24]	; (80004f0 <send_CAN+0x20>)
 80004d6:	6048      	str	r0, [r1, #4]
	TxHeader.DLC = 8;         			// Data Length Code (number of bytes in data field)
 80004d8:	2308      	movs	r3, #8
 80004da:	610b      	str	r3, [r1, #16]
	TxHeader.IDE = CAN_ID_EXT; 			// Extended ID type
 80004dc:	2304      	movs	r3, #4
 80004de:	608b      	str	r3, [r1, #8]
	TxHeader.RTR = CAN_RTR_DATA; 		// Data frame, not remote frame
 80004e0:	2300      	movs	r3, #0
 80004e2:	60cb      	str	r3, [r1, #12]
	TxHeader.TransmitGlobalTime = DISABLE; // Disable time stamp
 80004e4:	750b      	strb	r3, [r1, #20]
    // Transmit CAN message
	//HAL_CAN_WakeUp(&hcan1);
	//HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, (uint32_t *)CAN_TX_MAILBOX0);
	HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxBuffer, TxMailbox);
 80004e6:	4b03      	ldr	r3, [pc, #12]	; (80004f4 <send_CAN+0x24>)
 80004e8:	4803      	ldr	r0, [pc, #12]	; (80004f8 <send_CAN+0x28>)
 80004ea:	f001 f99e 	bl	800182a <HAL_CAN_AddTxMessage>
    return status;
}
 80004ee:	bd08      	pop	{r3, pc}
 80004f0:	2000002c 	.word	0x2000002c
 80004f4:	20000044 	.word	0x20000044
 80004f8:	200000a4 	.word	0x200000a4

080004fc <read_CAN>:

uint16_t read_CAN(uint8_t *RxData){			// LSB first
 80004fc:	b510      	push	{r4, lr}
 80004fe:	b088      	sub	sp, #32
 8000500:	4604      	mov	r4, r0
	CAN_RxHeaderTypeDef RxHeader;
	// Check if a message is received in CAN RX FIFO 0
	if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0) {
 8000502:	2100      	movs	r1, #0
 8000504:	4810      	ldr	r0, [pc, #64]	; (8000548 <read_CAN+0x4c>)
 8000506:	f001 faaa 	bl	8001a5e <HAL_CAN_GetRxFifoFillLevel>
 800050a:	b130      	cbz	r0, 800051a <read_CAN+0x1e>
	  if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 800050c:	4623      	mov	r3, r4
 800050e:	aa01      	add	r2, sp, #4
 8000510:	2100      	movs	r1, #0
 8000512:	480d      	ldr	r0, [pc, #52]	; (8000548 <read_CAN+0x4c>)
 8000514:	f001 f9fe 	bl	8001914 <HAL_CAN_GetRxMessage>
 8000518:	b138      	cbz	r0, 800052a <read_CAN+0x2e>
		// Process the received message
	    return (uint16_t)(RxHeader.ExtId);
	  }
	}
	// Check if a message is received in CAN RX FIFO 1
	if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1) > 0) {
 800051a:	2101      	movs	r1, #1
 800051c:	480a      	ldr	r0, [pc, #40]	; (8000548 <read_CAN+0x4c>)
 800051e:	f001 fa9e 	bl	8001a5e <HAL_CAN_GetRxFifoFillLevel>
 8000522:	b928      	cbnz	r0, 8000530 <read_CAN+0x34>
	  if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
		// Process the received message
	    return (uint16_t)(RxHeader.ExtId);
	  }
	}
	return 0;
 8000524:	2000      	movs	r0, #0
}
 8000526:	b008      	add	sp, #32
 8000528:	bd10      	pop	{r4, pc}
	    return (uint16_t)(RxHeader.ExtId);
 800052a:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 800052e:	e7fa      	b.n	8000526 <read_CAN+0x2a>
	  if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8000530:	4623      	mov	r3, r4
 8000532:	aa01      	add	r2, sp, #4
 8000534:	2100      	movs	r1, #0
 8000536:	4804      	ldr	r0, [pc, #16]	; (8000548 <read_CAN+0x4c>)
 8000538:	f001 f9ec 	bl	8001914 <HAL_CAN_GetRxMessage>
 800053c:	b108      	cbz	r0, 8000542 <read_CAN+0x46>
	return 0;
 800053e:	2000      	movs	r0, #0
 8000540:	e7f1      	b.n	8000526 <read_CAN+0x2a>
	    return (uint16_t)(RxHeader.ExtId);
 8000542:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 8000546:	e7ee      	b.n	8000526 <read_CAN+0x2a>
 8000548:	200000a4 	.word	0x200000a4

0800054c <FIFO_ovf>:

uint8_t FIFO_ovf(){
 800054c:	b508      	push	{r3, lr}
	// check if FIFO is full
	if ((HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) >= 3) || (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1) >= 3)) {
 800054e:	2100      	movs	r1, #0
 8000550:	4807      	ldr	r0, [pc, #28]	; (8000570 <FIFO_ovf+0x24>)
 8000552:	f001 fa84 	bl	8001a5e <HAL_CAN_GetRxFifoFillLevel>
 8000556:	2802      	cmp	r0, #2
 8000558:	d901      	bls.n	800055e <FIFO_ovf+0x12>
		return 1;
 800055a:	2001      	movs	r0, #1
	}else{
		return 0;
	}
}
 800055c:	bd08      	pop	{r3, pc}
	if ((HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) >= 3) || (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1) >= 3)) {
 800055e:	2101      	movs	r1, #1
 8000560:	4803      	ldr	r0, [pc, #12]	; (8000570 <FIFO_ovf+0x24>)
 8000562:	f001 fa7c 	bl	8001a5e <HAL_CAN_GetRxFifoFillLevel>
 8000566:	2802      	cmp	r0, #2
 8000568:	d8f7      	bhi.n	800055a <FIFO_ovf+0xe>
		return 0;
 800056a:	2000      	movs	r0, #0
 800056c:	e7f6      	b.n	800055c <FIFO_ovf+0x10>
 800056e:	bf00      	nop
 8000570:	200000a4 	.word	0x200000a4

08000574 <send_data2ECU>:

HAL_StatusTypeDef send_data2ECU(uint32_t GPIO_Input, uint8_t error_codes, uint8_t *volt_buffer, uint16_t volt_buffer_size, uint8_t *temp_buffer, uint16_t temp_buffer_size){		// 8*Bytes for TxData, LSB first
 8000574:	b570      	push	{r4, r5, r6, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	4684      	mov	ip, r0
 800057a:	460d      	mov	r5, r1
 800057c:	9c06      	ldr	r4, [sp, #24]
 800057e:	f8bd e01c 	ldrh.w	lr, [sp, #28]
	uint8_t can_data[] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};		// LSB first
 8000582:	4925      	ldr	r1, [pc, #148]	; (8000618 <send_data2ECU+0xa4>)
 8000584:	c903      	ldmia	r1, {r0, r1}
 8000586:	ae02      	add	r6, sp, #8
 8000588:	e906 0003 	stmdb	r6, {r0, r1}
	can_data[0] |= (GPIO_Input&V_FB_AIR_positive_Pin) >> (3-0);
 800058c:	f3cc 01c0 	ubfx	r1, ip, #3, #1
 8000590:	f88d 1000 	strb.w	r1, [sp]
	can_data[0] |= (GPIO_Input&V_FB_AIR_negative_Pin) >> (1-1);
 8000594:	f00c 0002 	and.w	r0, ip, #2
 8000598:	4301      	orrs	r1, r0
 800059a:	f88d 1000 	strb.w	r1, [sp]
	can_data[0] |= (GPIO_Input&V_FB_PC_Relay_Pin)	  >> (4-2);
 800059e:	ea4f 009c 	mov.w	r0, ip, lsr #2
 80005a2:	f000 0004 	and.w	r0, r0, #4
 80005a6:	4301      	orrs	r1, r0
 80005a8:	f88d 1000 	strb.w	r1, [sp]
	can_data[0] |= (GPIO_Input&Charger_Con_Pin)       >> (10-4);
 80005ac:	ea4f 1c9c 	mov.w	ip, ip, lsr #6
 80005b0:	f00c 0c10 	and.w	ip, ip, #16
 80005b4:	ea41 010c 	orr.w	r1, r1, ip
 80005b8:	f88d 1000 	strb.w	r1, [sp]
	can_data[1] |= error_codes;
 80005bc:	f88d 5001 	strb.w	r5, [sp, #1]
	uint16_t total_volt = 0;
	for(uint8_t i=0; i<volt_buffer_size; i++){
 80005c0:	2100      	movs	r1, #0
	uint16_t total_volt = 0;
 80005c2:	4608      	mov	r0, r1
	for(uint8_t i=0; i<volt_buffer_size; i++){
 80005c4:	e005      	b.n	80005d2 <send_data2ECU+0x5e>
		total_volt += volt_buffer[i];
 80005c6:	f812 c001 	ldrb.w	ip, [r2, r1]
 80005ca:	4460      	add	r0, ip
 80005cc:	b280      	uxth	r0, r0
	for(uint8_t i=0; i<volt_buffer_size; i++){
 80005ce:	3101      	adds	r1, #1
 80005d0:	b2c9      	uxtb	r1, r1
 80005d2:	fa1f fc81 	uxth.w	ip, r1
 80005d6:	459c      	cmp	ip, r3
 80005d8:	d3f5      	bcc.n	80005c6 <send_data2ECU+0x52>
	}
	can_data[2] = total_volt&0xFF;
 80005da:	f88d 0002 	strb.w	r0, [sp, #2]
	can_data[3] = total_volt>>8;
 80005de:	0a00      	lsrs	r0, r0, #8
 80005e0:	f88d 0003 	strb.w	r0, [sp, #3]
	uint16_t max_temp = 0;
	for(uint8_t i=0; i<temp_buffer_size; i++){
 80005e4:	2300      	movs	r3, #0
	uint16_t max_temp = 0;
 80005e6:	4619      	mov	r1, r3
	for(uint8_t i=0; i<temp_buffer_size; i++){
 80005e8:	e001      	b.n	80005ee <send_data2ECU+0x7a>
 80005ea:	3301      	adds	r3, #1
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	4572      	cmp	r2, lr
 80005f2:	d204      	bcs.n	80005fe <send_data2ECU+0x8a>
		if(temp_buffer[i] > max_temp){
 80005f4:	5ce2      	ldrb	r2, [r4, r3]
 80005f6:	428a      	cmp	r2, r1
 80005f8:	d9f7      	bls.n	80005ea <send_data2ECU+0x76>
			max_temp = temp_buffer[i];
 80005fa:	4611      	mov	r1, r2
 80005fc:	e7f5      	b.n	80005ea <send_data2ECU+0x76>
		}
	}
	can_data[4] = max_temp&0xFF;
 80005fe:	f88d 1004 	strb.w	r1, [sp, #4]
	can_data[5] = max_temp>>8;
 8000602:	0a09      	lsrs	r1, r1, #8
 8000604:	f88d 1005 	strb.w	r1, [sp, #5]

	return send_CAN(ext_addr_ECU, can_data);
 8000608:	4669      	mov	r1, sp
 800060a:	f44f 7044 	mov.w	r0, #784	; 0x310
 800060e:	f7ff ff5f 	bl	80004d0 <send_CAN>
}
 8000612:	b002      	add	sp, #8
 8000614:	bd70      	pop	{r4, r5, r6, pc}
 8000616:	bf00      	nop
 8000618:	08003b74 	.word	0x08003b74

0800061c <delay_1us>:
static const uint8_t CFGAR[] = {0xF9, 0x00, 0xF0, 0xFF, 0x00, 0x00}; // data for CRFA, ADCOPT = 1, REFON = 1, GPIOx = 1
static const uint8_t CFGBR[] = {0x0F, 0x00, 0x00, 0x00, 0x00, 0x00}; // data for CRFB
static const uint8_t RDCV[] = {RDCVA, RDCVB, RDCVC, RDCVD, RDCVE, RDCVF};	// Read Voltages Register
static const uint8_t RDAUX[] = {RDAUXA, RDAUXB, RDAUXC, RDAUXD};

void delay_1us(){	// delay 960ns + pin delay 45ns = 1050ns
 800061c:	b082      	sub	sp, #8
	for(volatile uint32_t i=0; i<5; i++);	// 100ns per cycle
 800061e:	2300      	movs	r3, #0
 8000620:	9301      	str	r3, [sp, #4]
 8000622:	e002      	b.n	800062a <delay_1us+0xe>
 8000624:	9b01      	ldr	r3, [sp, #4]
 8000626:	3301      	adds	r3, #1
 8000628:	9301      	str	r3, [sp, #4]
 800062a:	9b01      	ldr	r3, [sp, #4]
 800062c:	2b04      	cmp	r3, #4
 800062e:	d9f9      	bls.n	8000624 <delay_1us+0x8>
}
 8000630:	b002      	add	sp, #8
 8000632:	4770      	bx	lr

08000634 <wake_up>:

void wake_up(){
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	b083      	sub	sp, #12
	for(int i=0; i<num_of_clients+2; i++){
 8000638:	2400      	movs	r4, #0
 800063a:	e00a      	b.n	8000652 <wake_up+0x1e>
		GPIOB->BSRR = ISO_SPI_CS1_Pin<<16;	// CS low
 800063c:	4d0b      	ldr	r5, [pc, #44]	; (800066c <wake_up+0x38>)
 800063e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000642:	61ab      	str	r3, [r5, #24]
		delay_1us();
 8000644:	f7ff ffea 	bl	800061c <delay_1us>
		GPIOB->BSRR = ISO_SPI_CS1_Pin;	// CS high
 8000648:	2302      	movs	r3, #2
 800064a:	61ab      	str	r3, [r5, #24]
		delay_1us();
 800064c:	f7ff ffe6 	bl	800061c <delay_1us>
	for(int i=0; i<num_of_clients+2; i++){
 8000650:	3401      	adds	r4, #1
 8000652:	2c02      	cmp	r4, #2
 8000654:	ddf2      	ble.n	800063c <wake_up+0x8>
	}
	for(volatile uint32_t i=0; i<100; i++);	// 100ns per cycle, 10us, communication ready time
 8000656:	2300      	movs	r3, #0
 8000658:	9301      	str	r3, [sp, #4]
 800065a:	e002      	b.n	8000662 <wake_up+0x2e>
 800065c:	9b01      	ldr	r3, [sp, #4]
 800065e:	3301      	adds	r3, #1
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	9b01      	ldr	r3, [sp, #4]
 8000664:	2b63      	cmp	r3, #99	; 0x63
 8000666:	d9f9      	bls.n	800065c <wake_up+0x28>
}
 8000668:	b003      	add	sp, #12
 800066a:	bd30      	pop	{r4, r5, pc}
 800066c:	48000400 	.word	0x48000400

08000670 <SPI_Transceive>:

HAL_StatusTypeDef SPI_Transceive(uint8_t *tx_data, uint8_t *rx_data, uint16_t size) {
 8000670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000672:	b083      	sub	sp, #12
 8000674:	4604      	mov	r4, r0
 8000676:	460d      	mov	r5, r1
 8000678:	4616      	mov	r6, r2
	GPIOB->BSRR = ISO_SPI_CS1_Pin<<16;	// CS low
 800067a:	4f09      	ldr	r7, [pc, #36]	; (80006a0 <SPI_Transceive+0x30>)
 800067c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000680:	61bb      	str	r3, [r7, #24]
	delay_1us();
 8000682:	f7ff ffcb 	bl	800061c <delay_1us>
	HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(&hspi1, tx_data, rx_data, size, 100);
 8000686:	2364      	movs	r3, #100	; 0x64
 8000688:	9300      	str	r3, [sp, #0]
 800068a:	4633      	mov	r3, r6
 800068c:	462a      	mov	r2, r5
 800068e:	4621      	mov	r1, r4
 8000690:	4804      	ldr	r0, [pc, #16]	; (80006a4 <SPI_Transceive+0x34>)
 8000692:	f002 fc15 	bl	8002ec0 <HAL_SPI_TransmitReceive>
	GPIOB->BSRR = ISO_SPI_CS1_Pin;	// CS high
 8000696:	2302      	movs	r3, #2
 8000698:	61bb      	str	r3, [r7, #24]
	return status;
}
 800069a:	b003      	add	sp, #12
 800069c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800069e:	bf00      	nop
 80006a0:	48000400 	.word	0x48000400
 80006a4:	200000cc 	.word	0x200000cc

080006a8 <generatePEC>:
	uint16_t dat[] = {0x0001};
    return (uint16_t)(HAL_CRC_Calculate(&hcrc, (uint32_t *)dat, 1)) & 0xFE;
}
*/
// Function to generate 15-bit packet error code
uint16_t generatePEC(uint8_t data[], size_t length) {
 80006a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    // Initial value of PEC
    uint16_t pec = 0x0010;
    // Characteristic polynomial: x^15 + x^14 + x^10 + x^8 + x^7 + x^4 + x^3 + 1
    for (size_t i = 0; i < length; ++i) {
 80006ac:	f04f 0e00 	mov.w	lr, #0
    uint16_t pec = 0x0010;
 80006b0:	2310      	movs	r3, #16
    for (size_t i = 0; i < length; ++i) {
 80006b2:	e03e      	b.n	8000732 <generatePEC+0x8a>
            for (int bit = 7; bit >= 0; --bit) {
                uint16_t in0 = ((data[i] >> bit) & 0x01) ^ ((pec >> 14) & 0x01);
 80006b4:	f810 200e 	ldrb.w	r2, [r0, lr]
 80006b8:	fa42 f20c 	asr.w	r2, r2, ip
 80006bc:	ea82 3293 	eor.w	r2, r2, r3, lsr #14
                uint16_t in3 = in0 ^ ((pec >> 2) & 0x01);
 80006c0:	f3c3 0480 	ubfx	r4, r3, #2, #1
 80006c4:	f002 0201 	and.w	r2, r2, #1
 80006c8:	4054      	eors	r4, r2
                uint16_t in4 = in0 ^ ((pec >> 3) & 0x01);
 80006ca:	f3c3 05c0 	ubfx	r5, r3, #3, #1
 80006ce:	4055      	eors	r5, r2
                uint16_t in7 = in0 ^ ((pec >> 6) & 0x01);
 80006d0:	f3c3 1680 	ubfx	r6, r3, #6, #1
 80006d4:	4056      	eors	r6, r2
                uint16_t in8 = in0 ^ ((pec >> 7) & 0x01);
 80006d6:	f3c3 17c0 	ubfx	r7, r3, #7, #1
 80006da:	4057      	eors	r7, r2
                uint16_t in10 = in0 ^ ((pec >> 9) & 0x01);
 80006dc:	f3c3 2840 	ubfx	r8, r3, #9, #1
 80006e0:	ea82 0808 	eor.w	r8, r2, r8
                uint16_t in14 = in0 ^ ((pec >> 13) & 0x01);
 80006e4:	f3c3 3940 	ubfx	r9, r3, #13, #1
 80006e8:	ea82 0909 	eor.w	r9, r2, r9
                pec <<= 1;
 80006ec:	005b      	lsls	r3, r3, #1
                pec = (pec & 0x3FFF) | (in14 << 14);
 80006ee:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80006f2:	ea43 3389 	orr.w	r3, r3, r9, lsl #14
                pec = (pec & 0xFBFF) | (in10 << 10);
 80006f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80006fa:	ea43 2388 	orr.w	r3, r3, r8, lsl #10
                pec = (pec & 0xFEFF) | (in8 << 8);
 80006fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000702:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
                pec = (pec & 0xFF7F) | (in7 << 7);
 8000706:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800070a:	ea43 13c6 	orr.w	r3, r3, r6, lsl #7
                pec = (pec & 0xFFEF) | (in4 << 4);
 800070e:	f023 0310 	bic.w	r3, r3, #16
 8000712:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
                pec = (pec & 0xFFF7) | (in3 << 3);
 8000716:	f023 0308 	bic.w	r3, r3, #8
 800071a:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
                pec = (pec & 0xFFFE) | (in0 << 0);
 800071e:	f023 0301 	bic.w	r3, r3, #1
 8000722:	4313      	orrs	r3, r2
            for (int bit = 7; bit >= 0; --bit) {
 8000724:	f10c 3cff 	add.w	ip, ip, #4294967295
 8000728:	f1bc 0f00 	cmp.w	ip, #0
 800072c:	dac2      	bge.n	80006b4 <generatePEC+0xc>
    for (size_t i = 0; i < length; ++i) {
 800072e:	f10e 0e01 	add.w	lr, lr, #1
 8000732:	458e      	cmp	lr, r1
 8000734:	d202      	bcs.n	800073c <generatePEC+0x94>
            for (int bit = 7; bit >= 0; --bit) {
 8000736:	f04f 0c07 	mov.w	ip, #7
 800073a:	e7f5      	b.n	8000728 <generatePEC+0x80>
            }
        }
    pec <<=1;
    return pec;
}
 800073c:	0058      	lsls	r0, r3, #1
 800073e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000742 <Command>:


HAL_StatusTypeDef Command(uint16_t command){	// checked
 8000742:	b530      	push	{r4, r5, lr}
 8000744:	b085      	sub	sp, #20
	uint8_t tx_data[4];
	uint8_t crc_data[2];
	crc_data[0] = command>>8;
 8000746:	0a05      	lsrs	r5, r0, #8
 8000748:	f88d 5008 	strb.w	r5, [sp, #8]
	crc_data[1] = command&0xFF;
 800074c:	b2c4      	uxtb	r4, r0
 800074e:	f88d 4009 	strb.w	r4, [sp, #9]
	uint16_t crc = generatePEC(crc_data, 2);
 8000752:	2102      	movs	r1, #2
 8000754:	a802      	add	r0, sp, #8
 8000756:	f7ff ffa7 	bl	80006a8 <generatePEC>
	tx_data[0] = command>>8;
 800075a:	f88d 500c 	strb.w	r5, [sp, #12]
	tx_data[1] = command&0xFF;
 800075e:	f88d 400d 	strb.w	r4, [sp, #13]
	tx_data[2] = crc>>8;
 8000762:	0a03      	lsrs	r3, r0, #8
 8000764:	f88d 300e 	strb.w	r3, [sp, #14]
	tx_data[3] = crc&0xFF;
 8000768:	f88d 000f 	strb.w	r0, [sp, #15]
	uint8_t rx_data[4];
	return SPI_Transceive(tx_data, rx_data, 4);
 800076c:	2204      	movs	r2, #4
 800076e:	eb0d 0102 	add.w	r1, sp, r2
 8000772:	a803      	add	r0, sp, #12
 8000774:	f7ff ff7c 	bl	8000670 <SPI_Transceive>
}
 8000778:	b005      	add	sp, #20
 800077a:	bd30      	pop	{r4, r5, pc}

0800077c <Write_Registergroup>:

HAL_StatusTypeDef Write_Registergroup(uint16_t command, uint8_t *data){		// write data to every single client, data length: 6*num_of_clients
 800077c:	b570      	push	{r4, r5, r6, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	460d      	mov	r5, r1
	uint8_t tx_data[4+num_of_clients*8];
	uint8_t crc_data[2];
	crc_data[0] = command>>8;
 8000782:	0a06      	lsrs	r6, r0, #8
 8000784:	f88d 6010 	strb.w	r6, [sp, #16]
	crc_data[1] = command&0xFF;
 8000788:	b2c4      	uxtb	r4, r0
 800078a:	f88d 4011 	strb.w	r4, [sp, #17]
	uint16_t crc = generatePEC(crc_data, 2);
 800078e:	2102      	movs	r1, #2
 8000790:	a804      	add	r0, sp, #16
 8000792:	f7ff ff89 	bl	80006a8 <generatePEC>
	tx_data[0] = command>>8;
 8000796:	f88d 6014 	strb.w	r6, [sp, #20]
	tx_data[1] = command&0xFF;
 800079a:	f88d 4015 	strb.w	r4, [sp, #21]
	tx_data[2] = crc>>8;
 800079e:	0a03      	lsrs	r3, r0, #8
 80007a0:	f88d 3016 	strb.w	r3, [sp, #22]
	tx_data[3] = crc&0xFF;
 80007a4:	f88d 0017 	strb.w	r0, [sp, #23]
	for(uint8_t i=0; i<num_of_clients; i++){
 80007a8:	2400      	movs	r4, #0
 80007aa:	b35c      	cbz	r4, 8000804 <Write_Registergroup+0x88>
		uint16_t crc = generatePEC(&data[i*6], 6);
		tx_data[4+i*8+6] = crc>>8;
		tx_data[4+i*8+7] = crc&0xFF;
	}
	uint8_t rx_data[sizeof(tx_data)];
	return SPI_Transceive(tx_data, rx_data, sizeof(tx_data));
 80007ac:	220c      	movs	r2, #12
 80007ae:	a901      	add	r1, sp, #4
 80007b0:	a805      	add	r0, sp, #20
 80007b2:	f7ff ff5d 	bl	8000670 <SPI_Transceive>
}
 80007b6:	b008      	add	sp, #32
 80007b8:	bd70      	pop	{r4, r5, r6, pc}
			tx_data[4+i*8+j] = data[i*6+j];
 80007ba:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 80007be:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80007c2:	00e3      	lsls	r3, r4, #3
 80007c4:	3304      	adds	r3, #4
 80007c6:	4413      	add	r3, r2
 80007c8:	5c69      	ldrb	r1, [r5, r1]
 80007ca:	3320      	adds	r3, #32
 80007cc:	446b      	add	r3, sp
 80007ce:	f803 1c0c 	strb.w	r1, [r3, #-12]
		for(uint16_t j=0; j<6; j++){
 80007d2:	3201      	adds	r2, #1
 80007d4:	b292      	uxth	r2, r2
 80007d6:	2a05      	cmp	r2, #5
 80007d8:	d9ef      	bls.n	80007ba <Write_Registergroup+0x3e>
		uint16_t crc = generatePEC(&data[i*6], 6);
 80007da:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 80007de:	2106      	movs	r1, #6
 80007e0:	eb05 0040 	add.w	r0, r5, r0, lsl #1
 80007e4:	f7ff ff60 	bl	80006a8 <generatePEC>
		tx_data[4+i*8+6] = crc>>8;
 80007e8:	00e3      	lsls	r3, r4, #3
 80007ea:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 80007ee:	446a      	add	r2, sp
 80007f0:	0a01      	lsrs	r1, r0, #8
 80007f2:	f802 1c0c 	strb.w	r1, [r2, #-12]
		tx_data[4+i*8+7] = crc&0xFF;
 80007f6:	332b      	adds	r3, #43	; 0x2b
 80007f8:	446b      	add	r3, sp
 80007fa:	f803 0c0c 	strb.w	r0, [r3, #-12]
	for(uint8_t i=0; i<num_of_clients; i++){
 80007fe:	3401      	adds	r4, #1
 8000800:	b2e4      	uxtb	r4, r4
 8000802:	e7d2      	b.n	80007aa <Write_Registergroup+0x2e>
		for(uint16_t j=0; j<6; j++){
 8000804:	2200      	movs	r2, #0
 8000806:	e7e6      	b.n	80007d6 <Write_Registergroup+0x5a>

08000808 <Read_Registergroup>:

HAL_StatusTypeDef Read_Registergroup(uint16_t command, uint8_t *buffer){		// checked, read data for every single client, data length: 6*num_of_clients
 8000808:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800080c:	b089      	sub	sp, #36	; 0x24
 800080e:	460c      	mov	r4, r1
	uint8_t tx_data[4+num_of_clients*8];
	for(uint16_t i=0; i<sizeof(tx_data)-4; i++){
 8000810:	2300      	movs	r3, #0
 8000812:	e007      	b.n	8000824 <Read_Registergroup+0x1c>
		tx_data[i+4] = dummy;
 8000814:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8000818:	446a      	add	r2, sp
 800081a:	21aa      	movs	r1, #170	; 0xaa
 800081c:	f802 1c0c 	strb.w	r1, [r2, #-12]
	for(uint16_t i=0; i<sizeof(tx_data)-4; i++){
 8000820:	3301      	adds	r3, #1
 8000822:	b29b      	uxth	r3, r3
 8000824:	2b07      	cmp	r3, #7
 8000826:	d9f5      	bls.n	8000814 <Read_Registergroup+0xc>
	}
	uint8_t crc_data[2];
	crc_data[0] = command>>8;
 8000828:	0a06      	lsrs	r6, r0, #8
 800082a:	f88d 6010 	strb.w	r6, [sp, #16]
	crc_data[1] = command&0xFF;
 800082e:	b2c5      	uxtb	r5, r0
 8000830:	f88d 5011 	strb.w	r5, [sp, #17]
	uint16_t crc = generatePEC(crc_data, 2);
 8000834:	2102      	movs	r1, #2
 8000836:	a804      	add	r0, sp, #16
 8000838:	f7ff ff36 	bl	80006a8 <generatePEC>
	tx_data[0] = command>>8;
 800083c:	f88d 6014 	strb.w	r6, [sp, #20]
	tx_data[1] = command&0xFF;
 8000840:	f88d 5015 	strb.w	r5, [sp, #21]
	tx_data[2] = crc>>8;
 8000844:	0a03      	lsrs	r3, r0, #8
 8000846:	f88d 3016 	strb.w	r3, [sp, #22]
	tx_data[3] = crc&0xFF;
 800084a:	f88d 0017 	strb.w	r0, [sp, #23]
	uint8_t rx_data[sizeof(tx_data)];
	HAL_StatusTypeDef status = SPI_Transceive(tx_data, rx_data, sizeof(tx_data));		// read data
 800084e:	220c      	movs	r2, #12
 8000850:	a901      	add	r1, sp, #4
 8000852:	a805      	add	r0, sp, #20
 8000854:	f7ff ff0c 	bl	8000670 <SPI_Transceive>
 8000858:	4680      	mov	r8, r0
	uint16_t not_valid;
	for(uint8_t i=0; i<num_of_clients; i++){
 800085a:	2600      	movs	r6, #0
 800085c:	b11e      	cbz	r6, 8000866 <Read_Registergroup+0x5e>
		if(not_valid){
			return HAL_ERROR;
		}
	}
	return status;
}
 800085e:	4640      	mov	r0, r8
 8000860:	b009      	add	sp, #36	; 0x24
 8000862:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		crc = generatePEC(&rx_data[4+i*8], 6);
 8000866:	4635      	mov	r5, r6
 8000868:	ea4f 09c6 	mov.w	r9, r6, lsl #3
 800086c:	f109 0704 	add.w	r7, r9, #4
 8000870:	2106      	movs	r1, #6
 8000872:	ab01      	add	r3, sp, #4
 8000874:	19d8      	adds	r0, r3, r7
 8000876:	f7ff ff17 	bl	80006a8 <generatePEC>
		not_valid = (rx_data[10+i*8]<<8 | rx_data[11+i*8])-crc;		// check crc
 800087a:	f109 032a 	add.w	r3, r9, #42	; 0x2a
 800087e:	446b      	add	r3, sp
 8000880:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8000884:	f109 022b 	add.w	r2, r9, #43	; 0x2b
 8000888:	eb0d 0902 	add.w	r9, sp, r2
 800088c:	f819 cc1c 	ldrb.w	ip, [r9, #-28]
 8000890:	ea4c 2c03 	orr.w	ip, ip, r3, lsl #8
		for(uint8_t j=0; j<6; j++){			// write to buffer
 8000894:	4633      	mov	r3, r6
 8000896:	e00b      	b.n	80008b0 <Read_Registergroup+0xa8>
			buffer[i*6+j] = rx_data[4+i*8+j];
 8000898:	18f9      	adds	r1, r7, r3
 800089a:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 800089e:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80008a2:	3120      	adds	r1, #32
 80008a4:	4469      	add	r1, sp
 80008a6:	f811 1c1c 	ldrb.w	r1, [r1, #-28]
 80008aa:	54a1      	strb	r1, [r4, r2]
		for(uint8_t j=0; j<6; j++){			// write to buffer
 80008ac:	3301      	adds	r3, #1
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	2b05      	cmp	r3, #5
 80008b2:	d9f1      	bls.n	8000898 <Read_Registergroup+0x90>
		if(not_valid){
 80008b4:	4584      	cmp	ip, r0
 80008b6:	d102      	bne.n	80008be <Read_Registergroup+0xb6>
	for(uint8_t i=0; i<num_of_clients; i++){
 80008b8:	3601      	adds	r6, #1
 80008ba:	b2f6      	uxtb	r6, r6
 80008bc:	e7ce      	b.n	800085c <Read_Registergroup+0x54>
			return HAL_ERROR;
 80008be:	f04f 0801 	mov.w	r8, #1
 80008c2:	e7cc      	b.n	800085e <Read_Registergroup+0x56>

080008c4 <Read_Voltages>:

HAL_StatusTypeDef Read_Voltages(uint8_t *buffer){		// checked, num_of_clients * 36
 80008c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008c6:	b083      	sub	sp, #12
 80008c8:	4605      	mov	r5, r0
 80008ca:	2700      	movs	r7, #0
	HAL_StatusTypeDef status;
	uint8_t sbuffer[num_of_clients*6];		// short buffer for a single transmission
	wake_up();
 80008cc:	f7ff feb2 	bl	8000634 <wake_up>
	Command(ADCV);
 80008d0:	f44f 7058 	mov.w	r0, #864	; 0x360
 80008d4:	f7ff ff35 	bl	8000742 <Command>
	HAL_Delay(3);
 80008d8:	2003      	movs	r0, #3
 80008da:	f000 fe3b 	bl	8001554 <HAL_Delay>
	for(uint8_t i=0; i<6; i++){
 80008de:	463e      	mov	r6, r7
 80008e0:	e020      	b.n	8000924 <Read_Voltages+0x60>
				for(uint8_t k=0;k<6; k++){
					buffer[j*36+i*6+k] = sbuffer[j*6+k];
				}
			}
		}else{
			for(uint8_t j=0; j<(num_of_clients*36); j++){
 80008e2:	2300      	movs	r3, #0
 80008e4:	e031      	b.n	800094a <Read_Voltages+0x86>
					buffer[j*36+i*6+k] = sbuffer[j*6+k];
 80008e6:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 80008ea:	eb01 0042 	add.w	r0, r1, r2, lsl #1
 80008ee:	eb0c 03cc 	add.w	r3, ip, ip, lsl #3
 80008f2:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80008f6:	0052      	lsls	r2, r2, #1
 80008f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80008fc:	440b      	add	r3, r1
 80008fe:	f100 0208 	add.w	r2, r0, #8
 8000902:	446a      	add	r2, sp
 8000904:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8000908:	54ea      	strb	r2, [r5, r3]
				for(uint8_t k=0;k<6; k++){
 800090a:	3101      	adds	r1, #1
 800090c:	b2c9      	uxtb	r1, r1
 800090e:	2905      	cmp	r1, #5
 8000910:	d9e9      	bls.n	80008e6 <Read_Voltages+0x22>
			for(uint8_t j=0; j<num_of_clients; j++){
 8000912:	f10c 0c01 	add.w	ip, ip, #1
 8000916:	fa5f fc8c 	uxtb.w	ip, ip
 800091a:	f1bc 0f00 	cmp.w	ip, #0
 800091e:	d00e      	beq.n	800093e <Read_Voltages+0x7a>
	for(uint8_t i=0; i<6; i++){
 8000920:	3601      	adds	r6, #1
 8000922:	b2f6      	uxtb	r6, r6
 8000924:	2e05      	cmp	r6, #5
 8000926:	d812      	bhi.n	800094e <Read_Voltages+0x8a>
		status = Read_Registergroup(RDCV[i], sbuffer);
 8000928:	4634      	mov	r4, r6
 800092a:	4669      	mov	r1, sp
 800092c:	4b09      	ldr	r3, [pc, #36]	; (8000954 <Read_Voltages+0x90>)
 800092e:	5d98      	ldrb	r0, [r3, r6]
 8000930:	f7ff ff6a 	bl	8000808 <Read_Registergroup>
		if(status==HAL_OK){
 8000934:	4607      	mov	r7, r0
 8000936:	2800      	cmp	r0, #0
 8000938:	d1d3      	bne.n	80008e2 <Read_Voltages+0x1e>
			for(uint8_t j=0; j<num_of_clients; j++){
 800093a:	4684      	mov	ip, r0
 800093c:	e7ed      	b.n	800091a <Read_Voltages+0x56>
				for(uint8_t k=0;k<6; k++){
 800093e:	4661      	mov	r1, ip
 8000940:	e7e5      	b.n	800090e <Read_Voltages+0x4a>
				buffer[j] = 0;
 8000942:	2200      	movs	r2, #0
 8000944:	54ea      	strb	r2, [r5, r3]
			for(uint8_t j=0; j<(num_of_clients*36); j++){
 8000946:	3301      	adds	r3, #1
 8000948:	b2db      	uxtb	r3, r3
 800094a:	2b23      	cmp	r3, #35	; 0x23
 800094c:	d9f9      	bls.n	8000942 <Read_Voltages+0x7e>
			}
			return status;
		}
	}
	return status;
}
 800094e:	4638      	mov	r0, r7
 8000950:	b003      	add	sp, #12
 8000952:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000954:	08003b90 	.word	0x08003b90

08000958 <Read_Temp>:

HAL_StatusTypeDef Read_Temp(uint8_t *buffer){		// buffer num_of_clients * 20
 8000958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800095a:	b083      	sub	sp, #12
 800095c:	4606      	mov	r6, r0
 800095e:	2700      	movs	r7, #0
	HAL_StatusTypeDef status;
	uint8_t sbuffer[num_of_clients*6];		// short buffer for a single transmission
	wake_up();
 8000960:	f7ff fe68 	bl	8000634 <wake_up>
	Command(ADAX);
 8000964:	f44f 609c 	mov.w	r0, #1248	; 0x4e0
 8000968:	f7ff feeb 	bl	8000742 <Command>
	HAL_Delay(3);
 800096c:	2003      	movs	r0, #3
 800096e:	f000 fdf1 	bl	8001554 <HAL_Delay>
	for(uint8_t i=0; i<4; i++){
 8000972:	463d      	mov	r5, r7
 8000974:	e01e      	b.n	80009b4 <Read_Temp+0x5c>
		status = Read_Registergroup(RDAUX[i], sbuffer);
		if(status==HAL_OK){
			if(i<3){		// Register AUXA - AUXC
				for(uint8_t j=0; j<num_of_clients; j++){		// read 6 Bytes
					for(uint8_t k=0;k<6; k++){
						buffer[j*20+i*6+k] = sbuffer[j*6+k];
 8000976:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 800097a:	eb01 0042 	add.w	r0, r1, r2, lsl #1
 800097e:	eb0c 038c 	add.w	r3, ip, ip, lsl #2
 8000982:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8000986:	0052      	lsls	r2, r2, #1
 8000988:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800098c:	440b      	add	r3, r1
 800098e:	f100 0208 	add.w	r2, r0, #8
 8000992:	446a      	add	r2, sp
 8000994:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8000998:	54f2      	strb	r2, [r6, r3]
					for(uint8_t k=0;k<6; k++){
 800099a:	3101      	adds	r1, #1
 800099c:	b2c9      	uxtb	r1, r1
 800099e:	2905      	cmp	r1, #5
 80009a0:	d9e9      	bls.n	8000976 <Read_Temp+0x1e>
				for(uint8_t j=0; j<num_of_clients; j++){		// read 6 Bytes
 80009a2:	f10c 0c01 	add.w	ip, ip, #1
 80009a6:	fa5f fc8c 	uxtb.w	ip, ip
 80009aa:	f1bc 0f00 	cmp.w	ip, #0
 80009ae:	d00f      	beq.n	80009d0 <Read_Temp+0x78>
	for(uint8_t i=0; i<4; i++){
 80009b0:	3501      	adds	r5, #1
 80009b2:	b2ed      	uxtb	r5, r5
 80009b4:	2d03      	cmp	r5, #3
 80009b6:	d82f      	bhi.n	8000a18 <Read_Temp+0xc0>
		status = Read_Registergroup(RDAUX[i], sbuffer);
 80009b8:	462c      	mov	r4, r5
 80009ba:	4669      	mov	r1, sp
 80009bc:	4b19      	ldr	r3, [pc, #100]	; (8000a24 <Read_Temp+0xcc>)
 80009be:	5d58      	ldrb	r0, [r3, r5]
 80009c0:	f7ff ff22 	bl	8000808 <Read_Registergroup>
		if(status==HAL_OK){
 80009c4:	4607      	mov	r7, r0
 80009c6:	bb50      	cbnz	r0, 8000a1e <Read_Temp+0xc6>
			if(i<3){		// Register AUXA - AUXC
 80009c8:	2d02      	cmp	r5, #2
 80009ca:	d81b      	bhi.n	8000a04 <Read_Temp+0xac>
				for(uint8_t j=0; j<num_of_clients; j++){		// read 6 Bytes
 80009cc:	4684      	mov	ip, r0
 80009ce:	e7ec      	b.n	80009aa <Read_Temp+0x52>
					for(uint8_t k=0;k<6; k++){
 80009d0:	4661      	mov	r1, ip
 80009d2:	e7e4      	b.n	800099e <Read_Temp+0x46>
					}
				}
			}else{			// Register AUXD
				for(uint8_t j=0; j<num_of_clients; j++){		// read 2 Bytes
					for(uint8_t k=0;k<2; k++){
						buffer[j*20+i*6+k] = sbuffer[j*6+k];
 80009d4:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80009d8:	eb01 0c42 	add.w	ip, r1, r2, lsl #1
 80009dc:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 80009e0:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80009e4:	0052      	lsls	r2, r2, #1
 80009e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80009ea:	440b      	add	r3, r1
 80009ec:	f10c 0208 	add.w	r2, ip, #8
 80009f0:	446a      	add	r2, sp
 80009f2:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 80009f6:	54f2      	strb	r2, [r6, r3]
					for(uint8_t k=0;k<2; k++){
 80009f8:	3101      	adds	r1, #1
 80009fa:	b2c9      	uxtb	r1, r1
 80009fc:	2901      	cmp	r1, #1
 80009fe:	d9e9      	bls.n	80009d4 <Read_Temp+0x7c>
				for(uint8_t j=0; j<num_of_clients; j++){		// read 2 Bytes
 8000a00:	3001      	adds	r0, #1
 8000a02:	b2c0      	uxtb	r0, r0
 8000a04:	2800      	cmp	r0, #0
 8000a06:	d1d3      	bne.n	80009b0 <Read_Temp+0x58>
					for(uint8_t k=0;k<2; k++){
 8000a08:	4601      	mov	r1, r0
 8000a0a:	e7f7      	b.n	80009fc <Read_Temp+0xa4>
					}
				}
			}
		}else{
			for(uint8_t j=0; j<(num_of_clients*20); j++){
				buffer[j] = 0;
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	54f2      	strb	r2, [r6, r3]
			for(uint8_t j=0; j<(num_of_clients*20); j++){
 8000a10:	3301      	adds	r3, #1
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	2b13      	cmp	r3, #19
 8000a16:	d9f9      	bls.n	8000a0c <Read_Temp+0xb4>
			}
			return status;
		}
	}
	return status;
}
 8000a18:	4638      	mov	r0, r7
 8000a1a:	b003      	add	sp, #12
 8000a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			for(uint8_t j=0; j<(num_of_clients*20); j++){
 8000a1e:	2300      	movs	r3, #0
 8000a20:	e7f8      	b.n	8000a14 <Read_Temp+0xbc>
 8000a22:	bf00      	nop
 8000a24:	08003b8c 	.word	0x08003b8c

08000a28 <ADBMS_HW_Init>:

HAL_StatusTypeDef ADBMS_HW_Init(){
 8000a28:	b510      	push	{r4, lr}
 8000a2a:	b088      	sub	sp, #32
	uint8_t config_data_A[num_of_clients*6];
	uint8_t config_data_B[num_of_clients*6];
	for(uint8_t i=0; i<num_of_clients; i++){
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	2900      	cmp	r1, #0
 8000a30:	d038      	beq.n	8000aa4 <ADBMS_HW_Init+0x7c>
		for(uint8_t j=0; j<6; j++){
			config_data_A[i*6+j] = CFGAR[j];
			config_data_B[i*6+j] = CFGBR[j];
		}
	}
	wake_up();
 8000a32:	f7ff fdff 	bl	8000634 <wake_up>
	HAL_Delay(1);		// timeout for stability
 8000a36:	2001      	movs	r0, #1
 8000a38:	f000 fd8c 	bl	8001554 <HAL_Delay>
	HAL_StatusTypeDef status = HAL_OK;
	status |= Write_Registergroup(WRCFGA, config_data_A);
 8000a3c:	a906      	add	r1, sp, #24
 8000a3e:	2001      	movs	r0, #1
 8000a40:	f7ff fe9c 	bl	800077c <Write_Registergroup>
 8000a44:	4604      	mov	r4, r0
	status |= Write_Registergroup(WRCFGB, config_data_B);
 8000a46:	a904      	add	r1, sp, #16
 8000a48:	2024      	movs	r0, #36	; 0x24
 8000a4a:	f7ff fe97 	bl	800077c <Write_Registergroup>
 8000a4e:	4304      	orrs	r4, r0
 8000a50:	b2e4      	uxtb	r4, r4
	uint8_t read_data_A[num_of_clients*6];
	uint8_t read_data_B[num_of_clients*6];
	status |= Read_Registergroup(RDCFGA, read_data_A);
 8000a52:	a902      	add	r1, sp, #8
 8000a54:	2002      	movs	r0, #2
 8000a56:	f7ff fed7 	bl	8000808 <Read_Registergroup>
 8000a5a:	4320      	orrs	r0, r4
 8000a5c:	b2c4      	uxtb	r4, r0
	status |= Read_Registergroup(RDCFGB, read_data_B);
 8000a5e:	4669      	mov	r1, sp
 8000a60:	2026      	movs	r0, #38	; 0x26
 8000a62:	f7ff fed1 	bl	8000808 <Read_Registergroup>
 8000a66:	4320      	orrs	r0, r4

	if(status != HAL_OK){
 8000a68:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 8000a6c:	d103      	bne.n	8000a76 <ADBMS_HW_Init+0x4e>
		return status;
	}
	uint8_t not_valid = 0;
	for(uint8_t i=0; i<num_of_clients; i++){
 8000a6e:	4604      	mov	r4, r0
 8000a70:	b1d4      	cbz	r4, 8000aa8 <ADBMS_HW_Init+0x80>
		for(uint8_t j=1; j<6; j++){
			not_valid += (config_data_A[i*6+j] - read_data_A[i*6+j]);
			not_valid += (config_data_B[i*6+j] - read_data_B[i*6+j]);
		}
	}
	if(not_valid){
 8000a72:	b100      	cbz	r0, 8000a76 <ADBMS_HW_Init+0x4e>
		return HAL_ERROR;
 8000a74:	2001      	movs	r0, #1
	}else{
		return HAL_OK;
	}
}
 8000a76:	b008      	add	sp, #32
 8000a78:	bd10      	pop	{r4, pc}
			config_data_A[i*6+j] = CFGAR[j];
 8000a7a:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8000a7e:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8000a82:	4819      	ldr	r0, [pc, #100]	; (8000ae8 <ADBMS_HW_Init+0xc0>)
 8000a84:	5cc0      	ldrb	r0, [r0, r3]
 8000a86:	3220      	adds	r2, #32
 8000a88:	446a      	add	r2, sp
 8000a8a:	f802 0c08 	strb.w	r0, [r2, #-8]
			config_data_B[i*6+j] = CFGBR[j];
 8000a8e:	4817      	ldr	r0, [pc, #92]	; (8000aec <ADBMS_HW_Init+0xc4>)
 8000a90:	5cc0      	ldrb	r0, [r0, r3]
 8000a92:	f802 0c10 	strb.w	r0, [r2, #-16]
		for(uint8_t j=0; j<6; j++){
 8000a96:	3301      	adds	r3, #1
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	2b05      	cmp	r3, #5
 8000a9c:	d9ed      	bls.n	8000a7a <ADBMS_HW_Init+0x52>
	for(uint8_t i=0; i<num_of_clients; i++){
 8000a9e:	3101      	adds	r1, #1
 8000aa0:	b2c9      	uxtb	r1, r1
 8000aa2:	e7c4      	b.n	8000a2e <ADBMS_HW_Init+0x6>
		for(uint8_t j=0; j<6; j++){
 8000aa4:	460b      	mov	r3, r1
 8000aa6:	e7f8      	b.n	8000a9a <ADBMS_HW_Init+0x72>
		for(uint8_t j=1; j<6; j++){
 8000aa8:	2101      	movs	r1, #1
 8000aaa:	2905      	cmp	r1, #5
 8000aac:	d819      	bhi.n	8000ae2 <ADBMS_HW_Init+0xba>
			not_valid += (config_data_A[i*6+j] - read_data_A[i*6+j]);
 8000aae:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8000ab2:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8000ab6:	3320      	adds	r3, #32
 8000ab8:	446b      	add	r3, sp
 8000aba:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8000abe:	f813 cc18 	ldrb.w	ip, [r3, #-24]
 8000ac2:	eba2 020c 	sub.w	r2, r2, ip
 8000ac6:	fa50 f082 	uxtab	r0, r0, r2
			not_valid += (config_data_B[i*6+j] - read_data_B[i*6+j]);
 8000aca:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8000ace:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000ad2:	1ad2      	subs	r2, r2, r3
 8000ad4:	b2d2      	uxtb	r2, r2
 8000ad6:	fa52 f080 	uxtab	r0, r2, r0
 8000ada:	b2c0      	uxtb	r0, r0
		for(uint8_t j=1; j<6; j++){
 8000adc:	3101      	adds	r1, #1
 8000ade:	b2c9      	uxtb	r1, r1
 8000ae0:	e7e3      	b.n	8000aaa <ADBMS_HW_Init+0x82>
	for(uint8_t i=0; i<num_of_clients; i++){
 8000ae2:	3401      	adds	r4, #1
 8000ae4:	b2e4      	uxtb	r4, r4
 8000ae6:	e7c3      	b.n	8000a70 <ADBMS_HW_Init+0x48>
 8000ae8:	08003b7c 	.word	0x08003b7c
 8000aec:	08003b84 	.word	0x08003b84

08000af0 <refresh_SDC>:
#include "battery.h"

static uint8_t error_counter = 2;

Battery_StatusTypeDef refresh_SDC(Battery_StatusTypeDef status){
	if(SDC_IN_GPIO_Port->IDR & SDC_IN_Pin){
 8000af0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000af4:	691b      	ldr	r3, [r3, #16]
 8000af6:	f013 0f01 	tst.w	r3, #1
 8000afa:	d106      	bne.n	8000b0a <refresh_SDC+0x1a>
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
		return BATTERY_ERROR;
	}
	if (status == BATTERY_OK){
 8000afc:	b960      	cbnz	r0, 8000b18 <refresh_SDC+0x28>
		// SDC OK
		// reset tim7 timeout counter
		TIM7->CNT = 0;
 8000afe:	2300      	movs	r3, #0
 8000b00:	4a0d      	ldr	r2, [pc, #52]	; (8000b38 <refresh_SDC+0x48>)
 8000b02:	6253      	str	r3, [r2, #36]	; 0x24
		error_counter = 0;
 8000b04:	4a0d      	ldr	r2, [pc, #52]	; (8000b3c <refresh_SDC+0x4c>)
 8000b06:	7013      	strb	r3, [r2, #0]
 8000b08:	4770      	bx	lr
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
 8000b0a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000b0e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000b12:	619a      	str	r2, [r3, #24]
		return BATTERY_ERROR;
 8000b14:	2001      	movs	r0, #1
 8000b16:	4770      	bx	lr
	}else{
		// SDC error
		error_counter++;
 8000b18:	4a08      	ldr	r2, [pc, #32]	; (8000b3c <refresh_SDC+0x4c>)
 8000b1a:	7813      	ldrb	r3, [r2, #0]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	7013      	strb	r3, [r2, #0]
		if(error_counter >= 3){
 8000b22:	2b02      	cmp	r3, #2
 8000b24:	d801      	bhi.n	8000b2a <refresh_SDC+0x3a>
			SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
			return BATTERY_ERROR;
		}
	}
	return BATTERY_OK;
 8000b26:	2000      	movs	r0, #0
}
 8000b28:	4770      	bx	lr
			SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
 8000b2a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000b2e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000b32:	619a      	str	r2, [r3, #24]
			return BATTERY_ERROR;
 8000b34:	2001      	movs	r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	40001400 	.word	0x40001400
 8000b3c:	20000000 	.word	0x20000000

08000b40 <check_battery>:
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
		return BATTERY_ERROR;
	}
}

Battery_StatusTypeDef check_battery(uint8_t *volt_buffer, uint8_t *temp_buffer){
 8000b40:	b508      	push	{r3, lr}
 8000b42:	4686      	mov	lr, r0
	// check limits
	uint16_t *volt_data = (uint16_t*)(volt_buffer);
	uint16_t *temp_data = (uint16_t*)(temp_buffer);
	Battery_StatusTypeDef status = BATTERY_OK;

	for(uint16_t i = 0; i<(36*num_of_clients)>>1; i++){
 8000b44:	2200      	movs	r2, #0
	Battery_StatusTypeDef status = BATTERY_OK;
 8000b46:	4610      	mov	r0, r2
	for(uint16_t i = 0; i<(36*num_of_clients)>>1; i++){
 8000b48:	e001      	b.n	8000b4e <check_battery+0xe>
 8000b4a:	3201      	adds	r2, #1
 8000b4c:	b292      	uxth	r2, r2
 8000b4e:	2a11      	cmp	r2, #17
 8000b50:	d80c      	bhi.n	8000b6c <check_battery+0x2c>
		// check over-, undervoltage
		if(volt_data[i] < MIN_VOLT || volt_data[i] > MAX_VOLT){
 8000b52:	f83e 3012 	ldrh.w	r3, [lr, r2, lsl #1]
 8000b56:	f5a3 43ea 	sub.w	r3, r3, #29952	; 0x7500
 8000b5a:	3b30      	subs	r3, #48	; 0x30
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	f642 6ce0 	movw	ip, #12000	; 0x2ee0
 8000b62:	4563      	cmp	r3, ip
 8000b64:	d9f1      	bls.n	8000b4a <check_battery+0xa>
			status |= BATTERY_VOLT_ERROR;
 8000b66:	f040 0005 	orr.w	r0, r0, #5
 8000b6a:	e7ee      	b.n	8000b4a <check_battery+0xa>
		}
	}
	for(uint16_t i = 0; i<(20*num_of_clients)>>1; i++){
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	e001      	b.n	8000b74 <check_battery+0x34>
 8000b70:	3201      	adds	r2, #1
 8000b72:	b292      	uxth	r2, r2
 8000b74:	2a09      	cmp	r2, #9
 8000b76:	d810      	bhi.n	8000b9a <check_battery+0x5a>
		if(temp_data[i] < MIN_TEMP || temp_data[i] > MAX_TEMP){
 8000b78:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
 8000b7c:	f5a3 53bf 	sub.w	r3, r3, #6112	; 0x17e0
 8000b80:	3b03      	subs	r3, #3
 8000b82:	b29b      	uxth	r3, r3
 8000b84:	f642 1c72 	movw	ip, #10610	; 0x2972
 8000b88:	4563      	cmp	r3, ip
 8000b8a:	d9f1      	bls.n	8000b70 <check_battery+0x30>
			if(i!=5 && i!=15){
 8000b8c:	2a05      	cmp	r2, #5
 8000b8e:	d0ef      	beq.n	8000b70 <check_battery+0x30>
 8000b90:	2a0f      	cmp	r2, #15
 8000b92:	d0ed      	beq.n	8000b70 <check_battery+0x30>
				status |= BATTERY_TEMP_ERROR;
 8000b94:	f040 0003 	orr.w	r0, r0, #3
 8000b98:	e7ea      	b.n	8000b70 <check_battery+0x30>
			}
		}
	}
	return refresh_SDC(status);
 8000b9a:	f7ff ffa9 	bl	8000af0 <refresh_SDC>
}
 8000b9e:	bd08      	pop	{r3, pc}

08000ba0 <SDC_reset>:
	if(SDC_IN_GPIO_Port->IDR & SDC_IN_Pin){
 8000ba0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ba4:	691b      	ldr	r3, [r3, #16]
 8000ba6:	f013 0f01 	tst.w	r3, #1
 8000baa:	d006      	beq.n	8000bba <SDC_reset+0x1a>
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
 8000bac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bb0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000bb4:	619a      	str	r2, [r3, #24]
		return BATTERY_ERROR;
 8000bb6:	2001      	movs	r0, #1
}
 8000bb8:	4770      	bx	lr
Battery_StatusTypeDef SDC_reset(){
 8000bba:	b510      	push	{r4, lr}
 8000bbc:	b08e      	sub	sp, #56	; 0x38
	error_counter = 2;
 8000bbe:	4b14      	ldr	r3, [pc, #80]	; (8000c10 <SDC_reset+0x70>)
 8000bc0:	2202      	movs	r2, #2
 8000bc2:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef status_hw = ADBMS_HW_Init();
 8000bc4:	f7ff ff30 	bl	8000a28 <ADBMS_HW_Init>
 8000bc8:	4604      	mov	r4, r0
	status_hw |= Read_Voltages(volt_buffer);
 8000bca:	a805      	add	r0, sp, #20
 8000bcc:	f7ff fe7a 	bl	80008c4 <Read_Voltages>
 8000bd0:	4304      	orrs	r4, r0
 8000bd2:	b2e4      	uxtb	r4, r4
	status_hw |= Read_Temp(temp_buffer);
 8000bd4:	4668      	mov	r0, sp
 8000bd6:	f7ff febf 	bl	8000958 <Read_Temp>
 8000bda:	4320      	orrs	r0, r4
 8000bdc:	b2c4      	uxtb	r4, r0
	status_hw |= check_battery(volt_buffer, temp_buffer);
 8000bde:	4669      	mov	r1, sp
 8000be0:	a805      	add	r0, sp, #20
 8000be2:	f7ff ffad 	bl	8000b40 <check_battery>
 8000be6:	4320      	orrs	r0, r4
	if(status_hw == HAL_OK){
 8000be8:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 8000bec:	d109      	bne.n	8000c02 <SDC_reset+0x62>
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin;	// SDC high
 8000bee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bf2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000bf6:	619a      	str	r2, [r3, #24]
		TIM7->CNT = 0;
 8000bf8:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <SDC_reset+0x74>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000bfe:	b00e      	add	sp, #56	; 0x38
 8000c00:	bd10      	pop	{r4, pc}
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
 8000c02:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c06:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000c0a:	619a      	str	r2, [r3, #24]
		return BATTERY_ERROR;
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	e7f6      	b.n	8000bfe <SDC_reset+0x5e>
 8000c10:	20000000 	.word	0x20000000
 8000c14:	40001400 	.word	0x40001400

08000c18 <set_relays>:

void set_relays(uint8_t CAN_Data){
	static uint64_t last_value = 0;
	if(last_value != CAN_Data){
 8000c18:	2200      	movs	r2, #0
 8000c1a:	4b16      	ldr	r3, [pc, #88]	; (8000c74 <set_relays+0x5c>)
 8000c1c:	6819      	ldr	r1, [r3, #0]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	bf08      	it	eq
 8000c24:	4288      	cmpeq	r0, r1
 8000c26:	d011      	beq.n	8000c4c <set_relays+0x34>
		if(CAN_Data & AIR_positive){
 8000c28:	f010 0f01 	tst.w	r0, #1
 8000c2c:	d012      	beq.n	8000c54 <set_relays+0x3c>
			Drive_AIR_positive_GPIO_Port->BSRR = Drive_AIR_positive_Pin;	// high
 8000c2e:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <set_relays+0x60>)
 8000c30:	2110      	movs	r1, #16
 8000c32:	6199      	str	r1, [r3, #24]
		}else{
			Drive_AIR_positive_GPIO_Port->BSRR = Drive_AIR_positive_Pin<<16;	// low
		}
		if(CAN_Data & AIR_negative){
 8000c34:	f010 0f02 	tst.w	r0, #2
 8000c38:	d011      	beq.n	8000c5e <set_relays+0x46>
			Drive_AIR_negative_GPIO_Port->BSRR = Drive_AIR_negative_Pin;	// high
 8000c3a:	4b0f      	ldr	r3, [pc, #60]	; (8000c78 <set_relays+0x60>)
 8000c3c:	2120      	movs	r1, #32
 8000c3e:	6199      	str	r1, [r3, #24]
		}else{
			Drive_AIR_negative_GPIO_Port->BSRR = Drive_AIR_negative_Pin<<16;	// low
		}
		if(CAN_Data & Precharge_Relay){
 8000c40:	f010 0f04 	tst.w	r0, #4
 8000c44:	d010      	beq.n	8000c68 <set_relays+0x50>
			Drive_Precharge_Relay_GPIO_Port->BSRR = Drive_Precharge_Relay_Pin;	// high
 8000c46:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <set_relays+0x60>)
 8000c48:	2140      	movs	r1, #64	; 0x40
 8000c4a:	6199      	str	r1, [r3, #24]
		}else{
			Drive_Precharge_Relay_GPIO_Port->BSRR = Drive_Precharge_Relay_Pin<<16;	// low
		}
	}
	last_value = CAN_Data;
 8000c4c:	4b09      	ldr	r3, [pc, #36]	; (8000c74 <set_relays+0x5c>)
 8000c4e:	6018      	str	r0, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
}
 8000c52:	4770      	bx	lr
			Drive_AIR_positive_GPIO_Port->BSRR = Drive_AIR_positive_Pin<<16;	// low
 8000c54:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <set_relays+0x60>)
 8000c56:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8000c5a:	6199      	str	r1, [r3, #24]
 8000c5c:	e7ea      	b.n	8000c34 <set_relays+0x1c>
			Drive_AIR_negative_GPIO_Port->BSRR = Drive_AIR_negative_Pin<<16;	// low
 8000c5e:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <set_relays+0x60>)
 8000c60:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8000c64:	6199      	str	r1, [r3, #24]
 8000c66:	e7eb      	b.n	8000c40 <set_relays+0x28>
			Drive_Precharge_Relay_GPIO_Port->BSRR = Drive_Precharge_Relay_Pin<<16;	// low
 8000c68:	4b03      	ldr	r3, [pc, #12]	; (8000c78 <set_relays+0x60>)
 8000c6a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8000c6e:	6199      	str	r1, [r3, #24]
 8000c70:	e7ec      	b.n	8000c4c <set_relays+0x34>
 8000c72:	bf00      	nop
 8000c74:	20000098 	.word	0x20000098
 8000c78:	48000400 	.word	0x48000400

08000c7c <balancing>:

uint8_t balancing(){
	// do some balancing
	return 1;

}
 8000c7c:	2001      	movs	r0, #1
 8000c7e:	4770      	bx	lr

08000c80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c80:	b570      	push	{r4, r5, r6, lr}
 8000c82:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c84:	2400      	movs	r4, #0
 8000c86:	9403      	str	r4, [sp, #12]
 8000c88:	9404      	str	r4, [sp, #16]
 8000c8a:	9405      	str	r4, [sp, #20]
 8000c8c:	9406      	str	r4, [sp, #24]
 8000c8e:	9407      	str	r4, [sp, #28]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c90:	4b27      	ldr	r3, [pc, #156]	; (8000d30 <MX_GPIO_Init+0xb0>)
 8000c92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c94:	f042 0204 	orr.w	r2, r2, #4
 8000c98:	64da      	str	r2, [r3, #76]	; 0x4c
 8000c9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c9c:	f002 0204 	and.w	r2, r2, #4
 8000ca0:	9200      	str	r2, [sp, #0]
 8000ca2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ca6:	f042 0201 	orr.w	r2, r2, #1
 8000caa:	64da      	str	r2, [r3, #76]	; 0x4c
 8000cac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000cae:	f002 0201 	and.w	r2, r2, #1
 8000cb2:	9201      	str	r2, [sp, #4]
 8000cb4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000cb8:	f042 0202 	orr.w	r2, r2, #2
 8000cbc:	64da      	str	r2, [r3, #76]	; 0x4c
 8000cbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cc0:	f003 0302 	and.w	r3, r3, #2
 8000cc4:	9302      	str	r3, [sp, #8]
 8000cc6:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ISO_SPI_CS2_Pin|ISO_SPI_CS1_Pin, GPIO_PIN_SET);
 8000cc8:	4d1a      	ldr	r5, [pc, #104]	; (8000d34 <MX_GPIO_Init+0xb4>)
 8000cca:	2201      	movs	r2, #1
 8000ccc:	2103      	movs	r1, #3
 8000cce:	4628      	mov	r0, r5
 8000cd0:	f001 f81c 	bl	8001d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SDC_Out_Pin|Charge_EN_Pin, GPIO_PIN_RESET);
 8000cd4:	4622      	mov	r2, r4
 8000cd6:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000cda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cde:	f001 f815 	bl	8001d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, User_LED_Pin|Drive_AIR_positive_Pin|Drive_AIR_negative_Pin|Drive_Precharge_Relay_Pin
 8000ce2:	4622      	mov	r2, r4
 8000ce4:	21f8      	movs	r1, #248	; 0xf8
 8000ce6:	4628      	mov	r0, r5
 8000ce8:	f001 f810 	bl	8001d0c <HAL_GPIO_WritePin>
                          |Reserve_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SDC_IN_Pin V_FB_AIR_negative_Pin V_FB_AIR_positive_Pin V_FB_PC_Relay_Pin
                           Charger_Con_Pin */
  GPIO_InitStruct.Pin = SDC_IN_Pin|V_FB_AIR_negative_Pin|V_FB_AIR_positive_Pin|V_FB_PC_Relay_Pin
 8000cec:	f240 431b 	movw	r3, #1051	; 0x41b
 8000cf0:	9303      	str	r3, [sp, #12]
                          |Charger_Con_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cf2:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf6:	a903      	add	r1, sp, #12
 8000cf8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cfc:	f000 ff2e 	bl	8001b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : ISO_SPI_CS2_Pin ISO_SPI_CS1_Pin User_LED_Pin Drive_AIR_positive_Pin
                           Drive_AIR_negative_Pin Drive_Precharge_Relay_Pin Reserve_Pin */
  GPIO_InitStruct.Pin = ISO_SPI_CS2_Pin|ISO_SPI_CS1_Pin|User_LED_Pin|Drive_AIR_positive_Pin
 8000d00:	23fb      	movs	r3, #251	; 0xfb
 8000d02:	9303      	str	r3, [sp, #12]
                          |Drive_AIR_negative_Pin|Drive_Precharge_Relay_Pin|Reserve_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d04:	2601      	movs	r6, #1
 8000d06:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d08:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0a:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d0c:	a903      	add	r1, sp, #12
 8000d0e:	4628      	mov	r0, r5
 8000d10:	f000 ff24 	bl	8001b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDC_Out_Pin Charge_EN_Pin */
  GPIO_InitStruct.Pin = SDC_Out_Pin|Charge_EN_Pin;
 8000d14:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d18:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1a:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1e:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d20:	a903      	add	r1, sp, #12
 8000d22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d26:	f000 ff19 	bl	8001b5c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d2a:	b008      	add	sp, #32
 8000d2c:	bd70      	pop	{r4, r5, r6, pc}
 8000d2e:	bf00      	nop
 8000d30:	40021000 	.word	0x40021000
 8000d34:	48000400 	.word	0x48000400

08000d38 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM7)
 8000d38:	6802      	ldr	r2, [r0, #0]
 8000d3a:	4b05      	ldr	r3, [pc, #20]	; (8000d50 <HAL_TIM_PeriodElapsedCallback+0x18>)
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d000      	beq.n	8000d42 <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8000d40:	4770      	bx	lr
	GPIOA->BSRR = SDC_Out_Pin<<16;	// SDC low
 8000d42:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d46:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000d4a:	619a      	str	r2, [r3, #24]
}
 8000d4c:	e7f8      	b.n	8000d40 <HAL_TIM_PeriodElapsedCallback+0x8>
 8000d4e:	bf00      	nop
 8000d50:	40001400 	.word	0x40001400

08000d54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d54:	b500      	push	{lr}
 8000d56:	b083      	sub	sp, #12
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  //__disable_irq();
  while (1)
  {
	  SerialMonitor(error, (uint8_t *)NULL, 0);
 8000d58:	2200      	movs	r2, #0
 8000d5a:	4611      	mov	r1, r2
 8000d5c:	20d0      	movs	r0, #208	; 0xd0
 8000d5e:	f000 fa0d 	bl	800117c <SerialMonitor>
	  send_data2ECU(0, 0xFF, (uint8_t *)NULL, 0, (uint8_t *)NULL, 0);
 8000d62:	2000      	movs	r0, #0
 8000d64:	9001      	str	r0, [sp, #4]
 8000d66:	9000      	str	r0, [sp, #0]
 8000d68:	4603      	mov	r3, r0
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	21ff      	movs	r1, #255	; 0xff
 8000d6e:	f7ff fc01 	bl	8000574 <send_data2ECU>
	  // watchdog occurs after 100 ms
	  HAL_Delay(1000);
 8000d72:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d76:	f000 fbed 	bl	8001554 <HAL_Delay>
  while (1)
 8000d7a:	e7ed      	b.n	8000d58 <Error_Handler+0x4>

08000d7c <MX_USART2_UART_Init>:
{
 8000d7c:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 8000d7e:	480b      	ldr	r0, [pc, #44]	; (8000dac <MX_USART2_UART_Init+0x30>)
 8000d80:	4b0b      	ldr	r3, [pc, #44]	; (8000db0 <MX_USART2_UART_Init+0x34>)
 8000d82:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8000d84:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000d88:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d8e:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d90:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d92:	220c      	movs	r2, #12
 8000d94:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d96:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d98:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d9a:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d9c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d9e:	f002 fe80 	bl	8003aa2 <HAL_UART_Init>
 8000da2:	b900      	cbnz	r0, 8000da6 <MX_USART2_UART_Init+0x2a>
}
 8000da4:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000da6:	f7ff ffd5 	bl	8000d54 <Error_Handler>
 8000daa:	bf00      	nop
 8000dac:	200001c8 	.word	0x200001c8
 8000db0:	40004400 	.word	0x40004400

08000db4 <MX_CAN1_Init>:
{
 8000db4:	b530      	push	{r4, r5, lr}
 8000db6:	b08b      	sub	sp, #44	; 0x2c
  hcan1.Instance = CAN1;
 8000db8:	481e      	ldr	r0, [pc, #120]	; (8000e34 <MX_CAN1_Init+0x80>)
 8000dba:	4b1f      	ldr	r3, [pc, #124]	; (8000e38 <MX_CAN1_Init+0x84>)
 8000dbc:	6003      	str	r3, [r0, #0]
  hcan1.Init.Prescaler = 32;
 8000dbe:	2320      	movs	r3, #32
 8000dc0:	6043      	str	r3, [r0, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000dc6:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000dc8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000dcc:	6102      	str	r2, [r0, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000dce:	6143      	str	r3, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000dd0:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000dd2:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	7682      	strb	r2, [r0, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8000dd8:	76c2      	strb	r2, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000dda:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000ddc:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000dde:	f000 fbcd 	bl	800157c <HAL_CAN_Init>
 8000de2:	bb28      	cbnz	r0, 8000e30 <MX_CAN1_Init+0x7c>
  sFilterConfig.FilterBank = 0; // Use first filter bank
 8000de4:	2300      	movs	r3, #0
 8000de6:	9305      	str	r3, [sp, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000de8:	9306      	str	r3, [sp, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000dea:	2401      	movs	r4, #1
 8000dec:	9407      	str	r4, [sp, #28]
  sFilterConfig.FilterIdHigh = ((local_addr_ECU >> 13)& 0xFFFF);
 8000dee:	9300      	str	r3, [sp, #0]
  sFilterConfig.FilterIdLow =  ((local_addr_ECU << 3) & 0xFFF8);
 8000df0:	f44f 5202 	mov.w	r2, #8320	; 0x2080
 8000df4:	9201      	str	r2, [sp, #4]
  sFilterConfig.FilterMaskIdHigh = 0xFFFF;
 8000df6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dfa:	9202      	str	r2, [sp, #8]
  sFilterConfig.FilterMaskIdLow = 0xFFF8;
 8000dfc:	f64f 72f8 	movw	r2, #65528	; 0xfff8
 8000e00:	9203      	str	r2, [sp, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000e02:	9304      	str	r3, [sp, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8000e04:	9408      	str	r4, [sp, #32]
  HAL_StatusTypeDef init_status = HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8000e06:	4d0b      	ldr	r5, [pc, #44]	; (8000e34 <MX_CAN1_Init+0x80>)
 8000e08:	4669      	mov	r1, sp
 8000e0a:	4628      	mov	r0, r5
 8000e0c:	f000 fc5c 	bl	80016c8 <HAL_CAN_ConfigFilter>
  sFilterConfig.FilterBank = 1; // Use second filter bank
 8000e10:	9405      	str	r4, [sp, #20]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 8000e12:	9404      	str	r4, [sp, #16]
  sFilterConfig.FilterIdHigh = ((local_addr_IVS >> 13)& 0xFFFF);
 8000e14:	2309      	movs	r3, #9
 8000e16:	9300      	str	r3, [sp, #0]
  sFilterConfig.FilterIdLow =  ((local_addr_IVS << 3) & 0xFFF8);
 8000e18:	f641 2328 	movw	r3, #6696	; 0x1a28
 8000e1c:	9301      	str	r3, [sp, #4]
  init_status |= HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8000e1e:	4669      	mov	r1, sp
 8000e20:	4628      	mov	r0, r5
 8000e22:	f000 fc51 	bl	80016c8 <HAL_CAN_ConfigFilter>
  init_status |= HAL_CAN_Start(&hcan1); //start CAN
 8000e26:	4628      	mov	r0, r5
 8000e28:	f000 fcd1 	bl	80017ce <HAL_CAN_Start>
}
 8000e2c:	b00b      	add	sp, #44	; 0x2c
 8000e2e:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8000e30:	f7ff ff90 	bl	8000d54 <Error_Handler>
 8000e34:	200000a4 	.word	0x200000a4
 8000e38:	40006400 	.word	0x40006400

08000e3c <MX_SPI1_Init>:
{
 8000e3c:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 8000e3e:	480f      	ldr	r0, [pc, #60]	; (8000e7c <MX_SPI1_Init+0x40>)
 8000e40:	4b0f      	ldr	r3, [pc, #60]	; (8000e80 <MX_SPI1_Init+0x44>)
 8000e42:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e44:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000e48:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e4e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000e52:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e54:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e56:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e5c:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000e5e:	2230      	movs	r2, #48	; 0x30
 8000e60:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e62:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e64:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e66:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000e68:	2207      	movs	r2, #7
 8000e6a:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e6c:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000e6e:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e70:	f001 ffb7 	bl	8002de2 <HAL_SPI_Init>
 8000e74:	b900      	cbnz	r0, 8000e78 <MX_SPI1_Init+0x3c>
}
 8000e76:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000e78:	f7ff ff6c 	bl	8000d54 <Error_Handler>
 8000e7c:	200000cc 	.word	0x200000cc
 8000e80:	40013000 	.word	0x40013000

08000e84 <MX_TIM6_Init>:
{
 8000e84:	b500      	push	{lr}
 8000e86:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e88:	2300      	movs	r3, #0
 8000e8a:	9301      	str	r3, [sp, #4]
 8000e8c:	9302      	str	r3, [sp, #8]
 8000e8e:	9303      	str	r3, [sp, #12]
  htim6.Instance = TIM6;
 8000e90:	480f      	ldr	r0, [pc, #60]	; (8000ed0 <MX_TIM6_Init+0x4c>)
 8000e92:	4a10      	ldr	r2, [pc, #64]	; (8000ed4 <MX_TIM6_Init+0x50>)
 8000e94:	6002      	str	r2, [r0, #0]
  htim6.Init.Prescaler = 64000;
 8000e96:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8000e9a:	6042      	str	r2, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e9c:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 100;
 8000e9e:	2364      	movs	r3, #100	; 0x64
 8000ea0:	60c3      	str	r3, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ea2:	2380      	movs	r3, #128	; 0x80
 8000ea4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000ea6:	f002 faed 	bl	8003484 <HAL_TIM_Base_Init>
 8000eaa:	b968      	cbnz	r0, 8000ec8 <MX_TIM6_Init+0x44>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eac:	2300      	movs	r3, #0
 8000eae:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eb0:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000eb2:	a901      	add	r1, sp, #4
 8000eb4:	4806      	ldr	r0, [pc, #24]	; (8000ed0 <MX_TIM6_Init+0x4c>)
 8000eb6:	f002 fb15 	bl	80034e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000eba:	b938      	cbnz	r0, 8000ecc <MX_TIM6_Init+0x48>
  HAL_TIM_Base_Start(&htim6);		// start timer6 for 10Hz flag
 8000ebc:	4804      	ldr	r0, [pc, #16]	; (8000ed0 <MX_TIM6_Init+0x4c>)
 8000ebe:	f002 f96f 	bl	80031a0 <HAL_TIM_Base_Start>
}
 8000ec2:	b005      	add	sp, #20
 8000ec4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000ec8:	f7ff ff44 	bl	8000d54 <Error_Handler>
    Error_Handler();
 8000ecc:	f7ff ff42 	bl	8000d54 <Error_Handler>
 8000ed0:	20000130 	.word	0x20000130
 8000ed4:	40001000 	.word	0x40001000

08000ed8 <MX_TIM7_Init>:
{
 8000ed8:	b500      	push	{lr}
 8000eda:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000edc:	2300      	movs	r3, #0
 8000ede:	9301      	str	r3, [sp, #4]
 8000ee0:	9302      	str	r3, [sp, #8]
 8000ee2:	9303      	str	r3, [sp, #12]
  htim7.Instance = TIM7;
 8000ee4:	480f      	ldr	r0, [pc, #60]	; (8000f24 <MX_TIM7_Init+0x4c>)
 8000ee6:	4a10      	ldr	r2, [pc, #64]	; (8000f28 <MX_TIM7_Init+0x50>)
 8000ee8:	6002      	str	r2, [r0, #0]
  htim7.Init.Prescaler = 64000;
 8000eea:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8000eee:	6042      	str	r2, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ef0:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 500;
 8000ef2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000ef6:	60c2      	str	r2, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ef8:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000efa:	f002 fac3 	bl	8003484 <HAL_TIM_Base_Init>
 8000efe:	b968      	cbnz	r0, 8000f1c <MX_TIM7_Init+0x44>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f00:	2300      	movs	r3, #0
 8000f02:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f04:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000f06:	a901      	add	r1, sp, #4
 8000f08:	4806      	ldr	r0, [pc, #24]	; (8000f24 <MX_TIM7_Init+0x4c>)
 8000f0a:	f002 faeb 	bl	80034e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000f0e:	b938      	cbnz	r0, 8000f20 <MX_TIM7_Init+0x48>
  HAL_TIM_Base_Start_IT(&htim7);		// start timer7 for 500ms timeout
 8000f10:	4804      	ldr	r0, [pc, #16]	; (8000f24 <MX_TIM7_Init+0x4c>)
 8000f12:	f002 f977 	bl	8003204 <HAL_TIM_Base_Start_IT>
}
 8000f16:	b005      	add	sp, #20
 8000f18:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000f1c:	f7ff ff1a 	bl	8000d54 <Error_Handler>
    Error_Handler();
 8000f20:	f7ff ff18 	bl	8000d54 <Error_Handler>
 8000f24:	2000017c 	.word	0x2000017c
 8000f28:	40001400 	.word	0x40001400

08000f2c <SystemClock_Config>:
{
 8000f2c:	b500      	push	{lr}
 8000f2e:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f30:	2244      	movs	r2, #68	; 0x44
 8000f32:	2100      	movs	r1, #0
 8000f34:	a805      	add	r0, sp, #20
 8000f36:	f002 fe09 	bl	8003b4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	9301      	str	r3, [sp, #4]
 8000f40:	9302      	str	r3, [sp, #8]
 8000f42:	9303      	str	r3, [sp, #12]
 8000f44:	9304      	str	r3, [sp, #16]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f46:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f4a:	f000 fef5 	bl	8001d38 <HAL_PWREx_ControlVoltageScaling>
 8000f4e:	2800      	cmp	r0, #0
 8000f50:	d130      	bne.n	8000fb4 <SystemClock_Config+0x88>
  HAL_PWR_EnableBkUpAccess();
 8000f52:	f000 fee1 	bl	8001d18 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000f56:	4a1a      	ldr	r2, [pc, #104]	; (8000fc0 <SystemClock_Config+0x94>)
 8000f58:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8000f5c:	f023 0318 	bic.w	r3, r3, #24
 8000f60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000f64:	2314      	movs	r3, #20
 8000f66:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f6c:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000f6e:	2200      	movs	r2, #0
 8000f70:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000f72:	2260      	movs	r2, #96	; 0x60
 8000f74:	920d      	str	r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f76:	2202      	movs	r2, #2
 8000f78:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000f7a:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f7c:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 32;
 8000f7e:	2320      	movs	r3, #32
 8000f80:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f82:	2307      	movs	r3, #7
 8000f84:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f86:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f88:	9215      	str	r2, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f8a:	a805      	add	r0, sp, #20
 8000f8c:	f000 ffbe 	bl	8001f0c <HAL_RCC_OscConfig>
 8000f90:	b990      	cbnz	r0, 8000fb8 <SystemClock_Config+0x8c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f92:	230f      	movs	r3, #15
 8000f94:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f96:	2103      	movs	r1, #3
 8000f98:	9101      	str	r1, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f9e:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fa0:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000fa2:	4668      	mov	r0, sp
 8000fa4:	f001 fae8 	bl	8002578 <HAL_RCC_ClockConfig>
 8000fa8:	b940      	cbnz	r0, 8000fbc <SystemClock_Config+0x90>
  HAL_RCCEx_EnableMSIPLLMode();
 8000faa:	f001 fdfd 	bl	8002ba8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000fae:	b017      	add	sp, #92	; 0x5c
 8000fb0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000fb4:	f7ff fece 	bl	8000d54 <Error_Handler>
    Error_Handler();
 8000fb8:	f7ff fecc 	bl	8000d54 <Error_Handler>
    Error_Handler();
 8000fbc:	f7ff feca 	bl	8000d54 <Error_Handler>
 8000fc0:	40021000 	.word	0x40021000

08000fc4 <main>:
{
 8000fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fc6:	b093      	sub	sp, #76	; 0x4c
  HAL_Init();
 8000fc8:	f000 faa2 	bl	8001510 <HAL_Init>
  SystemClock_Config();
 8000fcc:	f7ff ffae 	bl	8000f2c <SystemClock_Config>
  MX_GPIO_Init();
 8000fd0:	f7ff fe56 	bl	8000c80 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fd4:	f7ff fed2 	bl	8000d7c <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8000fd8:	f7ff feec 	bl	8000db4 <MX_CAN1_Init>
  MX_SPI1_Init();
 8000fdc:	f7ff ff2e 	bl	8000e3c <MX_SPI1_Init>
  MX_TIM6_Init();
 8000fe0:	f7ff ff50 	bl	8000e84 <MX_TIM6_Init>
  MX_TIM7_Init();
 8000fe4:	f7ff ff78 	bl	8000ed8 <MX_TIM7_Init>
  set_relays(0);
 8000fe8:	2000      	movs	r0, #0
 8000fea:	f7ff fe15 	bl	8000c18 <set_relays>
  status = SDC_reset();
 8000fee:	f7ff fdd7 	bl	8000ba0 <SDC_reset>
 8000ff2:	e044      	b.n	800107e <main+0xba>
    		battery_status = check_battery(volt_buffer, temp_buffer);
 8000ff4:	a904      	add	r1, sp, #16
 8000ff6:	a809      	add	r0, sp, #36	; 0x24
 8000ff8:	f7ff fda2 	bl	8000b40 <check_battery>
    		if(battery_status){
 8000ffc:	4604      	mov	r4, r0
 8000ffe:	2800      	cmp	r0, #0
 8001000:	d056      	beq.n	80010b0 <main+0xec>
    			if(battery_status & BATTERY_VOLT_ERROR){
 8001002:	f010 0f05 	tst.w	r0, #5
 8001006:	d106      	bne.n	8001016 <main+0x52>
    			can_error_code |= Battery_error;
 8001008:	2308      	movs	r3, #8
    			if(battery_status & BATTERY_TEMP_ERROR){
 800100a:	f014 0f03 	tst.w	r4, #3
 800100e:	d004      	beq.n	800101a <main+0x56>
    				can_error_code |= Temperature_error;
 8001010:	f043 0404 	orr.w	r4, r3, #4
 8001014:	e04c      	b.n	80010b0 <main+0xec>
    				can_error_code |= Voltage_error;
 8001016:	230a      	movs	r3, #10
 8001018:	e7f7      	b.n	800100a <main+0x46>
 800101a:	461c      	mov	r4, r3
 800101c:	e048      	b.n	80010b0 <main+0xec>
    		if(balancing()){
 800101e:	f7ff fe2d 	bl	8000c7c <balancing>
 8001022:	b128      	cbz	r0, 8001030 <main+0x6c>
    			Charge_EN_GPIO_Port->BSRR = Charge_EN_Pin;	// high
 8001024:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001028:	f44f 7200 	mov.w	r2, #512	; 0x200
 800102c:	619a      	str	r2, [r3, #24]
 800102e:	e04e      	b.n	80010ce <main+0x10a>
    			Charge_EN_GPIO_Port->BSRR = Charge_EN_Pin<<16;	// low
 8001030:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001034:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001038:	619a      	str	r2, [r3, #24]
 800103a:	e048      	b.n	80010ce <main+0x10a>
    		SerialMonitor(0xC0, (uint8_t *)NULL, 0);
 800103c:	2200      	movs	r2, #0
 800103e:	4611      	mov	r1, r2
 8001040:	20c0      	movs	r0, #192	; 0xc0
 8001042:	f000 f89b 	bl	800117c <SerialMonitor>
    	if(can_error_code&SPI_error){
 8001046:	f014 0f01 	tst.w	r4, #1
 800104a:	d149      	bne.n	80010e0 <main+0x11c>
    	if(can_error_code&Voltage_error){
 800104c:	f014 0f02 	tst.w	r4, #2
 8001050:	d14c      	bne.n	80010ec <main+0x128>
    	if(can_error_code&Temperature_error){
 8001052:	f014 0f04 	tst.w	r4, #4
 8001056:	d14f      	bne.n	80010f8 <main+0x134>
    	if(can_error_code&Battery_error){
 8001058:	f014 0f08 	tst.w	r4, #8
 800105c:	d152      	bne.n	8001104 <main+0x140>
    	if(can_error_code&CAN_buffer_ovf){
 800105e:	f014 0f10 	tst.w	r4, #16
 8001062:	d155      	bne.n	8001110 <main+0x14c>
    	if(status == HAL_OK){
 8001064:	2d00      	cmp	r5, #0
 8001066:	d059      	beq.n	800111c <main+0x158>
    	send_data2ECU(GPIOA_Input, can_error_code, volt_buffer, sizeof(volt_buffer), temp_buffer, sizeof(temp_buffer));
 8001068:	2314      	movs	r3, #20
 800106a:	9301      	str	r3, [sp, #4]
 800106c:	ab04      	add	r3, sp, #16
 800106e:	9300      	str	r3, [sp, #0]
 8001070:	2324      	movs	r3, #36	; 0x24
 8001072:	eb0d 0203 	add.w	r2, sp, r3
 8001076:	4621      	mov	r1, r4
 8001078:	4638      	mov	r0, r7
 800107a:	f7ff fa7b 	bl	8000574 <send_data2ECU>
	GPIOA_Input = GPIOA->IDR;
 800107e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001082:	691e      	ldr	r6, [r3, #16]
    if ((TIM6->SR & TIM_SR_UIF) != 0) {
 8001084:	4b3a      	ldr	r3, [pc, #232]	; (8001170 <main+0x1ac>)
 8001086:	691b      	ldr	r3, [r3, #16]
 8001088:	f013 0f01 	tst.w	r3, #1
 800108c:	d057      	beq.n	800113e <main+0x17a>
        TIM6->SR &= ~TIM_SR_UIF;	// Clear the overflow flag
 800108e:	4a38      	ldr	r2, [pc, #224]	; (8001170 <main+0x1ac>)
 8001090:	6913      	ldr	r3, [r2, #16]
 8001092:	f023 0301 	bic.w	r3, r3, #1
 8001096:	6113      	str	r3, [r2, #16]
    	status = Read_Voltages(volt_buffer);
 8001098:	a809      	add	r0, sp, #36	; 0x24
 800109a:	f7ff fc13 	bl	80008c4 <Read_Voltages>
 800109e:	4604      	mov	r4, r0
    	status |= Read_Temp(temp_buffer);
 80010a0:	a804      	add	r0, sp, #16
 80010a2:	f7ff fc59 	bl	8000958 <Read_Temp>
 80010a6:	4320      	orrs	r0, r4
    	if(status == HAL_OK){
 80010a8:	f010 05ff 	ands.w	r5, r0, #255	; 0xff
 80010ac:	d0a2      	beq.n	8000ff4 <main+0x30>
    		can_error_code |= SPI_error;
 80010ae:	2401      	movs	r4, #1
    	if(FIFO_ovf()){
 80010b0:	f7ff fa4c 	bl	800054c <FIFO_ovf>
 80010b4:	b110      	cbz	r0, 80010bc <main+0xf8>
    		can_error_code |= CAN_buffer_ovf;
 80010b6:	f044 0410 	orr.w	r4, r4, #16
 80010ba:	b2e4      	uxtb	r4, r4
    	if(GPIOA_Input & Charger_Con_Pin){
 80010bc:	b2b7      	uxth	r7, r6
 80010be:	f416 6f80 	tst.w	r6, #1024	; 0x400
 80010c2:	d1ac      	bne.n	800101e <main+0x5a>
    		Charge_EN_GPIO_Port->BSRR = Charge_EN_Pin<<16;	// low
 80010c4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80010c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80010cc:	619a      	str	r2, [r3, #24]
    	if(GPIOA_Input & SDC_Out_Pin){
 80010ce:	f417 7f80 	tst.w	r7, #256	; 0x100
 80010d2:	d0b3      	beq.n	800103c <main+0x78>
    		SerialMonitor(0xC1, (uint8_t *)NULL, 0);
 80010d4:	2200      	movs	r2, #0
 80010d6:	4611      	mov	r1, r2
 80010d8:	20c1      	movs	r0, #193	; 0xc1
 80010da:	f000 f84f 	bl	800117c <SerialMonitor>
 80010de:	e7b2      	b.n	8001046 <main+0x82>
    		SerialMonitor(0xD0, (uint8_t *)NULL, 0);
 80010e0:	2200      	movs	r2, #0
 80010e2:	4611      	mov	r1, r2
 80010e4:	20d0      	movs	r0, #208	; 0xd0
 80010e6:	f000 f849 	bl	800117c <SerialMonitor>
 80010ea:	e7af      	b.n	800104c <main+0x88>
    		SerialMonitor(0xD1, (uint8_t *)NULL, 0);
 80010ec:	2200      	movs	r2, #0
 80010ee:	4611      	mov	r1, r2
 80010f0:	20d1      	movs	r0, #209	; 0xd1
 80010f2:	f000 f843 	bl	800117c <SerialMonitor>
 80010f6:	e7ac      	b.n	8001052 <main+0x8e>
    		SerialMonitor(0xD2, (uint8_t *)NULL, 0);
 80010f8:	2200      	movs	r2, #0
 80010fa:	4611      	mov	r1, r2
 80010fc:	20d2      	movs	r0, #210	; 0xd2
 80010fe:	f000 f83d 	bl	800117c <SerialMonitor>
 8001102:	e7a9      	b.n	8001058 <main+0x94>
			SerialMonitor(0xD3, (uint8_t *)NULL, 0);
 8001104:	2200      	movs	r2, #0
 8001106:	4611      	mov	r1, r2
 8001108:	20d3      	movs	r0, #211	; 0xd3
 800110a:	f000 f837 	bl	800117c <SerialMonitor>
 800110e:	e7a6      	b.n	800105e <main+0x9a>
			SerialMonitor(0xD4, (uint8_t *)NULL, 0);
 8001110:	2200      	movs	r2, #0
 8001112:	4611      	mov	r1, r2
 8001114:	20d4      	movs	r0, #212	; 0xd4
 8001116:	f000 f831 	bl	800117c <SerialMonitor>
 800111a:	e7a3      	b.n	8001064 <main+0xa0>
    		User_LED_GPIO_Port->ODR ^= User_LED_Pin; // Toggle user LED
 800111c:	4a15      	ldr	r2, [pc, #84]	; (8001174 <main+0x1b0>)
 800111e:	6953      	ldr	r3, [r2, #20]
 8001120:	f083 0308 	eor.w	r3, r3, #8
 8001124:	6153      	str	r3, [r2, #20]
    		SerialMonitor(volt, volt_buffer, sizeof(volt_buffer));
 8001126:	2224      	movs	r2, #36	; 0x24
 8001128:	eb0d 0102 	add.w	r1, sp, r2
 800112c:	20a0      	movs	r0, #160	; 0xa0
 800112e:	f000 f825 	bl	800117c <SerialMonitor>
    		SerialMonitor(temp, temp_buffer, sizeof(temp_buffer));
 8001132:	2214      	movs	r2, #20
 8001134:	a904      	add	r1, sp, #16
 8001136:	20a1      	movs	r0, #161	; 0xa1
 8001138:	f000 f820 	bl	800117c <SerialMonitor>
 800113c:	e794      	b.n	8001068 <main+0xa4>
    	addres = read_CAN(RxData);
 800113e:	a802      	add	r0, sp, #8
 8001140:	f7ff f9dc 	bl	80004fc <read_CAN>
 8001144:	4b0c      	ldr	r3, [pc, #48]	; (8001178 <main+0x1b4>)
 8001146:	6018      	str	r0, [r3, #0]
    	if(addres == local_addr_ECU){
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f5b3 6f82 	cmp.w	r3, #1040	; 0x410
 800114e:	d002      	beq.n	8001156 <main+0x192>
    	}else if(addres == local_addr_IVS){
 8001150:	4b09      	ldr	r3, [pc, #36]	; (8001178 <main+0x1b4>)
 8001152:	681b      	ldr	r3, [r3, #0]
    	}
 8001154:	e793      	b.n	800107e <main+0xba>
    		set_relays(RxData[0]);
 8001156:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800115a:	f7ff fd5d 	bl	8000c18 <set_relays>
    		if(RxData[0] & Battery_SW_reset){
 800115e:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001162:	f013 0f08 	tst.w	r3, #8
 8001166:	d08a      	beq.n	800107e <main+0xba>
    			status = SDC_reset();
 8001168:	f7ff fd1a 	bl	8000ba0 <SDC_reset>
 800116c:	e787      	b.n	800107e <main+0xba>
 800116e:	bf00      	nop
 8001170:	40001000 	.word	0x40001000
 8001174:	48000400 	.word	0x48000400
 8001178:	200000a0 	.word	0x200000a0

0800117c <SerialMonitor>:
		buffer[i*2] = buffer[i*2+1];
		buffer[i*2+1] = low_byte;
	}
}

void SerialMonitor(Serial_Commmand_type command, uint8_t* data, uint16_t size){
 800117c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
	if((command&0xF0)==0xA0){
 8001184:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001188:	2ba0      	cmp	r3, #160	; 0xa0
 800118a:	d13b      	bne.n	8001204 <SerialMonitor+0x88>
 800118c:	4615      	mov	r5, r2
 800118e:	466e      	mov	r6, sp
		uint8_t send_buffer[size];
 8001190:	1dd3      	adds	r3, r2, #7
 8001192:	08db      	lsrs	r3, r3, #3
 8001194:	eba6 03c3 	sub.w	r3, r6, r3, lsl #3
 8001198:	469d      	mov	sp, r3
 800119a:	466c      	mov	r4, sp
		for(uint16_t i=0; i<size>>1; i++){	// switch high and low byte per 16 bit value
 800119c:	2300      	movs	r3, #0
 800119e:	e00e      	b.n	80011be <SerialMonitor+0x42>
			send_buffer[i*2] = data[i*2+1];
 80011a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80011a4:	eb01 0243 	add.w	r2, r1, r3, lsl #1
 80011a8:	7852      	ldrb	r2, [r2, #1]
 80011aa:	f804 2013 	strb.w	r2, [r4, r3, lsl #1]
			send_buffer[i*2+1] = data[i*2];
 80011ae:	f10c 0c01 	add.w	ip, ip, #1
 80011b2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
 80011b6:	f804 200c 	strb.w	r2, [r4, ip]
		for(uint16_t i=0; i<size>>1; i++){	// switch high and low byte per 16 bit value
 80011ba:	3301      	adds	r3, #1
 80011bc:	b29b      	uxth	r3, r3
 80011be:	ebb3 0f55 	cmp.w	r3, r5, lsr #1
 80011c2:	d3ed      	bcc.n	80011a0 <SerialMonitor+0x24>
		}
		uint8_t start[] = {0xFF, command};
 80011c4:	23ff      	movs	r3, #255	; 0xff
 80011c6:	703b      	strb	r3, [r7, #0]
 80011c8:	7078      	strb	r0, [r7, #1]
		uint8_t stop[] = {0xFF, command|0xB0};
 80011ca:	713b      	strb	r3, [r7, #4]
 80011cc:	f060 004f 	orn	r0, r0, #79	; 0x4f
 80011d0:	7178      	strb	r0, [r7, #5]
		HAL_UART_Transmit(&huart2, start, 2, 100);
 80011d2:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8001218 <SerialMonitor+0x9c>
 80011d6:	2364      	movs	r3, #100	; 0x64
 80011d8:	2202      	movs	r2, #2
 80011da:	4639      	mov	r1, r7
 80011dc:	4640      	mov	r0, r8
 80011de:	f002 fbbc 	bl	800395a <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, send_buffer, size, 100);
 80011e2:	2364      	movs	r3, #100	; 0x64
 80011e4:	462a      	mov	r2, r5
 80011e6:	4621      	mov	r1, r4
 80011e8:	4640      	mov	r0, r8
 80011ea:	f002 fbb6 	bl	800395a <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, stop, 2, 100);
 80011ee:	2364      	movs	r3, #100	; 0x64
 80011f0:	2202      	movs	r2, #2
 80011f2:	1d39      	adds	r1, r7, #4
 80011f4:	4640      	mov	r0, r8
 80011f6:	f002 fbb0 	bl	800395a <HAL_UART_Transmit>
 80011fa:	46b5      	mov	sp, r6
	}else{
		uint8_t code[] = {0xFF, command};
		HAL_UART_Transmit(&huart2, code, 2, 100);
	}
}
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		uint8_t code[] = {0xFF, command};
 8001204:	23ff      	movs	r3, #255	; 0xff
 8001206:	713b      	strb	r3, [r7, #4]
 8001208:	7178      	strb	r0, [r7, #5]
		HAL_UART_Transmit(&huart2, code, 2, 100);
 800120a:	2364      	movs	r3, #100	; 0x64
 800120c:	2202      	movs	r2, #2
 800120e:	1d39      	adds	r1, r7, #4
 8001210:	4801      	ldr	r0, [pc, #4]	; (8001218 <SerialMonitor+0x9c>)
 8001212:	f002 fba2 	bl	800395a <HAL_UART_Transmit>
}
 8001216:	e7f1      	b.n	80011fc <SerialMonitor+0x80>
 8001218:	200001c8 	.word	0x200001c8

0800121c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800121c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800121e:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <HAL_MspInit+0x2c>)
 8001220:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001222:	f042 0201 	orr.w	r2, r2, #1
 8001226:	661a      	str	r2, [r3, #96]	; 0x60
 8001228:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800122a:	f002 0201 	and.w	r2, r2, #1
 800122e:	9200      	str	r2, [sp, #0]
 8001230:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001232:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001234:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001238:	659a      	str	r2, [r3, #88]	; 0x58
 800123a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800123c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001240:	9301      	str	r3, [sp, #4]
 8001242:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001244:	b002      	add	sp, #8
 8001246:	4770      	bx	lr
 8001248:	40021000 	.word	0x40021000

0800124c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800124c:	b500      	push	{lr}
 800124e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001250:	2300      	movs	r3, #0
 8001252:	9303      	str	r3, [sp, #12]
 8001254:	9304      	str	r3, [sp, #16]
 8001256:	9305      	str	r3, [sp, #20]
 8001258:	9306      	str	r3, [sp, #24]
 800125a:	9307      	str	r3, [sp, #28]
  if(hcan->Instance==CAN1)
 800125c:	6802      	ldr	r2, [r0, #0]
 800125e:	4b14      	ldr	r3, [pc, #80]	; (80012b0 <HAL_CAN_MspInit+0x64>)
 8001260:	429a      	cmp	r2, r3
 8001262:	d002      	beq.n	800126a <HAL_CAN_MspInit+0x1e>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001264:	b009      	add	sp, #36	; 0x24
 8001266:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_CAN1_CLK_ENABLE();
 800126a:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 800126e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001270:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001274:	659a      	str	r2, [r3, #88]	; 0x58
 8001276:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001278:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 800127c:	9201      	str	r2, [sp, #4]
 800127e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001280:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001282:	f042 0201 	orr.w	r2, r2, #1
 8001286:	64da      	str	r2, [r3, #76]	; 0x4c
 8001288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	9302      	str	r3, [sp, #8]
 8001290:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = RXCAN_Pin|TXCAN_Pin;
 8001292:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001296:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001298:	2302      	movs	r3, #2
 800129a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129c:	2303      	movs	r3, #3
 800129e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80012a0:	2309      	movs	r3, #9
 80012a2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a4:	a903      	add	r1, sp, #12
 80012a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012aa:	f000 fc57 	bl	8001b5c <HAL_GPIO_Init>
}
 80012ae:	e7d9      	b.n	8001264 <HAL_CAN_MspInit+0x18>
 80012b0:	40006400 	.word	0x40006400

080012b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012b4:	b570      	push	{r4, r5, r6, lr}
 80012b6:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b8:	2300      	movs	r3, #0
 80012ba:	9303      	str	r3, [sp, #12]
 80012bc:	9304      	str	r3, [sp, #16]
 80012be:	9305      	str	r3, [sp, #20]
 80012c0:	9306      	str	r3, [sp, #24]
 80012c2:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 80012c4:	6802      	ldr	r2, [r0, #0]
 80012c6:	4b19      	ldr	r3, [pc, #100]	; (800132c <HAL_SPI_MspInit+0x78>)
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d001      	beq.n	80012d0 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80012cc:	b008      	add	sp, #32
 80012ce:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012d0:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 80012d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80012d6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80012da:	661a      	str	r2, [r3, #96]	; 0x60
 80012dc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80012de:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80012e2:	9201      	str	r2, [sp, #4]
 80012e4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012e8:	f042 0201 	orr.w	r2, r2, #1
 80012ec:	64da      	str	r2, [r3, #76]	; 0x4c
 80012ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f0:	f003 0301 	and.w	r3, r3, #1
 80012f4:	9302      	str	r3, [sp, #8]
 80012f6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = ISO_SPI_SCLK_Pin|ISO_SPI_MOSI_Pin;
 80012f8:	23a0      	movs	r3, #160	; 0xa0
 80012fa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fc:	2602      	movs	r6, #2
 80012fe:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001300:	2503      	movs	r5, #3
 8001302:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001304:	2405      	movs	r4, #5
 8001306:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001308:	a903      	add	r1, sp, #12
 800130a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800130e:	f000 fc25 	bl	8001b5c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ISO_SPI_MISO_Pin;
 8001312:	2340      	movs	r3, #64	; 0x40
 8001314:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001316:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001318:	2301      	movs	r3, #1
 800131a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800131c:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800131e:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(ISO_SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 8001320:	a903      	add	r1, sp, #12
 8001322:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001326:	f000 fc19 	bl	8001b5c <HAL_GPIO_Init>
}
 800132a:	e7cf      	b.n	80012cc <HAL_SPI_MspInit+0x18>
 800132c:	40013000 	.word	0x40013000

08001330 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001330:	b500      	push	{lr}
 8001332:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM6)
 8001334:	6803      	ldr	r3, [r0, #0]
 8001336:	4a13      	ldr	r2, [pc, #76]	; (8001384 <HAL_TIM_Base_MspInit+0x54>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d005      	beq.n	8001348 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 800133c:	4a12      	ldr	r2, [pc, #72]	; (8001388 <HAL_TIM_Base_MspInit+0x58>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d00d      	beq.n	800135e <HAL_TIM_Base_MspInit+0x2e>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001342:	b003      	add	sp, #12
 8001344:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001348:	4b10      	ldr	r3, [pc, #64]	; (800138c <HAL_TIM_Base_MspInit+0x5c>)
 800134a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800134c:	f042 0210 	orr.w	r2, r2, #16
 8001350:	659a      	str	r2, [r3, #88]	; 0x58
 8001352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001354:	f003 0310 	and.w	r3, r3, #16
 8001358:	9300      	str	r3, [sp, #0]
 800135a:	9b00      	ldr	r3, [sp, #0]
 800135c:	e7f1      	b.n	8001342 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800135e:	4b0b      	ldr	r3, [pc, #44]	; (800138c <HAL_TIM_Base_MspInit+0x5c>)
 8001360:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001362:	f042 0220 	orr.w	r2, r2, #32
 8001366:	659a      	str	r2, [r3, #88]	; 0x58
 8001368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800136a:	f003 0320 	and.w	r3, r3, #32
 800136e:	9301      	str	r3, [sp, #4]
 8001370:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001372:	2200      	movs	r2, #0
 8001374:	4611      	mov	r1, r2
 8001376:	2037      	movs	r0, #55	; 0x37
 8001378:	f000 fb96 	bl	8001aa8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800137c:	2037      	movs	r0, #55	; 0x37
 800137e:	f000 fbcb 	bl	8001b18 <HAL_NVIC_EnableIRQ>
}
 8001382:	e7de      	b.n	8001342 <HAL_TIM_Base_MspInit+0x12>
 8001384:	40001000 	.word	0x40001000
 8001388:	40001400 	.word	0x40001400
 800138c:	40021000 	.word	0x40021000

08001390 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001390:	b570      	push	{r4, r5, r6, lr}
 8001392:	b09c      	sub	sp, #112	; 0x70
 8001394:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001396:	2100      	movs	r1, #0
 8001398:	9117      	str	r1, [sp, #92]	; 0x5c
 800139a:	9118      	str	r1, [sp, #96]	; 0x60
 800139c:	9119      	str	r1, [sp, #100]	; 0x64
 800139e:	911a      	str	r1, [sp, #104]	; 0x68
 80013a0:	911b      	str	r1, [sp, #108]	; 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013a2:	2254      	movs	r2, #84	; 0x54
 80013a4:	a802      	add	r0, sp, #8
 80013a6:	f002 fbd1 	bl	8003b4c <memset>
  if(huart->Instance==USART2)
 80013aa:	6822      	ldr	r2, [r4, #0]
 80013ac:	4b1e      	ldr	r3, [pc, #120]	; (8001428 <HAL_UART_MspInit+0x98>)
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d001      	beq.n	80013b6 <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80013b2:	b01c      	add	sp, #112	; 0x70
 80013b4:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013b6:	2302      	movs	r3, #2
 80013b8:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013ba:	a802      	add	r0, sp, #8
 80013bc:	f001 fa80 	bl	80028c0 <HAL_RCCEx_PeriphCLKConfig>
 80013c0:	2800      	cmp	r0, #0
 80013c2:	d12e      	bne.n	8001422 <HAL_UART_MspInit+0x92>
    __HAL_RCC_USART2_CLK_ENABLE();
 80013c4:	4b19      	ldr	r3, [pc, #100]	; (800142c <HAL_UART_MspInit+0x9c>)
 80013c6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80013c8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80013cc:	659a      	str	r2, [r3, #88]	; 0x58
 80013ce:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80013d0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80013d4:	9200      	str	r2, [sp, #0]
 80013d6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80013da:	f042 0201 	orr.w	r2, r2, #1
 80013de:	64da      	str	r2, [r3, #76]	; 0x4c
 80013e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	9301      	str	r3, [sp, #4]
 80013e8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80013ea:	2304      	movs	r3, #4
 80013ec:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ee:	2602      	movs	r6, #2
 80013f0:	9618      	str	r6, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2500      	movs	r5, #0
 80013f4:	9519      	str	r5, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f6:	2403      	movs	r4, #3
 80013f8:	941a      	str	r4, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013fa:	2307      	movs	r3, #7
 80013fc:	931b      	str	r3, [sp, #108]	; 0x6c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80013fe:	a917      	add	r1, sp, #92	; 0x5c
 8001400:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001404:	f000 fbaa 	bl	8001b5c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001408:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800140c:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140e:	9618      	str	r6, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	9519      	str	r5, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001412:	941a      	str	r4, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001414:	941b      	str	r4, [sp, #108]	; 0x6c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001416:	a917      	add	r1, sp, #92	; 0x5c
 8001418:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800141c:	f000 fb9e 	bl	8001b5c <HAL_GPIO_Init>
}
 8001420:	e7c7      	b.n	80013b2 <HAL_UART_MspInit+0x22>
      Error_Handler();
 8001422:	f7ff fc97 	bl	8000d54 <Error_Handler>
 8001426:	e7cd      	b.n	80013c4 <HAL_UART_MspInit+0x34>
 8001428:	40004400 	.word	0x40004400
 800142c:	40021000 	.word	0x40021000

08001430 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001430:	e7fe      	b.n	8001430 <NMI_Handler>

08001432 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001432:	e7fe      	b.n	8001432 <HardFault_Handler>

08001434 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001434:	e7fe      	b.n	8001434 <MemManage_Handler>

08001436 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001436:	e7fe      	b.n	8001436 <BusFault_Handler>

08001438 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001438:	e7fe      	b.n	8001438 <UsageFault_Handler>

0800143a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800143a:	4770      	bx	lr

0800143c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800143c:	4770      	bx	lr

0800143e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800143e:	4770      	bx	lr

08001440 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001440:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001442:	f000 f875 	bl	8001530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001446:	bd08      	pop	{r3, pc}

08001448 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001448:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800144a:	4802      	ldr	r0, [pc, #8]	; (8001454 <TIM7_IRQHandler+0xc>)
 800144c:	f001 ff14 	bl	8003278 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001450:	bd08      	pop	{r3, pc}
 8001452:	bf00      	nop
 8001454:	2000017c 	.word	0x2000017c

08001458 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001458:	4a03      	ldr	r2, [pc, #12]	; (8001468 <SystemInit+0x10>)
 800145a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800145e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001462:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001466:	4770      	bx	lr
 8001468:	e000ed00 	.word	0xe000ed00

0800146c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800146c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001470:	f7ff fff2 	bl	8001458 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001474:	480c      	ldr	r0, [pc, #48]	; (80014a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001476:	490d      	ldr	r1, [pc, #52]	; (80014ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001478:	4a0d      	ldr	r2, [pc, #52]	; (80014b0 <LoopForever+0xe>)
  movs r3, #0
 800147a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800147c:	e002      	b.n	8001484 <LoopCopyDataInit>

0800147e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800147e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001480:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001482:	3304      	adds	r3, #4

08001484 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001484:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001486:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001488:	d3f9      	bcc.n	800147e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800148a:	4a0a      	ldr	r2, [pc, #40]	; (80014b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800148c:	4c0a      	ldr	r4, [pc, #40]	; (80014b8 <LoopForever+0x16>)
  movs r3, #0
 800148e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001490:	e001      	b.n	8001496 <LoopFillZerobss>

08001492 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001492:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001494:	3204      	adds	r2, #4

08001496 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001496:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001498:	d3fb      	bcc.n	8001492 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800149a:	f002 fb33 	bl	8003b04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800149e:	f7ff fd91 	bl	8000fc4 <main>

080014a2 <LoopForever>:

LoopForever:
    b LoopForever
 80014a2:	e7fe      	b.n	80014a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80014a4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80014a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014ac:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80014b0:	08003bf0 	.word	0x08003bf0
  ldr r2, =_sbss
 80014b4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80014b8:	20000250 	.word	0x20000250

080014bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014bc:	e7fe      	b.n	80014bc <ADC1_IRQHandler>
	...

080014c0 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80014c0:	4b10      	ldr	r3, [pc, #64]	; (8001504 <HAL_InitTick+0x44>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	b90b      	cbnz	r3, 80014ca <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80014c6:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80014c8:	4770      	bx	lr
{
 80014ca:	b510      	push	{r4, lr}
 80014cc:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80014ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80014d6:	4a0c      	ldr	r2, [pc, #48]	; (8001508 <HAL_InitTick+0x48>)
 80014d8:	6810      	ldr	r0, [r2, #0]
 80014da:	fbb0 f0f3 	udiv	r0, r0, r3
 80014de:	f000 fb29 	bl	8001b34 <HAL_SYSTICK_Config>
 80014e2:	b968      	cbnz	r0, 8001500 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e4:	2c0f      	cmp	r4, #15
 80014e6:	d901      	bls.n	80014ec <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 80014e8:	2001      	movs	r0, #1
 80014ea:	e00a      	b.n	8001502 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014ec:	2200      	movs	r2, #0
 80014ee:	4621      	mov	r1, r4
 80014f0:	f04f 30ff 	mov.w	r0, #4294967295
 80014f4:	f000 fad8 	bl	8001aa8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014f8:	4b04      	ldr	r3, [pc, #16]	; (800150c <HAL_InitTick+0x4c>)
 80014fa:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80014fc:	2000      	movs	r0, #0
 80014fe:	e000      	b.n	8001502 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8001500:	2001      	movs	r0, #1
}
 8001502:	bd10      	pop	{r4, pc}
 8001504:	20000008 	.word	0x20000008
 8001508:	20000004 	.word	0x20000004
 800150c:	2000000c 	.word	0x2000000c

08001510 <HAL_Init>:
{
 8001510:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001512:	2003      	movs	r0, #3
 8001514:	f000 fab6 	bl	8001a84 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001518:	2000      	movs	r0, #0
 800151a:	f7ff ffd1 	bl	80014c0 <HAL_InitTick>
 800151e:	b110      	cbz	r0, 8001526 <HAL_Init+0x16>
    status = HAL_ERROR;
 8001520:	2401      	movs	r4, #1
}
 8001522:	4620      	mov	r0, r4
 8001524:	bd10      	pop	{r4, pc}
 8001526:	4604      	mov	r4, r0
    HAL_MspInit();
 8001528:	f7ff fe78 	bl	800121c <HAL_MspInit>
 800152c:	e7f9      	b.n	8001522 <HAL_Init+0x12>
	...

08001530 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001530:	4b03      	ldr	r3, [pc, #12]	; (8001540 <HAL_IncTick+0x10>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	4a03      	ldr	r2, [pc, #12]	; (8001544 <HAL_IncTick+0x14>)
 8001536:	6811      	ldr	r1, [r2, #0]
 8001538:	440b      	add	r3, r1
 800153a:	6013      	str	r3, [r2, #0]
}
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	20000008 	.word	0x20000008
 8001544:	2000024c 	.word	0x2000024c

08001548 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001548:	4b01      	ldr	r3, [pc, #4]	; (8001550 <HAL_GetTick+0x8>)
 800154a:	6818      	ldr	r0, [r3, #0]
}
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	2000024c 	.word	0x2000024c

08001554 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001554:	b538      	push	{r3, r4, r5, lr}
 8001556:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001558:	f7ff fff6 	bl	8001548 <HAL_GetTick>
 800155c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800155e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001562:	d002      	beq.n	800156a <HAL_Delay+0x16>
  {
    wait += (uint32_t)uwTickFreq;
 8001564:	4b04      	ldr	r3, [pc, #16]	; (8001578 <HAL_Delay+0x24>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800156a:	f7ff ffed 	bl	8001548 <HAL_GetTick>
 800156e:	1b40      	subs	r0, r0, r5
 8001570:	42a0      	cmp	r0, r4
 8001572:	d3fa      	bcc.n	800156a <HAL_Delay+0x16>
  {
  }
}
 8001574:	bd38      	pop	{r3, r4, r5, pc}
 8001576:	bf00      	nop
 8001578:	20000008 	.word	0x20000008

0800157c <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800157c:	2800      	cmp	r0, #0
 800157e:	f000 80a1 	beq.w	80016c4 <HAL_CAN_Init+0x148>
{
 8001582:	b538      	push	{r3, r4, r5, lr}
 8001584:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001586:	f890 3020 	ldrb.w	r3, [r0, #32]
 800158a:	b1d3      	cbz	r3, 80015c2 <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800158c:	6822      	ldr	r2, [r4, #0]
 800158e:	6813      	ldr	r3, [r2, #0]
 8001590:	f043 0301 	orr.w	r3, r3, #1
 8001594:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001596:	f7ff ffd7 	bl	8001548 <HAL_GetTick>
 800159a:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800159c:	6823      	ldr	r3, [r4, #0]
 800159e:	685a      	ldr	r2, [r3, #4]
 80015a0:	f012 0f01 	tst.w	r2, #1
 80015a4:	d110      	bne.n	80015c8 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015a6:	f7ff ffcf 	bl	8001548 <HAL_GetTick>
 80015aa:	1b40      	subs	r0, r0, r5
 80015ac:	280a      	cmp	r0, #10
 80015ae:	d9f5      	bls.n	800159c <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80015b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015b6:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80015b8:	2305      	movs	r3, #5
 80015ba:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 80015be:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 80015c0:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 80015c2:	f7ff fe43 	bl	800124c <HAL_CAN_MspInit>
 80015c6:	e7e1      	b.n	800158c <HAL_CAN_Init+0x10>
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	f022 0202 	bic.w	r2, r2, #2
 80015ce:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80015d0:	f7ff ffba 	bl	8001548 <HAL_GetTick>
 80015d4:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80015d6:	6823      	ldr	r3, [r4, #0]
 80015d8:	685a      	ldr	r2, [r3, #4]
 80015da:	f012 0f02 	tst.w	r2, #2
 80015de:	d00d      	beq.n	80015fc <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015e0:	f7ff ffb2 	bl	8001548 <HAL_GetTick>
 80015e4:	1b40      	subs	r0, r0, r5
 80015e6:	280a      	cmp	r0, #10
 80015e8:	d9f5      	bls.n	80015d6 <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80015ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015f0:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80015f2:	2305      	movs	r3, #5
 80015f4:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 80015f8:	2001      	movs	r0, #1
 80015fa:	e7e1      	b.n	80015c0 <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80015fc:	7e22      	ldrb	r2, [r4, #24]
 80015fe:	2a01      	cmp	r2, #1
 8001600:	d03d      	beq.n	800167e <HAL_CAN_Init+0x102>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001608:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 800160a:	7e63      	ldrb	r3, [r4, #25]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d03b      	beq.n	8001688 <HAL_CAN_Init+0x10c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001610:	6822      	ldr	r2, [r4, #0]
 8001612:	6813      	ldr	r3, [r2, #0]
 8001614:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001618:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 800161a:	7ea3      	ldrb	r3, [r4, #26]
 800161c:	2b01      	cmp	r3, #1
 800161e:	d039      	beq.n	8001694 <HAL_CAN_Init+0x118>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001620:	6822      	ldr	r2, [r4, #0]
 8001622:	6813      	ldr	r3, [r2, #0]
 8001624:	f023 0320 	bic.w	r3, r3, #32
 8001628:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 800162a:	7ee3      	ldrb	r3, [r4, #27]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d037      	beq.n	80016a0 <HAL_CAN_Init+0x124>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001630:	6822      	ldr	r2, [r4, #0]
 8001632:	6813      	ldr	r3, [r2, #0]
 8001634:	f043 0310 	orr.w	r3, r3, #16
 8001638:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800163a:	7f23      	ldrb	r3, [r4, #28]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d035      	beq.n	80016ac <HAL_CAN_Init+0x130>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001640:	6822      	ldr	r2, [r4, #0]
 8001642:	6813      	ldr	r3, [r2, #0]
 8001644:	f023 0308 	bic.w	r3, r3, #8
 8001648:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800164a:	7f63      	ldrb	r3, [r4, #29]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d033      	beq.n	80016b8 <HAL_CAN_Init+0x13c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001650:	6822      	ldr	r2, [r4, #0]
 8001652:	6813      	ldr	r3, [r2, #0]
 8001654:	f023 0304 	bic.w	r3, r3, #4
 8001658:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800165a:	68a3      	ldr	r3, [r4, #8]
 800165c:	68e2      	ldr	r2, [r4, #12]
 800165e:	4313      	orrs	r3, r2
 8001660:	6922      	ldr	r2, [r4, #16]
 8001662:	4313      	orrs	r3, r2
 8001664:	6962      	ldr	r2, [r4, #20]
 8001666:	4313      	orrs	r3, r2
 8001668:	6862      	ldr	r2, [r4, #4]
 800166a:	3a01      	subs	r2, #1
 800166c:	6821      	ldr	r1, [r4, #0]
 800166e:	4313      	orrs	r3, r2
 8001670:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001672:	2000      	movs	r0, #0
 8001674:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8001676:	2301      	movs	r3, #1
 8001678:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 800167c:	e7a0      	b.n	80015c0 <HAL_CAN_Init+0x44>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	e7c0      	b.n	800160a <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001688:	6822      	ldr	r2, [r4, #0]
 800168a:	6813      	ldr	r3, [r2, #0]
 800168c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001690:	6013      	str	r3, [r2, #0]
 8001692:	e7c2      	b.n	800161a <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001694:	6822      	ldr	r2, [r4, #0]
 8001696:	6813      	ldr	r3, [r2, #0]
 8001698:	f043 0320 	orr.w	r3, r3, #32
 800169c:	6013      	str	r3, [r2, #0]
 800169e:	e7c4      	b.n	800162a <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80016a0:	6822      	ldr	r2, [r4, #0]
 80016a2:	6813      	ldr	r3, [r2, #0]
 80016a4:	f023 0310 	bic.w	r3, r3, #16
 80016a8:	6013      	str	r3, [r2, #0]
 80016aa:	e7c6      	b.n	800163a <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016ac:	6822      	ldr	r2, [r4, #0]
 80016ae:	6813      	ldr	r3, [r2, #0]
 80016b0:	f043 0308 	orr.w	r3, r3, #8
 80016b4:	6013      	str	r3, [r2, #0]
 80016b6:	e7c8      	b.n	800164a <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80016b8:	6822      	ldr	r2, [r4, #0]
 80016ba:	6813      	ldr	r3, [r2, #0]
 80016bc:	f043 0304 	orr.w	r3, r3, #4
 80016c0:	6013      	str	r3, [r2, #0]
 80016c2:	e7ca      	b.n	800165a <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 80016c4:	2001      	movs	r0, #1
}
 80016c6:	4770      	bx	lr

080016c8 <HAL_CAN_ConfigFilter>:
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80016c8:	6802      	ldr	r2, [r0, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80016ca:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 80016ce:	3b01      	subs	r3, #1
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d905      	bls.n	80016e2 <HAL_CAN_ConfigFilter+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80016d6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80016d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016dc:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80016de:	2001      	movs	r0, #1
  }
}
 80016e0:	4770      	bx	lr
{
 80016e2:	b430      	push	{r4, r5}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80016e4:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 80016e8:	f043 0301 	orr.w	r3, r3, #1
 80016ec:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80016f0:	694b      	ldr	r3, [r1, #20]
 80016f2:	f003 031f 	and.w	r3, r3, #31
 80016f6:	2001      	movs	r0, #1
 80016f8:	fa00 f303 	lsl.w	r3, r0, r3
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80016fc:	f8d2 021c 	ldr.w	r0, [r2, #540]	; 0x21c
 8001700:	ea6f 0c03 	mvn.w	ip, r3
 8001704:	ea20 0003 	bic.w	r0, r0, r3
 8001708:	f8c2 021c 	str.w	r0, [r2, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800170c:	69c8      	ldr	r0, [r1, #28]
 800170e:	b9b0      	cbnz	r0, 800173e <HAL_CAN_ConfigFilter+0x76>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001710:	f8d2 020c 	ldr.w	r0, [r2, #524]	; 0x20c
 8001714:	ea0c 0000 	and.w	r0, ip, r0
 8001718:	f8c2 020c 	str.w	r0, [r2, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800171c:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800171e:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001720:	68cd      	ldr	r5, [r1, #12]
 8001722:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001726:	3048      	adds	r0, #72	; 0x48
 8001728:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800172c:	880c      	ldrh	r4, [r1, #0]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800172e:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001730:	688d      	ldr	r5, [r1, #8]
 8001732:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001736:	3048      	adds	r0, #72	; 0x48
 8001738:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800173c:	6044      	str	r4, [r0, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800173e:	69c8      	ldr	r0, [r1, #28]
 8001740:	2801      	cmp	r0, #1
 8001742:	d01b      	beq.n	800177c <HAL_CAN_ConfigFilter+0xb4>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001744:	6988      	ldr	r0, [r1, #24]
 8001746:	bb80      	cbnz	r0, 80017aa <HAL_CAN_ConfigFilter+0xe2>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001748:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800174c:	ea0c 0000 	and.w	r0, ip, r0
 8001750:	f8c2 0204 	str.w	r0, [r2, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001754:	6908      	ldr	r0, [r1, #16]
 8001756:	bb70      	cbnz	r0, 80017b6 <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001758:	f8d2 0214 	ldr.w	r0, [r2, #532]	; 0x214
 800175c:	ea0c 0000 	and.w	r0, ip, r0
 8001760:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001764:	6a09      	ldr	r1, [r1, #32]
 8001766:	2901      	cmp	r1, #1
 8001768:	d02b      	beq.n	80017c2 <HAL_CAN_ConfigFilter+0xfa>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800176a:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 800176e:	f023 0301 	bic.w	r3, r3, #1
 8001772:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    return HAL_OK;
 8001776:	2000      	movs	r0, #0
}
 8001778:	bc30      	pop	{r4, r5}
 800177a:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800177c:	f8d2 020c 	ldr.w	r0, [r2, #524]	; 0x20c
 8001780:	4318      	orrs	r0, r3
 8001782:	f8c2 020c 	str.w	r0, [r2, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001786:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001788:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800178a:	680d      	ldr	r5, [r1, #0]
 800178c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001790:	3048      	adds	r0, #72	; 0x48
 8001792:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001796:	898c      	ldrh	r4, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001798:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800179a:	688d      	ldr	r5, [r1, #8]
 800179c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017a0:	3048      	adds	r0, #72	; 0x48
 80017a2:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80017a6:	6044      	str	r4, [r0, #4]
 80017a8:	e7cc      	b.n	8001744 <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80017aa:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80017ae:	4318      	orrs	r0, r3
 80017b0:	f8c2 0204 	str.w	r0, [r2, #516]	; 0x204
 80017b4:	e7ce      	b.n	8001754 <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80017b6:	f8d2 0214 	ldr.w	r0, [r2, #532]	; 0x214
 80017ba:	4318      	orrs	r0, r3
 80017bc:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
 80017c0:	e7d0      	b.n	8001764 <HAL_CAN_ConfigFilter+0x9c>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80017c2:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 80017c6:	430b      	orrs	r3, r1
 80017c8:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
 80017cc:	e7cd      	b.n	800176a <HAL_CAN_ConfigFilter+0xa2>

080017ce <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80017ce:	b570      	push	{r4, r5, r6, lr}
 80017d0:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80017d2:	f890 5020 	ldrb.w	r5, [r0, #32]
 80017d6:	b2ed      	uxtb	r5, r5
 80017d8:	2d01      	cmp	r5, #1
 80017da:	d006      	beq.n	80017ea <HAL_CAN_Start+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80017dc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80017de:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80017e2:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80017e4:	2501      	movs	r5, #1
  }
}
 80017e6:	4628      	mov	r0, r5
 80017e8:	bd70      	pop	{r4, r5, r6, pc}
    hcan->State = HAL_CAN_STATE_LISTENING;
 80017ea:	2302      	movs	r3, #2
 80017ec:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80017f0:	6802      	ldr	r2, [r0, #0]
 80017f2:	6813      	ldr	r3, [r2, #0]
 80017f4:	f023 0301 	bic.w	r3, r3, #1
 80017f8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80017fa:	f7ff fea5 	bl	8001548 <HAL_GetTick>
 80017fe:	4606      	mov	r6, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001800:	6823      	ldr	r3, [r4, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f013 0f01 	tst.w	r3, #1
 8001808:	d00c      	beq.n	8001824 <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800180a:	f7ff fe9d 	bl	8001548 <HAL_GetTick>
 800180e:	1b83      	subs	r3, r0, r6
 8001810:	2b0a      	cmp	r3, #10
 8001812:	d9f5      	bls.n	8001800 <HAL_CAN_Start+0x32>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001814:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001816:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800181a:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800181c:	2305      	movs	r3, #5
 800181e:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8001822:	e7e0      	b.n	80017e6 <HAL_CAN_Start+0x18>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001824:	2500      	movs	r5, #0
 8001826:	6265      	str	r5, [r4, #36]	; 0x24
    return HAL_OK;
 8001828:	e7dd      	b.n	80017e6 <HAL_CAN_Start+0x18>

0800182a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800182a:	b530      	push	{r4, r5, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800182c:	f890 c020 	ldrb.w	ip, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001830:	6804      	ldr	r4, [r0, #0]
 8001832:	68a4      	ldr	r4, [r4, #8]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001834:	f10c 3cff 	add.w	ip, ip, #4294967295
 8001838:	fa5f fc8c 	uxtb.w	ip, ip
 800183c:	f1bc 0f01 	cmp.w	ip, #1
 8001840:	d862      	bhi.n	8001908 <HAL_CAN_AddTxMessage+0xde>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001842:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8001846:	d059      	beq.n	80018fc <HAL_CAN_AddTxMessage+0xd2>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001848:	f3c4 6c01 	ubfx	ip, r4, #24, #2

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800184c:	2401      	movs	r4, #1
 800184e:	fa04 f40c 	lsl.w	r4, r4, ip
 8001852:	601c      	str	r4, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001854:	688b      	ldr	r3, [r1, #8]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d13d      	bne.n	80018d6 <HAL_CAN_AddTxMessage+0xac>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800185a:	680d      	ldr	r5, [r1, #0]
                                                           pHeader->RTR);
 800185c:	68cb      	ldr	r3, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800185e:	6804      	ldr	r4, [r0, #0]
 8001860:	ea43 5545 	orr.w	r5, r3, r5, lsl #21
 8001864:	f10c 0318 	add.w	r3, ip, #24
 8001868:	011b      	lsls	r3, r3, #4
 800186a:	50e5      	str	r5, [r4, r3]
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800186c:	6803      	ldr	r3, [r0, #0]
 800186e:	690c      	ldr	r4, [r1, #16]
 8001870:	f10c 0e18 	add.w	lr, ip, #24
 8001874:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 8001878:	605c      	str	r4, [r3, #4]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800187a:	7d0b      	ldrb	r3, [r1, #20]
 800187c:	2b01      	cmp	r3, #1
 800187e:	d035      	beq.n	80018ec <HAL_CAN_AddTxMessage+0xc2>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001880:	79d1      	ldrb	r1, [r2, #7]
 8001882:	7993      	ldrb	r3, [r2, #6]
 8001884:	041b      	lsls	r3, r3, #16
 8001886:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800188a:	7951      	ldrb	r1, [r2, #5]
 800188c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001890:	7914      	ldrb	r4, [r2, #4]
 8001892:	6801      	ldr	r1, [r0, #0]
 8001894:	4323      	orrs	r3, r4
 8001896:	eb01 110c 	add.w	r1, r1, ip, lsl #4
 800189a:	f8c1 318c 	str.w	r3, [r1, #396]	; 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800189e:	78d1      	ldrb	r1, [r2, #3]
 80018a0:	7893      	ldrb	r3, [r2, #2]
 80018a2:	041b      	lsls	r3, r3, #16
 80018a4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80018a8:	7851      	ldrb	r1, [r2, #1]
 80018aa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80018ae:	7811      	ldrb	r1, [r2, #0]
 80018b0:	6802      	ldr	r2, [r0, #0]
 80018b2:	430b      	orrs	r3, r1
 80018b4:	eb02 120c 	add.w	r2, r2, ip, lsl #4
 80018b8:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80018bc:	6802      	ldr	r2, [r0, #0]
 80018be:	f10c 0c18 	add.w	ip, ip, #24
 80018c2:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 80018c6:	f852 300c 	ldr.w	r3, [r2, ip]
 80018ca:	f043 0301 	orr.w	r3, r3, #1
 80018ce:	f842 300c 	str.w	r3, [r2, ip]

      /* Return function status */
      return HAL_OK;
 80018d2:	2000      	movs	r0, #0
 80018d4:	e01d      	b.n	8001912 <HAL_CAN_AddTxMessage+0xe8>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80018d6:	684c      	ldr	r4, [r1, #4]
 80018d8:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
                                                           pHeader->RTR);
 80018dc:	68cc      	ldr	r4, [r1, #12]
                                                           pHeader->IDE |
 80018de:	4323      	orrs	r3, r4
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80018e0:	f10c 0418 	add.w	r4, ip, #24
 80018e4:	0124      	lsls	r4, r4, #4
 80018e6:	6805      	ldr	r5, [r0, #0]
 80018e8:	512b      	str	r3, [r5, r4]
 80018ea:	e7bf      	b.n	800186c <HAL_CAN_AddTxMessage+0x42>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80018ec:	6803      	ldr	r3, [r0, #0]
 80018ee:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 80018f2:	6859      	ldr	r1, [r3, #4]
 80018f4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80018f8:	6059      	str	r1, [r3, #4]
 80018fa:	e7c1      	b.n	8001880 <HAL_CAN_AddTxMessage+0x56>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80018fc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80018fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001902:	6243      	str	r3, [r0, #36]	; 0x24

      return HAL_ERROR;
 8001904:	2001      	movs	r0, #1
 8001906:	e004      	b.n	8001912 <HAL_CAN_AddTxMessage+0xe8>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001908:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800190a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800190e:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001910:	2001      	movs	r0, #1
  }
}
 8001912:	bd30      	pop	{r4, r5, pc}

08001914 <HAL_CAN_GetRxMessage>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8001914:	f890 c020 	ldrb.w	ip, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001918:	f10c 3cff 	add.w	ip, ip, #4294967295
 800191c:	fa5f fc8c 	uxtb.w	ip, ip
 8001920:	f1bc 0f01 	cmp.w	ip, #1
 8001924:	f200 8095 	bhi.w	8001a52 <HAL_CAN_GetRxMessage+0x13e>
{
 8001928:	b430      	push	{r4, r5}
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800192a:	b951      	cbnz	r1, 8001942 <HAL_CAN_GetRxMessage+0x2e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800192c:	6804      	ldr	r4, [r0, #0]
 800192e:	68e4      	ldr	r4, [r4, #12]
 8001930:	f014 0f03 	tst.w	r4, #3
 8001934:	d110      	bne.n	8001958 <HAL_CAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001936:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001938:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800193c:	6243      	str	r3, [r0, #36]	; 0x24

        return HAL_ERROR;
 800193e:	2001      	movs	r0, #1
 8001940:	e077      	b.n	8001a32 <HAL_CAN_GetRxMessage+0x11e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001942:	6804      	ldr	r4, [r0, #0]
 8001944:	6924      	ldr	r4, [r4, #16]
 8001946:	f014 0f03 	tst.w	r4, #3
 800194a:	d105      	bne.n	8001958 <HAL_CAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800194c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800194e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001952:	6243      	str	r3, [r0, #36]	; 0x24

        return HAL_ERROR;
 8001954:	2001      	movs	r0, #1
 8001956:	e06c      	b.n	8001a32 <HAL_CAN_GetRxMessage+0x11e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001958:	f101 041b 	add.w	r4, r1, #27
 800195c:	0124      	lsls	r4, r4, #4
 800195e:	6805      	ldr	r5, [r0, #0]
 8001960:	592c      	ldr	r4, [r5, r4]
 8001962:	f004 0404 	and.w	r4, r4, #4
 8001966:	6094      	str	r4, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001968:	2c00      	cmp	r4, #0
 800196a:	d164      	bne.n	8001a36 <HAL_CAN_GetRxMessage+0x122>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800196c:	f101 041b 	add.w	r4, r1, #27
 8001970:	0124      	lsls	r4, r4, #4
 8001972:	6805      	ldr	r5, [r0, #0]
 8001974:	592c      	ldr	r4, [r5, r4]
 8001976:	0d64      	lsrs	r4, r4, #21
 8001978:	6014      	str	r4, [r2, #0]
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800197a:	6804      	ldr	r4, [r0, #0]
 800197c:	f101 0c1b 	add.w	ip, r1, #27
 8001980:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8001984:	f854 400c 	ldr.w	r4, [r4, ip]
 8001988:	f004 0402 	and.w	r4, r4, #2
 800198c:	60d4      	str	r4, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800198e:	6804      	ldr	r4, [r0, #0]
 8001990:	4464      	add	r4, ip
 8001992:	6864      	ldr	r4, [r4, #4]
 8001994:	f004 040f 	and.w	r4, r4, #15
 8001998:	6114      	str	r4, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800199a:	6804      	ldr	r4, [r0, #0]
 800199c:	4464      	add	r4, ip
 800199e:	6864      	ldr	r4, [r4, #4]
 80019a0:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80019a4:	6194      	str	r4, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80019a6:	6804      	ldr	r4, [r0, #0]
 80019a8:	4464      	add	r4, ip
 80019aa:	6864      	ldr	r4, [r4, #4]
 80019ac:	0c24      	lsrs	r4, r4, #16
 80019ae:	6154      	str	r4, [r2, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80019b0:	6802      	ldr	r2, [r0, #0]
 80019b2:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80019b6:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80019ba:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80019bc:	6802      	ldr	r2, [r0, #0]
 80019be:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80019c2:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80019c6:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80019ca:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80019cc:	6802      	ldr	r2, [r0, #0]
 80019ce:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80019d2:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80019d6:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80019da:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80019dc:	6802      	ldr	r2, [r0, #0]
 80019de:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80019e2:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80019e6:	0e12      	lsrs	r2, r2, #24
 80019e8:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80019ea:	6802      	ldr	r2, [r0, #0]
 80019ec:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80019f0:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80019f4:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80019f6:	6802      	ldr	r2, [r0, #0]
 80019f8:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80019fc:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001a00:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001a04:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001a06:	6802      	ldr	r2, [r0, #0]
 8001a08:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001a0c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001a10:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001a14:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001a16:	6802      	ldr	r2, [r0, #0]
 8001a18:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001a1c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001a20:	0e12      	lsrs	r2, r2, #24
 8001a22:	71da      	strb	r2, [r3, #7]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001a24:	b979      	cbnz	r1, 8001a46 <HAL_CAN_GetRxMessage+0x132>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001a26:	6802      	ldr	r2, [r0, #0]
 8001a28:	68d3      	ldr	r3, [r2, #12]
 8001a2a:	f043 0320 	orr.w	r3, r3, #32
 8001a2e:	60d3      	str	r3, [r2, #12]
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
    }

    /* Return function status */
    return HAL_OK;
 8001a30:	2000      	movs	r0, #0
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8001a32:	bc30      	pop	{r4, r5}
 8001a34:	4770      	bx	lr
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001a36:	f101 041b 	add.w	r4, r1, #27
 8001a3a:	0124      	lsls	r4, r4, #4
 8001a3c:	6805      	ldr	r5, [r0, #0]
 8001a3e:	592c      	ldr	r4, [r5, r4]
 8001a40:	08e4      	lsrs	r4, r4, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001a42:	6054      	str	r4, [r2, #4]
 8001a44:	e799      	b.n	800197a <HAL_CAN_GetRxMessage+0x66>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001a46:	6802      	ldr	r2, [r0, #0]
 8001a48:	6913      	ldr	r3, [r2, #16]
 8001a4a:	f043 0320 	orr.w	r3, r3, #32
 8001a4e:	6113      	str	r3, [r2, #16]
 8001a50:	e7ee      	b.n	8001a30 <HAL_CAN_GetRxMessage+0x11c>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a52:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001a54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a58:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8001a5a:	2001      	movs	r0, #1
}
 8001a5c:	4770      	bx	lr

08001a5e <HAL_CAN_GetRxFifoFillLevel>:
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
  uint32_t filllevel = 0U;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a5e:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a62:	3b01      	subs	r3, #1
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d901      	bls.n	8001a6e <HAL_CAN_GetRxFifoFillLevel+0x10>
  uint32_t filllevel = 0U;
 8001a6a:	2000      	movs	r0, #0
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
}
 8001a6c:	4770      	bx	lr
    if (RxFifo == CAN_RX_FIFO0)
 8001a6e:	b921      	cbnz	r1, 8001a7a <HAL_CAN_GetRxFifoFillLevel+0x1c>
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001a70:	6803      	ldr	r3, [r0, #0]
 8001a72:	68d8      	ldr	r0, [r3, #12]
 8001a74:	f000 0003 	and.w	r0, r0, #3
 8001a78:	4770      	bx	lr
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001a7a:	6803      	ldr	r3, [r0, #0]
 8001a7c:	6918      	ldr	r0, [r3, #16]
 8001a7e:	f000 0003 	and.w	r0, r0, #3
 8001a82:	4770      	bx	lr

08001a84 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a84:	4a07      	ldr	r2, [pc, #28]	; (8001aa4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001a86:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a88:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a8c:	041b      	lsls	r3, r3, #16
 8001a8e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a90:	0200      	lsls	r0, r0, #8
 8001a92:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a96:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001a98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001aa0:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001aa2:	4770      	bx	lr
 8001aa4:	e000ed00 	.word	0xe000ed00

08001aa8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aa8:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aaa:	4b19      	ldr	r3, [pc, #100]	; (8001b10 <HAL_NVIC_SetPriority+0x68>)
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ab2:	f1c3 0c07 	rsb	ip, r3, #7
 8001ab6:	f1bc 0f04 	cmp.w	ip, #4
 8001aba:	bf28      	it	cs
 8001abc:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ac0:	f103 0e04 	add.w	lr, r3, #4
 8001ac4:	f1be 0f06 	cmp.w	lr, #6
 8001ac8:	d918      	bls.n	8001afc <HAL_NVIC_SetPriority+0x54>
 8001aca:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001acc:	f04f 3eff 	mov.w	lr, #4294967295
 8001ad0:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001ad4:	ea21 010c 	bic.w	r1, r1, ip
 8001ad8:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ada:	fa0e f303 	lsl.w	r3, lr, r3
 8001ade:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae2:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001ae4:	2800      	cmp	r0, #0
 8001ae6:	db0b      	blt.n	8001b00 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae8:	0109      	lsls	r1, r1, #4
 8001aea:	b2c9      	uxtb	r1, r1
 8001aec:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001af0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001af4:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001af8:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001afc:	2300      	movs	r3, #0
 8001afe:	e7e5      	b.n	8001acc <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b00:	f000 000f 	and.w	r0, r0, #15
 8001b04:	0109      	lsls	r1, r1, #4
 8001b06:	b2c9      	uxtb	r1, r1
 8001b08:	4b02      	ldr	r3, [pc, #8]	; (8001b14 <HAL_NVIC_SetPriority+0x6c>)
 8001b0a:	5419      	strb	r1, [r3, r0]
 8001b0c:	e7f4      	b.n	8001af8 <HAL_NVIC_SetPriority+0x50>
 8001b0e:	bf00      	nop
 8001b10:	e000ed00 	.word	0xe000ed00
 8001b14:	e000ed14 	.word	0xe000ed14

08001b18 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001b18:	2800      	cmp	r0, #0
 8001b1a:	db07      	blt.n	8001b2c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b1c:	f000 021f 	and.w	r2, r0, #31
 8001b20:	0940      	lsrs	r0, r0, #5
 8001b22:	2301      	movs	r3, #1
 8001b24:	4093      	lsls	r3, r2
 8001b26:	4a02      	ldr	r2, [pc, #8]	; (8001b30 <HAL_NVIC_EnableIRQ+0x18>)
 8001b28:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	e000e100 	.word	0xe000e100

08001b34 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b34:	3801      	subs	r0, #1
 8001b36:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001b3a:	d20b      	bcs.n	8001b54 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b3c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001b40:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b42:	4a05      	ldr	r2, [pc, #20]	; (8001b58 <HAL_SYSTICK_Config+0x24>)
 8001b44:	21f0      	movs	r1, #240	; 0xf0
 8001b46:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b4e:	2207      	movs	r2, #7
 8001b50:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b52:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001b54:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001b56:	4770      	bx	lr
 8001b58:	e000ed00 	.word	0xe000ed00

08001b5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b5e:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 8001b60:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b62:	e062      	b.n	8001c2a <HAL_GPIO_Init+0xce>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b64:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b66:	005e      	lsls	r6, r3, #1
 8001b68:	2403      	movs	r4, #3
 8001b6a:	40b4      	lsls	r4, r6
 8001b6c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b70:	68cc      	ldr	r4, [r1, #12]
 8001b72:	40b4      	lsls	r4, r6
 8001b74:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8001b76:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b78:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b7a:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b7e:	684c      	ldr	r4, [r1, #4]
 8001b80:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8001b84:	409c      	lsls	r4, r3
 8001b86:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OTYPER = temp;
 8001b8a:	6044      	str	r4, [r0, #4]
 8001b8c:	e05e      	b.n	8001c4c <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b8e:	08dd      	lsrs	r5, r3, #3
 8001b90:	3508      	adds	r5, #8
 8001b92:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b96:	f003 0407 	and.w	r4, r3, #7
 8001b9a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8001b9e:	240f      	movs	r4, #15
 8001ba0:	fa04 f40c 	lsl.w	r4, r4, ip
 8001ba4:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ba8:	690c      	ldr	r4, [r1, #16]
 8001baa:	fa04 f40c 	lsl.w	r4, r4, ip
 8001bae:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 8001bb2:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8001bb6:	e060      	b.n	8001c7a <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001bb8:	2402      	movs	r4, #2
 8001bba:	e000      	b.n	8001bbe <HAL_GPIO_Init+0x62>
 8001bbc:	2400      	movs	r4, #0
 8001bbe:	fa04 f40e 	lsl.w	r4, r4, lr
 8001bc2:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001bc4:	f10c 0c02 	add.w	ip, ip, #2
 8001bc8:	4d4c      	ldr	r5, [pc, #304]	; (8001cfc <HAL_GPIO_Init+0x1a0>)
 8001bca:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bce:	4c4c      	ldr	r4, [pc, #304]	; (8001d00 <HAL_GPIO_Init+0x1a4>)
 8001bd0:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8001bd2:	43d4      	mvns	r4, r2
 8001bd4:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001bd8:	684f      	ldr	r7, [r1, #4]
 8001bda:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001bde:	d001      	beq.n	8001be4 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8001be0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8001be4:	4d46      	ldr	r5, [pc, #280]	; (8001d00 <HAL_GPIO_Init+0x1a4>)
 8001be6:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8001be8:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8001bea:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001bee:	684f      	ldr	r7, [r1, #4]
 8001bf0:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8001bf4:	d001      	beq.n	8001bfa <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8001bf6:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8001bfa:	4d41      	ldr	r5, [pc, #260]	; (8001d00 <HAL_GPIO_Init+0x1a4>)
 8001bfc:	60ee      	str	r6, [r5, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001bfe:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001c00:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c04:	684f      	ldr	r7, [r1, #4]
 8001c06:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001c0a:	d001      	beq.n	8001c10 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8001c0c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8001c10:	4d3b      	ldr	r5, [pc, #236]	; (8001d00 <HAL_GPIO_Init+0x1a4>)
 8001c12:	606e      	str	r6, [r5, #4]

        temp = EXTI->IMR1;
 8001c14:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8001c16:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c18:	684e      	ldr	r6, [r1, #4]
 8001c1a:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8001c1e:	d001      	beq.n	8001c24 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8001c20:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8001c24:	4a36      	ldr	r2, [pc, #216]	; (8001d00 <HAL_GPIO_Init+0x1a4>)
 8001c26:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8001c28:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c2a:	680a      	ldr	r2, [r1, #0]
 8001c2c:	fa32 f403 	lsrs.w	r4, r2, r3
 8001c30:	d062      	beq.n	8001cf8 <HAL_GPIO_Init+0x19c>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c32:	f04f 0c01 	mov.w	ip, #1
 8001c36:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8001c3a:	ea1c 0202 	ands.w	r2, ip, r2
 8001c3e:	d0f3      	beq.n	8001c28 <HAL_GPIO_Init+0xcc>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c40:	684c      	ldr	r4, [r1, #4]
 8001c42:	f004 0403 	and.w	r4, r4, #3
 8001c46:	3c01      	subs	r4, #1
 8001c48:	2c01      	cmp	r4, #1
 8001c4a:	d98b      	bls.n	8001b64 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c4c:	684c      	ldr	r4, [r1, #4]
 8001c4e:	f004 0403 	and.w	r4, r4, #3
 8001c52:	2c03      	cmp	r4, #3
 8001c54:	d00c      	beq.n	8001c70 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8001c56:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c58:	005d      	lsls	r5, r3, #1
 8001c5a:	f04f 0c03 	mov.w	ip, #3
 8001c5e:	fa0c fc05 	lsl.w	ip, ip, r5
 8001c62:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c66:	688c      	ldr	r4, [r1, #8]
 8001c68:	40ac      	lsls	r4, r5
 8001c6a:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8001c6e:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c70:	684c      	ldr	r4, [r1, #4]
 8001c72:	f004 0403 	and.w	r4, r4, #3
 8001c76:	2c02      	cmp	r4, #2
 8001c78:	d089      	beq.n	8001b8e <HAL_GPIO_Init+0x32>
      temp = GPIOx->MODER;
 8001c7a:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c7c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001c80:	f04f 0c03 	mov.w	ip, #3
 8001c84:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001c88:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c8c:	684c      	ldr	r4, [r1, #4]
 8001c8e:	f004 0403 	and.w	r4, r4, #3
 8001c92:	fa04 f40e 	lsl.w	r4, r4, lr
 8001c96:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8001c9a:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c9c:	684c      	ldr	r4, [r1, #4]
 8001c9e:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8001ca2:	d0c1      	beq.n	8001c28 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ca4:	4c17      	ldr	r4, [pc, #92]	; (8001d04 <HAL_GPIO_Init+0x1a8>)
 8001ca6:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8001ca8:	f045 0501 	orr.w	r5, r5, #1
 8001cac:	6625      	str	r5, [r4, #96]	; 0x60
 8001cae:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8001cb0:	f004 0401 	and.w	r4, r4, #1
 8001cb4:	9401      	str	r4, [sp, #4]
 8001cb6:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001cb8:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8001cbc:	f10c 0502 	add.w	r5, ip, #2
 8001cc0:	4c0e      	ldr	r4, [pc, #56]	; (8001cfc <HAL_GPIO_Init+0x1a0>)
 8001cc2:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cc6:	f003 0403 	and.w	r4, r3, #3
 8001cca:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8001cce:	240f      	movs	r4, #15
 8001cd0:	fa04 f40e 	lsl.w	r4, r4, lr
 8001cd4:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cd8:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8001cdc:	f43f af6e 	beq.w	8001bbc <HAL_GPIO_Init+0x60>
 8001ce0:	4c09      	ldr	r4, [pc, #36]	; (8001d08 <HAL_GPIO_Init+0x1ac>)
 8001ce2:	42a0      	cmp	r0, r4
 8001ce4:	d006      	beq.n	8001cf4 <HAL_GPIO_Init+0x198>
 8001ce6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001cea:	42a0      	cmp	r0, r4
 8001cec:	f43f af64 	beq.w	8001bb8 <HAL_GPIO_Init+0x5c>
 8001cf0:	2407      	movs	r4, #7
 8001cf2:	e764      	b.n	8001bbe <HAL_GPIO_Init+0x62>
 8001cf4:	2401      	movs	r4, #1
 8001cf6:	e762      	b.n	8001bbe <HAL_GPIO_Init+0x62>
  }
}
 8001cf8:	b003      	add	sp, #12
 8001cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cfc:	40010000 	.word	0x40010000
 8001d00:	40010400 	.word	0x40010400
 8001d04:	40021000 	.word	0x40021000
 8001d08:	48000400 	.word	0x48000400

08001d0c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d0c:	b10a      	cbz	r2, 8001d12 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d0e:	6181      	str	r1, [r0, #24]
 8001d10:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d12:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8001d14:	4770      	bx	lr
	...

08001d18 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d18:	4a02      	ldr	r2, [pc, #8]	; (8001d24 <HAL_PWR_EnableBkUpAccess+0xc>)
 8001d1a:	6813      	ldr	r3, [r2, #0]
 8001d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d20:	6013      	str	r3, [r2, #0]
}
 8001d22:	4770      	bx	lr
 8001d24:	40007000 	.word	0x40007000

08001d28 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001d28:	4b02      	ldr	r3, [pc, #8]	; (8001d34 <HAL_PWREx_GetVoltageRange+0xc>)
 8001d2a:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001d2c:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	40007000 	.word	0x40007000

08001d38 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d38:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001d3c:	d00f      	beq.n	8001d5e <HAL_PWREx_ControlVoltageScaling+0x26>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d3e:	4b1f      	ldr	r3, [pc, #124]	; (8001dbc <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d4a:	d034      	beq.n	8001db6 <HAL_PWREx_ControlVoltageScaling+0x7e>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d4c:	4a1b      	ldr	r2, [pc, #108]	; (8001dbc <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001d4e:	6813      	ldr	r3, [r2, #0]
 8001d50:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001d54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d58:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001d5a:	2000      	movs	r0, #0
 8001d5c:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d5e:	4b17      	ldr	r3, [pc, #92]	; (8001dbc <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d6a:	d020      	beq.n	8001dae <HAL_PWREx_ControlVoltageScaling+0x76>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d6c:	4a13      	ldr	r2, [pc, #76]	; (8001dbc <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001d6e:	6813      	ldr	r3, [r2, #0]
 8001d70:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001d74:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d78:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d7a:	4b11      	ldr	r3, [pc, #68]	; (8001dc0 <HAL_PWREx_ControlVoltageScaling+0x88>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2232      	movs	r2, #50	; 0x32
 8001d80:	fb02 f303 	mul.w	r3, r2, r3
 8001d84:	4a0f      	ldr	r2, [pc, #60]	; (8001dc4 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 8001d86:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8a:	0c9b      	lsrs	r3, r3, #18
 8001d8c:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d8e:	e000      	b.n	8001d92 <HAL_PWREx_ControlVoltageScaling+0x5a>
        wait_loop_index--;
 8001d90:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d92:	4a0a      	ldr	r2, [pc, #40]	; (8001dbc <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001d94:	6952      	ldr	r2, [r2, #20]
 8001d96:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001d9a:	d001      	beq.n	8001da0 <HAL_PWREx_ControlVoltageScaling+0x68>
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d1f7      	bne.n	8001d90 <HAL_PWREx_ControlVoltageScaling+0x58>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001da0:	4b06      	ldr	r3, [pc, #24]	; (8001dbc <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001da2:	695b      	ldr	r3, [r3, #20]
 8001da4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001da8:	d103      	bne.n	8001db2 <HAL_PWREx_ControlVoltageScaling+0x7a>
  return HAL_OK;
 8001daa:	2000      	movs	r0, #0
 8001dac:	4770      	bx	lr
 8001dae:	2000      	movs	r0, #0
 8001db0:	4770      	bx	lr
        return HAL_TIMEOUT;
 8001db2:	2003      	movs	r0, #3
 8001db4:	4770      	bx	lr
  return HAL_OK;
 8001db6:	2000      	movs	r0, #0
}
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40007000 	.word	0x40007000
 8001dc0:	20000004 	.word	0x20000004
 8001dc4:	431bde83 	.word	0x431bde83

08001dc8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001dc8:	b530      	push	{r4, r5, lr}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	4604      	mov	r4, r0
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001dce:	4b20      	ldr	r3, [pc, #128]	; (8001e50 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8001dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dd2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001dd6:	d00b      	beq.n	8001df0 <RCC_SetFlashLatencyFromMSIRange+0x28>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001dd8:	f7ff ffa6 	bl	8001d28 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ddc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001de0:	d017      	beq.n	8001e12 <RCC_SetFlashLatencyFromMSIRange+0x4a>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001de2:	2c80      	cmp	r4, #128	; 0x80
 8001de4:	d81f      	bhi.n	8001e26 <RCC_SetFlashLatencyFromMSIRange+0x5e>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001de6:	d02d      	beq.n	8001e44 <RCC_SetFlashLatencyFromMSIRange+0x7c>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001de8:	2c70      	cmp	r4, #112	; 0x70
 8001dea:	d02d      	beq.n	8001e48 <RCC_SetFlashLatencyFromMSIRange+0x80>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001dec:	2100      	movs	r1, #0
 8001dee:	e01b      	b.n	8001e28 <RCC_SetFlashLatencyFromMSIRange+0x60>
    __HAL_RCC_PWR_CLK_ENABLE();
 8001df0:	4d17      	ldr	r5, [pc, #92]	; (8001e50 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8001df2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001df4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df8:	65ab      	str	r3, [r5, #88]	; 0x58
 8001dfa:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001dfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e00:	9301      	str	r3, [sp, #4]
 8001e02:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001e04:	f7ff ff90 	bl	8001d28 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e08:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001e0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e0e:	65ab      	str	r3, [r5, #88]	; 0x58
 8001e10:	e7e4      	b.n	8001ddc <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 8001e12:	2c80      	cmp	r4, #128	; 0x80
 8001e14:	d903      	bls.n	8001e1e <RCC_SetFlashLatencyFromMSIRange+0x56>
      if(msirange > RCC_MSIRANGE_10)
 8001e16:	2ca0      	cmp	r4, #160	; 0xa0
 8001e18:	d903      	bls.n	8001e22 <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e1a:	2102      	movs	r1, #2
 8001e1c:	e004      	b.n	8001e28 <RCC_SetFlashLatencyFromMSIRange+0x60>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e1e:	2100      	movs	r1, #0
 8001e20:	e002      	b.n	8001e28 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e22:	2101      	movs	r1, #1
 8001e24:	e000      	b.n	8001e28 <RCC_SetFlashLatencyFromMSIRange+0x60>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001e26:	2103      	movs	r1, #3
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001e28:	4a0a      	ldr	r2, [pc, #40]	; (8001e54 <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 8001e2a:	6813      	ldr	r3, [r2, #0]
 8001e2c:	f023 0307 	bic.w	r3, r3, #7
 8001e30:	430b      	orrs	r3, r1
 8001e32:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001e34:	6813      	ldr	r3, [r2, #0]
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	428b      	cmp	r3, r1
 8001e3c:	d106      	bne.n	8001e4c <RCC_SetFlashLatencyFromMSIRange+0x84>
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8001e3e:	2000      	movs	r0, #0
}
 8001e40:	b003      	add	sp, #12
 8001e42:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e44:	2102      	movs	r1, #2
 8001e46:	e7ef      	b.n	8001e28 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e48:	2101      	movs	r1, #1
 8001e4a:	e7ed      	b.n	8001e28 <RCC_SetFlashLatencyFromMSIRange+0x60>
    return HAL_ERROR;
 8001e4c:	2001      	movs	r0, #1
 8001e4e:	e7f7      	b.n	8001e40 <RCC_SetFlashLatencyFromMSIRange+0x78>
 8001e50:	40021000 	.word	0x40021000
 8001e54:	40022000 	.word	0x40022000

08001e58 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e58:	4a28      	ldr	r2, [pc, #160]	; (8001efc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e5a:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e5c:	68d2      	ldr	r2, [r2, #12]
 8001e5e:	f002 0203 	and.w	r2, r2, #3
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e62:	f013 030c 	ands.w	r3, r3, #12
 8001e66:	d00a      	beq.n	8001e7e <HAL_RCC_GetSysClockFreq+0x26>
 8001e68:	2b0c      	cmp	r3, #12
 8001e6a:	d006      	beq.n	8001e7a <HAL_RCC_GetSysClockFreq+0x22>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001e6c:	2b04      	cmp	r3, #4
 8001e6e:	d01f      	beq.n	8001eb0 <HAL_RCC_GetSysClockFreq+0x58>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001e70:	2b08      	cmp	r3, #8
 8001e72:	d020      	beq.n	8001eb6 <HAL_RCC_GetSysClockFreq+0x5e>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001e74:	2000      	movs	r0, #0
 8001e76:	4602      	mov	r2, r0
 8001e78:	e010      	b.n	8001e9c <HAL_RCC_GetSysClockFreq+0x44>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001e7a:	2a01      	cmp	r2, #1
 8001e7c:	d1f6      	bne.n	8001e6c <HAL_RCC_GetSysClockFreq+0x14>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001e7e:	4a1f      	ldr	r2, [pc, #124]	; (8001efc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e80:	6812      	ldr	r2, [r2, #0]
 8001e82:	f012 0f08 	tst.w	r2, #8
 8001e86:	d10c      	bne.n	8001ea2 <HAL_RCC_GetSysClockFreq+0x4a>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001e88:	4a1c      	ldr	r2, [pc, #112]	; (8001efc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e8a:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8001e8e:	f3c2 2203 	ubfx	r2, r2, #8, #4
    msirange = MSIRangeTable[msirange];
 8001e92:	491b      	ldr	r1, [pc, #108]	; (8001f00 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001e94:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e98:	b143      	cbz	r3, 8001eac <HAL_RCC_GetSysClockFreq+0x54>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001e9a:	2000      	movs	r0, #0
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001e9c:	2b0c      	cmp	r3, #12
 8001e9e:	d00d      	beq.n	8001ebc <HAL_RCC_GetSysClockFreq+0x64>
}
 8001ea0:	4770      	bx	lr
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ea2:	4a16      	ldr	r2, [pc, #88]	; (8001efc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ea4:	6812      	ldr	r2, [r2, #0]
 8001ea6:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001eaa:	e7f2      	b.n	8001e92 <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = msirange;
 8001eac:	4610      	mov	r0, r2
 8001eae:	e7f5      	b.n	8001e9c <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSI_VALUE;
 8001eb0:	4814      	ldr	r0, [pc, #80]	; (8001f04 <HAL_RCC_GetSysClockFreq+0xac>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	e7f2      	b.n	8001e9c <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSE_VALUE;
 8001eb6:	4814      	ldr	r0, [pc, #80]	; (8001f08 <HAL_RCC_GetSysClockFreq+0xb0>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001eb8:	2200      	movs	r2, #0
 8001eba:	e7ef      	b.n	8001e9c <HAL_RCC_GetSysClockFreq+0x44>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ebc:	4b0f      	ldr	r3, [pc, #60]	; (8001efc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d016      	beq.n	8001ef6 <HAL_RCC_GetSysClockFreq+0x9e>
 8001ec8:	2b03      	cmp	r3, #3
 8001eca:	d100      	bne.n	8001ece <HAL_RCC_GetSysClockFreq+0x76>
      pllvco = HSE_VALUE;
 8001ecc:	4a0e      	ldr	r2, [pc, #56]	; (8001f08 <HAL_RCC_GetSysClockFreq+0xb0>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ece:	490b      	ldr	r1, [pc, #44]	; (8001efc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ed0:	68c8      	ldr	r0, [r1, #12]
 8001ed2:	f3c0 1002 	ubfx	r0, r0, #4, #3
 8001ed6:	1c43      	adds	r3, r0, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001ed8:	68c8      	ldr	r0, [r1, #12]
 8001eda:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8001ede:	fb02 f000 	mul.w	r0, r2, r0
 8001ee2:	fbb0 f0f3 	udiv	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ee6:	68cb      	ldr	r3, [r1, #12]
 8001ee8:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001eec:	3301      	adds	r3, #1
 8001eee:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 8001ef0:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8001ef4:	e7d4      	b.n	8001ea0 <HAL_RCC_GetSysClockFreq+0x48>
    switch (pllsource)
 8001ef6:	4a03      	ldr	r2, [pc, #12]	; (8001f04 <HAL_RCC_GetSysClockFreq+0xac>)
 8001ef8:	e7e9      	b.n	8001ece <HAL_RCC_GetSysClockFreq+0x76>
 8001efa:	bf00      	nop
 8001efc:	40021000 	.word	0x40021000
 8001f00:	08003bb0 	.word	0x08003bb0
 8001f04:	00f42400 	.word	0x00f42400
 8001f08:	007a1200 	.word	0x007a1200

08001f0c <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8001f0c:	2800      	cmp	r0, #0
 8001f0e:	f000 831c 	beq.w	800254a <HAL_RCC_OscConfig+0x63e>
{
 8001f12:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f14:	b083      	sub	sp, #12
 8001f16:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f18:	4b96      	ldr	r3, [pc, #600]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 8001f1a:	689d      	ldr	r5, [r3, #8]
 8001f1c:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f20:	68de      	ldr	r6, [r3, #12]
 8001f22:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f26:	6803      	ldr	r3, [r0, #0]
 8001f28:	f013 0f10 	tst.w	r3, #16
 8001f2c:	d05a      	beq.n	8001fe4 <HAL_RCC_OscConfig+0xd8>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f2e:	b1e5      	cbz	r5, 8001f6a <HAL_RCC_OscConfig+0x5e>
 8001f30:	2d0c      	cmp	r5, #12
 8001f32:	d018      	beq.n	8001f66 <HAL_RCC_OscConfig+0x5a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f34:	69a3      	ldr	r3, [r4, #24]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	f000 80bb 	beq.w	80020b2 <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_MSI_ENABLE();
 8001f3c:	4a8d      	ldr	r2, [pc, #564]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 8001f3e:	6813      	ldr	r3, [r2, #0]
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001f46:	f7ff faff 	bl	8001548 <HAL_GetTick>
 8001f4a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f4c:	4b89      	ldr	r3, [pc, #548]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f013 0f02 	tst.w	r3, #2
 8001f54:	f040 809a 	bne.w	800208c <HAL_RCC_OscConfig+0x180>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f58:	f7ff faf6 	bl	8001548 <HAL_GetTick>
 8001f5c:	1bc0      	subs	r0, r0, r7
 8001f5e:	2802      	cmp	r0, #2
 8001f60:	d9f4      	bls.n	8001f4c <HAL_RCC_OscConfig+0x40>
            return HAL_TIMEOUT;
 8001f62:	2003      	movs	r0, #3
 8001f64:	e2fc      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001f66:	2e01      	cmp	r6, #1
 8001f68:	d1e4      	bne.n	8001f34 <HAL_RCC_OscConfig+0x28>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f6a:	4b82      	ldr	r3, [pc, #520]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f013 0f02 	tst.w	r3, #2
 8001f72:	d003      	beq.n	8001f7c <HAL_RCC_OscConfig+0x70>
 8001f74:	69a3      	ldr	r3, [r4, #24]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	f000 82e9 	beq.w	800254e <HAL_RCC_OscConfig+0x642>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f7c:	6a20      	ldr	r0, [r4, #32]
 8001f7e:	4b7d      	ldr	r3, [pc, #500]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f013 0f08 	tst.w	r3, #8
 8001f86:	d05b      	beq.n	8002040 <HAL_RCC_OscConfig+0x134>
 8001f88:	4b7a      	ldr	r3, [pc, #488]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f90:	4298      	cmp	r0, r3
 8001f92:	d85c      	bhi.n	800204e <HAL_RCC_OscConfig+0x142>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f94:	4b77      	ldr	r3, [pc, #476]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	f042 0208 	orr.w	r2, r2, #8
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001fa4:	6a21      	ldr	r1, [r4, #32]
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001faa:	685a      	ldr	r2, [r3, #4]
 8001fac:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001fb0:	69e1      	ldr	r1, [r4, #28]
 8001fb2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001fb6:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fb8:	2d00      	cmp	r5, #0
 8001fba:	d060      	beq.n	800207e <HAL_RCC_OscConfig+0x172>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001fbc:	f7ff ff4c 	bl	8001e58 <HAL_RCC_GetSysClockFreq>
 8001fc0:	4b6c      	ldr	r3, [pc, #432]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001fc8:	4a6b      	ldr	r2, [pc, #428]	; (8002178 <HAL_RCC_OscConfig+0x26c>)
 8001fca:	5cd3      	ldrb	r3, [r2, r3]
 8001fcc:	f003 031f 	and.w	r3, r3, #31
 8001fd0:	40d8      	lsrs	r0, r3
 8001fd2:	4b6a      	ldr	r3, [pc, #424]	; (800217c <HAL_RCC_OscConfig+0x270>)
 8001fd4:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8001fd6:	4b6a      	ldr	r3, [pc, #424]	; (8002180 <HAL_RCC_OscConfig+0x274>)
 8001fd8:	6818      	ldr	r0, [r3, #0]
 8001fda:	f7ff fa71 	bl	80014c0 <HAL_InitTick>
        if(status != HAL_OK)
 8001fde:	2800      	cmp	r0, #0
 8001fe0:	f040 82be 	bne.w	8002560 <HAL_RCC_OscConfig+0x654>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fe4:	6823      	ldr	r3, [r4, #0]
 8001fe6:	f013 0f01 	tst.w	r3, #1
 8001fea:	f000 8081 	beq.w	80020f0 <HAL_RCC_OscConfig+0x1e4>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001fee:	2d08      	cmp	r5, #8
 8001ff0:	d075      	beq.n	80020de <HAL_RCC_OscConfig+0x1d2>
 8001ff2:	2d0c      	cmp	r5, #12
 8001ff4:	d071      	beq.n	80020da <HAL_RCC_OscConfig+0x1ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ff6:	6863      	ldr	r3, [r4, #4]
 8001ff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ffc:	f000 8097 	beq.w	800212e <HAL_RCC_OscConfig+0x222>
 8002000:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002004:	f000 8099 	beq.w	800213a <HAL_RCC_OscConfig+0x22e>
 8002008:	4b5a      	ldr	r3, [pc, #360]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002018:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800201a:	6863      	ldr	r3, [r4, #4]
 800201c:	2b00      	cmp	r3, #0
 800201e:	f000 8099 	beq.w	8002154 <HAL_RCC_OscConfig+0x248>
        tickstart = HAL_GetTick();
 8002022:	f7ff fa91 	bl	8001548 <HAL_GetTick>
 8002026:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002028:	4b52      	ldr	r3, [pc, #328]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002030:	d15e      	bne.n	80020f0 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002032:	f7ff fa89 	bl	8001548 <HAL_GetTick>
 8002036:	1bc0      	subs	r0, r0, r7
 8002038:	2864      	cmp	r0, #100	; 0x64
 800203a:	d9f5      	bls.n	8002028 <HAL_RCC_OscConfig+0x11c>
            return HAL_TIMEOUT;
 800203c:	2003      	movs	r0, #3
 800203e:	e28f      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002040:	4b4c      	ldr	r3, [pc, #304]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 8002042:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002046:	091b      	lsrs	r3, r3, #4
 8002048:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800204c:	e7a0      	b.n	8001f90 <HAL_RCC_OscConfig+0x84>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800204e:	f7ff febb 	bl	8001dc8 <RCC_SetFlashLatencyFromMSIRange>
 8002052:	2800      	cmp	r0, #0
 8002054:	f040 827d 	bne.w	8002552 <HAL_RCC_OscConfig+0x646>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002058:	4b46      	ldr	r3, [pc, #280]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	f042 0208 	orr.w	r2, r2, #8
 8002060:	601a      	str	r2, [r3, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002068:	6a21      	ldr	r1, [r4, #32]
 800206a:	430a      	orrs	r2, r1
 800206c:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800206e:	685a      	ldr	r2, [r3, #4]
 8002070:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002074:	69e1      	ldr	r1, [r4, #28]
 8002076:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800207a:	605a      	str	r2, [r3, #4]
 800207c:	e79e      	b.n	8001fbc <HAL_RCC_OscConfig+0xb0>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800207e:	6a20      	ldr	r0, [r4, #32]
 8002080:	f7ff fea2 	bl	8001dc8 <RCC_SetFlashLatencyFromMSIRange>
 8002084:	2800      	cmp	r0, #0
 8002086:	d099      	beq.n	8001fbc <HAL_RCC_OscConfig+0xb0>
              return HAL_ERROR;
 8002088:	2001      	movs	r0, #1
 800208a:	e269      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800208c:	4b39      	ldr	r3, [pc, #228]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	f042 0208 	orr.w	r2, r2, #8
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800209c:	6a21      	ldr	r1, [r4, #32]
 800209e:	430a      	orrs	r2, r1
 80020a0:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020a2:	685a      	ldr	r2, [r3, #4]
 80020a4:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80020a8:	69e1      	ldr	r1, [r4, #28]
 80020aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80020ae:	605a      	str	r2, [r3, #4]
 80020b0:	e798      	b.n	8001fe4 <HAL_RCC_OscConfig+0xd8>
        __HAL_RCC_MSI_DISABLE();
 80020b2:	4a30      	ldr	r2, [pc, #192]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 80020b4:	6813      	ldr	r3, [r2, #0]
 80020b6:	f023 0301 	bic.w	r3, r3, #1
 80020ba:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80020bc:	f7ff fa44 	bl	8001548 <HAL_GetTick>
 80020c0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80020c2:	4b2c      	ldr	r3, [pc, #176]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f013 0f02 	tst.w	r3, #2
 80020ca:	d08b      	beq.n	8001fe4 <HAL_RCC_OscConfig+0xd8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020cc:	f7ff fa3c 	bl	8001548 <HAL_GetTick>
 80020d0:	1bc0      	subs	r0, r0, r7
 80020d2:	2802      	cmp	r0, #2
 80020d4:	d9f5      	bls.n	80020c2 <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 80020d6:	2003      	movs	r0, #3
 80020d8:	e242      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80020da:	2e03      	cmp	r6, #3
 80020dc:	d18b      	bne.n	8001ff6 <HAL_RCC_OscConfig+0xea>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020de:	4b25      	ldr	r3, [pc, #148]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80020e6:	d003      	beq.n	80020f0 <HAL_RCC_OscConfig+0x1e4>
 80020e8:	6863      	ldr	r3, [r4, #4]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f000 8233 	beq.w	8002556 <HAL_RCC_OscConfig+0x64a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020f0:	6823      	ldr	r3, [r4, #0]
 80020f2:	f013 0f02 	tst.w	r3, #2
 80020f6:	d058      	beq.n	80021aa <HAL_RCC_OscConfig+0x29e>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80020f8:	2d04      	cmp	r5, #4
 80020fa:	d045      	beq.n	8002188 <HAL_RCC_OscConfig+0x27c>
 80020fc:	2d0c      	cmp	r5, #12
 80020fe:	d041      	beq.n	8002184 <HAL_RCC_OscConfig+0x278>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002100:	68e3      	ldr	r3, [r4, #12]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d077      	beq.n	80021f6 <HAL_RCC_OscConfig+0x2ea>
        __HAL_RCC_HSI_ENABLE();
 8002106:	4a1b      	ldr	r2, [pc, #108]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 8002108:	6813      	ldr	r3, [r2, #0]
 800210a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800210e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002110:	f7ff fa1a 	bl	8001548 <HAL_GetTick>
 8002114:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002116:	4b17      	ldr	r3, [pc, #92]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800211e:	d161      	bne.n	80021e4 <HAL_RCC_OscConfig+0x2d8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002120:	f7ff fa12 	bl	8001548 <HAL_GetTick>
 8002124:	1b80      	subs	r0, r0, r6
 8002126:	2802      	cmp	r0, #2
 8002128:	d9f5      	bls.n	8002116 <HAL_RCC_OscConfig+0x20a>
            return HAL_TIMEOUT;
 800212a:	2003      	movs	r0, #3
 800212c:	e218      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800212e:	4a11      	ldr	r2, [pc, #68]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 8002130:	6813      	ldr	r3, [r2, #0]
 8002132:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002136:	6013      	str	r3, [r2, #0]
 8002138:	e76f      	b.n	800201a <HAL_RCC_OscConfig+0x10e>
 800213a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800213e:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	e762      	b.n	800201a <HAL_RCC_OscConfig+0x10e>
        tickstart = HAL_GetTick();
 8002154:	f7ff f9f8 	bl	8001548 <HAL_GetTick>
 8002158:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800215a:	4b06      	ldr	r3, [pc, #24]	; (8002174 <HAL_RCC_OscConfig+0x268>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002162:	d0c5      	beq.n	80020f0 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002164:	f7ff f9f0 	bl	8001548 <HAL_GetTick>
 8002168:	1bc0      	subs	r0, r0, r7
 800216a:	2864      	cmp	r0, #100	; 0x64
 800216c:	d9f5      	bls.n	800215a <HAL_RCC_OscConfig+0x24e>
            return HAL_TIMEOUT;
 800216e:	2003      	movs	r0, #3
 8002170:	e1f6      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
 8002172:	bf00      	nop
 8002174:	40021000 	.word	0x40021000
 8002178:	08003b98 	.word	0x08003b98
 800217c:	20000004 	.word	0x20000004
 8002180:	2000000c 	.word	0x2000000c
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002184:	2e02      	cmp	r6, #2
 8002186:	d1bb      	bne.n	8002100 <HAL_RCC_OscConfig+0x1f4>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002188:	4ba4      	ldr	r3, [pc, #656]	; (800241c <HAL_RCC_OscConfig+0x510>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002190:	d003      	beq.n	800219a <HAL_RCC_OscConfig+0x28e>
 8002192:	68e3      	ldr	r3, [r4, #12]
 8002194:	2b00      	cmp	r3, #0
 8002196:	f000 81e0 	beq.w	800255a <HAL_RCC_OscConfig+0x64e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800219a:	4aa0      	ldr	r2, [pc, #640]	; (800241c <HAL_RCC_OscConfig+0x510>)
 800219c:	6853      	ldr	r3, [r2, #4]
 800219e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80021a2:	6921      	ldr	r1, [r4, #16]
 80021a4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80021a8:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021aa:	6823      	ldr	r3, [r4, #0]
 80021ac:	f013 0f08 	tst.w	r3, #8
 80021b0:	d04c      	beq.n	800224c <HAL_RCC_OscConfig+0x340>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021b2:	6963      	ldr	r3, [r4, #20]
 80021b4:	b39b      	cbz	r3, 800221e <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_LSI_ENABLE();
 80021b6:	4a99      	ldr	r2, [pc, #612]	; (800241c <HAL_RCC_OscConfig+0x510>)
 80021b8:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80021bc:	f043 0301 	orr.w	r3, r3, #1
 80021c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 80021c4:	f7ff f9c0 	bl	8001548 <HAL_GetTick>
 80021c8:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021ca:	4b94      	ldr	r3, [pc, #592]	; (800241c <HAL_RCC_OscConfig+0x510>)
 80021cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021d0:	f013 0f02 	tst.w	r3, #2
 80021d4:	d13a      	bne.n	800224c <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021d6:	f7ff f9b7 	bl	8001548 <HAL_GetTick>
 80021da:	1b80      	subs	r0, r0, r6
 80021dc:	2802      	cmp	r0, #2
 80021de:	d9f4      	bls.n	80021ca <HAL_RCC_OscConfig+0x2be>
          return HAL_TIMEOUT;
 80021e0:	2003      	movs	r0, #3
 80021e2:	e1bd      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021e4:	4a8d      	ldr	r2, [pc, #564]	; (800241c <HAL_RCC_OscConfig+0x510>)
 80021e6:	6853      	ldr	r3, [r2, #4]
 80021e8:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80021ec:	6921      	ldr	r1, [r4, #16]
 80021ee:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80021f2:	6053      	str	r3, [r2, #4]
 80021f4:	e7d9      	b.n	80021aa <HAL_RCC_OscConfig+0x29e>
        __HAL_RCC_HSI_DISABLE();
 80021f6:	4a89      	ldr	r2, [pc, #548]	; (800241c <HAL_RCC_OscConfig+0x510>)
 80021f8:	6813      	ldr	r3, [r2, #0]
 80021fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021fe:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002200:	f7ff f9a2 	bl	8001548 <HAL_GetTick>
 8002204:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002206:	4b85      	ldr	r3, [pc, #532]	; (800241c <HAL_RCC_OscConfig+0x510>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800220e:	d0cc      	beq.n	80021aa <HAL_RCC_OscConfig+0x29e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002210:	f7ff f99a 	bl	8001548 <HAL_GetTick>
 8002214:	1b80      	subs	r0, r0, r6
 8002216:	2802      	cmp	r0, #2
 8002218:	d9f5      	bls.n	8002206 <HAL_RCC_OscConfig+0x2fa>
            return HAL_TIMEOUT;
 800221a:	2003      	movs	r0, #3
 800221c:	e1a0      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_LSI_DISABLE();
 800221e:	4a7f      	ldr	r2, [pc, #508]	; (800241c <HAL_RCC_OscConfig+0x510>)
 8002220:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002224:	f023 0301 	bic.w	r3, r3, #1
 8002228:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 800222c:	f7ff f98c 	bl	8001548 <HAL_GetTick>
 8002230:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002232:	4b7a      	ldr	r3, [pc, #488]	; (800241c <HAL_RCC_OscConfig+0x510>)
 8002234:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002238:	f013 0f02 	tst.w	r3, #2
 800223c:	d006      	beq.n	800224c <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800223e:	f7ff f983 	bl	8001548 <HAL_GetTick>
 8002242:	1b80      	subs	r0, r0, r6
 8002244:	2802      	cmp	r0, #2
 8002246:	d9f4      	bls.n	8002232 <HAL_RCC_OscConfig+0x326>
          return HAL_TIMEOUT;
 8002248:	2003      	movs	r0, #3
 800224a:	e189      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800224c:	6823      	ldr	r3, [r4, #0]
 800224e:	f013 0f04 	tst.w	r3, #4
 8002252:	d07a      	beq.n	800234a <HAL_RCC_OscConfig+0x43e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002254:	4b71      	ldr	r3, [pc, #452]	; (800241c <HAL_RCC_OscConfig+0x510>)
 8002256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002258:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800225c:	d136      	bne.n	80022cc <HAL_RCC_OscConfig+0x3c0>
      __HAL_RCC_PWR_CLK_ENABLE();
 800225e:	4b6f      	ldr	r3, [pc, #444]	; (800241c <HAL_RCC_OscConfig+0x510>)
 8002260:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002262:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002266:	659a      	str	r2, [r3, #88]	; 0x58
 8002268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800226a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800226e:	9301      	str	r3, [sp, #4]
 8002270:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002272:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002274:	4b6a      	ldr	r3, [pc, #424]	; (8002420 <HAL_RCC_OscConfig+0x514>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f413 7f80 	tst.w	r3, #256	; 0x100
 800227c:	d028      	beq.n	80022d0 <HAL_RCC_OscConfig+0x3c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800227e:	68a3      	ldr	r3, [r4, #8]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d039      	beq.n	80022f8 <HAL_RCC_OscConfig+0x3ec>
 8002284:	2b05      	cmp	r3, #5
 8002286:	d03f      	beq.n	8002308 <HAL_RCC_OscConfig+0x3fc>
 8002288:	4b64      	ldr	r3, [pc, #400]	; (800241c <HAL_RCC_OscConfig+0x510>)
 800228a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800228e:	f022 0201 	bic.w	r2, r2, #1
 8002292:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8002296:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800229a:	f022 0204 	bic.w	r2, r2, #4
 800229e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022a2:	68a3      	ldr	r3, [r4, #8]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d03d      	beq.n	8002324 <HAL_RCC_OscConfig+0x418>
      tickstart = HAL_GetTick();
 80022a8:	f7ff f94e 	bl	8001548 <HAL_GetTick>
 80022ac:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022ae:	4b5b      	ldr	r3, [pc, #364]	; (800241c <HAL_RCC_OscConfig+0x510>)
 80022b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022b4:	f013 0f02 	tst.w	r3, #2
 80022b8:	d146      	bne.n	8002348 <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ba:	f7ff f945 	bl	8001548 <HAL_GetTick>
 80022be:	1bc0      	subs	r0, r0, r7
 80022c0:	f241 3388 	movw	r3, #5000	; 0x1388
 80022c4:	4298      	cmp	r0, r3
 80022c6:	d9f2      	bls.n	80022ae <HAL_RCC_OscConfig+0x3a2>
          return HAL_TIMEOUT;
 80022c8:	2003      	movs	r0, #3
 80022ca:	e149      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
    FlagStatus       pwrclkchanged = RESET;
 80022cc:	2600      	movs	r6, #0
 80022ce:	e7d1      	b.n	8002274 <HAL_RCC_OscConfig+0x368>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022d0:	4a53      	ldr	r2, [pc, #332]	; (8002420 <HAL_RCC_OscConfig+0x514>)
 80022d2:	6813      	ldr	r3, [r2, #0]
 80022d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022d8:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80022da:	f7ff f935 	bl	8001548 <HAL_GetTick>
 80022de:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022e0:	4b4f      	ldr	r3, [pc, #316]	; (8002420 <HAL_RCC_OscConfig+0x514>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80022e8:	d1c9      	bne.n	800227e <HAL_RCC_OscConfig+0x372>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ea:	f7ff f92d 	bl	8001548 <HAL_GetTick>
 80022ee:	1bc0      	subs	r0, r0, r7
 80022f0:	2802      	cmp	r0, #2
 80022f2:	d9f5      	bls.n	80022e0 <HAL_RCC_OscConfig+0x3d4>
          return HAL_TIMEOUT;
 80022f4:	2003      	movs	r0, #3
 80022f6:	e133      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022f8:	4a48      	ldr	r2, [pc, #288]	; (800241c <HAL_RCC_OscConfig+0x510>)
 80022fa:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80022fe:	f043 0301 	orr.w	r3, r3, #1
 8002302:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002306:	e7cc      	b.n	80022a2 <HAL_RCC_OscConfig+0x396>
 8002308:	4b44      	ldr	r3, [pc, #272]	; (800241c <HAL_RCC_OscConfig+0x510>)
 800230a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800230e:	f042 0204 	orr.w	r2, r2, #4
 8002312:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8002316:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800231a:	f042 0201 	orr.w	r2, r2, #1
 800231e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8002322:	e7be      	b.n	80022a2 <HAL_RCC_OscConfig+0x396>
      tickstart = HAL_GetTick();
 8002324:	f7ff f910 	bl	8001548 <HAL_GetTick>
 8002328:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800232a:	4b3c      	ldr	r3, [pc, #240]	; (800241c <HAL_RCC_OscConfig+0x510>)
 800232c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002330:	f013 0f02 	tst.w	r3, #2
 8002334:	d008      	beq.n	8002348 <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002336:	f7ff f907 	bl	8001548 <HAL_GetTick>
 800233a:	1bc0      	subs	r0, r0, r7
 800233c:	f241 3388 	movw	r3, #5000	; 0x1388
 8002340:	4298      	cmp	r0, r3
 8002342:	d9f2      	bls.n	800232a <HAL_RCC_OscConfig+0x41e>
          return HAL_TIMEOUT;
 8002344:	2003      	movs	r0, #3
 8002346:	e10b      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
    if(pwrclkchanged == SET)
 8002348:	b9e6      	cbnz	r6, 8002384 <HAL_RCC_OscConfig+0x478>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800234a:	6823      	ldr	r3, [r4, #0]
 800234c:	f013 0f20 	tst.w	r3, #32
 8002350:	d035      	beq.n	80023be <HAL_RCC_OscConfig+0x4b2>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002352:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002354:	b1e3      	cbz	r3, 8002390 <HAL_RCC_OscConfig+0x484>
      __HAL_RCC_HSI48_ENABLE();
 8002356:	4a31      	ldr	r2, [pc, #196]	; (800241c <HAL_RCC_OscConfig+0x510>)
 8002358:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8002364:	f7ff f8f0 	bl	8001548 <HAL_GetTick>
 8002368:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800236a:	4b2c      	ldr	r3, [pc, #176]	; (800241c <HAL_RCC_OscConfig+0x510>)
 800236c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002370:	f013 0f02 	tst.w	r3, #2
 8002374:	d123      	bne.n	80023be <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002376:	f7ff f8e7 	bl	8001548 <HAL_GetTick>
 800237a:	1b80      	subs	r0, r0, r6
 800237c:	2802      	cmp	r0, #2
 800237e:	d9f4      	bls.n	800236a <HAL_RCC_OscConfig+0x45e>
          return HAL_TIMEOUT;
 8002380:	2003      	movs	r0, #3
 8002382:	e0ed      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002384:	4a25      	ldr	r2, [pc, #148]	; (800241c <HAL_RCC_OscConfig+0x510>)
 8002386:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002388:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800238c:	6593      	str	r3, [r2, #88]	; 0x58
 800238e:	e7dc      	b.n	800234a <HAL_RCC_OscConfig+0x43e>
      __HAL_RCC_HSI48_DISABLE();
 8002390:	4a22      	ldr	r2, [pc, #136]	; (800241c <HAL_RCC_OscConfig+0x510>)
 8002392:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8002396:	f023 0301 	bic.w	r3, r3, #1
 800239a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 800239e:	f7ff f8d3 	bl	8001548 <HAL_GetTick>
 80023a2:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80023a4:	4b1d      	ldr	r3, [pc, #116]	; (800241c <HAL_RCC_OscConfig+0x510>)
 80023a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80023aa:	f013 0f02 	tst.w	r3, #2
 80023ae:	d006      	beq.n	80023be <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80023b0:	f7ff f8ca 	bl	8001548 <HAL_GetTick>
 80023b4:	1b80      	subs	r0, r0, r6
 80023b6:	2802      	cmp	r0, #2
 80023b8:	d9f4      	bls.n	80023a4 <HAL_RCC_OscConfig+0x498>
          return HAL_TIMEOUT;
 80023ba:	2003      	movs	r0, #3
 80023bc:	e0d0      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80023be:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	f000 80cc 	beq.w	800255e <HAL_RCC_OscConfig+0x652>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d017      	beq.n	80023fa <HAL_RCC_OscConfig+0x4ee>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023ca:	2d0c      	cmp	r5, #12
 80023cc:	f000 80cc 	beq.w	8002568 <HAL_RCC_OscConfig+0x65c>
        __HAL_RCC_PLL_DISABLE();
 80023d0:	4a12      	ldr	r2, [pc, #72]	; (800241c <HAL_RCC_OscConfig+0x510>)
 80023d2:	6813      	ldr	r3, [r2, #0]
 80023d4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023d8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80023da:	f7ff f8b5 	bl	8001548 <HAL_GetTick>
 80023de:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023e0:	4b0e      	ldr	r3, [pc, #56]	; (800241c <HAL_RCC_OscConfig+0x510>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80023e8:	f000 80a8 	beq.w	800253c <HAL_RCC_OscConfig+0x630>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ec:	f7ff f8ac 	bl	8001548 <HAL_GetTick>
 80023f0:	1b00      	subs	r0, r0, r4
 80023f2:	2802      	cmp	r0, #2
 80023f4:	d9f4      	bls.n	80023e0 <HAL_RCC_OscConfig+0x4d4>
            return HAL_TIMEOUT;
 80023f6:	2003      	movs	r0, #3
 80023f8:	e0b2      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
      pll_config = RCC->PLLCFGR;
 80023fa:	4b08      	ldr	r3, [pc, #32]	; (800241c <HAL_RCC_OscConfig+0x510>)
 80023fc:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80023fe:	f003 0103 	and.w	r1, r3, #3
 8002402:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002404:	4291      	cmp	r1, r2
 8002406:	d00d      	beq.n	8002424 <HAL_RCC_OscConfig+0x518>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002408:	2d0c      	cmp	r5, #12
 800240a:	f000 80ab 	beq.w	8002564 <HAL_RCC_OscConfig+0x658>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800240e:	4b03      	ldr	r3, [pc, #12]	; (800241c <HAL_RCC_OscConfig+0x510>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8002416:	d02f      	beq.n	8002478 <HAL_RCC_OscConfig+0x56c>
            return HAL_ERROR;
 8002418:	2001      	movs	r0, #1
 800241a:	e0a1      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
 800241c:	40021000 	.word	0x40021000
 8002420:	40007000 	.word	0x40007000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002424:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002428:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800242a:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800242c:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8002430:	d1ea      	bne.n	8002408 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002432:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002436:	6b61      	ldr	r1, [r4, #52]	; 0x34
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002438:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 800243c:	d1e4      	bne.n	8002408 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800243e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002442:	6ba1      	ldr	r1, [r4, #56]	; 0x38
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002444:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8002448:	d1de      	bne.n	8002408 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800244a:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 800244e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002450:	0852      	lsrs	r2, r2, #1
 8002452:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002454:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8002458:	d1d6      	bne.n	8002408 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800245a:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800245e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002460:	0852      	lsrs	r2, r2, #1
 8002462:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002464:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8002468:	d1ce      	bne.n	8002408 <HAL_RCC_OscConfig+0x4fc>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800246a:	4b40      	ldr	r3, [pc, #256]	; (800256c <HAL_RCC_OscConfig+0x660>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002472:	d049      	beq.n	8002508 <HAL_RCC_OscConfig+0x5fc>
  return HAL_OK;
 8002474:	2000      	movs	r0, #0
 8002476:	e073      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
            __HAL_RCC_PLL_DISABLE();
 8002478:	4a3c      	ldr	r2, [pc, #240]	; (800256c <HAL_RCC_OscConfig+0x660>)
 800247a:	6813      	ldr	r3, [r2, #0]
 800247c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002480:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 8002482:	f7ff f861 	bl	8001548 <HAL_GetTick>
 8002486:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002488:	4b38      	ldr	r3, [pc, #224]	; (800256c <HAL_RCC_OscConfig+0x660>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002490:	d006      	beq.n	80024a0 <HAL_RCC_OscConfig+0x594>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002492:	f7ff f859 	bl	8001548 <HAL_GetTick>
 8002496:	1b40      	subs	r0, r0, r5
 8002498:	2802      	cmp	r0, #2
 800249a:	d9f5      	bls.n	8002488 <HAL_RCC_OscConfig+0x57c>
                return HAL_TIMEOUT;
 800249c:	2003      	movs	r0, #3
 800249e:	e05f      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024a0:	4a32      	ldr	r2, [pc, #200]	; (800256c <HAL_RCC_OscConfig+0x660>)
 80024a2:	68d3      	ldr	r3, [r2, #12]
 80024a4:	4932      	ldr	r1, [pc, #200]	; (8002570 <HAL_RCC_OscConfig+0x664>)
 80024a6:	4019      	ands	r1, r3
 80024a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80024aa:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80024ac:	3801      	subs	r0, #1
 80024ae:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80024b2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80024b4:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80024b8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80024ba:	0840      	lsrs	r0, r0, #1
 80024bc:	3801      	subs	r0, #1
 80024be:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 80024c2:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80024c4:	0840      	lsrs	r0, r0, #1
 80024c6:	3801      	subs	r0, #1
 80024c8:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80024cc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80024ce:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 80024d2:	430b      	orrs	r3, r1
 80024d4:	60d3      	str	r3, [r2, #12]
            __HAL_RCC_PLL_ENABLE();
 80024d6:	6813      	ldr	r3, [r2, #0]
 80024d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024dc:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80024de:	68d3      	ldr	r3, [r2, #12]
 80024e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024e4:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 80024e6:	f7ff f82f 	bl	8001548 <HAL_GetTick>
 80024ea:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024ec:	4b1f      	ldr	r3, [pc, #124]	; (800256c <HAL_RCC_OscConfig+0x660>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80024f4:	d106      	bne.n	8002504 <HAL_RCC_OscConfig+0x5f8>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024f6:	f7ff f827 	bl	8001548 <HAL_GetTick>
 80024fa:	1b00      	subs	r0, r0, r4
 80024fc:	2802      	cmp	r0, #2
 80024fe:	d9f5      	bls.n	80024ec <HAL_RCC_OscConfig+0x5e0>
                return HAL_TIMEOUT;
 8002500:	2003      	movs	r0, #3
 8002502:	e02d      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 8002504:	2000      	movs	r0, #0
 8002506:	e02b      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLL_ENABLE();
 8002508:	4b18      	ldr	r3, [pc, #96]	; (800256c <HAL_RCC_OscConfig+0x660>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002510:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002512:	68da      	ldr	r2, [r3, #12]
 8002514:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002518:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 800251a:	f7ff f815 	bl	8001548 <HAL_GetTick>
 800251e:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002520:	4b12      	ldr	r3, [pc, #72]	; (800256c <HAL_RCC_OscConfig+0x660>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002528:	d106      	bne.n	8002538 <HAL_RCC_OscConfig+0x62c>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800252a:	f7ff f80d 	bl	8001548 <HAL_GetTick>
 800252e:	1b03      	subs	r3, r0, r4
 8002530:	2b02      	cmp	r3, #2
 8002532:	d9f5      	bls.n	8002520 <HAL_RCC_OscConfig+0x614>
              return HAL_TIMEOUT;
 8002534:	2003      	movs	r0, #3
 8002536:	e013      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 8002538:	2000      	movs	r0, #0
 800253a:	e011      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800253c:	4a0b      	ldr	r2, [pc, #44]	; (800256c <HAL_RCC_OscConfig+0x660>)
 800253e:	68d1      	ldr	r1, [r2, #12]
 8002540:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <HAL_RCC_OscConfig+0x668>)
 8002542:	400b      	ands	r3, r1
 8002544:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8002546:	2000      	movs	r0, #0
 8002548:	e00a      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
    return HAL_ERROR;
 800254a:	2001      	movs	r0, #1
}
 800254c:	4770      	bx	lr
        return HAL_ERROR;
 800254e:	2001      	movs	r0, #1
 8002550:	e006      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
            return HAL_ERROR;
 8002552:	2001      	movs	r0, #1
 8002554:	e004      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 8002556:	2001      	movs	r0, #1
 8002558:	e002      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 800255a:	2001      	movs	r0, #1
 800255c:	e000      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 800255e:	2000      	movs	r0, #0
}
 8002560:	b003      	add	sp, #12
 8002562:	bdf0      	pop	{r4, r5, r6, r7, pc}
          return HAL_ERROR;
 8002564:	2001      	movs	r0, #1
 8002566:	e7fb      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 8002568:	2001      	movs	r0, #1
 800256a:	e7f9      	b.n	8002560 <HAL_RCC_OscConfig+0x654>
 800256c:	40021000 	.word	0x40021000
 8002570:	019d808c 	.word	0x019d808c
 8002574:	feeefffc 	.word	0xfeeefffc

08002578 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002578:	2800      	cmp	r0, #0
 800257a:	f000 80af 	beq.w	80026dc <HAL_RCC_ClockConfig+0x164>
{
 800257e:	b570      	push	{r4, r5, r6, lr}
 8002580:	460d      	mov	r5, r1
 8002582:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002584:	4b59      	ldr	r3, [pc, #356]	; (80026ec <HAL_RCC_ClockConfig+0x174>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0307 	and.w	r3, r3, #7
 800258c:	428b      	cmp	r3, r1
 800258e:	d20b      	bcs.n	80025a8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002590:	4a56      	ldr	r2, [pc, #344]	; (80026ec <HAL_RCC_ClockConfig+0x174>)
 8002592:	6813      	ldr	r3, [r2, #0]
 8002594:	f023 0307 	bic.w	r3, r3, #7
 8002598:	430b      	orrs	r3, r1
 800259a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800259c:	6813      	ldr	r3, [r2, #0]
 800259e:	f003 0307 	and.w	r3, r3, #7
 80025a2:	428b      	cmp	r3, r1
 80025a4:	f040 809c 	bne.w	80026e0 <HAL_RCC_ClockConfig+0x168>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025a8:	6823      	ldr	r3, [r4, #0]
 80025aa:	f013 0f02 	tst.w	r3, #2
 80025ae:	d00c      	beq.n	80025ca <HAL_RCC_ClockConfig+0x52>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025b0:	68a2      	ldr	r2, [r4, #8]
 80025b2:	4b4f      	ldr	r3, [pc, #316]	; (80026f0 <HAL_RCC_ClockConfig+0x178>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d905      	bls.n	80025ca <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025be:	494c      	ldr	r1, [pc, #304]	; (80026f0 <HAL_RCC_ClockConfig+0x178>)
 80025c0:	688b      	ldr	r3, [r1, #8]
 80025c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025c6:	431a      	orrs	r2, r3
 80025c8:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025ca:	6823      	ldr	r3, [r4, #0]
 80025cc:	f013 0f01 	tst.w	r3, #1
 80025d0:	d039      	beq.n	8002646 <HAL_RCC_ClockConfig+0xce>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025d2:	6863      	ldr	r3, [r4, #4]
 80025d4:	2b03      	cmp	r3, #3
 80025d6:	d009      	beq.n	80025ec <HAL_RCC_ClockConfig+0x74>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d026      	beq.n	800262a <HAL_RCC_ClockConfig+0xb2>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80025dc:	bb63      	cbnz	r3, 8002638 <HAL_RCC_ClockConfig+0xc0>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80025de:	4a44      	ldr	r2, [pc, #272]	; (80026f0 <HAL_RCC_ClockConfig+0x178>)
 80025e0:	6812      	ldr	r2, [r2, #0]
 80025e2:	f012 0f02 	tst.w	r2, #2
 80025e6:	d106      	bne.n	80025f6 <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 80025e8:	2001      	movs	r0, #1
 80025ea:	e076      	b.n	80026da <HAL_RCC_ClockConfig+0x162>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025ec:	4a40      	ldr	r2, [pc, #256]	; (80026f0 <HAL_RCC_ClockConfig+0x178>)
 80025ee:	6812      	ldr	r2, [r2, #0]
 80025f0:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80025f4:	d076      	beq.n	80026e4 <HAL_RCC_ClockConfig+0x16c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025f6:	493e      	ldr	r1, [pc, #248]	; (80026f0 <HAL_RCC_ClockConfig+0x178>)
 80025f8:	688a      	ldr	r2, [r1, #8]
 80025fa:	f022 0203 	bic.w	r2, r2, #3
 80025fe:	4313      	orrs	r3, r2
 8002600:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002602:	f7fe ffa1 	bl	8001548 <HAL_GetTick>
 8002606:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002608:	4b39      	ldr	r3, [pc, #228]	; (80026f0 <HAL_RCC_ClockConfig+0x178>)
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f003 030c 	and.w	r3, r3, #12
 8002610:	6862      	ldr	r2, [r4, #4]
 8002612:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002616:	d016      	beq.n	8002646 <HAL_RCC_ClockConfig+0xce>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002618:	f7fe ff96 	bl	8001548 <HAL_GetTick>
 800261c:	1b80      	subs	r0, r0, r6
 800261e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002622:	4298      	cmp	r0, r3
 8002624:	d9f0      	bls.n	8002608 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 8002626:	2003      	movs	r0, #3
 8002628:	e057      	b.n	80026da <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800262a:	4a31      	ldr	r2, [pc, #196]	; (80026f0 <HAL_RCC_ClockConfig+0x178>)
 800262c:	6812      	ldr	r2, [r2, #0]
 800262e:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002632:	d1e0      	bne.n	80025f6 <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 8002634:	2001      	movs	r0, #1
 8002636:	e050      	b.n	80026da <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002638:	4a2d      	ldr	r2, [pc, #180]	; (80026f0 <HAL_RCC_ClockConfig+0x178>)
 800263a:	6812      	ldr	r2, [r2, #0]
 800263c:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002640:	d1d9      	bne.n	80025f6 <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 8002642:	2001      	movs	r0, #1
 8002644:	e049      	b.n	80026da <HAL_RCC_ClockConfig+0x162>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002646:	6823      	ldr	r3, [r4, #0]
 8002648:	f013 0f02 	tst.w	r3, #2
 800264c:	d00c      	beq.n	8002668 <HAL_RCC_ClockConfig+0xf0>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800264e:	68a2      	ldr	r2, [r4, #8]
 8002650:	4b27      	ldr	r3, [pc, #156]	; (80026f0 <HAL_RCC_ClockConfig+0x178>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002658:	429a      	cmp	r2, r3
 800265a:	d205      	bcs.n	8002668 <HAL_RCC_ClockConfig+0xf0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800265c:	4924      	ldr	r1, [pc, #144]	; (80026f0 <HAL_RCC_ClockConfig+0x178>)
 800265e:	688b      	ldr	r3, [r1, #8]
 8002660:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002664:	431a      	orrs	r2, r3
 8002666:	608a      	str	r2, [r1, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002668:	4b20      	ldr	r3, [pc, #128]	; (80026ec <HAL_RCC_ClockConfig+0x174>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0307 	and.w	r3, r3, #7
 8002670:	42ab      	cmp	r3, r5
 8002672:	d90a      	bls.n	800268a <HAL_RCC_ClockConfig+0x112>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002674:	4a1d      	ldr	r2, [pc, #116]	; (80026ec <HAL_RCC_ClockConfig+0x174>)
 8002676:	6813      	ldr	r3, [r2, #0]
 8002678:	f023 0307 	bic.w	r3, r3, #7
 800267c:	432b      	orrs	r3, r5
 800267e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002680:	6813      	ldr	r3, [r2, #0]
 8002682:	f003 0307 	and.w	r3, r3, #7
 8002686:	42ab      	cmp	r3, r5
 8002688:	d12e      	bne.n	80026e8 <HAL_RCC_ClockConfig+0x170>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800268a:	6823      	ldr	r3, [r4, #0]
 800268c:	f013 0f04 	tst.w	r3, #4
 8002690:	d006      	beq.n	80026a0 <HAL_RCC_ClockConfig+0x128>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002692:	4a17      	ldr	r2, [pc, #92]	; (80026f0 <HAL_RCC_ClockConfig+0x178>)
 8002694:	6893      	ldr	r3, [r2, #8]
 8002696:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800269a:	68e1      	ldr	r1, [r4, #12]
 800269c:	430b      	orrs	r3, r1
 800269e:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026a0:	6823      	ldr	r3, [r4, #0]
 80026a2:	f013 0f08 	tst.w	r3, #8
 80026a6:	d007      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x140>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026a8:	4a11      	ldr	r2, [pc, #68]	; (80026f0 <HAL_RCC_ClockConfig+0x178>)
 80026aa:	6893      	ldr	r3, [r2, #8]
 80026ac:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80026b0:	6921      	ldr	r1, [r4, #16]
 80026b2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80026b6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026b8:	f7ff fbce 	bl	8001e58 <HAL_RCC_GetSysClockFreq>
 80026bc:	4b0c      	ldr	r3, [pc, #48]	; (80026f0 <HAL_RCC_ClockConfig+0x178>)
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80026c4:	4a0b      	ldr	r2, [pc, #44]	; (80026f4 <HAL_RCC_ClockConfig+0x17c>)
 80026c6:	5cd3      	ldrb	r3, [r2, r3]
 80026c8:	f003 031f 	and.w	r3, r3, #31
 80026cc:	40d8      	lsrs	r0, r3
 80026ce:	4b0a      	ldr	r3, [pc, #40]	; (80026f8 <HAL_RCC_ClockConfig+0x180>)
 80026d0:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 80026d2:	4b0a      	ldr	r3, [pc, #40]	; (80026fc <HAL_RCC_ClockConfig+0x184>)
 80026d4:	6818      	ldr	r0, [r3, #0]
 80026d6:	f7fe fef3 	bl	80014c0 <HAL_InitTick>
}
 80026da:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80026dc:	2001      	movs	r0, #1
}
 80026de:	4770      	bx	lr
      return HAL_ERROR;
 80026e0:	2001      	movs	r0, #1
 80026e2:	e7fa      	b.n	80026da <HAL_RCC_ClockConfig+0x162>
        return HAL_ERROR;
 80026e4:	2001      	movs	r0, #1
 80026e6:	e7f8      	b.n	80026da <HAL_RCC_ClockConfig+0x162>
      return HAL_ERROR;
 80026e8:	2001      	movs	r0, #1
 80026ea:	e7f6      	b.n	80026da <HAL_RCC_ClockConfig+0x162>
 80026ec:	40022000 	.word	0x40022000
 80026f0:	40021000 	.word	0x40021000
 80026f4:	08003b98 	.word	0x08003b98
 80026f8:	20000004 	.word	0x20000004
 80026fc:	2000000c 	.word	0x2000000c

08002700 <HAL_RCC_GetHCLKFreq>:
}
 8002700:	4b01      	ldr	r3, [pc, #4]	; (8002708 <HAL_RCC_GetHCLKFreq+0x8>)
 8002702:	6818      	ldr	r0, [r3, #0]
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	20000004 	.word	0x20000004

0800270c <HAL_RCC_GetPCLK1Freq>:
{
 800270c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800270e:	f7ff fff7 	bl	8002700 <HAL_RCC_GetHCLKFreq>
 8002712:	4b05      	ldr	r3, [pc, #20]	; (8002728 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800271a:	4a04      	ldr	r2, [pc, #16]	; (800272c <HAL_RCC_GetPCLK1Freq+0x20>)
 800271c:	5cd3      	ldrb	r3, [r2, r3]
 800271e:	f003 031f 	and.w	r3, r3, #31
}
 8002722:	40d8      	lsrs	r0, r3
 8002724:	bd08      	pop	{r3, pc}
 8002726:	bf00      	nop
 8002728:	40021000 	.word	0x40021000
 800272c:	08003ba8 	.word	0x08003ba8

08002730 <HAL_RCC_GetPCLK2Freq>:
{
 8002730:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002732:	f7ff ffe5 	bl	8002700 <HAL_RCC_GetHCLKFreq>
 8002736:	4b05      	ldr	r3, [pc, #20]	; (800274c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800273e:	4a04      	ldr	r2, [pc, #16]	; (8002750 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002740:	5cd3      	ldrb	r3, [r2, r3]
 8002742:	f003 031f 	and.w	r3, r3, #31
}
 8002746:	40d8      	lsrs	r0, r3
 8002748:	bd08      	pop	{r3, pc}
 800274a:	bf00      	nop
 800274c:	40021000 	.word	0x40021000
 8002750:	08003ba8 	.word	0x08003ba8

08002754 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002756:	4604      	mov	r4, r0
 8002758:	460f      	mov	r7, r1
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800275a:	4b58      	ldr	r3, [pc, #352]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	f013 0f03 	tst.w	r3, #3
 8002762:	d018      	beq.n	8002796 <RCCEx_PLLSAI1_Config+0x42>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002764:	4b55      	ldr	r3, [pc, #340]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	f003 0303 	and.w	r3, r3, #3
 800276c:	6802      	ldr	r2, [r0, #0]
 800276e:	4293      	cmp	r3, r2
 8002770:	d002      	beq.n	8002778 <RCCEx_PLLSAI1_Config+0x24>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8002772:	2501      	movs	r5, #1
      }
    }
  }

  return status;
}
 8002774:	4628      	mov	r0, r5
 8002776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8002778:	2a00      	cmp	r2, #0
 800277a:	f000 809d 	beq.w	80028b8 <RCCEx_PLLSAI1_Config+0x164>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800277e:	4b4f      	ldr	r3, [pc, #316]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002786:	3301      	adds	r3, #1
 8002788:	6842      	ldr	r2, [r0, #4]
       ||
 800278a:	4293      	cmp	r3, r2
 800278c:	d001      	beq.n	8002792 <RCCEx_PLLSAI1_Config+0x3e>
      status = HAL_ERROR;
 800278e:	2501      	movs	r5, #1
 8002790:	e7f0      	b.n	8002774 <RCCEx_PLLSAI1_Config+0x20>
  HAL_StatusTypeDef status = HAL_OK;
 8002792:	2500      	movs	r5, #0
 8002794:	e009      	b.n	80027aa <RCCEx_PLLSAI1_Config+0x56>
    switch(PllSai1->PLLSAI1Source)
 8002796:	6803      	ldr	r3, [r0, #0]
 8002798:	2b02      	cmp	r3, #2
 800279a:	d056      	beq.n	800284a <RCCEx_PLLSAI1_Config+0xf6>
 800279c:	2b03      	cmp	r3, #3
 800279e:	d05b      	beq.n	8002858 <RCCEx_PLLSAI1_Config+0x104>
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d041      	beq.n	8002828 <RCCEx_PLLSAI1_Config+0xd4>
 80027a4:	2501      	movs	r5, #1
  if(status == HAL_OK)
 80027a6:	2d00      	cmp	r5, #0
 80027a8:	d1e4      	bne.n	8002774 <RCCEx_PLLSAI1_Config+0x20>
    __HAL_RCC_PLLSAI1_DISABLE();
 80027aa:	4a44      	ldr	r2, [pc, #272]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 80027ac:	6813      	ldr	r3, [r2, #0]
 80027ae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80027b2:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80027b4:	f7fe fec8 	bl	8001548 <HAL_GetTick>
 80027b8:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027ba:	4b40      	ldr	r3, [pc, #256]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80027c2:	d005      	beq.n	80027d0 <RCCEx_PLLSAI1_Config+0x7c>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027c4:	f7fe fec0 	bl	8001548 <HAL_GetTick>
 80027c8:	1b83      	subs	r3, r0, r6
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d9f5      	bls.n	80027ba <RCCEx_PLLSAI1_Config+0x66>
        status = HAL_TIMEOUT;
 80027ce:	2503      	movs	r5, #3
    if(status == HAL_OK)
 80027d0:	2d00      	cmp	r5, #0
 80027d2:	d1cf      	bne.n	8002774 <RCCEx_PLLSAI1_Config+0x20>
      if(Divider == DIVIDER_P_UPDATE)
 80027d4:	2f00      	cmp	r7, #0
 80027d6:	d14d      	bne.n	8002874 <RCCEx_PLLSAI1_Config+0x120>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80027d8:	4938      	ldr	r1, [pc, #224]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 80027da:	690b      	ldr	r3, [r1, #16]
 80027dc:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80027e0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80027e4:	68a0      	ldr	r0, [r4, #8]
 80027e6:	68e2      	ldr	r2, [r4, #12]
 80027e8:	06d2      	lsls	r2, r2, #27
 80027ea:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80027ee:	4313      	orrs	r3, r2
 80027f0:	610b      	str	r3, [r1, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 80027f2:	4a32      	ldr	r2, [pc, #200]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 80027f4:	6813      	ldr	r3, [r2, #0]
 80027f6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80027fa:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80027fc:	f7fe fea4 	bl	8001548 <HAL_GetTick>
 8002800:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002802:	4b2e      	ldr	r3, [pc, #184]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800280a:	d105      	bne.n	8002818 <RCCEx_PLLSAI1_Config+0xc4>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800280c:	f7fe fe9c 	bl	8001548 <HAL_GetTick>
 8002810:	1b83      	subs	r3, r0, r6
 8002812:	2b02      	cmp	r3, #2
 8002814:	d9f5      	bls.n	8002802 <RCCEx_PLLSAI1_Config+0xae>
          status = HAL_TIMEOUT;
 8002816:	2503      	movs	r5, #3
      if(status == HAL_OK)
 8002818:	2d00      	cmp	r5, #0
 800281a:	d1ab      	bne.n	8002774 <RCCEx_PLLSAI1_Config+0x20>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800281c:	4a27      	ldr	r2, [pc, #156]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 800281e:	6913      	ldr	r3, [r2, #16]
 8002820:	69a1      	ldr	r1, [r4, #24]
 8002822:	430b      	orrs	r3, r1
 8002824:	6113      	str	r3, [r2, #16]
 8002826:	e7a5      	b.n	8002774 <RCCEx_PLLSAI1_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002828:	4a24      	ldr	r2, [pc, #144]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 800282a:	6812      	ldr	r2, [r2, #0]
 800282c:	f012 0f02 	tst.w	r2, #2
 8002830:	d01e      	beq.n	8002870 <RCCEx_PLLSAI1_Config+0x11c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002832:	4822      	ldr	r0, [pc, #136]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 8002834:	68c2      	ldr	r2, [r0, #12]
 8002836:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 800283a:	6861      	ldr	r1, [r4, #4]
 800283c:	3901      	subs	r1, #1
 800283e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8002842:	4313      	orrs	r3, r2
 8002844:	60c3      	str	r3, [r0, #12]
 8002846:	2500      	movs	r5, #0
 8002848:	e7ad      	b.n	80027a6 <RCCEx_PLLSAI1_Config+0x52>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800284a:	4a1c      	ldr	r2, [pc, #112]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 800284c:	6812      	ldr	r2, [r2, #0]
 800284e:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002852:	d1ee      	bne.n	8002832 <RCCEx_PLLSAI1_Config+0xde>
        status = HAL_ERROR;
 8002854:	2501      	movs	r5, #1
 8002856:	e7a6      	b.n	80027a6 <RCCEx_PLLSAI1_Config+0x52>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002858:	4a18      	ldr	r2, [pc, #96]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 800285a:	6812      	ldr	r2, [r2, #0]
 800285c:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002860:	d1e7      	bne.n	8002832 <RCCEx_PLLSAI1_Config+0xde>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002862:	4a16      	ldr	r2, [pc, #88]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 8002864:	6812      	ldr	r2, [r2, #0]
 8002866:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 800286a:	d1e2      	bne.n	8002832 <RCCEx_PLLSAI1_Config+0xde>
          status = HAL_ERROR;
 800286c:	2501      	movs	r5, #1
 800286e:	e79a      	b.n	80027a6 <RCCEx_PLLSAI1_Config+0x52>
        status = HAL_ERROR;
 8002870:	2501      	movs	r5, #1
 8002872:	e798      	b.n	80027a6 <RCCEx_PLLSAI1_Config+0x52>
      else if(Divider == DIVIDER_Q_UPDATE)
 8002874:	2f01      	cmp	r7, #1
 8002876:	d00f      	beq.n	8002898 <RCCEx_PLLSAI1_Config+0x144>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002878:	4810      	ldr	r0, [pc, #64]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 800287a:	6902      	ldr	r2, [r0, #16]
 800287c:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 8002880:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002884:	68a1      	ldr	r1, [r4, #8]
 8002886:	6963      	ldr	r3, [r4, #20]
 8002888:	085b      	lsrs	r3, r3, #1
 800288a:	3b01      	subs	r3, #1
 800288c:	065b      	lsls	r3, r3, #25
 800288e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002892:	4313      	orrs	r3, r2
 8002894:	6103      	str	r3, [r0, #16]
 8002896:	e7ac      	b.n	80027f2 <RCCEx_PLLSAI1_Config+0x9e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002898:	4808      	ldr	r0, [pc, #32]	; (80028bc <RCCEx_PLLSAI1_Config+0x168>)
 800289a:	6902      	ldr	r2, [r0, #16]
 800289c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80028a0:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 80028a4:	68a1      	ldr	r1, [r4, #8]
 80028a6:	6923      	ldr	r3, [r4, #16]
 80028a8:	085b      	lsrs	r3, r3, #1
 80028aa:	3b01      	subs	r3, #1
 80028ac:	055b      	lsls	r3, r3, #21
 80028ae:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80028b2:	4313      	orrs	r3, r2
 80028b4:	6103      	str	r3, [r0, #16]
 80028b6:	e79c      	b.n	80027f2 <RCCEx_PLLSAI1_Config+0x9e>
      status = HAL_ERROR;
 80028b8:	2501      	movs	r5, #1
 80028ba:	e75b      	b.n	8002774 <RCCEx_PLLSAI1_Config+0x20>
 80028bc:	40021000 	.word	0x40021000

080028c0 <HAL_RCCEx_PeriphCLKConfig>:
{
 80028c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028c4:	b082      	sub	sp, #8
 80028c6:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80028c8:	6803      	ldr	r3, [r0, #0]
 80028ca:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80028ce:	d025      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    switch(PeriphClkInit->Sai1ClockSelection)
 80028d0:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80028d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80028d6:	d006      	beq.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80028d8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80028dc:	d012      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80028de:	b14b      	cbz	r3, 80028f4 <HAL_RCCEx_PeriphCLKConfig+0x34>
 80028e0:	2601      	movs	r6, #1
 80028e2:	4637      	mov	r7, r6
 80028e4:	e01c      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x60>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80028e6:	4aae      	ldr	r2, [pc, #696]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80028e8:	68d3      	ldr	r3, [r2, #12]
 80028ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028ee:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80028f0:	2700      	movs	r7, #0
 80028f2:	e008      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x46>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80028f4:	2100      	movs	r1, #0
 80028f6:	3004      	adds	r0, #4
 80028f8:	f7ff ff2c 	bl	8002754 <RCCEx_PLLSAI1_Config>
    if(ret == HAL_OK)
 80028fc:	4607      	mov	r7, r0
 80028fe:	b110      	cbz	r0, 8002906 <HAL_RCCEx_PeriphCLKConfig+0x46>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002900:	4606      	mov	r6, r0
 8002902:	e00d      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x60>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002904:	2700      	movs	r7, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002906:	4aa6      	ldr	r2, [pc, #664]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002908:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800290c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002910:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002912:	430b      	orrs	r3, r1
 8002914:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002918:	2600      	movs	r6, #0
 800291a:	e001      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800291c:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800291e:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002920:	6823      	ldr	r3, [r4, #0]
 8002922:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002926:	d06b      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x140>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002928:	4b9d      	ldr	r3, [pc, #628]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800292a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800292c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002930:	d14c      	bne.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002932:	4b9b      	ldr	r3, [pc, #620]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002934:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002936:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800293a:	659a      	str	r2, [r3, #88]	; 0x58
 800293c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800293e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002942:	9301      	str	r3, [sp, #4]
 8002944:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002946:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800294a:	4a96      	ldr	r2, [pc, #600]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800294c:	6813      	ldr	r3, [r2, #0]
 800294e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002952:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002954:	f7fe fdf8 	bl	8001548 <HAL_GetTick>
 8002958:	4605      	mov	r5, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800295a:	4b92      	ldr	r3, [pc, #584]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002962:	d105      	bne.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002964:	f7fe fdf0 	bl	8001548 <HAL_GetTick>
 8002968:	1b40      	subs	r0, r0, r5
 800296a:	2802      	cmp	r0, #2
 800296c:	d9f5      	bls.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        ret = HAL_TIMEOUT;
 800296e:	2703      	movs	r7, #3
    if(ret == HAL_OK)
 8002970:	2f00      	cmp	r7, #0
 8002972:	d140      	bne.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x136>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002974:	4b8a      	ldr	r3, [pc, #552]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800297a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800297e:	d015      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002980:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002982:	429a      	cmp	r2, r3
 8002984:	d012      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0xec>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002986:	4a86      	ldr	r2, [pc, #536]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002988:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800298c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8002990:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8002994:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8002998:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800299c:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 80029a0:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80029a4:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80029a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80029ac:	f013 0f01 	tst.w	r3, #1
 80029b0:	d10f      	bne.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      if(ret == HAL_OK)
 80029b2:	2f00      	cmp	r7, #0
 80029b4:	f040 80c9 	bne.w	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x28a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029b8:	4a79      	ldr	r2, [pc, #484]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80029ba:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80029be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029c2:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80029c4:	430b      	orrs	r3, r1
 80029c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029ca:	e015      	b.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    FlagStatus       pwrclkchanged = RESET;
 80029cc:	f04f 0800 	mov.w	r8, #0
 80029d0:	e7bb      	b.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        tickstart = HAL_GetTick();
 80029d2:	f7fe fdb9 	bl	8001548 <HAL_GetTick>
 80029d6:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029d8:	4b71      	ldr	r3, [pc, #452]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80029da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029de:	f013 0f02 	tst.w	r3, #2
 80029e2:	d1e6      	bne.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0xf2>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029e4:	f7fe fdb0 	bl	8001548 <HAL_GetTick>
 80029e8:	1b40      	subs	r0, r0, r5
 80029ea:	f241 3388 	movw	r3, #5000	; 0x1388
 80029ee:	4298      	cmp	r0, r3
 80029f0:	d9f2      	bls.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
            ret = HAL_TIMEOUT;
 80029f2:	2703      	movs	r7, #3
 80029f4:	e7dd      	b.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0xf2>
      status = ret;
 80029f6:	463e      	mov	r6, r7
    if(pwrclkchanged == SET)
 80029f8:	f1b8 0f00 	cmp.w	r8, #0
 80029fc:	f040 80a7 	bne.w	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a00:	6823      	ldr	r3, [r4, #0]
 8002a02:	f013 0f01 	tst.w	r3, #1
 8002a06:	d008      	beq.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x15a>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a08:	4a65      	ldr	r2, [pc, #404]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a0a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002a0e:	f023 0303 	bic.w	r3, r3, #3
 8002a12:	6a21      	ldr	r1, [r4, #32]
 8002a14:	430b      	orrs	r3, r1
 8002a16:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a1a:	6823      	ldr	r3, [r4, #0]
 8002a1c:	f013 0f02 	tst.w	r3, #2
 8002a20:	d008      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x174>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a22:	4a5f      	ldr	r2, [pc, #380]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a24:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002a28:	f023 030c 	bic.w	r3, r3, #12
 8002a2c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002a2e:	430b      	orrs	r3, r1
 8002a30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a34:	6823      	ldr	r3, [r4, #0]
 8002a36:	f013 0f20 	tst.w	r3, #32
 8002a3a:	d008      	beq.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x18e>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a3c:	4a58      	ldr	r2, [pc, #352]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a3e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002a42:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002a46:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002a48:	430b      	orrs	r3, r1
 8002a4a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a4e:	6823      	ldr	r3, [r4, #0]
 8002a50:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002a54:	d008      	beq.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a56:	4a52      	ldr	r2, [pc, #328]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a58:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002a5c:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002a60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a62:	430b      	orrs	r3, r1
 8002a64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a68:	6823      	ldr	r3, [r4, #0]
 8002a6a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002a6e:	d008      	beq.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a70:	4a4b      	ldr	r2, [pc, #300]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a72:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002a76:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002a7a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002a7c:	430b      	orrs	r3, r1
 8002a7e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a82:	6823      	ldr	r3, [r4, #0]
 8002a84:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002a88:	d008      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a8a:	4a45      	ldr	r2, [pc, #276]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a8c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002a90:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a94:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002a96:	430b      	orrs	r3, r1
 8002a98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a9c:	6823      	ldr	r3, [r4, #0]
 8002a9e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002aa2:	d008      	beq.n	8002ab6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002aa4:	4a3e      	ldr	r2, [pc, #248]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002aa6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002aaa:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002aae:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002ab0:	430b      	orrs	r3, r1
 8002ab2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ab6:	6823      	ldr	r3, [r4, #0]
 8002ab8:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002abc:	d00f      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x21e>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002abe:	4a38      	ldr	r2, [pc, #224]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002ac0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002ac4:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002ac8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002aca:	430b      	orrs	r3, r1
 8002acc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002ad0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002ad2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ad6:	d040      	beq.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x29a>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002ad8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002adc:	d042      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002ade:	6823      	ldr	r3, [r4, #0]
 8002ae0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002ae4:	d00f      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x246>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ae6:	4a2e      	ldr	r2, [pc, #184]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002ae8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002aec:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002af0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002af2:	430b      	orrs	r3, r1
 8002af4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002af8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002afa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002afe:	d039      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002b00:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b04:	d03b      	beq.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x2be>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b06:	6823      	ldr	r3, [r4, #0]
 8002b08:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8002b0c:	d00c      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x268>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b0e:	4a24      	ldr	r2, [pc, #144]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b10:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002b14:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002b18:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002b1a:	430b      	orrs	r3, r1
 8002b1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002b20:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002b22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b26:	d032      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002b28:	6823      	ldr	r3, [r4, #0]
 8002b2a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002b2e:	d008      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x282>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002b30:	4a1b      	ldr	r2, [pc, #108]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b32:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002b36:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b3a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8002b3c:	430b      	orrs	r3, r1
 8002b3e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002b42:	4630      	mov	r0, r6
 8002b44:	b002      	add	sp, #8
 8002b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = ret;
 8002b4a:	463e      	mov	r6, r7
 8002b4c:	e754      	b.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x138>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b4e:	4a14      	ldr	r2, [pc, #80]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b50:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002b52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b56:	6593      	str	r3, [r2, #88]	; 0x58
 8002b58:	e752      	b.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x140>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b5a:	68d3      	ldr	r3, [r2, #12]
 8002b5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b60:	60d3      	str	r3, [r2, #12]
 8002b62:	e7bc      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x21e>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b64:	2101      	movs	r1, #1
 8002b66:	1d20      	adds	r0, r4, #4
 8002b68:	f7ff fdf4 	bl	8002754 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8002b6c:	2800      	cmp	r0, #0
 8002b6e:	d0b6      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x21e>
          status = ret;
 8002b70:	4606      	mov	r6, r0
 8002b72:	e7b4      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x21e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b74:	68d3      	ldr	r3, [r2, #12]
 8002b76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b7a:	60d3      	str	r3, [r2, #12]
 8002b7c:	e7c3      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x246>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b7e:	2101      	movs	r1, #1
 8002b80:	1d20      	adds	r0, r4, #4
 8002b82:	f7ff fde7 	bl	8002754 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002b86:	2800      	cmp	r0, #0
 8002b88:	d0bd      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x246>
        status = ret;
 8002b8a:	4606      	mov	r6, r0
 8002b8c:	e7bb      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x246>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002b8e:	2102      	movs	r1, #2
 8002b90:	1d20      	adds	r0, r4, #4
 8002b92:	f7ff fddf 	bl	8002754 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002b96:	2800      	cmp	r0, #0
 8002b98:	d0c6      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x268>
        status = ret;
 8002b9a:	4606      	mov	r6, r0
 8002b9c:	e7c4      	b.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x268>
 8002b9e:	bf00      	nop
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	40007000 	.word	0x40007000

08002ba8 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002ba8:	4a02      	ldr	r2, [pc, #8]	; (8002bb4 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 8002baa:	6813      	ldr	r3, [r2, #0]
 8002bac:	f043 0304 	orr.w	r3, r3, #4
 8002bb0:	6013      	str	r3, [r2, #0]
}
 8002bb2:	4770      	bx	lr
 8002bb4:	40021000 	.word	0x40021000

08002bb8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002bbc:	b082      	sub	sp, #8
 8002bbe:	4605      	mov	r5, r0
 8002bc0:	4688      	mov	r8, r1
 8002bc2:	4617      	mov	r7, r2
 8002bc4:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002bc6:	f7fe fcbf 	bl	8001548 <HAL_GetTick>
 8002bca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002bcc:	1a1b      	subs	r3, r3, r0
 8002bce:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 8002bd2:	f7fe fcb9 	bl	8001548 <HAL_GetTick>
 8002bd6:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002bd8:	4b2b      	ldr	r3, [pc, #172]	; (8002c88 <SPI_WaitFlagStateUntilTimeout+0xd0>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8002be0:	fb09 f303 	mul.w	r3, r9, r3
 8002be4:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002be6:	682b      	ldr	r3, [r5, #0]
 8002be8:	689c      	ldr	r4, [r3, #8]
 8002bea:	ea38 0304 	bics.w	r3, r8, r4
 8002bee:	bf0c      	ite	eq
 8002bf0:	f04f 0c01 	moveq.w	ip, #1
 8002bf4:	f04f 0c00 	movne.w	ip, #0
 8002bf8:	45bc      	cmp	ip, r7
 8002bfa:	d040      	beq.n	8002c7e <SPI_WaitFlagStateUntilTimeout+0xc6>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002bfc:	f1b6 3fff 	cmp.w	r6, #4294967295
 8002c00:	d0f1      	beq.n	8002be6 <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c02:	f7fe fca1 	bl	8001548 <HAL_GetTick>
 8002c06:	eba0 000a 	sub.w	r0, r0, sl
 8002c0a:	4548      	cmp	r0, r9
 8002c0c:	d20a      	bcs.n	8002c24 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8002c0e:	f1b9 0f00 	cmp.w	r9, #0
 8002c12:	d007      	beq.n	8002c24 <SPI_WaitFlagStateUntilTimeout+0x6c>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002c14:	9a01      	ldr	r2, [sp, #4]
 8002c16:	b102      	cbz	r2, 8002c1a <SPI_WaitFlagStateUntilTimeout+0x62>
 8002c18:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 8002c1a:	9b01      	ldr	r3, [sp, #4]
 8002c1c:	3b01      	subs	r3, #1
 8002c1e:	9301      	str	r3, [sp, #4]
 8002c20:	4691      	mov	r9, r2
 8002c22:	e7e0      	b.n	8002be6 <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c24:	682a      	ldr	r2, [r5, #0]
 8002c26:	6853      	ldr	r3, [r2, #4]
 8002c28:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8002c2c:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c2e:	686b      	ldr	r3, [r5, #4]
 8002c30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c34:	d00b      	beq.n	8002c4e <SPI_WaitFlagStateUntilTimeout+0x96>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c36:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002c38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c3c:	d014      	beq.n	8002c68 <SPI_WaitFlagStateUntilTimeout+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8002c44:	2300      	movs	r3, #0
 8002c46:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
        return HAL_TIMEOUT;
 8002c4a:	2003      	movs	r0, #3
 8002c4c:	e018      	b.n	8002c80 <SPI_WaitFlagStateUntilTimeout+0xc8>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c4e:	68ab      	ldr	r3, [r5, #8]
 8002c50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c54:	d002      	beq.n	8002c5c <SPI_WaitFlagStateUntilTimeout+0xa4>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c5a:	d1ec      	bne.n	8002c36 <SPI_WaitFlagStateUntilTimeout+0x7e>
          __HAL_SPI_DISABLE(hspi);
 8002c5c:	682a      	ldr	r2, [r5, #0]
 8002c5e:	6813      	ldr	r3, [r2, #0]
 8002c60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c64:	6013      	str	r3, [r2, #0]
 8002c66:	e7e6      	b.n	8002c36 <SPI_WaitFlagStateUntilTimeout+0x7e>
          SPI_RESET_CRC(hspi);
 8002c68:	682a      	ldr	r2, [r5, #0]
 8002c6a:	6813      	ldr	r3, [r2, #0]
 8002c6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002c70:	6013      	str	r3, [r2, #0]
 8002c72:	682a      	ldr	r2, [r5, #0]
 8002c74:	6813      	ldr	r3, [r2, #0]
 8002c76:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c7a:	6013      	str	r3, [r2, #0]
 8002c7c:	e7df      	b.n	8002c3e <SPI_WaitFlagStateUntilTimeout+0x86>
    }
  }

  return HAL_OK;
 8002c7e:	2000      	movs	r0, #0
}
 8002c80:	b002      	add	sp, #8
 8002c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c86:	bf00      	nop
 8002c88:	20000004 	.word	0x20000004

08002c8c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c90:	b082      	sub	sp, #8
 8002c92:	4606      	mov	r6, r0
 8002c94:	460c      	mov	r4, r1
 8002c96:	4615      	mov	r5, r2
 8002c98:	461f      	mov	r7, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	f88d 3003 	strb.w	r3, [sp, #3]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002ca0:	f7fe fc52 	bl	8001548 <HAL_GetTick>
 8002ca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002ca6:	1a1b      	subs	r3, r3, r0
 8002ca8:	eb03 0807 	add.w	r8, r3, r7
  tmp_tickstart = HAL_GetTick();
 8002cac:	f7fe fc4c 	bl	8001548 <HAL_GetTick>
 8002cb0:	4681      	mov	r9, r0

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002cb2:	f8d6 a000 	ldr.w	sl, [r6]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002cb6:	4b31      	ldr	r3, [pc, #196]	; (8002d7c <SPI_WaitFifoStateUntilTimeout+0xf0>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002cbe:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8002cc2:	0d1b      	lsrs	r3, r3, #20
 8002cc4:	fb08 f303 	mul.w	r3, r8, r3
 8002cc8:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8002cca:	e002      	b.n	8002cd2 <SPI_WaitFifoStateUntilTimeout+0x46>
      tmpreg8 = *ptmpreg8;
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
    }

    if (Timeout != HAL_MAX_DELAY)
 8002ccc:	f1b7 3fff 	cmp.w	r7, #4294967295
 8002cd0:	d112      	bne.n	8002cf8 <SPI_WaitFifoStateUntilTimeout+0x6c>
  while ((hspi->Instance->SR & Fifo) != State)
 8002cd2:	6833      	ldr	r3, [r6, #0]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	ea03 0c04 	and.w	ip, r3, r4
 8002cda:	45ac      	cmp	ip, r5
 8002cdc:	d04a      	beq.n	8002d74 <SPI_WaitFifoStateUntilTimeout+0xe8>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002cde:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 8002ce2:	d1f3      	bne.n	8002ccc <SPI_WaitFifoStateUntilTimeout+0x40>
 8002ce4:	2d00      	cmp	r5, #0
 8002ce6:	d1f1      	bne.n	8002ccc <SPI_WaitFifoStateUntilTimeout+0x40>
      tmpreg8 = *ptmpreg8;
 8002ce8:	f89a 300c 	ldrb.w	r3, [sl, #12]
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8002cf2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002cf6:	e7e9      	b.n	8002ccc <SPI_WaitFifoStateUntilTimeout+0x40>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002cf8:	f7fe fc26 	bl	8001548 <HAL_GetTick>
 8002cfc:	eba0 0009 	sub.w	r0, r0, r9
 8002d00:	4540      	cmp	r0, r8
 8002d02:	d20a      	bcs.n	8002d1a <SPI_WaitFifoStateUntilTimeout+0x8e>
 8002d04:	f1b8 0f00 	cmp.w	r8, #0
 8002d08:	d007      	beq.n	8002d1a <SPI_WaitFifoStateUntilTimeout+0x8e>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002d0a:	9a01      	ldr	r2, [sp, #4]
 8002d0c:	b102      	cbz	r2, 8002d10 <SPI_WaitFifoStateUntilTimeout+0x84>
 8002d0e:	4642      	mov	r2, r8
      {
        tmp_timeout = 0U;
      }
      count--;
 8002d10:	9b01      	ldr	r3, [sp, #4]
 8002d12:	3b01      	subs	r3, #1
 8002d14:	9301      	str	r3, [sp, #4]
 8002d16:	4690      	mov	r8, r2
 8002d18:	e7db      	b.n	8002cd2 <SPI_WaitFifoStateUntilTimeout+0x46>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002d1a:	6832      	ldr	r2, [r6, #0]
 8002d1c:	6853      	ldr	r3, [r2, #4]
 8002d1e:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8002d22:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d24:	6873      	ldr	r3, [r6, #4]
 8002d26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d2a:	d00b      	beq.n	8002d44 <SPI_WaitFifoStateUntilTimeout+0xb8>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d2c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8002d2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d32:	d014      	beq.n	8002d5e <SPI_WaitFifoStateUntilTimeout+0xd2>
        hspi->State = HAL_SPI_STATE_READY;
 8002d34:	2301      	movs	r3, #1
 8002d36:	f886 305d 	strb.w	r3, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 8002d40:	2003      	movs	r0, #3
 8002d42:	e018      	b.n	8002d76 <SPI_WaitFifoStateUntilTimeout+0xea>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d44:	68b3      	ldr	r3, [r6, #8]
 8002d46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d4a:	d002      	beq.n	8002d52 <SPI_WaitFifoStateUntilTimeout+0xc6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d50:	d1ec      	bne.n	8002d2c <SPI_WaitFifoStateUntilTimeout+0xa0>
          __HAL_SPI_DISABLE(hspi);
 8002d52:	6832      	ldr	r2, [r6, #0]
 8002d54:	6813      	ldr	r3, [r2, #0]
 8002d56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d5a:	6013      	str	r3, [r2, #0]
 8002d5c:	e7e6      	b.n	8002d2c <SPI_WaitFifoStateUntilTimeout+0xa0>
          SPI_RESET_CRC(hspi);
 8002d5e:	6832      	ldr	r2, [r6, #0]
 8002d60:	6813      	ldr	r3, [r2, #0]
 8002d62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d66:	6013      	str	r3, [r2, #0]
 8002d68:	6832      	ldr	r2, [r6, #0]
 8002d6a:	6813      	ldr	r3, [r2, #0]
 8002d6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002d70:	6013      	str	r3, [r2, #0]
 8002d72:	e7df      	b.n	8002d34 <SPI_WaitFifoStateUntilTimeout+0xa8>
    }
  }

  return HAL_OK;
 8002d74:	2000      	movs	r0, #0
}
 8002d76:	b002      	add	sp, #8
 8002d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d7c:	20000004 	.word	0x20000004

08002d80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002d80:	b570      	push	{r4, r5, r6, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	4604      	mov	r4, r0
 8002d86:	460d      	mov	r5, r1
 8002d88:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002d8a:	9200      	str	r2, [sp, #0]
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8002d94:	f7ff ff7a 	bl	8002c8c <SPI_WaitFifoStateUntilTimeout>
 8002d98:	b9b0      	cbnz	r0, 8002dc8 <SPI_EndRxTxTransaction+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d9a:	9600      	str	r6, [sp, #0]
 8002d9c:	462b      	mov	r3, r5
 8002d9e:	2200      	movs	r2, #0
 8002da0:	2180      	movs	r1, #128	; 0x80
 8002da2:	4620      	mov	r0, r4
 8002da4:	f7ff ff08 	bl	8002bb8 <SPI_WaitFlagStateUntilTimeout>
 8002da8:	b9a8      	cbnz	r0, 8002dd6 <SPI_EndRxTxTransaction+0x56>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002daa:	9600      	str	r6, [sp, #0]
 8002dac:	462b      	mov	r3, r5
 8002dae:	2200      	movs	r2, #0
 8002db0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002db4:	4620      	mov	r0, r4
 8002db6:	f7ff ff69 	bl	8002c8c <SPI_WaitFifoStateUntilTimeout>
 8002dba:	b150      	cbz	r0, 8002dd2 <SPI_EndRxTxTransaction+0x52>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dbc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002dbe:	f043 0320 	orr.w	r3, r3, #32
 8002dc2:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002dc4:	2003      	movs	r0, #3
 8002dc6:	e004      	b.n	8002dd2 <SPI_EndRxTxTransaction+0x52>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dc8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002dca:	f043 0320 	orr.w	r3, r3, #32
 8002dce:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002dd0:	2003      	movs	r0, #3
  }

  return HAL_OK;
}
 8002dd2:	b002      	add	sp, #8
 8002dd4:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dd6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002dd8:	f043 0320 	orr.w	r3, r3, #32
 8002ddc:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002dde:	2003      	movs	r0, #3
 8002de0:	e7f7      	b.n	8002dd2 <SPI_EndRxTxTransaction+0x52>

08002de2 <HAL_SPI_Init>:
  if (hspi == NULL)
 8002de2:	2800      	cmp	r0, #0
 8002de4:	d06a      	beq.n	8002ebc <HAL_SPI_Init+0xda>
{
 8002de6:	b510      	push	{r4, lr}
 8002de8:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002dea:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002dec:	b933      	cbnz	r3, 8002dfc <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002dee:	6843      	ldr	r3, [r0, #4]
 8002df0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002df4:	d005      	beq.n	8002e02 <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002df6:	2300      	movs	r3, #0
 8002df8:	61c3      	str	r3, [r0, #28]
 8002dfa:	e002      	b.n	8002e02 <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002e00:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e02:	2300      	movs	r3, #0
 8002e04:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e06:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d04d      	beq.n	8002eaa <HAL_SPI_Init+0xc8>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002e0e:	2302      	movs	r3, #2
 8002e10:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8002e14:	6822      	ldr	r2, [r4, #0]
 8002e16:	6813      	ldr	r3, [r2, #0]
 8002e18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e1c:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e1e:	68e3      	ldr	r3, [r4, #12]
 8002e20:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002e24:	d947      	bls.n	8002eb6 <HAL_SPI_Init+0xd4>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002e26:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002e28:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002e2c:	d004      	beq.n	8002e38 <HAL_SPI_Init+0x56>
 8002e2e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002e32:	d001      	beq.n	8002e38 <HAL_SPI_Init+0x56>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e34:	2300      	movs	r3, #0
 8002e36:	62a3      	str	r3, [r4, #40]	; 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002e38:	6863      	ldr	r3, [r4, #4]
 8002e3a:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8002e3e:	68a1      	ldr	r1, [r4, #8]
 8002e40:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 8002e44:	430b      	orrs	r3, r1
 8002e46:	6921      	ldr	r1, [r4, #16]
 8002e48:	f001 0102 	and.w	r1, r1, #2
 8002e4c:	430b      	orrs	r3, r1
 8002e4e:	6961      	ldr	r1, [r4, #20]
 8002e50:	f001 0101 	and.w	r1, r1, #1
 8002e54:	430b      	orrs	r3, r1
 8002e56:	69a1      	ldr	r1, [r4, #24]
 8002e58:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8002e5c:	430b      	orrs	r3, r1
 8002e5e:	69e1      	ldr	r1, [r4, #28]
 8002e60:	f001 0138 	and.w	r1, r1, #56	; 0x38
 8002e64:	430b      	orrs	r3, r1
 8002e66:	6a21      	ldr	r1, [r4, #32]
 8002e68:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8002e6c:	430b      	orrs	r3, r1
 8002e6e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002e70:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8002e74:	6820      	ldr	r0, [r4, #0]
 8002e76:	430b      	orrs	r3, r1
 8002e78:	6003      	str	r3, [r0, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002e7a:	8b63      	ldrh	r3, [r4, #26]
 8002e7c:	f003 0304 	and.w	r3, r3, #4
 8002e80:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002e82:	f001 0110 	and.w	r1, r1, #16
 8002e86:	430b      	orrs	r3, r1
 8002e88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e8a:	f001 0108 	and.w	r1, r1, #8
 8002e8e:	430b      	orrs	r3, r1
 8002e90:	68e1      	ldr	r1, [r4, #12]
 8002e92:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 8002e96:	430b      	orrs	r3, r1
 8002e98:	6821      	ldr	r1, [r4, #0]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	604b      	str	r3, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e9e:	2000      	movs	r0, #0
 8002ea0:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 8002ea8:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8002eaa:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8002eae:	4620      	mov	r0, r4
 8002eb0:	f7fe fa00 	bl	80012b4 <HAL_SPI_MspInit>
 8002eb4:	e7ab      	b.n	8002e0e <HAL_SPI_Init+0x2c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002eb6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002eba:	e7b5      	b.n	8002e28 <HAL_SPI_Init+0x46>
    return HAL_ERROR;
 8002ebc:	2001      	movs	r0, #1
}
 8002ebe:	4770      	bx	lr

08002ec0 <HAL_SPI_TransmitReceive>:
{
 8002ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ec4:	461f      	mov	r7, r3
 8002ec6:	9d08      	ldr	r5, [sp, #32]
  __HAL_LOCK(hspi);
 8002ec8:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	f000 8164 	beq.w	800319a <HAL_SPI_TransmitReceive+0x2da>
 8002ed2:	4604      	mov	r4, r0
 8002ed4:	4688      	mov	r8, r1
 8002ed6:	4691      	mov	r9, r2
 8002ed8:	2301      	movs	r3, #1
 8002eda:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8002ede:	f7fe fb33 	bl	8001548 <HAL_GetTick>
 8002ee2:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8002ee4:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8002ee8:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 8002eea:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d00a      	beq.n	8002f06 <HAL_SPI_TransmitReceive+0x46>
 8002ef0:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002ef4:	f040 8138 	bne.w	8003168 <HAL_SPI_TransmitReceive+0x2a8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002ef8:	68a2      	ldr	r2, [r4, #8]
 8002efa:	2a00      	cmp	r2, #0
 8002efc:	f040 813d 	bne.w	800317a <HAL_SPI_TransmitReceive+0x2ba>
 8002f00:	2b04      	cmp	r3, #4
 8002f02:	f040 813c 	bne.w	800317e <HAL_SPI_TransmitReceive+0x2be>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002f06:	f1b8 0f00 	cmp.w	r8, #0
 8002f0a:	f000 813a 	beq.w	8003182 <HAL_SPI_TransmitReceive+0x2c2>
 8002f0e:	f1b9 0f00 	cmp.w	r9, #0
 8002f12:	f000 8138 	beq.w	8003186 <HAL_SPI_TransmitReceive+0x2c6>
 8002f16:	2f00      	cmp	r7, #0
 8002f18:	f000 8137 	beq.w	800318a <HAL_SPI_TransmitReceive+0x2ca>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002f1c:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b04      	cmp	r3, #4
 8002f24:	d002      	beq.n	8002f2c <HAL_SPI_TransmitReceive+0x6c>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002f26:	2305      	movs	r3, #5
 8002f28:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002f30:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002f34:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002f38:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002f3c:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002f40:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002f42:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 8002f44:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002f46:	6523      	str	r3, [r4, #80]	; 0x50
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002f48:	68e3      	ldr	r3, [r4, #12]
 8002f4a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002f4e:	d801      	bhi.n	8002f54 <HAL_SPI_TransmitReceive+0x94>
 8002f50:	2f01      	cmp	r7, #1
 8002f52:	d923      	bls.n	8002f9c <HAL_SPI_TransmitReceive+0xdc>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f54:	6822      	ldr	r2, [r4, #0]
 8002f56:	6853      	ldr	r3, [r2, #4]
 8002f58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f5c:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f5e:	6823      	ldr	r3, [r4, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002f66:	d103      	bne.n	8002f70 <HAL_SPI_TransmitReceive+0xb0>
    __HAL_SPI_ENABLE(hspi);
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f6e:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f70:	68e3      	ldr	r3, [r4, #12]
 8002f72:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002f76:	d958      	bls.n	800302a <HAL_SPI_TransmitReceive+0x16a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f78:	6863      	ldr	r3, [r4, #4]
 8002f7a:	b10b      	cbz	r3, 8002f80 <HAL_SPI_TransmitReceive+0xc0>
 8002f7c:	2f01      	cmp	r7, #1
 8002f7e:	d10b      	bne.n	8002f98 <HAL_SPI_TransmitReceive+0xd8>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f80:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002f82:	6823      	ldr	r3, [r4, #0]
 8002f84:	8812      	ldrh	r2, [r2, #0]
 8002f86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f88:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002f8a:	3302      	adds	r3, #2
 8002f8c:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8002f8e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	3b01      	subs	r3, #1
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002f98:	2701      	movs	r7, #1
 8002f9a:	e031      	b.n	8003000 <HAL_SPI_TransmitReceive+0x140>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f9c:	6822      	ldr	r2, [r4, #0]
 8002f9e:	6853      	ldr	r3, [r2, #4]
 8002fa0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002fa4:	6053      	str	r3, [r2, #4]
 8002fa6:	e7da      	b.n	8002f5e <HAL_SPI_TransmitReceive+0x9e>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fa8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002faa:	8812      	ldrh	r2, [r2, #0]
 8002fac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002fb0:	3302      	adds	r3, #2
 8002fb2:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8002fb4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8002fbe:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002fc0:	6823      	ldr	r3, [r4, #0]
 8002fc2:	689a      	ldr	r2, [r3, #8]
 8002fc4:	f012 0f01 	tst.w	r2, #1
 8002fc8:	d011      	beq.n	8002fee <HAL_SPI_TransmitReceive+0x12e>
 8002fca:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8002fce:	b292      	uxth	r2, r2
 8002fd0:	b16a      	cbz	r2, 8002fee <HAL_SPI_TransmitReceive+0x12e>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002fd2:	68da      	ldr	r2, [r3, #12]
 8002fd4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002fd6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002fd8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002fda:	3302      	adds	r3, #2
 8002fdc:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8002fde:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8002fec:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002fee:	f7fe faab 	bl	8001548 <HAL_GetTick>
 8002ff2:	1b83      	subs	r3, r0, r6
 8002ff4:	42ab      	cmp	r3, r5
 8002ff6:	d303      	bcc.n	8003000 <HAL_SPI_TransmitReceive+0x140>
 8002ff8:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002ffc:	f040 80c7 	bne.w	800318e <HAL_SPI_TransmitReceive+0x2ce>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003000:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003002:	b29b      	uxth	r3, r3
 8003004:	b92b      	cbnz	r3, 8003012 <HAL_SPI_TransmitReceive+0x152>
 8003006:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800300a:	b29b      	uxth	r3, r3
 800300c:	2b00      	cmp	r3, #0
 800300e:	f000 80a1 	beq.w	8003154 <HAL_SPI_TransmitReceive+0x294>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003012:	6823      	ldr	r3, [r4, #0]
 8003014:	689a      	ldr	r2, [r3, #8]
 8003016:	f012 0f02 	tst.w	r2, #2
 800301a:	d0d1      	beq.n	8002fc0 <HAL_SPI_TransmitReceive+0x100>
 800301c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800301e:	b292      	uxth	r2, r2
 8003020:	2a00      	cmp	r2, #0
 8003022:	d0cd      	beq.n	8002fc0 <HAL_SPI_TransmitReceive+0x100>
 8003024:	2f00      	cmp	r7, #0
 8003026:	d0cb      	beq.n	8002fc0 <HAL_SPI_TransmitReceive+0x100>
 8003028:	e7be      	b.n	8002fa8 <HAL_SPI_TransmitReceive+0xe8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800302a:	6863      	ldr	r3, [r4, #4]
 800302c:	b10b      	cbz	r3, 8003032 <HAL_SPI_TransmitReceive+0x172>
 800302e:	2f01      	cmp	r7, #1
 8003030:	d10f      	bne.n	8003052 <HAL_SPI_TransmitReceive+0x192>
      if (hspi->TxXferCount > 1U)
 8003032:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003034:	b29b      	uxth	r3, r3
 8003036:	2b01      	cmp	r3, #1
 8003038:	d90d      	bls.n	8003056 <HAL_SPI_TransmitReceive+0x196>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800303a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800303c:	6823      	ldr	r3, [r4, #0]
 800303e:	8812      	ldrh	r2, [r2, #0]
 8003040:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003042:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003044:	3302      	adds	r3, #2
 8003046:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003048:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800304a:	b29b      	uxth	r3, r3
 800304c:	3b02      	subs	r3, #2
 800304e:	b29b      	uxth	r3, r3
 8003050:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8003052:	2701      	movs	r7, #1
 8003054:	e049      	b.n	80030ea <HAL_SPI_TransmitReceive+0x22a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003056:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003058:	6823      	ldr	r3, [r4, #0]
 800305a:	7812      	ldrb	r2, [r2, #0]
 800305c:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 800305e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003060:	3301      	adds	r3, #1
 8003062:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8003064:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003066:	b29b      	uxth	r3, r3
 8003068:	3b01      	subs	r3, #1
 800306a:	b29b      	uxth	r3, r3
 800306c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800306e:	e7f0      	b.n	8003052 <HAL_SPI_TransmitReceive+0x192>
        if (hspi->TxXferCount > 1U)
 8003070:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8003072:	b292      	uxth	r2, r2
 8003074:	2a01      	cmp	r2, #1
 8003076:	d90c      	bls.n	8003092 <HAL_SPI_TransmitReceive+0x1d2>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003078:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800307a:	8812      	ldrh	r2, [r2, #0]
 800307c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800307e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003080:	3302      	adds	r3, #2
 8003082:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003084:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003086:	b29b      	uxth	r3, r3
 8003088:	3b02      	subs	r3, #2
 800308a:	b29b      	uxth	r3, r3
 800308c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 800308e:	2700      	movs	r7, #0
 8003090:	e03d      	b.n	800310e <HAL_SPI_TransmitReceive+0x24e>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003092:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003094:	7812      	ldrb	r2, [r2, #0]
 8003096:	731a      	strb	r2, [r3, #12]
          hspi->pTxBuffPtr++;
 8003098:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800309a:	3301      	adds	r3, #1
 800309c:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800309e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	3b01      	subs	r3, #1
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 80030a8:	2700      	movs	r7, #0
 80030aa:	e030      	b.n	800310e <HAL_SPI_TransmitReceive+0x24e>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80030ac:	6822      	ldr	r2, [r4, #0]
 80030ae:	6853      	ldr	r3, [r2, #4]
 80030b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80030b4:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 80030b6:	2701      	movs	r7, #1
 80030b8:	e00d      	b.n	80030d6 <HAL_SPI_TransmitReceive+0x216>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80030ba:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80030bc:	7b1b      	ldrb	r3, [r3, #12]
 80030be:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr++;
 80030c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80030c2:	3301      	adds	r3, #1
 80030c4:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 80030c6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	3b01      	subs	r3, #1
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 80030d4:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80030d6:	f7fe fa37 	bl	8001548 <HAL_GetTick>
 80030da:	1b80      	subs	r0, r0, r6
 80030dc:	42a8      	cmp	r0, r5
 80030de:	d302      	bcc.n	80030e6 <HAL_SPI_TransmitReceive+0x226>
 80030e0:	f1b5 3fff 	cmp.w	r5, #4294967295
 80030e4:	d155      	bne.n	8003192 <HAL_SPI_TransmitReceive+0x2d2>
 80030e6:	2d00      	cmp	r5, #0
 80030e8:	d055      	beq.n	8003196 <HAL_SPI_TransmitReceive+0x2d6>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030ea:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	b923      	cbnz	r3, 80030fa <HAL_SPI_TransmitReceive+0x23a>
 80030f0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d02c      	beq.n	8003154 <HAL_SPI_TransmitReceive+0x294>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80030fa:	6823      	ldr	r3, [r4, #0]
 80030fc:	689a      	ldr	r2, [r3, #8]
 80030fe:	f012 0f02 	tst.w	r2, #2
 8003102:	d004      	beq.n	800310e <HAL_SPI_TransmitReceive+0x24e>
 8003104:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8003106:	b292      	uxth	r2, r2
 8003108:	b10a      	cbz	r2, 800310e <HAL_SPI_TransmitReceive+0x24e>
 800310a:	2f00      	cmp	r7, #0
 800310c:	d1b0      	bne.n	8003070 <HAL_SPI_TransmitReceive+0x1b0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800310e:	6823      	ldr	r3, [r4, #0]
 8003110:	689a      	ldr	r2, [r3, #8]
 8003112:	f012 0f01 	tst.w	r2, #1
 8003116:	d0de      	beq.n	80030d6 <HAL_SPI_TransmitReceive+0x216>
 8003118:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800311c:	b292      	uxth	r2, r2
 800311e:	2a00      	cmp	r2, #0
 8003120:	d0d9      	beq.n	80030d6 <HAL_SPI_TransmitReceive+0x216>
        if (hspi->RxXferCount > 1U)
 8003122:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8003126:	b292      	uxth	r2, r2
 8003128:	2a01      	cmp	r2, #1
 800312a:	d9c6      	bls.n	80030ba <HAL_SPI_TransmitReceive+0x1fa>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800312c:	68da      	ldr	r2, [r3, #12]
 800312e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003130:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003132:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003134:	3302      	adds	r3, #2
 8003136:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003138:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800313c:	b29b      	uxth	r3, r3
 800313e:	3b02      	subs	r3, #2
 8003140:	b29b      	uxth	r3, r3
 8003142:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003146:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800314a:	b29b      	uxth	r3, r3
 800314c:	2b01      	cmp	r3, #1
 800314e:	d9ad      	bls.n	80030ac <HAL_SPI_TransmitReceive+0x1ec>
        txallowed = 1U;
 8003150:	2701      	movs	r7, #1
 8003152:	e7c0      	b.n	80030d6 <HAL_SPI_TransmitReceive+0x216>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003154:	4632      	mov	r2, r6
 8003156:	4629      	mov	r1, r5
 8003158:	4620      	mov	r0, r4
 800315a:	f7ff fe11 	bl	8002d80 <SPI_EndRxTxTransaction>
 800315e:	b120      	cbz	r0, 800316a <HAL_SPI_TransmitReceive+0x2aa>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003160:	2320      	movs	r3, #32
 8003162:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8003164:	2001      	movs	r0, #1
 8003166:	e000      	b.n	800316a <HAL_SPI_TransmitReceive+0x2aa>
    errorcode = HAL_BUSY;
 8003168:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800316a:	2301      	movs	r3, #1
 800316c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003170:	2300      	movs	r3, #0
 8003172:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8003176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_BUSY;
 800317a:	2002      	movs	r0, #2
 800317c:	e7f5      	b.n	800316a <HAL_SPI_TransmitReceive+0x2aa>
 800317e:	2002      	movs	r0, #2
 8003180:	e7f3      	b.n	800316a <HAL_SPI_TransmitReceive+0x2aa>
    errorcode = HAL_ERROR;
 8003182:	2001      	movs	r0, #1
 8003184:	e7f1      	b.n	800316a <HAL_SPI_TransmitReceive+0x2aa>
 8003186:	2001      	movs	r0, #1
 8003188:	e7ef      	b.n	800316a <HAL_SPI_TransmitReceive+0x2aa>
 800318a:	2001      	movs	r0, #1
 800318c:	e7ed      	b.n	800316a <HAL_SPI_TransmitReceive+0x2aa>
        errorcode = HAL_TIMEOUT;
 800318e:	2003      	movs	r0, #3
 8003190:	e7eb      	b.n	800316a <HAL_SPI_TransmitReceive+0x2aa>
        errorcode = HAL_TIMEOUT;
 8003192:	2003      	movs	r0, #3
 8003194:	e7e9      	b.n	800316a <HAL_SPI_TransmitReceive+0x2aa>
 8003196:	2003      	movs	r0, #3
 8003198:	e7e7      	b.n	800316a <HAL_SPI_TransmitReceive+0x2aa>
  __HAL_LOCK(hspi);
 800319a:	2002      	movs	r0, #2
 800319c:	e7eb      	b.n	8003176 <HAL_SPI_TransmitReceive+0x2b6>
	...

080031a0 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031a0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d121      	bne.n	80031ee <HAL_TIM_Base_Start+0x4e>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031aa:	2302      	movs	r3, #2
 80031ac:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031b0:	6803      	ldr	r3, [r0, #0]
 80031b2:	4a12      	ldr	r2, [pc, #72]	; (80031fc <HAL_TIM_Base_Start+0x5c>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d00c      	beq.n	80031d2 <HAL_TIM_Base_Start+0x32>
 80031b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031bc:	d009      	beq.n	80031d2 <HAL_TIM_Base_Start+0x32>
 80031be:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d005      	beq.n	80031d2 <HAL_TIM_Base_Start+0x32>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	f042 0201 	orr.w	r2, r2, #1
 80031cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031ce:	2000      	movs	r0, #0
 80031d0:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031d2:	6899      	ldr	r1, [r3, #8]
 80031d4:	4a0a      	ldr	r2, [pc, #40]	; (8003200 <HAL_TIM_Base_Start+0x60>)
 80031d6:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031d8:	2a06      	cmp	r2, #6
 80031da:	d00a      	beq.n	80031f2 <HAL_TIM_Base_Start+0x52>
 80031dc:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80031e0:	d009      	beq.n	80031f6 <HAL_TIM_Base_Start+0x56>
      __HAL_TIM_ENABLE(htim);
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	f042 0201 	orr.w	r2, r2, #1
 80031e8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80031ea:	2000      	movs	r0, #0
 80031ec:	4770      	bx	lr
    return HAL_ERROR;
 80031ee:	2001      	movs	r0, #1
 80031f0:	4770      	bx	lr
  return HAL_OK;
 80031f2:	2000      	movs	r0, #0
 80031f4:	4770      	bx	lr
 80031f6:	2000      	movs	r0, #0
}
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	40012c00 	.word	0x40012c00
 8003200:	00010007 	.word	0x00010007

08003204 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003204:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b01      	cmp	r3, #1
 800320c:	d126      	bne.n	800325c <HAL_TIM_Base_Start_IT+0x58>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800320e:	2302      	movs	r3, #2
 8003210:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003214:	6802      	ldr	r2, [r0, #0]
 8003216:	68d3      	ldr	r3, [r2, #12]
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800321e:	6803      	ldr	r3, [r0, #0]
 8003220:	4a11      	ldr	r2, [pc, #68]	; (8003268 <HAL_TIM_Base_Start_IT+0x64>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d00c      	beq.n	8003240 <HAL_TIM_Base_Start_IT+0x3c>
 8003226:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800322a:	d009      	beq.n	8003240 <HAL_TIM_Base_Start_IT+0x3c>
 800322c:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8003230:	4293      	cmp	r3, r2
 8003232:	d005      	beq.n	8003240 <HAL_TIM_Base_Start_IT+0x3c>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	f042 0201 	orr.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800323c:	2000      	movs	r0, #0
 800323e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003240:	6899      	ldr	r1, [r3, #8]
 8003242:	4a0a      	ldr	r2, [pc, #40]	; (800326c <HAL_TIM_Base_Start_IT+0x68>)
 8003244:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003246:	2a06      	cmp	r2, #6
 8003248:	d00a      	beq.n	8003260 <HAL_TIM_Base_Start_IT+0x5c>
 800324a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800324e:	d009      	beq.n	8003264 <HAL_TIM_Base_Start_IT+0x60>
      __HAL_TIM_ENABLE(htim);
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	f042 0201 	orr.w	r2, r2, #1
 8003256:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003258:	2000      	movs	r0, #0
 800325a:	4770      	bx	lr
    return HAL_ERROR;
 800325c:	2001      	movs	r0, #1
 800325e:	4770      	bx	lr
  return HAL_OK;
 8003260:	2000      	movs	r0, #0
 8003262:	4770      	bx	lr
 8003264:	2000      	movs	r0, #0
}
 8003266:	4770      	bx	lr
 8003268:	40012c00 	.word	0x40012c00
 800326c:	00010007 	.word	0x00010007

08003270 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003270:	4770      	bx	lr

08003272 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003272:	4770      	bx	lr

08003274 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003274:	4770      	bx	lr

08003276 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003276:	4770      	bx	lr

08003278 <HAL_TIM_IRQHandler>:
{
 8003278:	b510      	push	{r4, lr}
 800327a:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800327c:	6803      	ldr	r3, [r0, #0]
 800327e:	691a      	ldr	r2, [r3, #16]
 8003280:	f012 0f02 	tst.w	r2, #2
 8003284:	d011      	beq.n	80032aa <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003286:	68da      	ldr	r2, [r3, #12]
 8003288:	f012 0f02 	tst.w	r2, #2
 800328c:	d00d      	beq.n	80032aa <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800328e:	f06f 0202 	mvn.w	r2, #2
 8003292:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003294:	2301      	movs	r3, #1
 8003296:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003298:	6803      	ldr	r3, [r0, #0]
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	f013 0f03 	tst.w	r3, #3
 80032a0:	d079      	beq.n	8003396 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 80032a2:	f7ff ffe6 	bl	8003272 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032a6:	2300      	movs	r3, #0
 80032a8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032aa:	6823      	ldr	r3, [r4, #0]
 80032ac:	691a      	ldr	r2, [r3, #16]
 80032ae:	f012 0f04 	tst.w	r2, #4
 80032b2:	d012      	beq.n	80032da <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032b4:	68da      	ldr	r2, [r3, #12]
 80032b6:	f012 0f04 	tst.w	r2, #4
 80032ba:	d00e      	beq.n	80032da <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80032bc:	f06f 0204 	mvn.w	r2, #4
 80032c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032c2:	2302      	movs	r3, #2
 80032c4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032c6:	6823      	ldr	r3, [r4, #0]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	f413 7f40 	tst.w	r3, #768	; 0x300
 80032ce:	d068      	beq.n	80033a2 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80032d0:	4620      	mov	r0, r4
 80032d2:	f7ff ffce 	bl	8003272 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032d6:	2300      	movs	r3, #0
 80032d8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80032da:	6823      	ldr	r3, [r4, #0]
 80032dc:	691a      	ldr	r2, [r3, #16]
 80032de:	f012 0f08 	tst.w	r2, #8
 80032e2:	d012      	beq.n	800330a <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80032e4:	68da      	ldr	r2, [r3, #12]
 80032e6:	f012 0f08 	tst.w	r2, #8
 80032ea:	d00e      	beq.n	800330a <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032ec:	f06f 0208 	mvn.w	r2, #8
 80032f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032f2:	2304      	movs	r3, #4
 80032f4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032f6:	6823      	ldr	r3, [r4, #0]
 80032f8:	69db      	ldr	r3, [r3, #28]
 80032fa:	f013 0f03 	tst.w	r3, #3
 80032fe:	d057      	beq.n	80033b0 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8003300:	4620      	mov	r0, r4
 8003302:	f7ff ffb6 	bl	8003272 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003306:	2300      	movs	r3, #0
 8003308:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800330a:	6823      	ldr	r3, [r4, #0]
 800330c:	691a      	ldr	r2, [r3, #16]
 800330e:	f012 0f10 	tst.w	r2, #16
 8003312:	d012      	beq.n	800333a <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003314:	68da      	ldr	r2, [r3, #12]
 8003316:	f012 0f10 	tst.w	r2, #16
 800331a:	d00e      	beq.n	800333a <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800331c:	f06f 0210 	mvn.w	r2, #16
 8003320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003322:	2308      	movs	r3, #8
 8003324:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003326:	6823      	ldr	r3, [r4, #0]
 8003328:	69db      	ldr	r3, [r3, #28]
 800332a:	f413 7f40 	tst.w	r3, #768	; 0x300
 800332e:	d046      	beq.n	80033be <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8003330:	4620      	mov	r0, r4
 8003332:	f7ff ff9e 	bl	8003272 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003336:	2300      	movs	r3, #0
 8003338:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800333a:	6823      	ldr	r3, [r4, #0]
 800333c:	691a      	ldr	r2, [r3, #16]
 800333e:	f012 0f01 	tst.w	r2, #1
 8003342:	d003      	beq.n	800334c <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003344:	68da      	ldr	r2, [r3, #12]
 8003346:	f012 0f01 	tst.w	r2, #1
 800334a:	d13f      	bne.n	80033cc <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800334c:	6823      	ldr	r3, [r4, #0]
 800334e:	691a      	ldr	r2, [r3, #16]
 8003350:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003354:	d003      	beq.n	800335e <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003356:	68da      	ldr	r2, [r3, #12]
 8003358:	f012 0f80 	tst.w	r2, #128	; 0x80
 800335c:	d13d      	bne.n	80033da <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800335e:	6823      	ldr	r3, [r4, #0]
 8003360:	691a      	ldr	r2, [r3, #16]
 8003362:	f412 7f80 	tst.w	r2, #256	; 0x100
 8003366:	d003      	beq.n	8003370 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003368:	68da      	ldr	r2, [r3, #12]
 800336a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800336e:	d13b      	bne.n	80033e8 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003370:	6823      	ldr	r3, [r4, #0]
 8003372:	691a      	ldr	r2, [r3, #16]
 8003374:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003378:	d003      	beq.n	8003382 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800337a:	68da      	ldr	r2, [r3, #12]
 800337c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003380:	d139      	bne.n	80033f6 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003382:	6823      	ldr	r3, [r4, #0]
 8003384:	691a      	ldr	r2, [r3, #16]
 8003386:	f012 0f20 	tst.w	r2, #32
 800338a:	d003      	beq.n	8003394 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	f012 0f20 	tst.w	r2, #32
 8003392:	d137      	bne.n	8003404 <HAL_TIM_IRQHandler+0x18c>
}
 8003394:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003396:	f7ff ff6b 	bl	8003270 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800339a:	4620      	mov	r0, r4
 800339c:	f7ff ff6a 	bl	8003274 <HAL_TIM_PWM_PulseFinishedCallback>
 80033a0:	e781      	b.n	80032a6 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033a2:	4620      	mov	r0, r4
 80033a4:	f7ff ff64 	bl	8003270 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033a8:	4620      	mov	r0, r4
 80033aa:	f7ff ff63 	bl	8003274 <HAL_TIM_PWM_PulseFinishedCallback>
 80033ae:	e792      	b.n	80032d6 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033b0:	4620      	mov	r0, r4
 80033b2:	f7ff ff5d 	bl	8003270 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033b6:	4620      	mov	r0, r4
 80033b8:	f7ff ff5c 	bl	8003274 <HAL_TIM_PWM_PulseFinishedCallback>
 80033bc:	e7a3      	b.n	8003306 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033be:	4620      	mov	r0, r4
 80033c0:	f7ff ff56 	bl	8003270 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033c4:	4620      	mov	r0, r4
 80033c6:	f7ff ff55 	bl	8003274 <HAL_TIM_PWM_PulseFinishedCallback>
 80033ca:	e7b4      	b.n	8003336 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033cc:	f06f 0201 	mvn.w	r2, #1
 80033d0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80033d2:	4620      	mov	r0, r4
 80033d4:	f7fd fcb0 	bl	8000d38 <HAL_TIM_PeriodElapsedCallback>
 80033d8:	e7b8      	b.n	800334c <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033da:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033de:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80033e0:	4620      	mov	r0, r4
 80033e2:	f000 f8b8 	bl	8003556 <HAL_TIMEx_BreakCallback>
 80033e6:	e7ba      	b.n	800335e <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80033e8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80033ec:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80033ee:	4620      	mov	r0, r4
 80033f0:	f000 f8b2 	bl	8003558 <HAL_TIMEx_Break2Callback>
 80033f4:	e7bc      	b.n	8003370 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80033f6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80033fa:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80033fc:	4620      	mov	r0, r4
 80033fe:	f7ff ff3a 	bl	8003276 <HAL_TIM_TriggerCallback>
 8003402:	e7be      	b.n	8003382 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003404:	f06f 0220 	mvn.w	r2, #32
 8003408:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800340a:	4620      	mov	r0, r4
 800340c:	f000 f8a2 	bl	8003554 <HAL_TIMEx_CommutCallback>
}
 8003410:	e7c0      	b.n	8003394 <HAL_TIM_IRQHandler+0x11c>
	...

08003414 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003414:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003416:	4a1a      	ldr	r2, [pc, #104]	; (8003480 <TIM_Base_SetConfig+0x6c>)
 8003418:	4290      	cmp	r0, r2
 800341a:	d002      	beq.n	8003422 <TIM_Base_SetConfig+0xe>
 800341c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003420:	d103      	bne.n	800342a <TIM_Base_SetConfig+0x16>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003426:	684a      	ldr	r2, [r1, #4]
 8003428:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800342a:	4a15      	ldr	r2, [pc, #84]	; (8003480 <TIM_Base_SetConfig+0x6c>)
 800342c:	4290      	cmp	r0, r2
 800342e:	d00a      	beq.n	8003446 <TIM_Base_SetConfig+0x32>
 8003430:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003434:	d007      	beq.n	8003446 <TIM_Base_SetConfig+0x32>
 8003436:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 800343a:	4290      	cmp	r0, r2
 800343c:	d003      	beq.n	8003446 <TIM_Base_SetConfig+0x32>
 800343e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003442:	4290      	cmp	r0, r2
 8003444:	d103      	bne.n	800344e <TIM_Base_SetConfig+0x3a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003446:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800344a:	68ca      	ldr	r2, [r1, #12]
 800344c:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800344e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003452:	694a      	ldr	r2, [r1, #20]
 8003454:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8003456:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003458:	688b      	ldr	r3, [r1, #8]
 800345a:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800345c:	680b      	ldr	r3, [r1, #0]
 800345e:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003460:	4b07      	ldr	r3, [pc, #28]	; (8003480 <TIM_Base_SetConfig+0x6c>)
 8003462:	4298      	cmp	r0, r3
 8003464:	d007      	beq.n	8003476 <TIM_Base_SetConfig+0x62>
 8003466:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800346a:	4298      	cmp	r0, r3
 800346c:	d003      	beq.n	8003476 <TIM_Base_SetConfig+0x62>
 800346e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003472:	4298      	cmp	r0, r3
 8003474:	d101      	bne.n	800347a <TIM_Base_SetConfig+0x66>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003476:	690b      	ldr	r3, [r1, #16]
 8003478:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800347a:	2301      	movs	r3, #1
 800347c:	6143      	str	r3, [r0, #20]
}
 800347e:	4770      	bx	lr
 8003480:	40012c00 	.word	0x40012c00

08003484 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003484:	b360      	cbz	r0, 80034e0 <HAL_TIM_Base_Init+0x5c>
{
 8003486:	b510      	push	{r4, lr}
 8003488:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800348a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800348e:	b313      	cbz	r3, 80034d6 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8003490:	2302      	movs	r3, #2
 8003492:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003496:	4621      	mov	r1, r4
 8003498:	f851 0b04 	ldr.w	r0, [r1], #4
 800349c:	f7ff ffba 	bl	8003414 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034a0:	2301      	movs	r3, #1
 80034a2:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034a6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80034aa:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80034ae:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80034b2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80034b6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034be:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80034c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80034c6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80034ca:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80034ce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80034d2:	2000      	movs	r0, #0
}
 80034d4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80034d6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80034da:	f7fd ff29 	bl	8001330 <HAL_TIM_Base_MspInit>
 80034de:	e7d7      	b.n	8003490 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80034e0:	2001      	movs	r0, #1
}
 80034e2:	4770      	bx	lr

080034e4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034e4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d02f      	beq.n	800354c <HAL_TIMEx_MasterConfigSynchronization+0x68>
{
 80034ec:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80034ee:	2301      	movs	r3, #1
 80034f0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034f4:	2302      	movs	r3, #2
 80034f6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034fa:	6802      	ldr	r2, [r0, #0]
 80034fc:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034fe:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003500:	4d13      	ldr	r5, [pc, #76]	; (8003550 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8003502:	42aa      	cmp	r2, r5
 8003504:	d01d      	beq.n	8003542 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003506:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800350a:	680d      	ldr	r5, [r1, #0]
 800350c:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800350e:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003510:	6803      	ldr	r3, [r0, #0]
 8003512:	4a0f      	ldr	r2, [pc, #60]	; (8003550 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d006      	beq.n	8003526 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8003518:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800351c:	d003      	beq.n	8003526 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 800351e:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8003522:	4293      	cmp	r3, r2
 8003524:	d104      	bne.n	8003530 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003526:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800352a:	688a      	ldr	r2, [r1, #8]
 800352c:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800352e:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003530:	2301      	movs	r3, #1
 8003532:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003536:	2300      	movs	r3, #0
 8003538:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 800353c:	4618      	mov	r0, r3
}
 800353e:	bc30      	pop	{r4, r5}
 8003540:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003542:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003546:	684d      	ldr	r5, [r1, #4]
 8003548:	432b      	orrs	r3, r5
 800354a:	e7dc      	b.n	8003506 <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 800354c:	2002      	movs	r0, #2
}
 800354e:	4770      	bx	lr
 8003550:	40012c00 	.word	0x40012c00

08003554 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003554:	4770      	bx	lr

08003556 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003556:	4770      	bx	lr

08003558 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003558:	4770      	bx	lr
	...

0800355c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800355c:	b510      	push	{r4, lr}
 800355e:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8003560:	6801      	ldr	r1, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003562:	6883      	ldr	r3, [r0, #8]
 8003564:	6902      	ldr	r2, [r0, #16]
 8003566:	4313      	orrs	r3, r2
 8003568:	6942      	ldr	r2, [r0, #20]
 800356a:	4313      	orrs	r3, r2
 800356c:	69c2      	ldr	r2, [r0, #28]
 800356e:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003570:	6808      	ldr	r0, [r1, #0]
 8003572:	4a8c      	ldr	r2, [pc, #560]	; (80037a4 <UART_SetConfig+0x248>)
 8003574:	4002      	ands	r2, r0
 8003576:	4313      	orrs	r3, r2
 8003578:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800357a:	6822      	ldr	r2, [r4, #0]
 800357c:	6853      	ldr	r3, [r2, #4]
 800357e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003582:	68e1      	ldr	r1, [r4, #12]
 8003584:	430b      	orrs	r3, r1
 8003586:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003588:	69a1      	ldr	r1, [r4, #24]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800358a:	6822      	ldr	r2, [r4, #0]
 800358c:	4b86      	ldr	r3, [pc, #536]	; (80037a8 <UART_SetConfig+0x24c>)
 800358e:	429a      	cmp	r2, r3
 8003590:	d001      	beq.n	8003596 <UART_SetConfig+0x3a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003592:	6a23      	ldr	r3, [r4, #32]
 8003594:	4319      	orrs	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003596:	6893      	ldr	r3, [r2, #8]
 8003598:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800359c:	430b      	orrs	r3, r1
 800359e:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035a0:	6823      	ldr	r3, [r4, #0]
 80035a2:	4a82      	ldr	r2, [pc, #520]	; (80037ac <UART_SetConfig+0x250>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d01c      	beq.n	80035e2 <UART_SetConfig+0x86>
 80035a8:	4a81      	ldr	r2, [pc, #516]	; (80037b0 <UART_SetConfig+0x254>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d02d      	beq.n	800360a <UART_SetConfig+0xae>
 80035ae:	4a7e      	ldr	r2, [pc, #504]	; (80037a8 <UART_SetConfig+0x24c>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d043      	beq.n	800363c <UART_SetConfig+0xe0>
 80035b4:	2210      	movs	r2, #16

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80035b6:	497c      	ldr	r1, [pc, #496]	; (80037a8 <UART_SetConfig+0x24c>)
 80035b8:	428b      	cmp	r3, r1
 80035ba:	d060      	beq.n	800367e <UART_SetConfig+0x122>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035bc:	69e0      	ldr	r0, [r4, #28]
 80035be:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80035c2:	f000 808c 	beq.w	80036de <UART_SetConfig+0x182>
      }
    }
  }
  else
  {
    switch (clocksource)
 80035c6:	2a08      	cmp	r2, #8
 80035c8:	f200 80e5 	bhi.w	8003796 <UART_SetConfig+0x23a>
 80035cc:	e8df f012 	tbh	[pc, r2, lsl #1]
 80035d0:	00ca00b4 	.word	0x00ca00b4
 80035d4:	00e300b2 	.word	0x00e300b2
 80035d8:	00e300cd 	.word	0x00e300cd
 80035dc:	00e300e3 	.word	0x00e300e3
 80035e0:	00d0      	.short	0x00d0
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035e2:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 80035e6:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80035ea:	f002 0203 	and.w	r2, r2, #3
 80035ee:	2a03      	cmp	r2, #3
 80035f0:	d809      	bhi.n	8003606 <UART_SetConfig+0xaa>
 80035f2:	e8df f002 	tbb	[pc, r2]
 80035f6:	0402      	.short	0x0402
 80035f8:	0638      	.short	0x0638
 80035fa:	2201      	movs	r2, #1
 80035fc:	e7db      	b.n	80035b6 <UART_SetConfig+0x5a>
 80035fe:	2204      	movs	r2, #4
 8003600:	e7d9      	b.n	80035b6 <UART_SetConfig+0x5a>
 8003602:	2208      	movs	r2, #8
 8003604:	e7d7      	b.n	80035b6 <UART_SetConfig+0x5a>
 8003606:	2210      	movs	r2, #16
 8003608:	e7d5      	b.n	80035b6 <UART_SetConfig+0x5a>
 800360a:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 800360e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8003612:	f002 020c 	and.w	r2, r2, #12
 8003616:	2a0c      	cmp	r2, #12
 8003618:	d80e      	bhi.n	8003638 <UART_SetConfig+0xdc>
 800361a:	e8df f002 	tbb	[pc, r2]
 800361e:	0d07      	.short	0x0d07
 8003620:	0d090d0d 	.word	0x0d090d0d
 8003624:	0d260d0d 	.word	0x0d260d0d
 8003628:	0d0d      	.short	0x0d0d
 800362a:	0b          	.byte	0x0b
 800362b:	00          	.byte	0x00
 800362c:	2200      	movs	r2, #0
 800362e:	e7c2      	b.n	80035b6 <UART_SetConfig+0x5a>
 8003630:	2204      	movs	r2, #4
 8003632:	e7c0      	b.n	80035b6 <UART_SetConfig+0x5a>
 8003634:	2208      	movs	r2, #8
 8003636:	e7be      	b.n	80035b6 <UART_SetConfig+0x5a>
 8003638:	2210      	movs	r2, #16
 800363a:	e7bc      	b.n	80035b6 <UART_SetConfig+0x5a>
 800363c:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 8003640:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8003644:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8003648:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800364c:	d00f      	beq.n	800366e <UART_SetConfig+0x112>
 800364e:	d805      	bhi.n	800365c <UART_SetConfig+0x100>
 8003650:	b17a      	cbz	r2, 8003672 <UART_SetConfig+0x116>
 8003652:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003656:	d10e      	bne.n	8003676 <UART_SetConfig+0x11a>
 8003658:	2204      	movs	r2, #4
 800365a:	e7ac      	b.n	80035b6 <UART_SetConfig+0x5a>
 800365c:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8003660:	d10b      	bne.n	800367a <UART_SetConfig+0x11e>
 8003662:	2208      	movs	r2, #8
 8003664:	e7a7      	b.n	80035b6 <UART_SetConfig+0x5a>
 8003666:	2202      	movs	r2, #2
 8003668:	e7a5      	b.n	80035b6 <UART_SetConfig+0x5a>
 800366a:	2202      	movs	r2, #2
 800366c:	e7a3      	b.n	80035b6 <UART_SetConfig+0x5a>
 800366e:	2202      	movs	r2, #2
 8003670:	e7a1      	b.n	80035b6 <UART_SetConfig+0x5a>
 8003672:	2200      	movs	r2, #0
 8003674:	e79f      	b.n	80035b6 <UART_SetConfig+0x5a>
 8003676:	2210      	movs	r2, #16
 8003678:	e79d      	b.n	80035b6 <UART_SetConfig+0x5a>
 800367a:	2210      	movs	r2, #16
 800367c:	e79b      	b.n	80035b6 <UART_SetConfig+0x5a>
    switch (clocksource)
 800367e:	2a08      	cmp	r2, #8
 8003680:	d879      	bhi.n	8003776 <UART_SetConfig+0x21a>
 8003682:	e8df f002 	tbb	[pc, r2]
 8003686:	7808      	.short	0x7808
 8003688:	7827782a 	.word	0x7827782a
 800368c:	7878      	.short	0x7878
 800368e:	05          	.byte	0x05
 800368f:	00          	.byte	0x00
 8003690:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003694:	e003      	b.n	800369e <UART_SetConfig+0x142>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003696:	f7ff f839 	bl	800270c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800369a:	2800      	cmp	r0, #0
 800369c:	d06d      	beq.n	800377a <UART_SetConfig+0x21e>
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800369e:	6862      	ldr	r2, [r4, #4]
 80036a0:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80036a4:	4283      	cmp	r3, r0
 80036a6:	d86a      	bhi.n	800377e <UART_SetConfig+0x222>
 80036a8:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 80036ac:	d869      	bhi.n	8003782 <UART_SetConfig+0x226>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80036ae:	0e01      	lsrs	r1, r0, #24
 80036b0:	0200      	lsls	r0, r0, #8
 80036b2:	0853      	lsrs	r3, r2, #1
 80036b4:	18c0      	adds	r0, r0, r3
 80036b6:	f04f 0300 	mov.w	r3, #0
 80036ba:	f141 0100 	adc.w	r1, r1, #0
 80036be:	f7fc fd85 	bl	80001cc <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80036c2:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 80036c6:	4b3b      	ldr	r3, [pc, #236]	; (80037b4 <UART_SetConfig+0x258>)
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d85c      	bhi.n	8003786 <UART_SetConfig+0x22a>
          huart->Instance->BRR = usartdiv;
 80036cc:	6823      	ldr	r3, [r4, #0]
 80036ce:	60d8      	str	r0, [r3, #12]
 80036d0:	2000      	movs	r0, #0
 80036d2:	e043      	b.n	800375c <UART_SetConfig+0x200>
        pclk = HAL_RCC_GetSysClockFreq();
 80036d4:	f7fe fbc0 	bl	8001e58 <HAL_RCC_GetSysClockFreq>
        break;
 80036d8:	e7df      	b.n	800369a <UART_SetConfig+0x13e>
        pclk = (uint32_t) HSI_VALUE;
 80036da:	4837      	ldr	r0, [pc, #220]	; (80037b8 <UART_SetConfig+0x25c>)
 80036dc:	e7df      	b.n	800369e <UART_SetConfig+0x142>
    switch (clocksource)
 80036de:	2a08      	cmp	r2, #8
 80036e0:	d853      	bhi.n	800378a <UART_SetConfig+0x22e>
 80036e2:	e8df f002 	tbb	[pc, r2]
 80036e6:	2107      	.short	0x2107
 80036e8:	52245205 	.word	0x52245205
 80036ec:	5252      	.short	0x5252
 80036ee:	0b          	.byte	0x0b
 80036ef:	00          	.byte	0x00
 80036f0:	4831      	ldr	r0, [pc, #196]	; (80037b8 <UART_SetConfig+0x25c>)
 80036f2:	e003      	b.n	80036fc <UART_SetConfig+0x1a0>
        pclk = HAL_RCC_GetPCLK1Freq();
 80036f4:	f7ff f80a 	bl	800270c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80036f8:	2800      	cmp	r0, #0
 80036fa:	d048      	beq.n	800378e <UART_SetConfig+0x232>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80036fc:	6862      	ldr	r2, [r4, #4]
 80036fe:	0853      	lsrs	r3, r2, #1
 8003700:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8003704:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003708:	f1a0 0210 	sub.w	r2, r0, #16
 800370c:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8003710:	429a      	cmp	r2, r3
 8003712:	d83e      	bhi.n	8003792 <UART_SetConfig+0x236>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003714:	b283      	uxth	r3, r0
 8003716:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800371a:	f3c0 0042 	ubfx	r0, r0, #1, #3
 800371e:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 8003720:	6823      	ldr	r3, [r4, #0]
 8003722:	60d8      	str	r0, [r3, #12]
 8003724:	2000      	movs	r0, #0
 8003726:	e019      	b.n	800375c <UART_SetConfig+0x200>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003728:	f7ff f802 	bl	8002730 <HAL_RCC_GetPCLK2Freq>
        break;
 800372c:	e7e4      	b.n	80036f8 <UART_SetConfig+0x19c>
        pclk = HAL_RCC_GetSysClockFreq();
 800372e:	f7fe fb93 	bl	8001e58 <HAL_RCC_GetSysClockFreq>
        break;
 8003732:	e7e1      	b.n	80036f8 <UART_SetConfig+0x19c>
    switch (clocksource)
 8003734:	4820      	ldr	r0, [pc, #128]	; (80037b8 <UART_SetConfig+0x25c>)
 8003736:	e002      	b.n	800373e <UART_SetConfig+0x1e2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003738:	f7fe ffe8 	bl	800270c <HAL_RCC_GetPCLK1Freq>
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 800373c:	b368      	cbz	r0, 800379a <UART_SetConfig+0x23e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800373e:	6863      	ldr	r3, [r4, #4]
 8003740:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003744:	fbb0 f0f3 	udiv	r0, r0, r3
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003748:	f1a0 0210 	sub.w	r2, r0, #16
 800374c:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8003750:	429a      	cmp	r2, r3
 8003752:	d824      	bhi.n	800379e <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003754:	6823      	ldr	r3, [r4, #0]
 8003756:	b280      	uxth	r0, r0
 8003758:	60d8      	str	r0, [r3, #12]
 800375a:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800375c:	2300      	movs	r3, #0
 800375e:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 8003760:	66a3      	str	r3, [r4, #104]	; 0x68

  return ret;
}
 8003762:	bd10      	pop	{r4, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8003764:	f7fe ffe4 	bl	8002730 <HAL_RCC_GetPCLK2Freq>
        break;
 8003768:	e7e8      	b.n	800373c <UART_SetConfig+0x1e0>
        pclk = HAL_RCC_GetSysClockFreq();
 800376a:	f7fe fb75 	bl	8001e58 <HAL_RCC_GetSysClockFreq>
        break;
 800376e:	e7e5      	b.n	800373c <UART_SetConfig+0x1e0>
        pclk = (uint32_t) LSE_VALUE;
 8003770:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003774:	e7e3      	b.n	800373e <UART_SetConfig+0x1e2>
    switch (clocksource)
 8003776:	2001      	movs	r0, #1
 8003778:	e7f0      	b.n	800375c <UART_SetConfig+0x200>
 800377a:	2000      	movs	r0, #0
 800377c:	e7ee      	b.n	800375c <UART_SetConfig+0x200>
        ret = HAL_ERROR;
 800377e:	2001      	movs	r0, #1
 8003780:	e7ec      	b.n	800375c <UART_SetConfig+0x200>
 8003782:	2001      	movs	r0, #1
 8003784:	e7ea      	b.n	800375c <UART_SetConfig+0x200>
          ret = HAL_ERROR;
 8003786:	2001      	movs	r0, #1
 8003788:	e7e8      	b.n	800375c <UART_SetConfig+0x200>
    switch (clocksource)
 800378a:	2001      	movs	r0, #1
 800378c:	e7e6      	b.n	800375c <UART_SetConfig+0x200>
 800378e:	2000      	movs	r0, #0
 8003790:	e7e4      	b.n	800375c <UART_SetConfig+0x200>
        ret = HAL_ERROR;
 8003792:	2001      	movs	r0, #1
 8003794:	e7e2      	b.n	800375c <UART_SetConfig+0x200>
    switch (clocksource)
 8003796:	2001      	movs	r0, #1
 8003798:	e7e0      	b.n	800375c <UART_SetConfig+0x200>
 800379a:	2000      	movs	r0, #0
 800379c:	e7de      	b.n	800375c <UART_SetConfig+0x200>
        ret = HAL_ERROR;
 800379e:	2001      	movs	r0, #1
 80037a0:	e7dc      	b.n	800375c <UART_SetConfig+0x200>
 80037a2:	bf00      	nop
 80037a4:	efff69f3 	.word	0xefff69f3
 80037a8:	40008000 	.word	0x40008000
 80037ac:	40013800 	.word	0x40013800
 80037b0:	40004400 	.word	0x40004400
 80037b4:	000ffcff 	.word	0x000ffcff
 80037b8:	00f42400 	.word	0x00f42400

080037bc <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80037be:	f013 0f01 	tst.w	r3, #1
 80037c2:	d006      	beq.n	80037d2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80037c4:	6802      	ldr	r2, [r0, #0]
 80037c6:	6853      	ldr	r3, [r2, #4]
 80037c8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80037cc:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80037ce:	430b      	orrs	r3, r1
 80037d0:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80037d2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80037d4:	f013 0f02 	tst.w	r3, #2
 80037d8:	d006      	beq.n	80037e8 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037da:	6802      	ldr	r2, [r0, #0]
 80037dc:	6853      	ldr	r3, [r2, #4]
 80037de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037e2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80037e4:	430b      	orrs	r3, r1
 80037e6:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037e8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80037ea:	f013 0f04 	tst.w	r3, #4
 80037ee:	d006      	beq.n	80037fe <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80037f0:	6802      	ldr	r2, [r0, #0]
 80037f2:	6853      	ldr	r3, [r2, #4]
 80037f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037f8:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80037fa:	430b      	orrs	r3, r1
 80037fc:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80037fe:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003800:	f013 0f08 	tst.w	r3, #8
 8003804:	d006      	beq.n	8003814 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003806:	6802      	ldr	r2, [r0, #0]
 8003808:	6853      	ldr	r3, [r2, #4]
 800380a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800380e:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8003810:	430b      	orrs	r3, r1
 8003812:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003814:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003816:	f013 0f10 	tst.w	r3, #16
 800381a:	d006      	beq.n	800382a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800381c:	6802      	ldr	r2, [r0, #0]
 800381e:	6893      	ldr	r3, [r2, #8]
 8003820:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003824:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8003826:	430b      	orrs	r3, r1
 8003828:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800382a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800382c:	f013 0f20 	tst.w	r3, #32
 8003830:	d006      	beq.n	8003840 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003832:	6802      	ldr	r2, [r0, #0]
 8003834:	6893      	ldr	r3, [r2, #8]
 8003836:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800383a:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800383c:	430b      	orrs	r3, r1
 800383e:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003840:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003842:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003846:	d00a      	beq.n	800385e <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003848:	6802      	ldr	r2, [r0, #0]
 800384a:	6853      	ldr	r3, [r2, #4]
 800384c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003850:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003852:	430b      	orrs	r3, r1
 8003854:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003856:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003858:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800385c:	d00b      	beq.n	8003876 <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800385e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003860:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003864:	d006      	beq.n	8003874 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003866:	6802      	ldr	r2, [r0, #0]
 8003868:	6853      	ldr	r3, [r2, #4]
 800386a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800386e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003870:	430b      	orrs	r3, r1
 8003872:	6053      	str	r3, [r2, #4]
  }
}
 8003874:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003876:	6802      	ldr	r2, [r0, #0]
 8003878:	6853      	ldr	r3, [r2, #4]
 800387a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800387e:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8003880:	430b      	orrs	r3, r1
 8003882:	6053      	str	r3, [r2, #4]
 8003884:	e7eb      	b.n	800385e <UART_AdvFeatureConfig+0xa2>

08003886 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003886:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800388a:	4605      	mov	r5, r0
 800388c:	460f      	mov	r7, r1
 800388e:	4616      	mov	r6, r2
 8003890:	4699      	mov	r9, r3
 8003892:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003896:	682c      	ldr	r4, [r5, #0]
 8003898:	69e4      	ldr	r4, [r4, #28]
 800389a:	ea37 0304 	bics.w	r3, r7, r4
 800389e:	bf0c      	ite	eq
 80038a0:	f04f 0c01 	moveq.w	ip, #1
 80038a4:	f04f 0c00 	movne.w	ip, #0
 80038a8:	45b4      	cmp	ip, r6
 80038aa:	d153      	bne.n	8003954 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038ac:	f1b8 3fff 	cmp.w	r8, #4294967295
 80038b0:	d0f1      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038b2:	f7fd fe49 	bl	8001548 <HAL_GetTick>
 80038b6:	eba0 0009 	sub.w	r0, r0, r9
 80038ba:	4540      	cmp	r0, r8
 80038bc:	d82d      	bhi.n	800391a <UART_WaitOnFlagUntilTimeout+0x94>
 80038be:	f1b8 0f00 	cmp.w	r8, #0
 80038c2:	d02a      	beq.n	800391a <UART_WaitOnFlagUntilTimeout+0x94>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80038c4:	682b      	ldr	r3, [r5, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	f012 0f04 	tst.w	r2, #4
 80038cc:	d0e3      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038ce:	69da      	ldr	r2, [r3, #28]
 80038d0:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80038d4:	d0df      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80038da:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80038dc:	682a      	ldr	r2, [r5, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038de:	e852 3f00 	ldrex	r3, [r2]
 80038e2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038e6:	e842 3100 	strex	r1, r3, [r2]
 80038ea:	2900      	cmp	r1, #0
 80038ec:	d1f6      	bne.n	80038dc <UART_WaitOnFlagUntilTimeout+0x56>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038ee:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f0:	f102 0308 	add.w	r3, r2, #8
 80038f4:	e853 3f00 	ldrex	r3, [r3]
 80038f8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038fc:	3208      	adds	r2, #8
 80038fe:	e842 3100 	strex	r1, r3, [r2]
 8003902:	2900      	cmp	r1, #0
 8003904:	d1f3      	bne.n	80038ee <UART_WaitOnFlagUntilTimeout+0x68>

          huart->gState = HAL_UART_STATE_READY;
 8003906:	2320      	movs	r3, #32
 8003908:	67ab      	str	r3, [r5, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800390a:	67eb      	str	r3, [r5, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800390c:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003910:	2300      	movs	r3, #0
 8003912:	f885 3074 	strb.w	r3, [r5, #116]	; 0x74

          return HAL_TIMEOUT;
 8003916:	2003      	movs	r0, #3
 8003918:	e01d      	b.n	8003956 <UART_WaitOnFlagUntilTimeout+0xd0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800391a:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800391c:	e852 3f00 	ldrex	r3, [r2]
 8003920:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003924:	e842 3100 	strex	r1, r3, [r2]
 8003928:	2900      	cmp	r1, #0
 800392a:	d1f6      	bne.n	800391a <UART_WaitOnFlagUntilTimeout+0x94>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800392c:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800392e:	f102 0308 	add.w	r3, r2, #8
 8003932:	e853 3f00 	ldrex	r3, [r3]
 8003936:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800393a:	3208      	adds	r2, #8
 800393c:	e842 3100 	strex	r1, r3, [r2]
 8003940:	2900      	cmp	r1, #0
 8003942:	d1f3      	bne.n	800392c <UART_WaitOnFlagUntilTimeout+0xa6>
        huart->gState = HAL_UART_STATE_READY;
 8003944:	2320      	movs	r3, #32
 8003946:	67ab      	str	r3, [r5, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003948:	67eb      	str	r3, [r5, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 800394a:	2300      	movs	r3, #0
 800394c:	f885 3074 	strb.w	r3, [r5, #116]	; 0x74
        return HAL_TIMEOUT;
 8003950:	2003      	movs	r0, #3
 8003952:	e000      	b.n	8003956 <UART_WaitOnFlagUntilTimeout+0xd0>
        }
      }
    }
  }
  return HAL_OK;
 8003954:	2000      	movs	r0, #0
}
 8003956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800395a <HAL_UART_Transmit>:
{
 800395a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003962:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8003964:	2b20      	cmp	r3, #32
 8003966:	d156      	bne.n	8003a16 <HAL_UART_Transmit+0xbc>
 8003968:	4604      	mov	r4, r0
 800396a:	460d      	mov	r5, r1
 800396c:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800396e:	2900      	cmp	r1, #0
 8003970:	d055      	beq.n	8003a1e <HAL_UART_Transmit+0xc4>
 8003972:	2a00      	cmp	r2, #0
 8003974:	d055      	beq.n	8003a22 <HAL_UART_Transmit+0xc8>
    __HAL_LOCK(huart);
 8003976:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 800397a:	2b01      	cmp	r3, #1
 800397c:	d053      	beq.n	8003a26 <HAL_UART_Transmit+0xcc>
 800397e:	2301      	movs	r3, #1
 8003980:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003984:	2300      	movs	r3, #0
 8003986:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800398a:	2321      	movs	r3, #33	; 0x21
 800398c:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 800398e:	f7fd fddb 	bl	8001548 <HAL_GetTick>
 8003992:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8003994:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 8003998:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800399c:	68a3      	ldr	r3, [r4, #8]
 800399e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039a2:	d005      	beq.n	80039b0 <HAL_UART_Transmit+0x56>
      pdata16bits = NULL;
 80039a4:	f04f 0800 	mov.w	r8, #0
    __HAL_UNLOCK(huart);
 80039a8:	2300      	movs	r3, #0
 80039aa:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 80039ae:	e014      	b.n	80039da <HAL_UART_Transmit+0x80>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039b0:	6923      	ldr	r3, [r4, #16]
 80039b2:	b113      	cbz	r3, 80039ba <HAL_UART_Transmit+0x60>
      pdata16bits = NULL;
 80039b4:	f04f 0800 	mov.w	r8, #0
 80039b8:	e7f6      	b.n	80039a8 <HAL_UART_Transmit+0x4e>
      pdata16bits = (const uint16_t *) pData;
 80039ba:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80039bc:	2500      	movs	r5, #0
 80039be:	e7f3      	b.n	80039a8 <HAL_UART_Transmit+0x4e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039c0:	f838 3b02 	ldrh.w	r3, [r8], #2
 80039c4:	6822      	ldr	r2, [r4, #0]
 80039c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039ca:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80039cc:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 80039d0:	b292      	uxth	r2, r2
 80039d2:	3a01      	subs	r2, #1
 80039d4:	b292      	uxth	r2, r2
 80039d6:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80039da:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80039de:	b29b      	uxth	r3, r3
 80039e0:	b173      	cbz	r3, 8003a00 <HAL_UART_Transmit+0xa6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039e2:	9600      	str	r6, [sp, #0]
 80039e4:	463b      	mov	r3, r7
 80039e6:	2200      	movs	r2, #0
 80039e8:	2180      	movs	r1, #128	; 0x80
 80039ea:	4620      	mov	r0, r4
 80039ec:	f7ff ff4b 	bl	8003886 <UART_WaitOnFlagUntilTimeout>
 80039f0:	b9d8      	cbnz	r0, 8003a2a <HAL_UART_Transmit+0xd0>
      if (pdata8bits == NULL)
 80039f2:	2d00      	cmp	r5, #0
 80039f4:	d0e4      	beq.n	80039c0 <HAL_UART_Transmit+0x66>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80039f6:	6823      	ldr	r3, [r4, #0]
 80039f8:	f815 2b01 	ldrb.w	r2, [r5], #1
 80039fc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80039fe:	e7e5      	b.n	80039cc <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a00:	9600      	str	r6, [sp, #0]
 8003a02:	463b      	mov	r3, r7
 8003a04:	2200      	movs	r2, #0
 8003a06:	2140      	movs	r1, #64	; 0x40
 8003a08:	4620      	mov	r0, r4
 8003a0a:	f7ff ff3c 	bl	8003886 <UART_WaitOnFlagUntilTimeout>
 8003a0e:	b970      	cbnz	r0, 8003a2e <HAL_UART_Transmit+0xd4>
    huart->gState = HAL_UART_STATE_READY;
 8003a10:	2320      	movs	r3, #32
 8003a12:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 8003a14:	e000      	b.n	8003a18 <HAL_UART_Transmit+0xbe>
    return HAL_BUSY;
 8003a16:	2002      	movs	r0, #2
}
 8003a18:	b002      	add	sp, #8
 8003a1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8003a1e:	2001      	movs	r0, #1
 8003a20:	e7fa      	b.n	8003a18 <HAL_UART_Transmit+0xbe>
 8003a22:	2001      	movs	r0, #1
 8003a24:	e7f8      	b.n	8003a18 <HAL_UART_Transmit+0xbe>
    __HAL_LOCK(huart);
 8003a26:	2002      	movs	r0, #2
 8003a28:	e7f6      	b.n	8003a18 <HAL_UART_Transmit+0xbe>
        return HAL_TIMEOUT;
 8003a2a:	2003      	movs	r0, #3
 8003a2c:	e7f4      	b.n	8003a18 <HAL_UART_Transmit+0xbe>
      return HAL_TIMEOUT;
 8003a2e:	2003      	movs	r0, #3
 8003a30:	e7f2      	b.n	8003a18 <HAL_UART_Transmit+0xbe>

08003a32 <UART_CheckIdleState>:
{
 8003a32:	b530      	push	{r4, r5, lr}
 8003a34:	b083      	sub	sp, #12
 8003a36:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8003a3e:	f7fd fd83 	bl	8001548 <HAL_GetTick>
 8003a42:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a44:	6822      	ldr	r2, [r4, #0]
 8003a46:	6812      	ldr	r2, [r2, #0]
 8003a48:	f012 0f08 	tst.w	r2, #8
 8003a4c:	d10d      	bne.n	8003a6a <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a4e:	6823      	ldr	r3, [r4, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f013 0f04 	tst.w	r3, #4
 8003a56:	d116      	bne.n	8003a86 <UART_CheckIdleState+0x54>
  huart->gState = HAL_UART_STATE_READY;
 8003a58:	2320      	movs	r3, #32
 8003a5a:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003a5c:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a5e:	2000      	movs	r0, #0
 8003a60:	6620      	str	r0, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 8003a62:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
}
 8003a66:	b003      	add	sp, #12
 8003a68:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a6a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003a6e:	9300      	str	r3, [sp, #0]
 8003a70:	4603      	mov	r3, r0
 8003a72:	2200      	movs	r2, #0
 8003a74:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003a78:	4620      	mov	r0, r4
 8003a7a:	f7ff ff04 	bl	8003886 <UART_WaitOnFlagUntilTimeout>
 8003a7e:	2800      	cmp	r0, #0
 8003a80:	d0e5      	beq.n	8003a4e <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8003a82:	2003      	movs	r0, #3
 8003a84:	e7ef      	b.n	8003a66 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a86:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	462b      	mov	r3, r5
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003a94:	4620      	mov	r0, r4
 8003a96:	f7ff fef6 	bl	8003886 <UART_WaitOnFlagUntilTimeout>
 8003a9a:	2800      	cmp	r0, #0
 8003a9c:	d0dc      	beq.n	8003a58 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8003a9e:	2003      	movs	r0, #3
 8003aa0:	e7e1      	b.n	8003a66 <UART_CheckIdleState+0x34>

08003aa2 <HAL_UART_Init>:
  if (huart == NULL)
 8003aa2:	b368      	cbz	r0, 8003b00 <HAL_UART_Init+0x5e>
{
 8003aa4:	b510      	push	{r4, lr}
 8003aa6:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003aa8:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8003aaa:	b303      	cbz	r3, 8003aee <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8003aac:	2324      	movs	r3, #36	; 0x24
 8003aae:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8003ab0:	6822      	ldr	r2, [r4, #0]
 8003ab2:	6813      	ldr	r3, [r2, #0]
 8003ab4:	f023 0301 	bic.w	r3, r3, #1
 8003ab8:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003aba:	4620      	mov	r0, r4
 8003abc:	f7ff fd4e 	bl	800355c <UART_SetConfig>
 8003ac0:	2801      	cmp	r0, #1
 8003ac2:	d013      	beq.n	8003aec <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ac4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003ac6:	b9bb      	cbnz	r3, 8003af8 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ac8:	6822      	ldr	r2, [r4, #0]
 8003aca:	6853      	ldr	r3, [r2, #4]
 8003acc:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003ad0:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ad2:	6822      	ldr	r2, [r4, #0]
 8003ad4:	6893      	ldr	r3, [r2, #8]
 8003ad6:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8003ada:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003adc:	6822      	ldr	r2, [r4, #0]
 8003ade:	6813      	ldr	r3, [r2, #0]
 8003ae0:	f043 0301 	orr.w	r3, r3, #1
 8003ae4:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8003ae6:	4620      	mov	r0, r4
 8003ae8:	f7ff ffa3 	bl	8003a32 <UART_CheckIdleState>
}
 8003aec:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003aee:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8003af2:	f7fd fc4d 	bl	8001390 <HAL_UART_MspInit>
 8003af6:	e7d9      	b.n	8003aac <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 8003af8:	4620      	mov	r0, r4
 8003afa:	f7ff fe5f 	bl	80037bc <UART_AdvFeatureConfig>
 8003afe:	e7e3      	b.n	8003ac8 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 8003b00:	2001      	movs	r0, #1
}
 8003b02:	4770      	bx	lr

08003b04 <__libc_init_array>:
 8003b04:	b570      	push	{r4, r5, r6, lr}
 8003b06:	4d0d      	ldr	r5, [pc, #52]	; (8003b3c <__libc_init_array+0x38>)
 8003b08:	4c0d      	ldr	r4, [pc, #52]	; (8003b40 <__libc_init_array+0x3c>)
 8003b0a:	1b64      	subs	r4, r4, r5
 8003b0c:	10a4      	asrs	r4, r4, #2
 8003b0e:	2600      	movs	r6, #0
 8003b10:	42a6      	cmp	r6, r4
 8003b12:	d109      	bne.n	8003b28 <__libc_init_array+0x24>
 8003b14:	4d0b      	ldr	r5, [pc, #44]	; (8003b44 <__libc_init_array+0x40>)
 8003b16:	4c0c      	ldr	r4, [pc, #48]	; (8003b48 <__libc_init_array+0x44>)
 8003b18:	f000 f820 	bl	8003b5c <_init>
 8003b1c:	1b64      	subs	r4, r4, r5
 8003b1e:	10a4      	asrs	r4, r4, #2
 8003b20:	2600      	movs	r6, #0
 8003b22:	42a6      	cmp	r6, r4
 8003b24:	d105      	bne.n	8003b32 <__libc_init_array+0x2e>
 8003b26:	bd70      	pop	{r4, r5, r6, pc}
 8003b28:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b2c:	4798      	blx	r3
 8003b2e:	3601      	adds	r6, #1
 8003b30:	e7ee      	b.n	8003b10 <__libc_init_array+0xc>
 8003b32:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b36:	4798      	blx	r3
 8003b38:	3601      	adds	r6, #1
 8003b3a:	e7f2      	b.n	8003b22 <__libc_init_array+0x1e>
 8003b3c:	08003be8 	.word	0x08003be8
 8003b40:	08003be8 	.word	0x08003be8
 8003b44:	08003be8 	.word	0x08003be8
 8003b48:	08003bec 	.word	0x08003bec

08003b4c <memset>:
 8003b4c:	4402      	add	r2, r0
 8003b4e:	4603      	mov	r3, r0
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d100      	bne.n	8003b56 <memset+0xa>
 8003b54:	4770      	bx	lr
 8003b56:	f803 1b01 	strb.w	r1, [r3], #1
 8003b5a:	e7f9      	b.n	8003b50 <memset+0x4>

08003b5c <_init>:
 8003b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b5e:	bf00      	nop
 8003b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b62:	bc08      	pop	{r3}
 8003b64:	469e      	mov	lr, r3
 8003b66:	4770      	bx	lr

08003b68 <_fini>:
 8003b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b6a:	bf00      	nop
 8003b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b6e:	bc08      	pop	{r3}
 8003b70:	469e      	mov	lr, r3
 8003b72:	4770      	bx	lr
