{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607187573925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607187573933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 16:59:33 2020 " "Processing started: Sat Dec 05 16:59:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607187573933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187573933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off checker_crc_8 -c checker_crc_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off checker_crc_8 -c checker_crc_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187573933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607187574777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607187574777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatexor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gatexor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR2-logicFunction " "Found design unit 1: gateXOR2-logicFunction" {  } { { "gateXOR2.vhd" "" { Text "C:/Users/Asus/Desktop/aca_crc/checker/gateXOR2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187587952 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR2 " "Found entity 1: gateXOR2" {  } { { "gateXOR2.vhd" "" { Text "C:/Users/Asus/Desktop/aca_crc/checker/gateXOR2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187587952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187587952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker_crc_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checker_crc_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker_CRC_8-logicFunction " "Found design unit 1: checker_CRC_8-logicFunction" {  } { { "checker_crc_8.vhd" "" { Text "C:/Users/Asus/Desktop/aca_crc/checker/checker_crc_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187587957 ""} { "Info" "ISGN_ENTITY_NAME" "1 checker_CRC_8 " "Found entity 1: checker_CRC_8" {  } { { "checker_crc_8.vhd" "" { Text "C:/Users/Asus/Desktop/aca_crc/checker/checker_crc_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187587957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187587957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_crc_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_crc_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_CRC_8-logicFunction " "Found design unit 1: encoder_CRC_8-logicFunction" {  } { { "encoder_CRC_8.vhd" "" { Text "C:/Users/Asus/Desktop/aca_crc/checker/encoder_CRC_8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187587962 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_CRC_8 " "Found entity 1: encoder_CRC_8" {  } { { "encoder_CRC_8.vhd" "" { Text "C:/Users/Asus/Desktop/aca_crc/checker/encoder_CRC_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187587962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187587962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "checker_crc_8 " "Elaborating entity \"checker_crc_8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607187588022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_CRC_8 encoder_CRC_8:encode_crc8 " "Elaborating entity \"encoder_CRC_8\" for hierarchy \"encoder_CRC_8:encode_crc8\"" {  } { { "checker_crc_8.vhd" "encode_crc8" { Text "C:/Users/Asus/Desktop/aca_crc/checker/checker_crc_8.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187588053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOR2 encoder_CRC_8:encode_crc8\|gateXOR2:xor_a_12_11 " "Elaborating entity \"gateXOR2\" for hierarchy \"encoder_CRC_8:encode_crc8\|gateXOR2:xor_a_12_11\"" {  } { { "encoder_CRC_8.vhd" "xor_a_12_11" { Text "C:/Users/Asus/Desktop/aca_crc/checker/encoder_CRC_8.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187588083 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "xor_a_15_3_0 gateXOR3 " "Node instance \"xor_a_15_3_0\" instantiates undefined entity \"gateXOR3\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "encoder_CRC_8.vhd" "xor_a_15_3_0" { Text "C:/Users/Asus/Desktop/aca_crc/checker/encoder_CRC_8.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1607187588266 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "xor_r7 gateXOR7 " "Node instance \"xor_r7\" instantiates undefined entity \"gateXOR7\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "encoder_CRC_8.vhd" "xor_r7" { Text "C:/Users/Asus/Desktop/aca_crc/checker/encoder_CRC_8.vhd" 48 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1607187588266 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "xor_r6 gateXOR6 " "Node instance \"xor_r6\" instantiates undefined entity \"gateXOR6\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "encoder_CRC_8.vhd" "xor_r6" { Text "C:/Users/Asus/Desktop/aca_crc/checker/encoder_CRC_8.vhd" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1607187588266 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "xor_r5 gateXOR7 " "Node instance \"xor_r5\" instantiates undefined entity \"gateXOR7\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "encoder_CRC_8.vhd" "xor_r5" { Text "C:/Users/Asus/Desktop/aca_crc/checker/encoder_CRC_8.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1607187588266 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "xor_r4 gateXOR5 " "Node instance \"xor_r4\" instantiates undefined entity \"gateXOR5\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "encoder_CRC_8.vhd" "xor_r4" { Text "C:/Users/Asus/Desktop/aca_crc/checker/encoder_CRC_8.vhd" 57 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1607187588266 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "xor_r3 gateXOR6 " "Node instance \"xor_r3\" instantiates undefined entity \"gateXOR6\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "encoder_CRC_8.vhd" "xor_r3" { Text "C:/Users/Asus/Desktop/aca_crc/checker/encoder_CRC_8.vhd" 60 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1607187588266 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "xor_r2 gateXOR7 " "Node instance \"xor_r2\" instantiates undefined entity \"gateXOR7\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "encoder_CRC_8.vhd" "xor_r2" { Text "C:/Users/Asus/Desktop/aca_crc/checker/encoder_CRC_8.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1607187588266 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "xor_r1 gateXOR6 " "Node instance \"xor_r1\" instantiates undefined entity \"gateXOR6\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "encoder_CRC_8.vhd" "xor_r1" { Text "C:/Users/Asus/Desktop/aca_crc/checker/encoder_CRC_8.vhd" 66 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1607187588266 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "xor_r0 gateXOR5 " "Node instance \"xor_r0\" instantiates undefined entity \"gateXOR5\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "encoder_CRC_8.vhd" "xor_r0" { Text "C:/Users/Asus/Desktop/aca_crc/checker/encoder_CRC_8.vhd" 69 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1607187588266 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607187588524 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 05 16:59:48 2020 " "Processing ended: Sat Dec 05 16:59:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607187588524 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607187588524 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607187588524 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187588524 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187589194 ""}
