<stg><name>execute</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
</and_exp><and_exp><literal name="opcode_read" val="4"/>
</and_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp><and_exp><literal name="opcode_read" val="-7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!9"/>
<literal name="opcode_read" val="!6"/>
<literal name="opcode_read" val="!5"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
<literal name="opcode_read" val="!4"/>
<literal name="opcode_read" val="!8"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp><and_exp><literal name="opcode_read" val="-7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!9"/>
<literal name="opcode_read" val="!6"/>
<literal name="opcode_read" val="!5"/>
<literal name="opcode_read" val="-8"/>
</and_exp><and_exp><literal name="opcode_read" val="!9"/>
<literal name="opcode_read" val="!6"/>
<literal name="opcode_read" val="!5"/>
<literal name="opcode_read" val="4"/>
</and_exp><and_exp><literal name="opcode_read" val="!9"/>
<literal name="opcode_read" val="!6"/>
<literal name="opcode_read" val="!5"/>
<literal name="opcode_read" val="3"/>
</and_exp><and_exp><literal name="opcode_read" val="!9"/>
<literal name="opcode_read" val="!6"/>
<literal name="opcode_read" val="!5"/>
<literal name="opcode_read" val="2"/>
</and_exp><and_exp><literal name="opcode_read" val="!9"/>
<literal name="opcode_read" val="!6"/>
<literal name="opcode_read" val="!5"/>
<literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp><and_exp><literal name="opcode_read" val="-7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:14 %rb_addr_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %rb_addr

]]></Node>
<StgValue><ssdm name="rb_addr_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:15 %ra_addr_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %ra_addr

]]></Node>
<StgValue><ssdm name="ra_addr_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
entry:17 %zext_ln19 = zext i5 %ra_addr_read

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %lsm_instance_reg_file_addr = getelementptr i32 %lsm_instance_reg_file, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="lsm_instance_reg_file_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
entry:19 %a = load i5 %lsm_instance_reg_file_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
entry:20 %zext_ln19_1 = zext i5 %rb_addr_read

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %lsm_instance_reg_file_addr_1 = getelementptr i32 %lsm_instance_reg_file, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="lsm_instance_reg_file_addr_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="5">
<![CDATA[
entry:22 %reg_b_2 = load i5 %lsm_instance_reg_file_addr_1

]]></Node>
<StgValue><ssdm name="reg_b_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln179 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln179"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %opcode

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %opcode, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %ra_addr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %ra_addr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %rb_addr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %rb_addr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %rc_addr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %rc_addr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imd_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imd_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %imd_data_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imd_data

]]></Node>
<StgValue><ssdm name="imd_data_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:13 %rc_addr_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %rc_addr

]]></Node>
<StgValue><ssdm name="rc_addr_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:16 %opcode_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %opcode

]]></Node>
<StgValue><ssdm name="opcode_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
entry:19 %a = load i5 %lsm_instance_reg_file_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="5">
<![CDATA[
entry:22 %reg_b_2 = load i5 %lsm_instance_reg_file_addr_1

]]></Node>
<StgValue><ssdm name="reg_b_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
entry:23 %switch_ln120 = switch i4 %opcode_read, void %sw.default, i4 9, void %sw.bb23.i, i4 6, void %sw.bb18.i, i4 5, void %sw.bb10.i, i4 1, void %sw.bb.i.i, i4 2, void %sw.bb3.i.i, i4 3, void %sw.bb7.i.i, i4 4, void %sw.bb11.i.i, i4 8, void %sw.bb15.i.i

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb15.i.i:0 %result_4 = icmp_eq  i32 %a, i32 %reg_b_2

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="1">
<![CDATA[
sw.bb15.i.i:1 %zext_ln51 = zext i1 %result_4

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
sw.bb15.i.i:2 %br_ln72 = br void %_ZN3ALU7computeE7ap_uintILi32EES1_S0_ILi4EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb11.i.i:0 %result_3 = or i32 %reg_b_2, i32 %a

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11.i.i:1 %br_ln69 = br void %_ZN3ALU7computeE7ap_uintILi32EES1_S0_ILi4EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb7.i.i:0 %result_2 = and i32 %reg_b_2, i32 %a

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.i:1 %br_ln66 = br void %_ZN3ALU7computeE7ap_uintILi32EES1_S0_ILi4EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb3.i.i:0 %result_1 = sub i32 %a, i32 %reg_b_2

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.i:1 %br_ln63 = br void %_ZN3ALU7computeE7ap_uintILi32EES1_S0_ILi4EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i.i:0 %result = add i32 %reg_b_2, i32 %a

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i:1 %br_ln60 = br void %_ZN3ALU7computeE7ap_uintILi32EES1_S0_ILi4EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="32">
<![CDATA[
sw.bb10.i:0 %address_1 = trunc i32 %reg_b_2

]]></Node>
<StgValue><ssdm name="address_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="10">
<![CDATA[
sw.bb10.i:1 %zext_ln89 = zext i10 %address_1

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb10.i:2 %lsm_instance_mem_addr_1 = getelementptr i32 %lsm_instance_mem, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="lsm_instance_mem_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
sw.bb10.i:3 %mem_out = load i10 %lsm_instance_mem_addr_1

]]></Node>
<StgValue><ssdm name="mem_out"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
sw.bb10.i:4 %icmp_ln12_1 = icmp_eq  i5 %ra_addr_read, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="32">
<![CDATA[
sw.bb18.i:0 %address = trunc i32 %reg_b_2

]]></Node>
<StgValue><ssdm name="address"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="10">
<![CDATA[
sw.bb18.i:1 %zext_ln94 = zext i10 %address

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb18.i:2 %lsm_instance_mem_addr = getelementptr i32 %lsm_instance_mem, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="lsm_instance_mem_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
sw.bb18.i:3 %store_ln94 = store i32 %a, i10 %lsm_instance_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.i:4 %br_ln142 = br void %_ZN3LSM10execute_opE7ap_uintILi4EES0_ILi5EES2_S2_S0_ILi32EE.exit

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
sw.bb23.i:0 %icmp_ln12 = icmp_eq  i5 %ra_addr_read, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb23.i:1 %br_ln12 = br i1 %icmp_ln12, void %if.then.i.i, void %_ZN12RegisterFile5writeE7ap_uintILi5EES0_ILi32EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-7"/>
<literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i.i:0 %store_ln13 = store i32 %imd_data_read, i5 %lsm_instance_reg_file_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-7"/>
<literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i:1 %br_ln14 = br void %_ZN12RegisterFile5writeE7ap_uintILi5EES0_ILi32EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
_ZN12RegisterFile5writeE7ap_uintILi5EES0_ILi32EE.exit.i:0 %br_ln146 = br void %_ZN3LSM10execute_opE7ap_uintILi4EES0_ILi5EES2_S2_S0_ILi32EE.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
</and_exp><and_exp><literal name="opcode_read" val="4"/>
</and_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
_ZN3ALU7computeE7ap_uintILi32EES1_S0_ILi4EE.exit.i:0 %result_6 = phi i32 %zext_ln51, void %sw.bb15.i.i, i32 %result_3, void %sw.bb11.i.i, i32 %result_2, void %sw.bb7.i.i, i32 %result_1, void %sw.bb3.i.i, i32 %result, void %sw.bb.i.i

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
</and_exp><and_exp><literal name="opcode_read" val="4"/>
</and_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN3ALU7computeE7ap_uintILi32EES1_S0_ILi4EE.exit.i:1 %icmp_ln12_2 = icmp_eq  i5 %rc_addr_read, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
</and_exp><and_exp><literal name="opcode_read" val="4"/>
</and_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3ALU7computeE7ap_uintILi32EES1_S0_ILi4EE.exit.i:2 %br_ln12 = br i1 %icmp_ln12_2, void %if.then.i81.i, void %_ZN12RegisterFile5writeE7ap_uintILi5EES0_ILi32EE.exit82.i

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="4"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="3"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="2"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="1"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="5">
<![CDATA[
if.then.i81.i:0 %zext_ln13 = zext i5 %rc_addr_read

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="4"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="3"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="2"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="1"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i81.i:1 %lsm_instance_reg_file_addr_2 = getelementptr i32 %lsm_instance_reg_file, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="lsm_instance_reg_file_addr_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="4"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="3"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="2"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="1"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i81.i:2 %store_ln13 = store i32 %result_6, i5 %lsm_instance_reg_file_addr_2

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="4"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="3"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="2"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp><and_exp><literal name="opcode_read" val="1"/>
<literal name="icmp_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
if.then.i81.i:3 %br_ln14 = br void %_ZN12RegisterFile5writeE7ap_uintILi5EES0_ILi32EE.exit82.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
</and_exp><and_exp><literal name="opcode_read" val="4"/>
</and_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
_ZN12RegisterFile5writeE7ap_uintILi5EES0_ILi32EE.exit82.i:0 %br_ln131 = br void %_ZN3LSM10execute_opE7ap_uintILi4EES0_ILi5EES2_S2_S0_ILi32EE.exit

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
sw.bb10.i:3 %mem_out = load i10 %lsm_instance_mem_addr_1

]]></Node>
<StgValue><ssdm name="mem_out"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb10.i:5 %br_ln12 = br i1 %icmp_ln12_1, void %if.then.i31.i, void %_ZN12RegisterFile5writeE7ap_uintILi5EES0_ILi32EE.exit32.i

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
<literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i31.i:0 %store_ln13 = store i32 %mem_out, i5 %lsm_instance_reg_file_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
<literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
if.then.i31.i:1 %br_ln14 = br void %_ZN12RegisterFile5writeE7ap_uintILi5EES0_ILi32EE.exit32.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
_ZN12RegisterFile5writeE7ap_uintILi5EES0_ILi32EE.exit32.i:0 %br_ln138 = br void %_ZN3LSM10execute_opE7ap_uintILi4EES0_ILi5EES2_S2_S0_ILi32EE.exit

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
</and_exp><and_exp><literal name="opcode_read" val="4"/>
</and_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp><and_exp><literal name="opcode_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN3LSM10execute_opE7ap_uintILi4EES0_ILi5EES2_S2_S0_ILi32EE.exit:0 %switch_ln191 = switch i4 %opcode_read, void %sw.default, i4 9, void %sw.bb, i4 5, void %sw.bb, i4 6, void %sw.bb11

]]></Node>
<StgValue><ssdm name="switch_ln191"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
sw.bb11:0 %reg_b = load i5 %lsm_instance_reg_file_addr_1

]]></Node>
<StgValue><ssdm name="reg_b"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
sw.bb11:0 %reg_b = load i5 %lsm_instance_reg_file_addr_1

]]></Node>
<StgValue><ssdm name="reg_b"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="32">
<![CDATA[
sw.bb11:1 %mem_addr = trunc i32 %reg_b

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="10">
<![CDATA[
sw.bb11:2 %zext_ln89_1 = zext i10 %mem_addr

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11:3 %lsm_instance_mem_addr_2 = getelementptr i32 %lsm_instance_mem, i64 0, i64 %zext_ln89_1

]]></Node>
<StgValue><ssdm name="lsm_instance_mem_addr_2"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
sw.bb11:4 %lsm_instance_mem_load = load i10 %lsm_instance_mem_addr_2

]]></Node>
<StgValue><ssdm name="lsm_instance_mem_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp><and_exp><literal name="opcode_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:0 %lsm_instance_reg_file_load_2 = load i5 %lsm_instance_reg_file_addr

]]></Node>
<StgValue><ssdm name="lsm_instance_reg_file_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
sw.bb11:4 %lsm_instance_mem_load = load i10 %lsm_instance_mem_addr_2

]]></Node>
<StgValue><ssdm name="lsm_instance_mem_load"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11:5 %br_ln201 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp><and_exp><literal name="opcode_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:0 %lsm_instance_reg_file_load_2 = load i5 %lsm_instance_reg_file_addr

]]></Node>
<StgValue><ssdm name="lsm_instance_reg_file_load_2"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp><and_exp><literal name="opcode_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:1 %br_ln195 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!9"/>
<literal name="opcode_read" val="!6"/>
<literal name="opcode_read" val="!5"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
sw.default:2 %lsm_instance_reg_file_load = load i5 %lsm_instance_reg_file_addr_3

]]></Node>
<StgValue><ssdm name="lsm_instance_reg_file_load"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!9"/>
<literal name="opcode_read" val="!6"/>
<literal name="opcode_read" val="!5"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
sw.default:3 %br_ln204 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
sw.epilog:0 %retval_0_0_0_0 = phi i32 %lsm_instance_reg_file_load, void %sw.default, i32 %lsm_instance_mem_load, void %sw.bb11, i32 %lsm_instance_reg_file_load_2, void %sw.bb

]]></Node>
<StgValue><ssdm name="retval_0_0_0_0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32">
<![CDATA[
sw.epilog:1 %ret_ln207 = ret i32 %retval_0_0_0_0

]]></Node>
<StgValue><ssdm name="ret_ln207"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="5">
<![CDATA[
sw.default:0 %zext_ln19_2 = zext i5 %rc_addr_read

]]></Node>
<StgValue><ssdm name="zext_ln19_2"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.default:1 %lsm_instance_reg_file_addr_3 = getelementptr i32 %lsm_instance_reg_file, i64 0, i64 %zext_ln19_2

]]></Node>
<StgValue><ssdm name="lsm_instance_reg_file_addr_3"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
sw.default:2 %lsm_instance_reg_file_load = load i5 %lsm_instance_reg_file_addr_3

]]></Node>
<StgValue><ssdm name="lsm_instance_reg_file_load"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="109" name="opcode" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="opcode"/></StgValue>
</port>
<port id="110" name="ra_addr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ra_addr"/></StgValue>
</port>
<port id="111" name="rb_addr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rb_addr"/></StgValue>
</port>
<port id="112" name="rc_addr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rc_addr"/></StgValue>
</port>
<port id="113" name="imd_data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="imd_data"/></StgValue>
</port>
<port id="114" name="lsm_instance_reg_file" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="lsm_instance_reg_file"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="lsm_instance_mem" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="lsm_instance_mem"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="117" from="_ssdm_op_Read.ap_auto.i5" to="rb_addr_read" fromId="116" toId="7">
</dataflow>
<dataflow id="118" from="rb_addr" to="rb_addr_read" fromId="111" toId="7">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.ap_auto.i5" to="ra_addr_read" fromId="116" toId="8">
</dataflow>
<dataflow id="120" from="ra_addr" to="ra_addr_read" fromId="110" toId="8">
</dataflow>
<dataflow id="121" from="ra_addr_read" to="zext_ln19" fromId="8" toId="9">
</dataflow>
<dataflow id="122" from="lsm_instance_reg_file" to="lsm_instance_reg_file_addr" fromId="114" toId="10">
</dataflow>
<dataflow id="124" from="StgValue_123" to="lsm_instance_reg_file_addr" fromId="123" toId="10">
</dataflow>
<dataflow id="125" from="zext_ln19" to="lsm_instance_reg_file_addr" fromId="9" toId="10">
</dataflow>
<dataflow id="126" from="lsm_instance_reg_file_addr" to="a" fromId="10" toId="11">
</dataflow>
<dataflow id="127" from="rb_addr_read" to="zext_ln19_1" fromId="7" toId="12">
</dataflow>
<dataflow id="128" from="lsm_instance_reg_file" to="lsm_instance_reg_file_addr_1" fromId="114" toId="13">
</dataflow>
<dataflow id="129" from="StgValue_123" to="lsm_instance_reg_file_addr_1" fromId="123" toId="13">
</dataflow>
<dataflow id="130" from="zext_ln19_1" to="lsm_instance_reg_file_addr_1" fromId="12" toId="13">
</dataflow>
<dataflow id="131" from="lsm_instance_reg_file_addr_1" to="reg_b_2" fromId="13" toId="14">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="15">
</dataflow>
<dataflow id="135" from="StgValue_134" to="specbitsmap_ln0" fromId="134" toId="15">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln179" fromId="136" toId="16">
</dataflow>
<dataflow id="139" from="empty_1" to="spectopmodule_ln179" fromId="138" toId="16">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="17">
</dataflow>
<dataflow id="141" from="opcode" to="specbitsmap_ln0" fromId="109" toId="17">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="142" toId="18">
</dataflow>
<dataflow id="144" from="opcode" to="specinterface_ln0" fromId="109" toId="18">
</dataflow>
<dataflow id="146" from="empty" to="specinterface_ln0" fromId="145" toId="18">
</dataflow>
<dataflow id="147" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="148" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="150" from="empty_0" to="specinterface_ln0" fromId="149" toId="18">
</dataflow>
<dataflow id="151" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="152" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="149" toId="18">
</dataflow>
<dataflow id="154" from="empty_0" to="specinterface_ln0" fromId="149" toId="18">
</dataflow>
<dataflow id="155" from="empty_0" to="specinterface_ln0" fromId="149" toId="18">
</dataflow>
<dataflow id="156" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="157" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="158" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="159" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="149" toId="18">
</dataflow>
<dataflow id="161" from="empty_0" to="specinterface_ln0" fromId="149" toId="18">
</dataflow>
<dataflow id="163" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="18">
</dataflow>
<dataflow id="164" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="165" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="19">
</dataflow>
<dataflow id="167" from="ra_addr" to="specbitsmap_ln0" fromId="110" toId="19">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="142" toId="20">
</dataflow>
<dataflow id="169" from="ra_addr" to="specinterface_ln0" fromId="110" toId="20">
</dataflow>
<dataflow id="170" from="empty" to="specinterface_ln0" fromId="145" toId="20">
</dataflow>
<dataflow id="171" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="172" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="173" from="empty_0" to="specinterface_ln0" fromId="149" toId="20">
</dataflow>
<dataflow id="174" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="175" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="176" from="empty_0" to="specinterface_ln0" fromId="149" toId="20">
</dataflow>
<dataflow id="177" from="empty_0" to="specinterface_ln0" fromId="149" toId="20">
</dataflow>
<dataflow id="178" from="empty_0" to="specinterface_ln0" fromId="149" toId="20">
</dataflow>
<dataflow id="179" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="180" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="181" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="182" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="183" from="empty_0" to="specinterface_ln0" fromId="149" toId="20">
</dataflow>
<dataflow id="184" from="empty_0" to="specinterface_ln0" fromId="149" toId="20">
</dataflow>
<dataflow id="185" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="20">
</dataflow>
<dataflow id="186" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="187" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="21">
</dataflow>
<dataflow id="189" from="rb_addr" to="specbitsmap_ln0" fromId="111" toId="21">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="142" toId="22">
</dataflow>
<dataflow id="191" from="rb_addr" to="specinterface_ln0" fromId="111" toId="22">
</dataflow>
<dataflow id="192" from="empty" to="specinterface_ln0" fromId="145" toId="22">
</dataflow>
<dataflow id="193" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="22">
</dataflow>
<dataflow id="194" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="22">
</dataflow>
<dataflow id="195" from="empty_0" to="specinterface_ln0" fromId="149" toId="22">
</dataflow>
<dataflow id="196" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="22">
</dataflow>
<dataflow id="197" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="22">
</dataflow>
<dataflow id="198" from="empty_0" to="specinterface_ln0" fromId="149" toId="22">
</dataflow>
<dataflow id="199" from="empty_0" to="specinterface_ln0" fromId="149" toId="22">
</dataflow>
<dataflow id="200" from="empty_0" to="specinterface_ln0" fromId="149" toId="22">
</dataflow>
<dataflow id="201" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="22">
</dataflow>
<dataflow id="202" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="22">
</dataflow>
<dataflow id="203" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="22">
</dataflow>
<dataflow id="204" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="22">
</dataflow>
<dataflow id="205" from="empty_0" to="specinterface_ln0" fromId="149" toId="22">
</dataflow>
<dataflow id="206" from="empty_0" to="specinterface_ln0" fromId="149" toId="22">
</dataflow>
<dataflow id="207" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="22">
</dataflow>
<dataflow id="208" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="22">
</dataflow>
<dataflow id="209" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="22">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="23">
</dataflow>
<dataflow id="211" from="rc_addr" to="specbitsmap_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="142" toId="24">
</dataflow>
<dataflow id="213" from="rc_addr" to="specinterface_ln0" fromId="112" toId="24">
</dataflow>
<dataflow id="214" from="empty" to="specinterface_ln0" fromId="145" toId="24">
</dataflow>
<dataflow id="215" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="24">
</dataflow>
<dataflow id="216" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="24">
</dataflow>
<dataflow id="217" from="empty_0" to="specinterface_ln0" fromId="149" toId="24">
</dataflow>
<dataflow id="218" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="24">
</dataflow>
<dataflow id="219" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="24">
</dataflow>
<dataflow id="220" from="empty_0" to="specinterface_ln0" fromId="149" toId="24">
</dataflow>
<dataflow id="221" from="empty_0" to="specinterface_ln0" fromId="149" toId="24">
</dataflow>
<dataflow id="222" from="empty_0" to="specinterface_ln0" fromId="149" toId="24">
</dataflow>
<dataflow id="223" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="24">
</dataflow>
<dataflow id="224" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="24">
</dataflow>
<dataflow id="225" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="24">
</dataflow>
<dataflow id="226" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="24">
</dataflow>
<dataflow id="227" from="empty_0" to="specinterface_ln0" fromId="149" toId="24">
</dataflow>
<dataflow id="228" from="empty_0" to="specinterface_ln0" fromId="149" toId="24">
</dataflow>
<dataflow id="229" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="24">
</dataflow>
<dataflow id="230" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="24">
</dataflow>
<dataflow id="231" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="24">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="25">
</dataflow>
<dataflow id="233" from="imd_data" to="specbitsmap_ln0" fromId="113" toId="25">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="142" toId="26">
</dataflow>
<dataflow id="235" from="imd_data" to="specinterface_ln0" fromId="113" toId="26">
</dataflow>
<dataflow id="236" from="empty" to="specinterface_ln0" fromId="145" toId="26">
</dataflow>
<dataflow id="237" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="26">
</dataflow>
<dataflow id="238" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="26">
</dataflow>
<dataflow id="239" from="empty_0" to="specinterface_ln0" fromId="149" toId="26">
</dataflow>
<dataflow id="240" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="26">
</dataflow>
<dataflow id="241" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="26">
</dataflow>
<dataflow id="242" from="empty_0" to="specinterface_ln0" fromId="149" toId="26">
</dataflow>
<dataflow id="243" from="empty_0" to="specinterface_ln0" fromId="149" toId="26">
</dataflow>
<dataflow id="244" from="empty_0" to="specinterface_ln0" fromId="149" toId="26">
</dataflow>
<dataflow id="245" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="26">
</dataflow>
<dataflow id="246" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="26">
</dataflow>
<dataflow id="247" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="26">
</dataflow>
<dataflow id="248" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="26">
</dataflow>
<dataflow id="249" from="empty_0" to="specinterface_ln0" fromId="149" toId="26">
</dataflow>
<dataflow id="250" from="empty_0" to="specinterface_ln0" fromId="149" toId="26">
</dataflow>
<dataflow id="251" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="26">
</dataflow>
<dataflow id="252" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="26">
</dataflow>
<dataflow id="253" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="26">
</dataflow>
<dataflow id="255" from="_ssdm_op_Read.ap_auto.i32" to="imd_data_read" fromId="254" toId="27">
</dataflow>
<dataflow id="256" from="imd_data" to="imd_data_read" fromId="113" toId="27">
</dataflow>
<dataflow id="257" from="_ssdm_op_Read.ap_auto.i5" to="rc_addr_read" fromId="116" toId="28">
</dataflow>
<dataflow id="258" from="rc_addr" to="rc_addr_read" fromId="112" toId="28">
</dataflow>
<dataflow id="260" from="_ssdm_op_Read.ap_auto.i4" to="opcode_read" fromId="259" toId="29">
</dataflow>
<dataflow id="261" from="opcode" to="opcode_read" fromId="109" toId="29">
</dataflow>
<dataflow id="262" from="lsm_instance_reg_file_addr" to="a" fromId="10" toId="30">
</dataflow>
<dataflow id="263" from="lsm_instance_reg_file_addr_1" to="reg_b_2" fromId="13" toId="31">
</dataflow>
<dataflow id="264" from="opcode_read" to="switch_ln120" fromId="29" toId="32">
</dataflow>
<dataflow id="266" from="StgValue_265" to="switch_ln120" fromId="265" toId="32">
</dataflow>
<dataflow id="268" from="StgValue_267" to="switch_ln120" fromId="267" toId="32">
</dataflow>
<dataflow id="270" from="StgValue_269" to="switch_ln120" fromId="269" toId="32">
</dataflow>
<dataflow id="272" from="StgValue_271" to="switch_ln120" fromId="271" toId="32">
</dataflow>
<dataflow id="274" from="StgValue_273" to="switch_ln120" fromId="273" toId="32">
</dataflow>
<dataflow id="276" from="StgValue_275" to="switch_ln120" fromId="275" toId="32">
</dataflow>
<dataflow id="278" from="StgValue_277" to="switch_ln120" fromId="277" toId="32">
</dataflow>
<dataflow id="280" from="StgValue_279" to="switch_ln120" fromId="279" toId="32">
</dataflow>
<dataflow id="281" from="a" to="result_4" fromId="30" toId="33">
</dataflow>
<dataflow id="282" from="reg_b_2" to="result_4" fromId="31" toId="33">
</dataflow>
<dataflow id="283" from="result_4" to="zext_ln51" fromId="33" toId="34">
</dataflow>
<dataflow id="284" from="reg_b_2" to="result_3" fromId="31" toId="36">
</dataflow>
<dataflow id="285" from="a" to="result_3" fromId="30" toId="36">
</dataflow>
<dataflow id="286" from="reg_b_2" to="result_2" fromId="31" toId="38">
</dataflow>
<dataflow id="287" from="a" to="result_2" fromId="30" toId="38">
</dataflow>
<dataflow id="288" from="a" to="result_1" fromId="30" toId="40">
</dataflow>
<dataflow id="289" from="reg_b_2" to="result_1" fromId="31" toId="40">
</dataflow>
<dataflow id="290" from="reg_b_2" to="result" fromId="31" toId="42">
</dataflow>
<dataflow id="291" from="a" to="result" fromId="30" toId="42">
</dataflow>
<dataflow id="292" from="reg_b_2" to="address_1" fromId="31" toId="44">
</dataflow>
<dataflow id="293" from="address_1" to="zext_ln89" fromId="44" toId="45">
</dataflow>
<dataflow id="294" from="lsm_instance_mem" to="lsm_instance_mem_addr_1" fromId="115" toId="46">
</dataflow>
<dataflow id="295" from="StgValue_123" to="lsm_instance_mem_addr_1" fromId="123" toId="46">
</dataflow>
<dataflow id="296" from="zext_ln89" to="lsm_instance_mem_addr_1" fromId="45" toId="46">
</dataflow>
<dataflow id="297" from="lsm_instance_mem_addr_1" to="mem_out" fromId="46" toId="47">
</dataflow>
<dataflow id="298" from="ra_addr_read" to="icmp_ln12_1" fromId="8" toId="48">
</dataflow>
<dataflow id="300" from="StgValue_299" to="icmp_ln12_1" fromId="299" toId="48">
</dataflow>
<dataflow id="301" from="reg_b_2" to="address" fromId="31" toId="49">
</dataflow>
<dataflow id="302" from="address" to="zext_ln94" fromId="49" toId="50">
</dataflow>
<dataflow id="303" from="lsm_instance_mem" to="lsm_instance_mem_addr" fromId="115" toId="51">
</dataflow>
<dataflow id="304" from="StgValue_123" to="lsm_instance_mem_addr" fromId="123" toId="51">
</dataflow>
<dataflow id="305" from="zext_ln94" to="lsm_instance_mem_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="306" from="a" to="store_ln94" fromId="30" toId="52">
</dataflow>
<dataflow id="307" from="lsm_instance_mem_addr" to="store_ln94" fromId="51" toId="52">
</dataflow>
<dataflow id="308" from="ra_addr_read" to="icmp_ln12" fromId="8" toId="54">
</dataflow>
<dataflow id="309" from="StgValue_299" to="icmp_ln12" fromId="299" toId="54">
</dataflow>
<dataflow id="310" from="icmp_ln12" to="br_ln12" fromId="54" toId="55">
</dataflow>
<dataflow id="311" from="imd_data_read" to="store_ln13" fromId="27" toId="56">
</dataflow>
<dataflow id="312" from="lsm_instance_reg_file_addr" to="store_ln13" fromId="10" toId="56">
</dataflow>
<dataflow id="313" from="zext_ln51" to="result_6" fromId="34" toId="59">
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="-8"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="314" from="br_ln72" to="result_6" fromId="35" toId="59">
</dataflow>
<dataflow id="315" from="result_3" to="result_6" fromId="36" toId="59">
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="316" from="br_ln69" to="result_6" fromId="37" toId="59">
</dataflow>
<dataflow id="317" from="result_2" to="result_6" fromId="38" toId="59">
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="318" from="br_ln66" to="result_6" fromId="39" toId="59">
</dataflow>
<dataflow id="319" from="result_1" to="result_6" fromId="40" toId="59">
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="320" from="br_ln63" to="result_6" fromId="41" toId="59">
</dataflow>
<dataflow id="321" from="result" to="result_6" fromId="42" toId="59">
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="322" from="br_ln60" to="result_6" fromId="43" toId="59">
</dataflow>
<dataflow id="323" from="rc_addr_read" to="icmp_ln12_2" fromId="28" toId="60">
</dataflow>
<dataflow id="324" from="StgValue_299" to="icmp_ln12_2" fromId="299" toId="60">
</dataflow>
<dataflow id="325" from="icmp_ln12_2" to="br_ln12" fromId="60" toId="61">
</dataflow>
<dataflow id="326" from="rc_addr_read" to="zext_ln13" fromId="28" toId="62">
</dataflow>
<dataflow id="327" from="lsm_instance_reg_file" to="lsm_instance_reg_file_addr_2" fromId="114" toId="63">
</dataflow>
<dataflow id="328" from="StgValue_123" to="lsm_instance_reg_file_addr_2" fromId="123" toId="63">
</dataflow>
<dataflow id="329" from="zext_ln13" to="lsm_instance_reg_file_addr_2" fromId="62" toId="63">
</dataflow>
<dataflow id="330" from="result_6" to="store_ln13" fromId="59" toId="64">
</dataflow>
<dataflow id="331" from="lsm_instance_reg_file_addr_2" to="store_ln13" fromId="63" toId="64">
</dataflow>
<dataflow id="332" from="lsm_instance_mem_addr_1" to="mem_out" fromId="46" toId="67">
</dataflow>
<dataflow id="333" from="icmp_ln12_1" to="br_ln12" fromId="48" toId="68">
</dataflow>
<dataflow id="334" from="mem_out" to="store_ln13" fromId="67" toId="69">
</dataflow>
<dataflow id="335" from="lsm_instance_reg_file_addr" to="store_ln13" fromId="10" toId="69">
</dataflow>
<dataflow id="336" from="opcode_read" to="switch_ln191" fromId="29" toId="72">
</dataflow>
<dataflow id="337" from="StgValue_265" to="switch_ln191" fromId="265" toId="72">
</dataflow>
<dataflow id="338" from="StgValue_269" to="switch_ln191" fromId="269" toId="72">
</dataflow>
<dataflow id="339" from="StgValue_267" to="switch_ln191" fromId="267" toId="72">
</dataflow>
<dataflow id="340" from="lsm_instance_reg_file_addr_1" to="reg_b" fromId="13" toId="73">
</dataflow>
<dataflow id="341" from="lsm_instance_reg_file_addr_1" to="reg_b" fromId="13" toId="74">
</dataflow>
<dataflow id="342" from="reg_b" to="mem_addr" fromId="74" toId="75">
</dataflow>
<dataflow id="343" from="mem_addr" to="zext_ln89_1" fromId="75" toId="76">
</dataflow>
<dataflow id="344" from="lsm_instance_mem" to="lsm_instance_mem_addr_2" fromId="115" toId="77">
</dataflow>
<dataflow id="345" from="StgValue_123" to="lsm_instance_mem_addr_2" fromId="123" toId="77">
</dataflow>
<dataflow id="346" from="zext_ln89_1" to="lsm_instance_mem_addr_2" fromId="76" toId="77">
</dataflow>
<dataflow id="347" from="lsm_instance_mem_addr_2" to="lsm_instance_mem_load" fromId="77" toId="78">
</dataflow>
<dataflow id="348" from="lsm_instance_reg_file_addr" to="lsm_instance_reg_file_load_2" fromId="10" toId="79">
</dataflow>
<dataflow id="349" from="lsm_instance_mem_addr_2" to="lsm_instance_mem_load" fromId="77" toId="80">
</dataflow>
<dataflow id="350" from="lsm_instance_reg_file_addr" to="lsm_instance_reg_file_load_2" fromId="10" toId="82">
</dataflow>
<dataflow id="351" from="lsm_instance_reg_file_addr_3" to="lsm_instance_reg_file_load" fromId="89" toId="84">
</dataflow>
<dataflow id="352" from="lsm_instance_reg_file_load" to="retval_0_0_0_0" fromId="84" toId="86">
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!9"/>
<literal name="opcode_read" val="!6"/>
<literal name="opcode_read" val="!5"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="353" from="br_ln204" to="retval_0_0_0_0" fromId="85" toId="86">
</dataflow>
<dataflow id="354" from="lsm_instance_mem_load" to="retval_0_0_0_0" fromId="80" toId="86">
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="6"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="355" from="br_ln201" to="retval_0_0_0_0" fromId="81" toId="86">
</dataflow>
<dataflow id="356" from="lsm_instance_reg_file_load_2" to="retval_0_0_0_0" fromId="82" toId="86">
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="5"/>
</and_exp><and_exp><literal name="opcode_read" val="-7"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="357" from="br_ln195" to="retval_0_0_0_0" fromId="83" toId="86">
</dataflow>
<dataflow id="358" from="retval_0_0_0_0" to="ret_ln207" fromId="86" toId="87">
</dataflow>
<dataflow id="359" from="rc_addr_read" to="zext_ln19_2" fromId="28" toId="88">
</dataflow>
<dataflow id="360" from="lsm_instance_reg_file" to="lsm_instance_reg_file_addr_3" fromId="114" toId="89">
</dataflow>
<dataflow id="361" from="StgValue_123" to="lsm_instance_reg_file_addr_3" fromId="123" toId="89">
</dataflow>
<dataflow id="362" from="zext_ln19_2" to="lsm_instance_reg_file_addr_3" fromId="88" toId="89">
</dataflow>
<dataflow id="363" from="lsm_instance_reg_file_addr_3" to="lsm_instance_reg_file_load" fromId="89" toId="90">
</dataflow>
<dataflow id="364" from="opcode_read" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="365" from="icmp_ln12" to="StgValue_2" fromId="54" toId="2">
</dataflow>
<dataflow id="366" from="opcode_read" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="367" from="icmp_ln12_2" to="StgValue_3" fromId="60" toId="3">
</dataflow>
<dataflow id="368" from="icmp_ln12_1" to="StgValue_3" fromId="48" toId="3">
</dataflow>
<dataflow id="369" from="opcode_read" to="StgValue_4" fromId="29" toId="4">
</dataflow>
<dataflow id="370" from="opcode_read" to="StgValue_5" fromId="29" toId="5">
</dataflow>
</dataflows>


</stg>
