// Seed: 4005209158
module module_0 (
    input  wor   id_0,
    output tri   id_1,
    output tri1  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  tri   id_5,
    output tri   id_6
);
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input tri id_2,
    input wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    input wire id_8,
    input supply0 id_9,
    input uwire id_10,
    input uwire id_11,
    output uwire id_12
);
  logic id_14;
  ;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_12,
      id_9,
      id_5,
      id_9,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
