$date
	Thu Aug 06 23:40:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out8 $end
$var wire 1 " out7 $end
$var wire 1 # out6 $end
$var wire 1 $ out5 $end
$var wire 1 % out4 $end
$var wire 1 & out3 $end
$var wire 1 ' out2 $end
$var wire 1 ( out1 $end
$var reg 1 ) p1 $end
$var reg 1 * p10 $end
$var reg 1 + p11 $end
$var reg 1 , p12 $end
$var reg 1 - p13 $end
$var reg 1 . p14 $end
$var reg 1 / p15 $end
$var reg 1 0 p16 $end
$var reg 1 1 p17 $end
$var reg 1 2 p18 $end
$var reg 1 3 p19 $end
$var reg 1 4 p2 $end
$var reg 1 5 p20 $end
$var reg 1 6 p21 $end
$var reg 1 7 p22 $end
$var reg 1 8 p23 $end
$var reg 1 9 p24 $end
$var reg 1 : p25 $end
$var reg 1 ; p26 $end
$var reg 1 < p27 $end
$var reg 1 = p28 $end
$var reg 1 > p3 $end
$var reg 1 ? p4 $end
$var reg 1 @ p5 $end
$var reg 1 A p6 $end
$var reg 1 B p7 $end
$var reg 1 C p8 $end
$var reg 1 D p9 $end
$scope module BM1 $end
$var wire 1 ) A $end
$var wire 1 4 B $end
$var wire 1 > C $end
$var wire 1 ( Y $end
$upscope $end
$scope module BM2 $end
$var wire 1 ? A $end
$var wire 1 @ B $end
$var wire 1 A C $end
$var wire 1 ' Y $end
$upscope $end
$scope module BM3 $end
$var wire 1 B A $end
$var wire 1 C B $end
$var wire 1 D C $end
$var wire 1 * D $end
$var wire 1 & Y $end
$upscope $end
$scope module BM4 $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - C $end
$var wire 1 . D $end
$var wire 1 % Y $end
$upscope $end
$scope module GL1 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 1 C $end
$var wire 1 2 D $end
$var wire 1 $ Y $end
$var wire 1 E notA $end
$var wire 1 F notB $end
$var wire 1 G notC $end
$var wire 1 H notD $end
$upscope $end
$scope module GL2 $end
$var wire 1 3 A $end
$var wire 1 5 B $end
$var wire 1 6 C $end
$var wire 1 # Y $end
$var wire 1 I notB $end
$upscope $end
$scope module GL3 $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 9 C $end
$var wire 1 : D $end
$var wire 1 " Y $end
$upscope $end
$scope module GL4 $end
$var wire 1 ; A $end
$var wire 1 < B $end
$var wire 1 = C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
0>
x=
x<
x;
x:
x9
x8
x7
x6
x5
04
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
0)
1(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0(
1>
#2
0>
14
#3
1>
#4
1(
0>
04
1)
#5
0(
1>
#6
1(
0>
14
#7
0(
1>
#8
1'
0A
0@
0?
#9
1A
#10
0'
0A
1@
#11
1A
#12
1'
0A
0@
1?
#13
1A
#14
0'
0A
1@
#15
1A
#16
1&
0*
0D
0C
0B
#17
1*
#18
0*
1D
#19
1*
#20
0&
0*
0D
1C
#21
1*
#22
0*
1D
#23
1*
#24
1&
0*
0D
0C
1B
#25
1*
#26
0*
1D
#27
1*
#28
0&
0*
0D
1C
#29
1*
#30
0*
1D
#31
1*
#32
1%
0.
0-
0,
0+
#33
1.
#34
0.
1-
#35
1.
#36
0%
0.
0-
1,
#37
1.
#38
0.
1-
#39
1.
#40
1%
0.
0-
0,
1+
#41
1.
#42
0.
1-
#43
1.
#44
0%
0.
0-
1,
#45
1.
#46
0.
1-
#47
1.
#64
1$
1H
1G
1F
1E
02
01
00
0/
#65
0H
12
#66
1H
0G
02
11
#67
0H
12
#68
1H
1G
0F
02
01
10
#69
0H
12
#70
1H
02
#71
0H
0G
12
11
#72
1H
1G
1F
0E
02
01
00
1/
#73
0H
12
#74
1H
0G
02
11
#75
0H
12
#76
1H
1G
0F
02
01
10
#77
0H
12
#78
1H
0G
02
11
#79
0$
0H
12
#80
1#
1I
06
05
03
#81
16
#82
0I
06
15
#83
16
#84
1I
06
05
13
#85
16
#86
0I
06
15
#87
16
#88
0"
0:
09
08
07
#89
1:
#90
0:
19
#91
1:
#92
1"
0:
09
18
#93
1:
#94
0:
19
#95
1:
#96
0:
09
08
17
#97
1:
#98
0:
19
#99
1:
#100
0:
09
18
#101
1:
#102
0:
19
#103
1:
#104
0!
0=
0<
0;
#105
1=
#106
1!
0=
1<
#107
1=
#108
0=
0<
1;
#109
1=
#110
0=
1<
#111
1=
#120
