<stg><name>imageScaler</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="33" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="34" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %dest_width_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dest_width)

]]></Node>
<StgValue><ssdm name="dest_width_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="31" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %dest_height_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dest_height)

]]></Node>
<StgValue><ssdm name="dest_height_read"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="30" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="30" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="29" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="29" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="28" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="28" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="27" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="27" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="26" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="26" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="48" st_id="7" stage="25" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="25" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="24" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="24" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="52" st_id="9" stage="23" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="23" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="54" st_id="10" stage="22" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="22" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="56" st_id="11" stage="21" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="21" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="58" st_id="12" stage="20" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="20" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="60" st_id="13" stage="19" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="61" st_id="13" stage="19" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="62" st_id="14" stage="18" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="63" st_id="14" stage="18" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="64" st_id="15" stage="17" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="65" st_id="15" stage="17" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="66" st_id="16" stage="16" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="67" st_id="16" stage="16" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="68" st_id="17" stage="15" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="69" st_id="17" stage="15" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="70" st_id="18" stage="14" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="71" st_id="18" stage="14" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="72" st_id="19" stage="13" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="73" st_id="19" stage="13" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="74" st_id="20" stage="12" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="75" st_id="20" stage="12" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="76" st_id="21" stage="11" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="77" st_id="21" stage="11" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="78" st_id="22" stage="10" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="79" st_id="22" stage="10" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="80" st_id="23" stage="9" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="81" st_id="23" stage="9" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="82" st_id="24" stage="8" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="83" st_id="24" stage="8" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="84" st_id="25" stage="7" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="85" st_id="25" stage="7" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="86" st_id="26" stage="6" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="87" st_id="26" stage="6" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="88" st_id="27" stage="5" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="89" st_id="27" stage="5" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="90" st_id="28" stage="4" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="91" st_id="28" stage="4" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="92" st_id="29" stage="3" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="93" st_id="29" stage="3" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="94" st_id="30" stage="2" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="95" st_id="30" stage="2" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="96" st_id="31" stage="1" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sdiv_ln395 = sdiv i32 20971520, %dest_width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln395"/></StgValue>
</operation>

<operation id="97" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_ratio = add nsw i32 %sdiv_ln395, 1

]]></Node>
<StgValue><ssdm name="x_ratio"/></StgValue>
</operation>

<operation id="98" st_id="31" stage="1" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sdiv_ln396 = sdiv i32 15728640, %dest_height_read

]]></Node>
<StgValue><ssdm name="sdiv_ln396"/></StgValue>
</operation>

<operation id="99" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %y_ratio = add nsw i32 %sdiv_ln396, 1

]]></Node>
<StgValue><ssdm name="y_ratio"/></StgValue>
</operation>

<operation id="100" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="101" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i8 [ 0, %0 ], [ %i, %nearestNeighborL1_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="102" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %phi_mul5 = phi i32 [ 0, %0 ], [ %add_ln400, %nearestNeighborL1_end ]

]]></Node>
<StgValue><ssdm name="phi_mul5"/></StgValue>
</operation>

<operation id="103" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln400 = add i32 %phi_mul5, %y_ratio

]]></Node>
<StgValue><ssdm name="add_ln400"/></StgValue>
</operation>

<operation id="104" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="8">
<![CDATA[
:3  %zext_ln400 = zext i8 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln400"/></StgValue>
</operation>

<operation id="105" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln400 = icmp eq i8 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln400"/></StgValue>
</operation>

<operation id="106" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 240, i64 240, i64 240)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="107" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %i = add i8 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="108" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln400, label %5, label %nearestNeighborL1_begin

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="109" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
nearestNeighborL1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln401"/></StgValue>
</operation>

<operation id="110" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
nearestNeighborL1_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="111" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
nearestNeighborL1_begin:2  %icmp_ln405 = icmp slt i32 %zext_ln400, %dest_height_read

]]></Node>
<StgValue><ssdm name="icmp_ln405"/></StgValue>
</operation>

<operation id="112" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
nearestNeighborL1_begin:3  %tmp_13 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %phi_mul5, i32 16, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="113" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
nearestNeighborL1_begin:4  %sext_ln407_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_13, i8 0)

]]></Node>
<StgValue><ssdm name="sext_ln407_cast"/></StgValue>
</operation>

<operation id="114" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
nearestNeighborL1_begin:5  %tmp_14 = call i12 @_ssdm_op_PartSelect.i12.i32.i32.i32(i32 %phi_mul5, i32 16, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="115" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
nearestNeighborL1_begin:6  %sext_ln407_2_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_14, i6 0)

]]></Node>
<StgValue><ssdm name="sext_ln407_2_cast"/></StgValue>
</operation>

<operation id="116" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
nearestNeighborL1_begin:7  %add_ln407 = add i18 %sext_ln407_cast, %sext_ln407_2_cast

]]></Node>
<StgValue><ssdm name="add_ln407"/></StgValue>
</operation>

<operation id="117" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nearestNeighborL1_begin:8  %tmp_s = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %i_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="118" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="16">
<![CDATA[
nearestNeighborL1_begin:9  %zext_ln407 = zext i16 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="zext_ln407"/></StgValue>
</operation>

<operation id="119" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
nearestNeighborL1_begin:10  %tmp_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %i_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="120" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="14">
<![CDATA[
nearestNeighborL1_begin:11  %zext_ln407_1 = zext i14 %tmp_8 to i17

]]></Node>
<StgValue><ssdm name="zext_ln407_1"/></StgValue>
</operation>

<operation id="121" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
nearestNeighborL1_begin:12  %add_ln407_1 = add i17 %zext_ln407, %zext_ln407_1

]]></Node>
<StgValue><ssdm name="add_ln407_1"/></StgValue>
</operation>

<operation id="122" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
nearestNeighborL1_begin:13  br label %2

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>

<operation id="123" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln411"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="124" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i9 [ 0, %nearestNeighborL1_begin ], [ %j, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="125" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i32 [ 0, %nearestNeighborL1_begin ], [ %add_ln405, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="126" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="9">
<![CDATA[
:2  %zext_ln403 = zext i9 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln403"/></StgValue>
</operation>

<operation id="127" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln403 = icmp eq i9 %j_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln403"/></StgValue>
</operation>

<operation id="128" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="129" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %j = add i9 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="130" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln403, label %nearestNeighborL1_end, label %3

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>

<operation id="131" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln404"/></StgValue>
</operation>

<operation id="132" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln405_1 = icmp slt i32 %zext_ln403, %dest_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln405_1"/></StgValue>
</operation>

<operation id="133" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln405 = and i1 %icmp_ln405_1, %icmp_ln405

]]></Node>
<StgValue><ssdm name="and_ln405"/></StgValue>
</operation>

<operation id="134" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln405 = add i32 %phi_mul, %x_ratio

]]></Node>
<StgValue><ssdm name="add_ln405"/></StgValue>
</operation>

<operation id="135" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %and_ln405, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>

<operation id="136" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
<literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_15 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %phi_mul, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="137" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
<literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="16">
<![CDATA[
:1  %sext_ln407 = sext i16 %tmp_15 to i18

]]></Node>
<StgValue><ssdm name="sext_ln407"/></StgValue>
</operation>

<operation id="138" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
<literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2  %add_ln407_2 = add i18 %add_ln407, %sext_ln407

]]></Node>
<StgValue><ssdm name="add_ln407_2"/></StgValue>
</operation>

<operation id="139" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
<literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="18">
<![CDATA[
:3  %sext_ln407_1 = sext i18 %add_ln407_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln407_1"/></StgValue>
</operation>

<operation id="140" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
<literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Data_addr = getelementptr [76800 x i8]* %Data, i64 0, i64 %sext_ln407_1

]]></Node>
<StgValue><ssdm name="Data_addr"/></StgValue>
</operation>

<operation id="141" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
<literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="17">
<![CDATA[
:5  %Data_load = load i8* %Data_addr, align 1

]]></Node>
<StgValue><ssdm name="Data_load"/></StgValue>
</operation>

<operation id="142" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
<literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="9">
<![CDATA[
:6  %zext_ln407_2 = zext i9 %j_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln407_2"/></StgValue>
</operation>

<operation id="143" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
<literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:7  %add_ln407_3 = add i17 %add_ln407_1, %zext_ln407_2

]]></Node>
<StgValue><ssdm name="add_ln407_3"/></StgValue>
</operation>

<operation id="144" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
nearestNeighborL1_end:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="145" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
nearestNeighborL1_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="146" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="17">
<![CDATA[
:5  %Data_load = load i8* %Data_addr, align 1

]]></Node>
<StgValue><ssdm name="Data_load"/></StgValue>
</operation>

<operation id="147" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="17">
<![CDATA[
:8  %zext_ln407_3 = zext i17 %add_ln407_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln407_3"/></StgValue>
</operation>

<operation id="148" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %IMG1_data_addr = getelementptr [76800 x i8]* %IMG1_data, i64 0, i64 %zext_ln407_3

]]></Node>
<StgValue><ssdm name="IMG1_data_addr"/></StgValue>
</operation>

<operation id="149" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
:10  store i8 %Data_load, i8* %IMG1_data_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln407"/></StgValue>
</operation>

<operation id="150" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="151" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
