<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p569" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_569{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_569{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_569{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_569{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_569{left:70px;bottom:1071px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t6_569{left:70px;bottom:1048px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_569{left:70px;bottom:1031px;letter-spacing:-0.12px;}
#t8_569{left:70px;bottom:1005px;}
#t9_569{left:96px;bottom:1008px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#ta_569{left:70px;bottom:982px;}
#tb_569{left:96px;bottom:985px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tc_569{left:70px;bottom:959px;}
#td_569{left:96px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#te_569{left:70px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#tf_569{left:70px;bottom:923px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_569{left:70px;bottom:906px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#th_569{left:70px;bottom:889px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ti_569{left:70px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tj_569{left:70px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_569{left:70px;bottom:823px;}
#tl_569{left:96px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_569{left:96px;bottom:810px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tn_569{left:96px;bottom:793px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#to_569{left:96px;bottom:776px;letter-spacing:-0.18px;word-spacing:-0.88px;}
#tp_569{left:96px;bottom:759px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#tq_569{left:96px;bottom:742px;letter-spacing:-0.22px;word-spacing:-0.38px;}
#tr_569{left:70px;bottom:716px;}
#ts_569{left:96px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_569{left:96px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_569{left:96px;bottom:686px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tv_569{left:96px;bottom:669px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tw_569{left:96px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_569{left:96px;bottom:635px;letter-spacing:-0.18px;word-spacing:-0.53px;}
#ty_569{left:96px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tz_569{left:96px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_569{left:96px;bottom:585px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#t11_569{left:70px;bottom:562px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_569{left:70px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_569{left:70px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_569{left:70px;bottom:470px;letter-spacing:0.14px;}
#t15_569{left:152px;bottom:470px;letter-spacing:0.14px;}
#t16_569{left:70px;bottom:448px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t17_569{left:70px;bottom:421px;}
#t18_569{left:96px;bottom:425px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t19_569{left:96px;bottom:408px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1a_569{left:96px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_569{left:96px;bottom:374px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1c_569{left:96px;bottom:357px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1d_569{left:70px;bottom:331px;}
#t1e_569{left:96px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t1f_569{left:96px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1g_569{left:96px;bottom:301px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1h_569{left:96px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_569{left:96px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_569{left:96px;bottom:250px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1k_569{left:463px;bottom:250px;}
#t1l_569{left:467px;bottom:250px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#t1m_569{left:96px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t1n_569{left:96px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1o_569{left:526px;bottom:217px;}
#t1p_569{left:529px;bottom:217px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1q_569{left:96px;bottom:200px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1r_569{left:424px;bottom:200px;}
#t1s_569{left:428px;bottom:200px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1t_569{left:596px;bottom:200px;}
#t1u_569{left:600px;bottom:200px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1v_569{left:96px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1w_569{left:496px;bottom:183px;}
#t1x_569{left:500px;bottom:183px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1y_569{left:96px;bottom:166px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1z_569{left:96px;bottom:150px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t20_569{left:70px;bottom:123px;}
#t21_569{left:96px;bottom:127px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t22_569{left:96px;bottom:110px;letter-spacing:-0.16px;word-spacing:-0.85px;}

.s1_569{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_569{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_569{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_569{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_569{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_569{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts569" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg569Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg569" style="-webkit-user-select: none;"><object width="935" height="1210" data="569/569.svg" type="image/svg+xml" id="pdf569" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_569" class="t s1_569">Vol. 3B </span><span id="t2_569" class="t s1_569">16-17 </span>
<span id="t3_569" class="t s2_569">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_569" class="t s3_569">signaled through either the corrected machine check interrupt (CMCI) or machine check exception (MCE) path </span>
<span id="t5_569" class="t s3_569">depending on the type of the UCR error. </span>
<span id="t6_569" class="t s3_569">When IA32_MCG_CAP[24] is set, a UCR error is indicated by the following bit settings in the IA32_MCi_STATUS </span>
<span id="t7_569" class="t s3_569">register: </span>
<span id="t8_569" class="t s4_569">• </span><span id="t9_569" class="t s3_569">Valid (bit 63) = 1 </span>
<span id="ta_569" class="t s4_569">• </span><span id="tb_569" class="t s3_569">UC (bit 61) = 1 </span>
<span id="tc_569" class="t s4_569">• </span><span id="td_569" class="t s3_569">PCC (bit 57) = 0 </span>
<span id="te_569" class="t s3_569">Additional information from the IA32_MCi_MISC and the IA32_MCi_ADDR registers for the UCR error are available </span>
<span id="tf_569" class="t s3_569">when the ADDRV and the MISCV flags in the IA32_MCi_STATUS register are set (see Section 16.3.2.4). The MCA </span>
<span id="tg_569" class="t s3_569">error code field of the IA32_MCi_STATUS register indicates the type of UCR error. System software can interpret </span>
<span id="th_569" class="t s3_569">the MCA error code field to analyze and identify the necessary recovery action for the given UCR error. </span>
<span id="ti_569" class="t s3_569">In addition, the IA32_MCi_STATUS register bit fields, bits 56:55, are defined (see Figure 16-6) to provide addi- </span>
<span id="tj_569" class="t s3_569">tional information to help system software to properly identify the necessary recovery action for the UCR error: </span>
<span id="tk_569" class="t s4_569">• </span><span id="tl_569" class="t s3_569">S (Signaling) flag, bit 56 - Indicates (when set) that a machine check exception was generated for the UCR </span>
<span id="tm_569" class="t s3_569">error reported in this MC bank and system software needs to check the AR flag and the MCA error code fields in </span>
<span id="tn_569" class="t s3_569">the IA32_MCi_STATUS register to identify the necessary recovery action for this error. When the S flag in the </span>
<span id="to_569" class="t s3_569">IA32_MCi_STATUS register is clear, this UCR error was not signaled via a machine check exception and instead </span>
<span id="tp_569" class="t s3_569">was reported as a corrected machine check (CMC). System software is not required to take any recovery action </span>
<span id="tq_569" class="t s3_569">when the S flag in the IA32_MCi_STATUS register is clear. </span>
<span id="tr_569" class="t s4_569">• </span><span id="ts_569" class="t s3_569">AR (Action Required) flag, bit 55 - Indicates (when set) that MCA error code specific recovery action must be </span>
<span id="tt_569" class="t s3_569">performed by system software at the time this error was signaled. This recovery action must be completed </span>
<span id="tu_569" class="t s3_569">successfully before any additional work is scheduled for this processor. When the RIPV flag in the IA32_MC- </span>
<span id="tv_569" class="t s3_569">G_STATUS is clear, an alternative execution stream needs to be provided; when the MCA error code specific </span>
<span id="tw_569" class="t s3_569">recovery specific recovery action cannot be successfully completed, system software must shut down the </span>
<span id="tx_569" class="t s3_569">system. When the AR flag in the IA32_MCi_STATUS register is clear, system software may still take MCA error </span>
<span id="ty_569" class="t s3_569">code specific recovery action but this is optional; system software can safely resume program execution at the </span>
<span id="tz_569" class="t s3_569">instruction pointer saved on the stack from the machine check exception when the RIPV flag in the IA32_MC- </span>
<span id="t10_569" class="t s3_569">G_STATUS register is set. </span>
<span id="t11_569" class="t s3_569">Both the S and the AR flags in the IA32_MCi_STATUS register are defined to be sticky bits, which mean that once </span>
<span id="t12_569" class="t s3_569">set, the processor does not clear them. Only software and good power-on reset can clear the S and the AR-flags. </span>
<span id="t13_569" class="t s3_569">Both the S and the AR flags are only set when the processor reports the UCR errors (MCG_CAP[24] is set). </span>
<span id="t14_569" class="t s5_569">16.6.3 </span><span id="t15_569" class="t s5_569">UCR Error Classification </span>
<span id="t16_569" class="t s3_569">With the S and AR flag encoding in the IA32_MCi_STATUS register, UCR errors can be classified as: </span>
<span id="t17_569" class="t s4_569">• </span><span id="t18_569" class="t s3_569">Uncorrected no action required (UCNA) - is a UCR error that is not signaled via a machine check exception and, </span>
<span id="t19_569" class="t s3_569">instead, is reported to system software as a corrected machine check error. UCNA errors indicate that some </span>
<span id="t1a_569" class="t s3_569">data in the system is corrupted, but the data has not been consumed and the processor state is valid and you </span>
<span id="t1b_569" class="t s3_569">may continue execution on this processor. UCNA errors require no action from system software to continue </span>
<span id="t1c_569" class="t s3_569">execution. A UCNA error is indicated with UC=1, PCC=0, S=0 and AR=0 in the IA32_MCi_STATUS register. </span>
<span id="t1d_569" class="t s4_569">• </span><span id="t1e_569" class="t s3_569">Software recoverable action optional (SRAO) - a UCR error is signaled either via a machine check exception or </span>
<span id="t1f_569" class="t s3_569">CMCI. System software recovery action is optional and not required to continue execution from this machine </span>
<span id="t1g_569" class="t s3_569">check exception. SRAO errors indicate that some data in the system is corrupt, but the data has not been </span>
<span id="t1h_569" class="t s3_569">consumed and the processor state is valid. SRAO errors provide the additional error information for system </span>
<span id="t1i_569" class="t s3_569">software to perform a recovery action. An SRAO error when signaled as a machine check is indicated with </span>
<span id="t1j_569" class="t s3_569">UC=1, PCC=0, S=1, EN=1 and AR=0 in the IA32_MC</span><span id="t1k_569" class="t s6_569">i</span><span id="t1l_569" class="t s3_569">_STATUS register. In cases when SRAO is signaled via </span>
<span id="t1m_569" class="t s3_569">CMCI the error signature is indicated via UC=1, PCC=0, S=0. Recovery actions for SRAO errors are MCA error </span>
<span id="t1n_569" class="t s3_569">code specific. The MISCV and the ADDRV flags in the IA32_MC</span><span id="t1o_569" class="t s6_569">i</span><span id="t1p_569" class="t s3_569">_STATUS register are set when the additional </span>
<span id="t1q_569" class="t s3_569">error information is available from the IA32_MC</span><span id="t1r_569" class="t s6_569">i</span><span id="t1s_569" class="t s3_569">_MISC and the IA32_MC</span><span id="t1t_569" class="t s6_569">i</span><span id="t1u_569" class="t s3_569">_ADDR registers. System software </span>
<span id="t1v_569" class="t s3_569">needs to inspect the MCA error code fields in the IA32_MC</span><span id="t1w_569" class="t s6_569">i</span><span id="t1x_569" class="t s3_569">_STATUS register to identify the specific recovery </span>
<span id="t1y_569" class="t s3_569">action for a given SRAO error. If MISCV and ADDRV are not set, it is recommended that no system software </span>
<span id="t1z_569" class="t s3_569">error recovery be performed however, system software can resume execution. </span>
<span id="t20_569" class="t s4_569">• </span><span id="t21_569" class="t s3_569">Software recoverable action required (SRAR) - a UCR error that requires system software to take a recovery </span>
<span id="t22_569" class="t s3_569">action on this processor before scheduling another stream of execution on this processor. SRAR errors indicate </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
