

================================================================
== Vitis HLS Report for 'generic_round_float_s'
================================================================
* Date:           Sun Jul 28 14:59:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Weight_quantization
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159]   --->   Operation 3 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_9 = bitcast i32 %x_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:165]   --->   Operation 4 'bitcast' 'data_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_9, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:165]   --->   Operation 5 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.87ns)   --->   "%icmp_ln167 = icmp_ult  i8 %xs_exp, i8 126" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167]   --->   Operation 6 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.87ns)   --->   "%icmp_ln170 = icmp_ugt  i8 %xs_exp, i8 150" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:170]   --->   Operation 7 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%index = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %data_9, i32 23, i32 27" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:178]   --->   Operation 8 'partselect' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i5 %index" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:179]   --->   Operation 9 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mask_table_addr = getelementptr i23 %mask_table, i64 0, i64 %zext_ln179" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:179]   --->   Operation 10 'getelementptr' 'mask_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.73ns)   --->   "%mask = load i5 %mask_table_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184]   --->   Operation 11 'load' 'mask' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%one_half_table_addr = getelementptr i24 %one_half_table, i64 0, i64 %zext_ln179" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:180]   --->   Operation 12 'getelementptr' 'one_half_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.73ns)   --->   "%one_half = load i5 %one_half_table_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:180]   --->   Operation 13 'load' 'one_half' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_9, i32 31" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:165]   --->   Operation 14 'bitselect' 'xs_sign' <Predicate = (icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xs_sign, i31 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:169]   --->   Operation 15 'bitconcatenate' 't' <Predicate = (icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.73ns)   --->   "%mask = load i5 %mask_table_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184]   --->   Operation 16 'load' 'mask' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_2 : Operation 17 [1/2] (0.73ns)   --->   "%one_half = load i5 %one_half_table_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:180]   --->   Operation 17 'load' 'one_half' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i24 %one_half" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:175]   --->   Operation 18 'zext' 'zext_ln175' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%data = add i32 %zext_ln175, i32 %data_9" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:182]   --->   Operation 19 'add' 'data' <Predicate = (!icmp_ln167)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%trunc_ln301 = trunc i32 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:301->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:182]   --->   Operation 20 'trunc' 'trunc_ln301' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%xor_ln184 = xor i23 %mask, i23 8388607" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184]   --->   Operation 21 'xor' 'xor_ln184' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%xs_sig = and i23 %trunc_ln301, i23 %xor_ln184" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184]   --->   Operation 22 'and' 'xs_sig' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %data, i32 23, i32 31" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:185]   --->   Operation 23 'partselect' 'tmp' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%t_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i9.i23, i9 %tmp, i23 %xs_sig" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:185]   --->   Operation 24 'bitconcatenate' 't_10' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln167)   --->   "%select_ln167 = select i1 %icmp_ln167, i32 %t, i32 %t_10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167]   --->   Operation 25 'select' 'select_ln167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.28ns) (out node of the LUT)   --->   "%bitcast_ln167 = bitcast i32 %select_ln167" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167]   --->   Operation 26 'bitcast' 'bitcast_ln167' <Predicate = true> <Delay = 0.28>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%xor_ln167 = xor i1 %icmp_ln167, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167]   --->   Operation 27 'xor' 'xor_ln167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%and_ln170 = and i1 %icmp_ln170, i1 %xor_ln167" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:170]   --->   Operation 28 'and' 'and_ln170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln170 = select i1 %and_ln170, i32 %x_read, i32 %bitcast_ln167" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:170]   --->   Operation 29 'select' 'select_ln170' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln187 = ret i32 %select_ln170" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:187]   --->   Operation 30 'ret' 'ret_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mask_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read              (read          ) [ 011]
data_9              (bitcast       ) [ 011]
xs_exp              (partselect    ) [ 000]
icmp_ln167          (icmp          ) [ 011]
icmp_ln170          (icmp          ) [ 011]
index               (partselect    ) [ 000]
zext_ln179          (zext          ) [ 000]
mask_table_addr     (getelementptr ) [ 011]
one_half_table_addr (getelementptr ) [ 011]
xs_sign             (bitselect     ) [ 000]
t                   (bitconcatenate) [ 000]
mask                (load          ) [ 000]
one_half            (load          ) [ 000]
zext_ln175          (zext          ) [ 000]
data                (add           ) [ 000]
trunc_ln301         (trunc         ) [ 000]
xor_ln184           (xor           ) [ 000]
xs_sig              (and           ) [ 000]
tmp                 (partselect    ) [ 000]
t_10                (bitconcatenate) [ 000]
select_ln167        (select        ) [ 000]
bitcast_ln167       (bitcast       ) [ 000]
xor_ln167           (xor           ) [ 000]
and_ln170           (and           ) [ 000]
select_ln170        (select        ) [ 000]
ret_ln187           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mask_table">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="one_half_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i9.i23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="x_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="mask_table_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="23" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="5" slack="0"/>
<pin id="55" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="one_half_table_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="24" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="5" slack="0"/>
<pin id="63" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="one_half_table_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="one_half/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_9_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_9/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="xs_exp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="6" slack="0"/>
<pin id="80" dir="0" index="3" bw="6" slack="0"/>
<pin id="81" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln167_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln170_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln170/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="index_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="6" slack="0"/>
<pin id="102" dir="0" index="3" bw="6" slack="0"/>
<pin id="103" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln179_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="xs_sign_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="t_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln175_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="24" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="data_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="24" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln301_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln301/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="xor_ln184_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="23" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln184/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="xs_sig_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="23" slack="0"/>
<pin id="150" dir="0" index="1" bw="23" slack="0"/>
<pin id="151" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="0" index="3" bw="6" slack="0"/>
<pin id="159" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="t_10_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="0"/>
<pin id="167" dir="0" index="2" bw="23" slack="0"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_10/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln167_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln167/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="bitcast_ln167_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln167/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="xor_ln167_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln167/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="and_ln170_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln170/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln170_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln170/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="x_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="data_9_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_9 "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln167_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln167 "/>
</bind>
</comp>

<comp id="217" class="1005" name="icmp_ln170_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln170 "/>
</bind>
</comp>

<comp id="222" class="1005" name="mask_table_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="1"/>
<pin id="224" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_table_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="one_half_table_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="1"/>
<pin id="229" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="one_half_table_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="22" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="40" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="72" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="90"><net_src comp="76" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="76" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="72" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="111"><net_src comp="98" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="114" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="66" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="53" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="138" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="142" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="133" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="154" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="148" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="121" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="164" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="183" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="179" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="203"><net_src comp="40" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="208"><net_src comp="72" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="214"><net_src comp="86" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="220"><net_src comp="92" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="225"><net_src comp="46" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="230"><net_src comp="59" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: generic_round<float> : x | {1 }
	Port: generic_round<float> : mask_table | {1 2 }
	Port: generic_round<float> : one_half_table | {1 2 }
  - Chain level:
	State 1
		xs_exp : 1
		icmp_ln167 : 2
		icmp_ln170 : 2
		index : 1
		zext_ln179 : 2
		mask_table_addr : 3
		mask : 4
		one_half_table_addr : 3
		one_half : 4
	State 2
		t : 1
		zext_ln175 : 1
		data : 2
		trunc_ln301 : 3
		xor_ln184 : 1
		xs_sig : 4
		tmp : 3
		t_10 : 4
		select_ln167 : 5
		bitcast_ln167 : 6
		select_ln170 : 7
		ret_ln187 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|  select  | select_ln167_fu_172 |    0    |    32   |
|          | select_ln170_fu_193 |    0    |    32   |
|----------|---------------------|---------|---------|
|    add   |     data_fu_133     |    0    |    39   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln167_fu_86  |    0    |    15   |
|          |   icmp_ln170_fu_92  |    0    |    15   |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln184_fu_142  |    0    |    23   |
|          |   xor_ln167_fu_183  |    0    |    2    |
|----------|---------------------|---------|---------|
|    and   |    xs_sig_fu_148    |    0    |    23   |
|          |   and_ln170_fu_188  |    0    |    2    |
|----------|---------------------|---------|---------|
|   read   |  x_read_read_fu_40  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     xs_exp_fu_76    |    0    |    0    |
|partselect|     index_fu_98     |    0    |    0    |
|          |      tmp_fu_154     |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln179_fu_108  |    0    |    0    |
|          |  zext_ln175_fu_129  |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|    xs_sign_fu_114   |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|       t_fu_121      |    0    |    0    |
|          |     t_10_fu_164     |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln301_fu_138 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   183   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       data_9_reg_205      |   32   |
|     icmp_ln167_reg_211    |    1   |
|     icmp_ln170_reg_217    |    1   |
|  mask_table_addr_reg_222  |    5   |
|one_half_table_addr_reg_227|    5   |
|       x_read_reg_200      |   32   |
+---------------------------+--------+
|           Total           |   76   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_66 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||   0.92  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   183  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   76   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   76   |   201  |
+-----------+--------+--------+--------+
