<h1 id="top">
	IAMROOT MPSoc ► RISC-V Online research group
</h1>

> * [Group activity MindMap](https://coggle.it/diagram/WxJrxiozRo4MoU1I/t/risc-v-online_study_group_2018-%F0%9F%96%A5)

***
### ❏ Git 사용법
> * [GIT Cheatsheet for RISC-V study members⭐](https://github.com/IamRoot-RISC-V-StudyGroup/RISC-V-Research/tree/master/git#git-cheatsheet-for-risc-v-study-members)

### ❏ SCALA
> * [Learning Scala 실습코드⭐](https://github.com/IamRoot-RISC-V-StudyGroup/RISC-V-Research/tree/master/scala)
> * [<러닝 스칼라> 리포지토리⭐](https://github.com/Jpub/LearningScala)
> * [SCALA API DOCS](https://docs.scala-lang.org/api/all.html)
> * [tour-of-scala(Korean)](https://docs.scala-lang.org/ko/tutorials/tour/tour-of-scala.html)

### ❏ IDE
> * [서브라임 텍스트(Sublime Text)-플러그인 설치](http://webdir.tistory.com/396)
> * [서브라임 텍스트(Sublime Text)-유용한 패키지들 목록](https://opentutorials.org/module/2251/12791)
> * [서브라임 텍스트(Sublime Text)-PackageControl](https://packagecontrol.io/)
> * [IntelliJ](https://www.jetbrains.com/idea/download/#section=linux)
> * [Install IntelliJ IDEA IDE On Ubuntu 16.04 / 17.10 / 18.04](https://websiteforstudents.com/install-intellij-idea-ide-on-ubuntu-16-04-17-10-18-04/)

### ❏ RISCV
> * [VexRiscv](https://github.com/SpinalHDL/VexRiscv)
> * [riscv-soc-cores](https://github.com/open-design/riscv-soc-cores)
> * [RISC-V Cores and SoC Overview](https://riscv.org/risc-v-cores/)
> * [Keynote: RISC V – Enabling A New Era Of Open Data-Centric Computing Architectures](https://www.youtube.com/watch?v=ATZls4lbwmM)
> * [BOOM v2: An Open Source Out Of Order RISC V Core](https://www.youtube.com/watch?v=toc2GxL4RyA)

### ❏ Chisel & RocketChip
> * [rocket-chip/src/main/](https://github.com/freechipsproject/rocket-chip/tree/master/src/main)
> * [RISC-V "Rocket Chip" SoC Generator in Chisel - 1st RISC-V Workshop](https://www.youtube.com/watch?v=Ir3h3qWcNlg)
> * [[2016] QEMU Support for the RISC-V Instruction Set Architecture by Sagar Karandikar](https://www.youtube.com/watch?v=b5g8u3GA-lo)
> * [Rocket Chip Generator](https://github.com/freechipsproject/rocket-chip)
> * [Simple RISC-V 3-stage Pipeline in Chisel⭐](https://github.com/ucb-bar/riscv-mini)
> * [VLSI Systems Design_2011](http://www-inst.eecs.berkeley.edu/~cs250/fa11/)
> * [VLSI Systems Design_2017](http://www-inst.eecs.berkeley.edu/~cs250/sp17/)
> * [Rocket Chip on FPGAs](https://github.com/ucb-bar/fpga-zynq/blob/master/README.md)
> * [SiFive's Freedom platforms](https://github.com/sifive/freedom)
> * [Artix-7 35T Arty FPGA Evaluation Kit](https://www.xilinx.com/products/boards-and-kits/arty.html)
> * [riscv-sodor](https://github.com/librecores/riscv-sodor)
> * [learning-journey](https://github.com/Intensivate/learning-journey) 

### **<div align="right" size='11'>[🔝](#top)</div>**

### ❏ Papers
> * [Papers with regards to RISC-V in Google Scholar  search results ](https://scholar.google.co.kr/scholar?hl=ko&newwindow=1&as_sdt=0%2C5&q=risc-v&btnG=)
> * [Program Synthesis Through Reinforcement Learning Guided Tree Search](https://arxiv.org/abs/1806.02932)
> * [The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes](https://arxiv.org/abs/1712.04902)
> * [A near-threshold RISC-V core with DSP extensions for scalable IoT Endpoint Devices](https://arxiv.org/abs/1608.08376)
> * [Conquering the Complexity Mountain: Full-stack
Computer Architecture teaching with FPGAs](https://www.cl.cam.ac.uk/~atm26/pubs/markettos-ewme-2016.pdf)

### ❏ [Computer Architecture Research with RISC-V](https://carrv.github.io/) 
> * [CARRV 2018](https://carrv.github.io/)
> * [CARRV 2017](https://carrv.github.io/2017/)

### ❏ [ProceedingsArchive](https://riscv.org/category/workshops/proceedings/) | [riscv.org](https://riscv.org/)
> * [RISC-V Workshop in Chennai Proceedings, JULY 19, 2018](https://riscv.org/2018/07/risc-v-workshop-in-chennai-proceedings/)
> * [RISC-V Day in Shanghai Proceedings, JULY 5, 2018](https://riscv.org/2018/07/shanghai-proceedings/)
> * [RISC-V Workshop in Barcelona Proceedings, MAY 8, 2018](https://riscv.org/2018/05/risc-v-workshop-in-barcelona-proceedings/)
> * [7th RISC-V Workshop Proceedings, DECEMBER 9, 2017](https://riscv.org/2017/12/7th-risc-v-workshop-proceedings/)
> * [6th RISC-V Workshop Proceedings, MAY 28, 2017](https://riscv.org/2017/05/6th-risc-v-workshop-proceedings/)
> * [5th RISC-V Workshop Proceedings, DECEMBER 11, 2016](https://riscv.org/2016/12/5th-risc-v-workshop-proceedings/)
> * [4th RISC-V Workshop Proceedings, JULY 25, 2016](https://riscv.org/2016/07/4th-risc-v-workshop-proceedings/)
> * [3rd RISC-V Workshop Proceedings, JANUARY 23, 2016](https://riscv.org/2016/01/3rd-risc-v-workshop/)
> * [2nd RISC-V Workshop Proceedings, JULY 29, 2015](https://riscv.org/2015/07/2nd-risc-v-workshop/)
> * [1st RISC-V Workshop Proceedings, JANUARY 14, 2015](https://riscv.org/2015/01/1st-risc-v-workshop-bootcamp/)
### **<div align="right" size='11'>[🔝](#top)</div>**
### ❏ FPGA
> * [ECE 4999: INDEPENDENT STUDY ON PortING Amber CPU to DE1](https://people.ece.cornell.edu/land/courses/eceprojectsland/STUDENTPROJ/2016to2017/md874/Report_draft.pdf)

### ❏ VHDL
> * [SpinalHDL documentation](https://spinalhdl.github.io/SpinalDoc/spinal/lib/riscv/)

### ❏ FPGA보드 구입처
> * [이니프로-Terasic Technologies](http://www.inipro.net/goods/goods_list.php?cateCd=006001)
> * [이니프로-Digilent](http://www.inipro.net/goods/goods_list.php?page=2&cateCd=025001)
> * [엘레파츠](https://www.eleparts.co.kr/goods/catalog?code=001700310011&search_text=cyclone)
> * [Spartan-7 FPGA가 장착된 Arty S7-50 기판](https://www.digikey.kr/ko/product-highlight/d/digilent/arty-s7-50-board-with-spartan-7-fpga)
> * [프로그램 가능 논리 IC 개발 툴 Arty S7-50](https://www.eleparts.co.kr/goods/view?no=5982349)
> * [Arty](https://reference.digilentinc.com/reference/programmable-logic/arty/start)

---
### **<div align="right" size='11'>[🔝](#top)</div>**

