m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.0
vC
!s110 1717913274
!i10b 1
!s100 h^Jj09^?2KzGYRE=l[]452
I^94:^1ZT>H?iRjJ>>Q69E0
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/ce
w1650521784
8C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/ce/C.v
FC:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/ce/C.v
L0 2
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1717913274.000000
!s107 C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/ce/C.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/ce/C.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
n@c
vCE
Z5 !s110 1717913275
!i10b 1
!s100 =b@`P:A1zHo^61EdPSEcj0
IVYSdIW5AAF`ZgPMiW9?i83
R0
R1
w1717901805
8C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/ce/CE.v
FC:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/ce/CE.v
L0 1
R2
r1
!s85 0
31
Z6 !s108 1717913275.000000
!s107 C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/ce/CE.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/ce/CE.v|
!i113 1
R3
R4
n@c@e
vSIM
R5
!i10b 1
!s100 jY9iBj`>ZOQP]UgVfT:aH0
IjRd6hJE==_Jod=Gd>noj>2
R0
R1
w1717913227
8C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/ce/SIM.v
FC:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/ce/SIM.v
L0 2
R2
r1
!s85 0
31
R6
!s107 C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/ce/SIM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/ce/SIM.v|
!i113 1
R3
R4
n@s@i@m
