{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681448433258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681448433259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 14:00:33 2023 " "Processing started: Fri Apr 14 14:00:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681448433259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1681448433259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shift -c Shift --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Shift -c Shift --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1681448433259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1681448434103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1681448434103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift " "Found entity 1: Shift" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681448445826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681448445826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shift " "Elaborating entity \"Shift\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1681448445856 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_out Shift.v(39) " "Verilog HDL Always Construct warning at Shift.v(39): inferring latch(es) for variable \"o_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1681448445857 "|Shift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_out Shift.v(50) " "Verilog HDL Always Construct warning at Shift.v(50): inferring latch(es) for variable \"o_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1681448445858 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[0\] Shift.v(50) " "Inferred latch for \"o_out\[0\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445859 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[1\] Shift.v(50) " "Inferred latch for \"o_out\[1\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445859 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[2\] Shift.v(50) " "Inferred latch for \"o_out\[2\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445859 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[3\] Shift.v(50) " "Inferred latch for \"o_out\[3\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445860 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[4\] Shift.v(50) " "Inferred latch for \"o_out\[4\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445860 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[5\] Shift.v(50) " "Inferred latch for \"o_out\[5\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445860 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[6\] Shift.v(50) " "Inferred latch for \"o_out\[6\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445860 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[7\] Shift.v(50) " "Inferred latch for \"o_out\[7\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445860 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[1\] Shift.v(39) " "Inferred latch for \"o_out\[1\]\" at Shift.v(39)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445860 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[2\] Shift.v(39) " "Inferred latch for \"o_out\[2\]\" at Shift.v(39)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445860 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[3\] Shift.v(39) " "Inferred latch for \"o_out\[3\]\" at Shift.v(39)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445860 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[4\] Shift.v(39) " "Inferred latch for \"o_out\[4\]\" at Shift.v(39)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445860 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[5\] Shift.v(39) " "Inferred latch for \"o_out\[5\]\" at Shift.v(39)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445860 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[6\] Shift.v(39) " "Inferred latch for \"o_out\[6\]\" at Shift.v(39)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445860 "|Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_out\[7\] Shift.v(39) " "Inferred latch for \"o_out\[7\]\" at Shift.v(39)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445860 "|Shift"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "o_out\[7\] Shift.v(50) " "Can't resolve multiple constant drivers for net \"o_out\[7\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445861 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Shift.v(39) " "Constant driver at Shift.v(39)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 39 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1681448445861 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "o_out\[6\] Shift.v(50) " "Can't resolve multiple constant drivers for net \"o_out\[6\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445861 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "o_out\[5\] Shift.v(50) " "Can't resolve multiple constant drivers for net \"o_out\[5\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445861 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "o_out\[4\] Shift.v(50) " "Can't resolve multiple constant drivers for net \"o_out\[4\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445861 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "o_out\[3\] Shift.v(50) " "Can't resolve multiple constant drivers for net \"o_out\[3\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445861 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Shift.v(50) " "Constant driver at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1681448445861 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "o_out\[2\] Shift.v(50) " "Can't resolve multiple constant drivers for net \"o_out\[2\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445861 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "o_out\[1\] Shift.v(50) " "Can't resolve multiple constant drivers for net \"o_out\[1\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445861 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "o_out\[0\] Shift.v(50) " "Can't resolve multiple constant drivers for net \"o_out\[0\]\" at Shift.v(50)" {  } { { "Shift.v" "" { Text "C:/intelFPGA_lite/20.1/Project_Quartus/Shift_register/Shift.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681448445861 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1681448445861 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 11 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 11 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681448445885 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 14 14:00:45 2023 " "Processing ended: Fri Apr 14 14:00:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681448445885 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681448445885 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681448445885 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1681448445885 ""}
