// Seed: 1357388290
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.type_5 = 0;
  wand id_4 = id_3;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    output wire  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  always @* id_1 <= 1;
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    input wire id_2
    , id_12,
    input tri id_3,
    output wand id_4,
    output wor id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input wire id_9,
    input wand id_10
);
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
  assign modCall_1.id_3 = 0;
endmodule
