// Seed: 1954105190
module module_0 (
    output uwire id_0,
    output wire  id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  uwire id_4,
    output tri0  id_5
);
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd22
) (
    input tri0 id_0,
    output wor id_1,
    output supply1 id_2,
    output logic id_3,
    output wor id_4,
    input wor id_5,
    output supply1 _id_6,
    input tri id_7,
    output supply1 id_8,
    input uwire id_9
);
  initial begin : LABEL_0
    id_3 <= id_0;
  end
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_9,
      id_5,
      id_1
  );
  assign modCall_1.id_3 = 0;
  logic [-1 : id_6] id_11;
  ;
endmodule
