{
  "sha": "af5c13b01ecc416d26321a2d60943d787ba24c7f",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6YWY1YzEzYjAxZWNjNDE2ZDI2MzIxYTJkNjA5NDNkNzg3YmEyNGM3Zg==",
  "commit": {
    "author": {
      "name": "H.J. Lu",
      "email": "hjl.tools@gmail.com",
      "date": "2020-02-16T16:36:51Z"
    },
    "committer": {
      "name": "H.J. Lu",
      "email": "hjl.tools@gmail.com",
      "date": "2020-02-16T16:45:34Z"
    },
    "message": "x86: Don't disable SSE4a when disabling SSE4\n\ncommit 7deea9aad8 changed nosse4 to include CpuSSE4a.  But AMD SSE4a is\na superset of SSE3 and Intel SSE4 is a superset of SSSE3.  Disable Intel\nSSE4 shouldn't disable AMD SSE4a.  This patch restores nosse4.  It also\nadds .sse4a and nosse4a.\n\ngas/\n\n\t* config/tc-i386.c (cpu_arch): Add .sse4a and nosse4a.  Restore\n\tnosse4.\n\t* doc/c-i386.texi: Document sse4a and nosse4a.\n\nopcodes/\n\n\t* i386-gen.c (cpu_flag_init): Add CPU_ANY_SSE4A_FLAGS.  Remove\n\tCPU_ANY_SSE4_FLAGS.",
    "tree": {
      "sha": "b0e6fc6295a084b1c2a14340722b09300fe8ea35",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/b0e6fc6295a084b1c2a14340722b09300fe8ea35"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/af5c13b01ecc416d26321a2d60943d787ba24c7f",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/af5c13b01ecc416d26321a2d60943d787ba24c7f",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/af5c13b01ecc416d26321a2d60943d787ba24c7f",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/af5c13b01ecc416d26321a2d60943d787ba24c7f/comments",
  "author": {
    "login": "hjl-tools",
    "id": 1072356,
    "node_id": "MDQ6VXNlcjEwNzIzNTY=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/hjl-tools",
    "html_url": "https://github.com/hjl-tools",
    "followers_url": "https://api.github.com/users/hjl-tools/followers",
    "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}",
    "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions",
    "organizations_url": "https://api.github.com/users/hjl-tools/orgs",
    "repos_url": "https://api.github.com/users/hjl-tools/repos",
    "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}",
    "received_events_url": "https://api.github.com/users/hjl-tools/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "hjl-tools",
    "id": 1072356,
    "node_id": "MDQ6VXNlcjEwNzIzNTY=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/hjl-tools",
    "html_url": "https://github.com/hjl-tools",
    "followers_url": "https://api.github.com/users/hjl-tools/followers",
    "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}",
    "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions",
    "organizations_url": "https://api.github.com/users/hjl-tools/orgs",
    "repos_url": "https://api.github.com/users/hjl-tools/repos",
    "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}",
    "received_events_url": "https://api.github.com/users/hjl-tools/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "5de9bb826dd155601da1e5e34060a1e7e443eee8",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/5de9bb826dd155601da1e5e34060a1e7e443eee8",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/5de9bb826dd155601da1e5e34060a1e7e443eee8"
    }
  ],
  "stats": {
    "total": 28,
    "additions": 22,
    "deletions": 6
  },
  "files": [
    {
      "sha": "a148526c5ca5ff31b6bd1f6d7b8c86e11f009a19",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/af5c13b01ecc416d26321a2d60943d787ba24c7f/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/af5c13b01ecc416d26321a2d60943d787ba24c7f/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=af5c13b01ecc416d26321a2d60943d787ba24c7f",
      "patch": "@@ -1,3 +1,9 @@\n+2020-02-16  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* config/tc-i386.c (cpu_arch): Add .sse4a and nosse4a.  Restore\n+\tnosse4.\n+\t* doc/c-i386.texi: Document sse4a and nosse4a.\n+\n 2020-02-14  H.J. Lu  <hongjiu.lu@intel.com>\n \n \t* doc/c-i386.texi: Remove the old movsx and movzx documentation"
    },
    {
      "sha": "6cc7696fb5543afd2ce5e48ed5f6321be28be4f1",
      "filename": "gas/config/tc-i386.c",
      "status": "modified",
      "additions": 4,
      "deletions": 1,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/af5c13b01ecc416d26321a2d60943d787ba24c7f/gas/config/tc-i386.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/af5c13b01ecc416d26321a2d60943d787ba24c7f/gas/config/tc-i386.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-i386.c?ref=af5c13b01ecc416d26321a2d60943d787ba24c7f",
      "patch": "@@ -983,6 +983,8 @@ static const arch_entry cpu_arch[] =\n     CPU_SSE2_FLAGS, 0 },\n   { STRING_COMMA_LEN (\".sse3\"), PROCESSOR_UNKNOWN,\n     CPU_SSE3_FLAGS, 0 },\n+  { STRING_COMMA_LEN (\".sse4a\"), PROCESSOR_UNKNOWN,\n+    CPU_SSE4A_FLAGS, 0 },\n   { STRING_COMMA_LEN (\".ssse3\"), PROCESSOR_UNKNOWN,\n     CPU_SSSE3_FLAGS, 0 },\n   { STRING_COMMA_LEN (\".sse4.1\"), PROCESSOR_UNKNOWN,\n@@ -1177,10 +1179,11 @@ static const noarch_entry cpu_noarch[] =\n   { STRING_COMMA_LEN (\"nosse\"),  CPU_ANY_SSE_FLAGS },\n   { STRING_COMMA_LEN (\"nosse2\"),  CPU_ANY_SSE2_FLAGS },\n   { STRING_COMMA_LEN (\"nosse3\"),  CPU_ANY_SSE3_FLAGS },\n+  { STRING_COMMA_LEN (\"nosse4a\"),  CPU_ANY_SSE4A_FLAGS },\n   { STRING_COMMA_LEN (\"nossse3\"),  CPU_ANY_SSSE3_FLAGS },\n   { STRING_COMMA_LEN (\"nosse4.1\"),  CPU_ANY_SSE4_1_FLAGS },\n   { STRING_COMMA_LEN (\"nosse4.2\"),  CPU_ANY_SSE4_2_FLAGS },\n-  { STRING_COMMA_LEN (\"nosse4\"),  CPU_ANY_SSE4_FLAGS },\n+  { STRING_COMMA_LEN (\"nosse4\"),  CPU_ANY_SSE4_1_FLAGS },\n   { STRING_COMMA_LEN (\"noavx\"),  CPU_ANY_AVX_FLAGS },\n   { STRING_COMMA_LEN (\"noavx2\"),  CPU_ANY_AVX2_FLAGS },\n   { STRING_COMMA_LEN (\"noavx512f\"), CPU_ANY_AVX512F_FLAGS },"
    },
    {
      "sha": "91586cd999b022747e0bcd7befd3e2e92bce7de6",
      "filename": "gas/doc/c-i386.texi",
      "status": "modified",
      "additions": 3,
      "deletions": 1,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/af5c13b01ecc416d26321a2d60943d787ba24c7f/gas/doc/c-i386.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/af5c13b01ecc416d26321a2d60943d787ba24c7f/gas/doc/c-i386.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-i386.texi?ref=af5c13b01ecc416d26321a2d60943d787ba24c7f",
      "patch": "@@ -151,13 +151,15 @@ accept various extension mnemonics.  For example,\n @code{sse},\n @code{sse2},\n @code{sse3},\n+@code{sse4a},\n @code{ssse3},\n @code{sse4.1},\n @code{sse4.2},\n @code{sse4},\n @code{nosse},\n @code{nosse2},\n @code{nosse3},\n+@code{nosse4a},\n @code{nossse3},\n @code{nosse4.1},\n @code{nosse4.2},\n@@ -1428,7 +1430,7 @@ supported on the CPU specified.  The choices for @var{cpu_type} are:\n @item @samp{bdver4} @tab @samp{znver1} @tab @samp{znver2} @tab @samp{btver1}\n @item @samp{btver2} @tab @samp{generic32} @tab @samp{generic64}\n @item @samp{.cmov} @tab @samp{.fxsr} @tab @samp{.mmx}\n-@item @samp{.sse} @tab @samp{.sse2} @tab @samp{.sse3}\n+@item @samp{.sse} @tab @samp{.sse2} @tab @samp{.sse3} @samp{.sse4a}\n @item @samp{.ssse3} @tab @samp{.sse4.1} @tab @samp{.sse4.2} @tab @samp{.sse4}\n @item @samp{.avx} @tab @samp{.vmx} @tab @samp{.smx} @tab @samp{.ept}\n @item @samp{.clflush} @tab @samp{.movbe} @tab @samp{.xsave} @tab @samp{.xsaveopt}"
    },
    {
      "sha": "6eeddc7f0f43eb000a52c4b81d13ef158a294926",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/af5c13b01ecc416d26321a2d60943d787ba24c7f/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/af5c13b01ecc416d26321a2d60943d787ba24c7f/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=af5c13b01ecc416d26321a2d60943d787ba24c7f",
      "patch": "@@ -1,3 +1,8 @@\n+2020-02-16  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* i386-gen.c (cpu_flag_init): Add CPU_ANY_SSE4A_FLAGS.  Remove\n+\tCPU_ANY_SSE4_FLAGS.\n+\n 2020-02-14  H.J. Lu  <hongjiu.lu@intel.com>\n \n \t* i386-opc.tbl (movsx): Remove Intel syntax comments."
    },
    {
      "sha": "45106bcf6d47195589305945cc61c1a7fa418e9d",
      "filename": "opcodes/i386-gen.c",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/af5c13b01ecc416d26321a2d60943d787ba24c7f/opcodes/i386-gen.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/af5c13b01ecc416d26321a2d60943d787ba24c7f/opcodes/i386-gen.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-gen.c?ref=af5c13b01ecc416d26321a2d60943d787ba24c7f",
      "patch": "@@ -326,15 +326,15 @@ static initializer cpu_flag_init[] =\n   { \"CPU_ANY_SSE2_FLAGS\",\n     \"CPU_ANY_SSE3_FLAGS|CpuSSE2\" },\n   { \"CPU_ANY_SSE3_FLAGS\",\n+  { \"CPU_ANY_SSE4A_FLAGS\",\n+    \"CPU_ANY_SSE3_FLAGS|CpuSSE4a\" },\n     \"CPU_ANY_SSSE3_FLAGS|CpuSSE3|CpuSSE4a\" },\n   { \"CPU_ANY_SSSE3_FLAGS\",\n     \"CPU_ANY_SSE4_1_FLAGS|CpuSSSE3\" },\n   { \"CPU_ANY_SSE4_1_FLAGS\",\n     \"CPU_ANY_SSE4_2_FLAGS|CpuSSE4_1\" },\n   { \"CPU_ANY_SSE4_2_FLAGS\",\n     \"CpuSSE4_2\" },\n-  { \"CPU_ANY_SSE4_FLAGS\",\n-    \"CPU_ANY_SSE4_1_FLAGS|CpuSSE4a\" },\n   { \"CPU_ANY_AVX_FLAGS\",\n     \"CPU_ANY_AVX2_FLAGS|CpuF16C|CpuFMA|CpuFMA4|CpuXOP|CpuAVX\" },\n   { \"CPU_ANY_AVX2_FLAGS\","
    },
    {
      "sha": "d4674fc02ace42ae4fb3444a499507dadd3b79b2",
      "filename": "opcodes/i386-init.h",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/af5c13b01ecc416d26321a2d60943d787ba24c7f/opcodes/i386-init.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/af5c13b01ecc416d26321a2d60943d787ba24c7f/opcodes/i386-init.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-init.h?ref=af5c13b01ecc416d26321a2d60943d787ba24c7f",
      "patch": "@@ -1170,9 +1170,9 @@\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n-#define CPU_ANY_SSE4_FLAGS \\\n+#define CPU_ANY_SSE4A_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 1, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\"
    }
  ]
}