
ubuntu-preinstalled/top:     file format elf32-littlearm


Disassembly of section .init:

00001ab4 <.init>:
    1ab4:	push	{r3, lr}
    1ab8:	bl	32f0 <pclose@plt+0x12a8>
    1abc:	pop	{r3, pc}

Disassembly of section .plt:

00001ac0 <dev_to_tty@plt-0x14>:
    1ac0:	push	{lr}		; (str lr, [sp, #-4]!)
    1ac4:	ldr	lr, [pc, #4]	; 1ad0 <dev_to_tty@plt-0x4>
    1ac8:	add	lr, pc, lr
    1acc:	ldr	pc, [lr, #8]!
    1ad0:	andeq	r4, r2, r0, asr #5

00001ad4 <dev_to_tty@plt>:
    1ad4:	add	ip, pc, #0, 12
    1ad8:	add	ip, ip, #36, 20	; 0x24000
    1adc:	ldr	pc, [ip, #704]!	; 0x2c0

00001ae0 <calloc@plt>:
    1ae0:	add	ip, pc, #0, 12
    1ae4:	add	ip, ip, #36, 20	; 0x24000
    1ae8:	ldr	pc, [ip, #696]!	; 0x2b8

00001aec <signal_name_to_number@plt>:
    1aec:	add	ip, pc, #0, 12
    1af0:	add	ip, ip, #36, 20	; 0x24000
    1af4:	ldr	pc, [ip, #688]!	; 0x2b0

00001af8 <strstr@plt>:
    1af8:	add	ip, pc, #0, 12
    1afc:	add	ip, ip, #36, 20	; 0x24000
    1b00:	ldr	pc, [ip, #680]!	; 0x2a8

00001b04 <raise@plt>:
    1b04:	add	ip, pc, #0, 12
    1b08:	add	ip, ip, #36, 20	; 0x24000
    1b0c:	ldr	pc, [ip, #672]!	; 0x2a0

00001b10 <strverscmp@plt>:
    1b10:	add	ip, pc, #0, 12
    1b14:	add	ip, ip, #36, 20	; 0x24000
    1b18:	ldr	pc, [ip, #664]!	; 0x298

00001b1c <getpwnam@plt>:
    1b1c:	add	ip, pc, #0, 12
    1b20:	add	ip, ip, #36, 20	; 0x24000
    1b24:	ldr	pc, [ip, #656]!	; 0x290

00001b28 <__strncat_chk@plt>:
    1b28:	add	ip, pc, #0, 12
    1b2c:	add	ip, ip, #36, 20	; 0x24000
    1b30:	ldr	pc, [ip, #648]!	; 0x288

00001b34 <strcmp@plt>:
    1b34:	add	ip, pc, #0, 12
    1b38:	add	ip, ip, #36, 20	; 0x24000
    1b3c:	ldr	pc, [ip, #640]!	; 0x280

00001b40 <__cxa_finalize@plt>:
    1b40:	add	ip, pc, #0, 12
    1b44:	add	ip, ip, #36, 20	; 0x24000
    1b48:	ldr	pc, [ip, #632]!	; 0x278

00001b4c <strtol@plt>:
    1b4c:	add	ip, pc, #0, 12
    1b50:	add	ip, ip, #36, 20	; 0x24000
    1b54:	ldr	pc, [ip, #624]!	; 0x270

00001b58 <getpwuid@plt>:
    1b58:	add	ip, pc, #0, 12
    1b5c:	add	ip, ip, #36, 20	; 0x24000
    1b60:	ldr	pc, [ip, #616]!	; 0x268

00001b64 <__isoc99_fscanf@plt>:
    1b64:	add	ip, pc, #0, 12
    1b68:	add	ip, ip, #36, 20	; 0x24000
    1b6c:	ldr	pc, [ip, #608]!	; 0x260

00001b70 <read@plt>:
    1b70:	add	ip, pc, #0, 12
    1b74:	add	ip, ip, #36, 20	; 0x24000
    1b78:	ldr	pc, [ip, #600]!	; 0x258

00001b7c <tcflush@plt>:
    1b7c:	add	ip, pc, #0, 12
    1b80:	add	ip, ip, #36, 20	; 0x24000
    1b84:	ldr	pc, [ip, #592]!	; 0x250

00001b88 <meminfo@plt>:
    1b88:	add	ip, pc, #0, 12
    1b8c:	add	ip, ip, #36, 20	; 0x24000
    1b90:	ldr	pc, [ip, #584]!	; 0x248

00001b94 <fflush@plt>:
    1b94:	add	ip, pc, #0, 12
    1b98:	add	ip, ip, #36, 20	; 0x24000
    1b9c:	ldr	pc, [ip, #576]!	; 0x240

00001ba0 <wcwidth@plt>:
    1ba0:	add	ip, pc, #0, 12
    1ba4:	add	ip, ip, #36, 20	; 0x24000
    1ba8:	ldr	pc, [ip, #568]!	; 0x238

00001bac <getuid@plt>:
    1bac:	add	ip, pc, #0, 12
    1bb0:	add	ip, ip, #36, 20	; 0x24000
    1bb4:	ldr	pc, [ip, #560]!	; 0x230

00001bb8 <sigprocmask@plt>:
    1bb8:	add	ip, pc, #0, 12
    1bbc:	add	ip, ip, #36, 20	; 0x24000
    1bc0:	ldr	pc, [ip, #552]!	; 0x228

00001bc4 <memmove@plt>:
    1bc4:	add	ip, pc, #0, 12
    1bc8:	add	ip, ip, #36, 20	; 0x24000
    1bcc:	ldr	pc, [ip, #544]!	; 0x220

00001bd0 <free@plt>:
    1bd0:			; <UNDEFINED> instruction: 0xe7fd4778
    1bd4:	add	ip, pc, #0, 12
    1bd8:	add	ip, ip, #36, 20	; 0x24000
    1bdc:	ldr	pc, [ip, #532]!	; 0x214

00001be0 <fgets@plt>:
    1be0:	add	ip, pc, #0, 12
    1be4:	add	ip, ip, #36, 20	; 0x24000
    1be8:	ldr	pc, [ip, #524]!	; 0x20c

00001bec <ferror@plt>:
    1bec:	add	ip, pc, #0, 12
    1bf0:	add	ip, ip, #36, 20	; 0x24000
    1bf4:	ldr	pc, [ip, #516]!	; 0x204

00001bf8 <_exit@plt>:
    1bf8:	add	ip, pc, #0, 12
    1bfc:	add	ip, ip, #36, 20	; 0x24000
    1c00:	ldr	pc, [ip, #508]!	; 0x1fc

00001c04 <__vsnprintf_chk@plt>:
    1c04:	add	ip, pc, #0, 12
    1c08:	add	ip, ip, #36, 20	; 0x24000
    1c0c:	ldr	pc, [ip, #500]!	; 0x1f4

00001c10 <memcpy@plt>:
    1c10:	add	ip, pc, #0, 12
    1c14:	add	ip, ip, #36, 20	; 0x24000
    1c18:	ldr	pc, [ip, #492]!	; 0x1ec

00001c1c <signal@plt>:
    1c1c:	add	ip, pc, #0, 12
    1c20:	add	ip, ip, #36, 20	; 0x24000
    1c24:	ldr	pc, [ip, #484]!	; 0x1e4

00001c28 <time@plt>:
    1c28:	add	ip, pc, #0, 12
    1c2c:	add	ip, ip, #36, 20	; 0x24000
    1c30:	ldr	pc, [ip, #476]!	; 0x1dc

00001c34 <lookup_wchan@plt>:
    1c34:	add	ip, pc, #0, 12
    1c38:	add	ip, ip, #36, 20	; 0x24000
    1c3c:	ldr	pc, [ip, #468]!	; 0x1d4

00001c40 <tgoto@plt>:
    1c40:			; <UNDEFINED> instruction: 0xe7fd4778
    1c44:	add	ip, pc, #0, 12
    1c48:	add	ip, ip, #36, 20	; 0x24000
    1c4c:	ldr	pc, [ip, #456]!	; 0x1c8

00001c50 <dcgettext@plt>:
    1c50:	add	ip, pc, #0, 12
    1c54:	add	ip, ip, #36, 20	; 0x24000
    1c58:	ldr	pc, [ip, #448]!	; 0x1c0

00001c5c <__stack_chk_fail@plt>:
    1c5c:	add	ip, pc, #0, 12
    1c60:	add	ip, ip, #36, 20	; 0x24000
    1c64:	ldr	pc, [ip, #440]!	; 0x1b8

00001c68 <rewind@plt>:
    1c68:	add	ip, pc, #0, 12
    1c6c:	add	ip, ip, #36, 20	; 0x24000
    1c70:	ldr	pc, [ip, #432]!	; 0x1b0

00001c74 <dup2@plt>:
    1c74:	add	ip, pc, #0, 12
    1c78:	add	ip, ip, #36, 20	; 0x24000
    1c7c:	ldr	pc, [ip, #424]!	; 0x1a8

00001c80 <realloc@plt>:
    1c80:	add	ip, pc, #0, 12
    1c84:	add	ip, ip, #36, 20	; 0x24000
    1c88:	ldr	pc, [ip, #416]!	; 0x1a0

00001c8c <dup@plt>:
    1c8c:	add	ip, pc, #0, 12
    1c90:	add	ip, ip, #36, 20	; 0x24000
    1c94:	ldr	pc, [ip, #408]!	; 0x198

00001c98 <signal_number_to_name@plt>:
    1c98:	add	ip, pc, #0, 12
    1c9c:	add	ip, ip, #36, 20	; 0x24000
    1ca0:	ldr	pc, [ip, #400]!	; 0x190

00001ca4 <textdomain@plt>:
    1ca4:	add	ip, pc, #0, 12
    1ca8:	add	ip, ip, #36, 20	; 0x24000
    1cac:	ldr	pc, [ip, #392]!	; 0x188

00001cb0 <cpuinfo@plt>:
    1cb0:	add	ip, pc, #0, 12
    1cb4:	add	ip, ip, #36, 20	; 0x24000
    1cb8:	ldr	pc, [ip, #384]!	; 0x180

00001cbc <sigaction@plt>:
    1cbc:	add	ip, pc, #0, 12
    1cc0:	add	ip, ip, #36, 20	; 0x24000
    1cc4:	ldr	pc, [ip, #376]!	; 0x178

00001cc8 <__memcpy_chk@plt>:
    1cc8:	add	ip, pc, #0, 12
    1ccc:	add	ip, ip, #36, 20	; 0x24000
    1cd0:	ldr	pc, [ip, #368]!	; 0x170

00001cd4 <uptime@plt>:
    1cd4:	add	ip, pc, #0, 12
    1cd8:	add	ip, ip, #36, 20	; 0x24000
    1cdc:	ldr	pc, [ip, #360]!	; 0x168

00001ce0 <fwrite@plt>:
    1ce0:	add	ip, pc, #0, 12
    1ce4:	add	ip, ip, #36, 20	; 0x24000
    1ce8:	ldr	pc, [ip, #352]!	; 0x160

00001cec <strcat@plt>:
    1cec:	add	ip, pc, #0, 12
    1cf0:	add	ip, ip, #36, 20	; 0x24000
    1cf4:	ldr	pc, [ip, #344]!	; 0x158

00001cf8 <ioctl@plt>:
    1cf8:	add	ip, pc, #0, 12
    1cfc:	add	ip, ip, #36, 20	; 0x24000
    1d00:	ldr	pc, [ip, #336]!	; 0x150

00001d04 <usleep@plt>:
    1d04:	add	ip, pc, #0, 12
    1d08:	add	ip, ip, #36, 20	; 0x24000
    1d0c:	ldr	pc, [ip, #328]!	; 0x148

00001d10 <tcsetattr@plt>:
    1d10:	add	ip, pc, #0, 12
    1d14:	add	ip, ip, #36, 20	; 0x24000
    1d18:	ldr	pc, [ip, #320]!	; 0x140

00001d1c <strcpy@plt>:
    1d1c:			; <UNDEFINED> instruction: 0xe7fd4778
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #36, 20	; 0x24000
    1d28:	ldr	pc, [ip, #308]!	; 0x134

00001d2c <__strcpy_chk@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #36, 20	; 0x24000
    1d34:	ldr	pc, [ip, #300]!	; 0x12c

00001d38 <fread@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #36, 20	; 0x24000
    1d40:	ldr	pc, [ip, #292]!	; 0x124

00001d44 <__fpending@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #36, 20	; 0x24000
    1d4c:	ldr	pc, [ip, #284]!	; 0x11c

00001d50 <numa_init@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #36, 20	; 0x24000
    1d58:	ldr	pc, [ip, #276]!	; 0x114

00001d5c <error@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #36, 20	; 0x24000
    1d64:	ldr	pc, [ip, #268]!	; 0x10c

00001d68 <strtof@plt>:
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #36, 20	; 0x24000
    1d70:	ldr	pc, [ip, #260]!	; 0x104

00001d74 <getenv@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #36, 20	; 0x24000
    1d7c:	ldr	pc, [ip, #252]!	; 0xfc

00001d80 <setpriority@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #36, 20	; 0x24000
    1d88:	ldr	pc, [ip, #244]!	; 0xf4

00001d8c <puts@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #36, 20	; 0x24000
    1d94:	ldr	pc, [ip, #236]!	; 0xec

00001d98 <__libc_start_main@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #36, 20	; 0x24000
    1da0:	ldr	pc, [ip, #228]!	; 0xe4

00001da4 <strerror@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #36, 20	; 0x24000
    1dac:	ldr	pc, [ip, #220]!	; 0xdc

00001db0 <tcdrain@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #36, 20	; 0x24000
    1db8:	ldr	pc, [ip, #212]!	; 0xd4

00001dbc <__ctype_tolower_loc@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #36, 20	; 0x24000
    1dc4:	ldr	pc, [ip, #204]!	; 0xcc

00001dc8 <__ctype_toupper_loc@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #36, 20	; 0x24000
    1dd0:	ldr	pc, [ip, #196]!	; 0xc4

00001dd4 <__gmon_start__@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #36, 20	; 0x24000
    1ddc:	ldr	pc, [ip, #188]!	; 0xbc

00001de0 <freopen64@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #36, 20	; 0x24000
    1de8:	ldr	pc, [ip, #180]!	; 0xb4

00001dec <kill@plt>:
    1dec:	add	ip, pc, #0, 12
    1df0:	add	ip, ip, #36, 20	; 0x24000
    1df4:	ldr	pc, [ip, #172]!	; 0xac

00001df8 <__ctype_b_loc@plt>:
    1df8:	add	ip, pc, #0, 12
    1dfc:	add	ip, ip, #36, 20	; 0x24000
    1e00:	ldr	pc, [ip, #164]!	; 0xa4

00001e04 <getpid@plt>:
    1e04:	add	ip, pc, #0, 12
    1e08:	add	ip, ip, #36, 20	; 0x24000
    1e0c:	ldr	pc, [ip, #156]!	; 0x9c

00001e10 <exit@plt>:
    1e10:	add	ip, pc, #0, 12
    1e14:	add	ip, ip, #36, 20	; 0x24000
    1e18:	ldr	pc, [ip, #148]!	; 0x94

00001e1c <pselect@plt>:
    1e1c:	add	ip, pc, #0, 12
    1e20:	add	ip, ip, #36, 20	; 0x24000
    1e24:	ldr	pc, [ip, #140]!	; 0x8c

00001e28 <strtoul@plt>:
    1e28:	add	ip, pc, #0, 12
    1e2c:	add	ip, ip, #36, 20	; 0x24000
    1e30:	ldr	pc, [ip, #132]!	; 0x84

00001e34 <strlen@plt>:
    1e34:	add	ip, pc, #0, 12
    1e38:	add	ip, ip, #36, 20	; 0x24000
    1e3c:	ldr	pc, [ip, #124]!	; 0x7c

00001e40 <__libc_current_sigrtmax@plt>:
    1e40:	add	ip, pc, #0, 12
    1e44:	add	ip, ip, #36, 20	; 0x24000
    1e48:	ldr	pc, [ip, #116]!	; 0x74

00001e4c <strchr@plt>:
    1e4c:	add	ip, pc, #0, 12
    1e50:	add	ip, ip, #36, 20	; 0x24000
    1e54:	ldr	pc, [ip, #108]!	; 0x6c

00001e58 <sigfillset@plt>:
    1e58:	add	ip, pc, #0, 12
    1e5c:	add	ip, ip, #36, 20	; 0x24000
    1e60:	ldr	pc, [ip, #100]!	; 0x64

00001e64 <__errno_location@plt>:
    1e64:	add	ip, pc, #0, 12
    1e68:	add	ip, ip, #36, 20	; 0x24000
    1e6c:	ldr	pc, [ip, #92]!	; 0x5c

00001e70 <snprintf@plt>:
    1e70:	add	ip, pc, #0, 12
    1e74:	add	ip, ip, #36, 20	; 0x24000
    1e78:	ldr	pc, [ip, #84]!	; 0x54

00001e7c <__cxa_atexit@plt>:
    1e7c:			; <UNDEFINED> instruction: 0xe7fd4778
    1e80:	add	ip, pc, #0, 12
    1e84:	add	ip, ip, #36, 20	; 0x24000
    1e88:	ldr	pc, [ip, #72]!	; 0x48

00001e8c <__isoc99_sscanf@plt>:
    1e8c:	add	ip, pc, #0, 12
    1e90:	add	ip, ip, #36, 20	; 0x24000
    1e94:	ldr	pc, [ip, #64]!	; 0x40

00001e98 <mkdir@plt>:
    1e98:	add	ip, pc, #0, 12
    1e9c:	add	ip, ip, #36, 20	; 0x24000
    1ea0:	ldr	pc, [ip, #56]!	; 0x38

00001ea4 <memset@plt>:
    1ea4:	add	ip, pc, #0, 12
    1ea8:	add	ip, ip, #36, 20	; 0x24000
    1eac:	ldr	pc, [ip, #48]!	; 0x30

00001eb0 <strncpy@plt>:
    1eb0:	add	ip, pc, #0, 12
    1eb4:	add	ip, ip, #36, 20	; 0x24000
    1eb8:	ldr	pc, [ip, #40]!	; 0x28

00001ebc <fileno@plt>:
    1ebc:	add	ip, pc, #0, 12
    1ec0:	add	ip, ip, #36, 20	; 0x24000
    1ec4:	ldr	pc, [ip, #32]!

00001ec8 <putp@plt>:
    1ec8:	add	ip, pc, #0, 12
    1ecc:	add	ip, ip, #36, 20	; 0x24000
    1ed0:	ldr	pc, [ip, #24]!

00001ed4 <closeproc@plt>:
    1ed4:	add	ip, pc, #0, 12
    1ed8:	add	ip, ip, #36, 20	; 0x24000
    1edc:	ldr	pc, [ip, #16]!

00001ee0 <__fprintf_chk@plt>:
    1ee0:	add	ip, pc, #0, 12
    1ee4:	add	ip, ip, #36, 20	; 0x24000
    1ee8:	ldr	pc, [ip, #8]!

00001eec <memchr@plt>:
    1eec:	add	ip, pc, #0, 12
    1ef0:	add	ip, ip, #36, 20	; 0x24000
    1ef4:	ldr	pc, [ip, #0]!

00001ef8 <setupterm@plt>:
    1ef8:	add	ip, pc, #0, 12
    1efc:	add	ip, ip, #143360	; 0x23000
    1f00:	ldr	pc, [ip, #4088]!	; 0xff8

00001f04 <fclose@plt>:
    1f04:	add	ip, pc, #0, 12
    1f08:	add	ip, ip, #143360	; 0x23000
    1f0c:	ldr	pc, [ip, #4080]!	; 0xff0

00001f10 <get_pid_digits@plt>:
    1f10:	add	ip, pc, #0, 12
    1f14:	add	ip, ip, #143360	; 0x23000
    1f18:	ldr	pc, [ip, #4072]!	; 0xfe8

00001f1c <__fread_chk@plt>:
    1f1c:	add	ip, pc, #0, 12
    1f20:	add	ip, ip, #143360	; 0x23000
    1f24:	ldr	pc, [ip, #4064]!	; 0xfe0

00001f28 <strtok@plt>:
    1f28:	add	ip, pc, #0, 12
    1f2c:	add	ip, ip, #143360	; 0x23000
    1f30:	ldr	pc, [ip, #4056]!	; 0xfd8

00001f34 <look_up_our_self@plt>:
    1f34:	add	ip, pc, #0, 12
    1f38:	add	ip, ip, #143360	; 0x23000
    1f3c:	ldr	pc, [ip, #4048]!	; 0xfd0

00001f40 <setlocale@plt>:
    1f40:	add	ip, pc, #0, 12
    1f44:	add	ip, ip, #143360	; 0x23000
    1f48:	ldr	pc, [ip, #4040]!	; 0xfc8

00001f4c <sigemptyset@plt>:
    1f4c:	add	ip, pc, #0, 12
    1f50:	add	ip, ip, #143360	; 0x23000
    1f54:	ldr	pc, [ip, #4032]!	; 0xfc0

00001f58 <popen@plt>:
    1f58:	add	ip, pc, #0, 12
    1f5c:	add	ip, ip, #143360	; 0x23000
    1f60:	ldr	pc, [ip, #4024]!	; 0xfb8

00001f64 <tparm@plt>:
    1f64:	add	ip, pc, #0, 12
    1f68:	add	ip, ip, #143360	; 0x23000
    1f6c:	ldr	pc, [ip, #4016]!	; 0xfb0

00001f70 <setbuffer@plt>:
    1f70:	add	ip, pc, #0, 12
    1f74:	add	ip, ip, #143360	; 0x23000
    1f78:	ldr	pc, [ip, #4008]!	; 0xfa8

00001f7c <strrchr@plt>:
    1f7c:	add	ip, pc, #0, 12
    1f80:	add	ip, ip, #143360	; 0x23000
    1f84:	ldr	pc, [ip, #4000]!	; 0xfa0

00001f88 <openproc@plt>:
    1f88:	add	ip, pc, #0, 12
    1f8c:	add	ip, ip, #143360	; 0x23000
    1f90:	ldr	pc, [ip, #3992]!	; 0xf98

00001f94 <fputc@plt>:
    1f94:	add	ip, pc, #0, 12
    1f98:	add	ip, ip, #143360	; 0x23000
    1f9c:	ldr	pc, [ip, #3984]!	; 0xf90

00001fa0 <sprint_uptime@plt>:
    1fa0:	add	ip, pc, #0, 12
    1fa4:	add	ip, ip, #143360	; 0x23000
    1fa8:	ldr	pc, [ip, #3976]!	; 0xf88

00001fac <fopen64@plt>:
    1fac:	add	ip, pc, #0, 12
    1fb0:	add	ip, ip, #143360	; 0x23000
    1fb4:	ldr	pc, [ip, #3968]!	; 0xf80

00001fb8 <qsort@plt>:
    1fb8:	add	ip, pc, #0, 12
    1fbc:	add	ip, ip, #143360	; 0x23000
    1fc0:	ldr	pc, [ip, #3960]!	; 0xf78

00001fc4 <strpbrk@plt>:
    1fc4:	add	ip, pc, #0, 12
    1fc8:	add	ip, ip, #143360	; 0x23000
    1fcc:	ldr	pc, [ip, #3952]!	; 0xf70

00001fd0 <bindtextdomain@plt>:
    1fd0:	add	ip, pc, #0, 12
    1fd4:	add	ip, ip, #143360	; 0x23000
    1fd8:	ldr	pc, [ip, #3944]!	; 0xf68

00001fdc <fputs@plt>:
    1fdc:	add	ip, pc, #0, 12
    1fe0:	add	ip, ip, #143360	; 0x23000
    1fe4:	ldr	pc, [ip, #3936]!	; 0xf60

00001fe8 <abort@plt>:
    1fe8:	add	ip, pc, #0, 12
    1fec:	add	ip, ip, #143360	; 0x23000
    1ff0:	ldr	pc, [ip, #3928]!	; 0xf58

00001ff4 <close@plt>:
    1ff4:	add	ip, pc, #0, 12
    1ff8:	add	ip, ip, #143360	; 0x23000
    1ffc:	ldr	pc, [ip, #3920]!	; 0xf50

00002000 <procps_linux_version@plt>:
    2000:	add	ip, pc, #0, 12
    2004:	add	ip, ip, #143360	; 0x23000
    2008:	ldr	pc, [ip, #3912]!	; 0xf48

0000200c <numa_uninit@plt>:
    200c:	add	ip, pc, #0, 12
    2010:	add	ip, ip, #143360	; 0x23000
    2014:	ldr	pc, [ip, #3904]!	; 0xf40

00002018 <__snprintf_chk@plt>:
    2018:	add	ip, pc, #0, 12
    201c:	add	ip, ip, #143360	; 0x23000
    2020:	ldr	pc, [ip, #3896]!	; 0xf38

00002024 <strspn@plt>:
    2024:	add	ip, pc, #0, 12
    2028:	add	ip, ip, #143360	; 0x23000
    202c:	ldr	pc, [ip, #3888]!	; 0xf30

00002030 <mbtowc@plt>:
    2030:	add	ip, pc, #0, 12
    2034:	add	ip, ip, #143360	; 0x23000
    2038:	ldr	pc, [ip, #3880]!	; 0xf28

0000203c <tcgetattr@plt>:
    203c:	add	ip, pc, #0, 12
    2040:	add	ip, ip, #143360	; 0x23000
    2044:	ldr	pc, [ip, #3872]!	; 0xf20

00002048 <pclose@plt>:
    2048:	add	ip, pc, #0, 12
    204c:	add	ip, ip, #143360	; 0x23000
    2050:	ldr	pc, [ip, #3864]!	; 0xf18

Disassembly of section .text:

00002058 <.text>:
    2058:			; <UNDEFINED> instruction: 0x262cf8df
    205c:			; <UNDEFINED> instruction: 0xf8df460c
    2060:	ldrbtmi	r3, [sl], #-1580	; 0xfffff9d4
    2064:			; <UNDEFINED> instruction: 0x9628f8df
    2068:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    206c:	ldmpl	r3, {r0, r1, r4, r6, r7, ip, sp, pc}^
    2070:	stmdavs	r8, {r0, r3, r4, r5, r6, r7, sl, lr}
    2074:	ldmdavc	r1!, {r0, r3, r8, sl, ip, sp, lr, pc}
    2078:			; <UNDEFINED> instruction: 0x6618f8df
    207c:	cmpls	r1, #1769472	; 0x1b0000
    2080:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2084:			; <UNDEFINED> instruction: 0x5610f8df
    2088:	blx	4be098 <pclose@plt+0x4bc050>
    208c:			; <UNDEFINED> instruction: 0x360cf8df
    2090:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    2094:	ldrbtmi	r3, [fp], #-1556	; 0xfffff9ec
    2098:	strbvc	pc, [r6, #1285]	; 0x505	; <UNPREDICTABLE>
    209c:	strbmi	r9, [r3], -r8, lsl #6
    20a0:	strtmi	r2, [r0], r0, lsl #14
    20a4:	addcs	r4, ip, #28, 12	; 0x1c00000
    20a8:			; <UNDEFINED> instruction: 0xf1063701
    20ac:			; <UNDEFINED> instruction: 0xf1a50114
    20b0:			; <UNDEFINED> instruction: 0xf84500c4
    20b4:	ldrmi	r7, [r6], #-3128	; 0xfffff3c8
    20b8:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    20bc:			; <UNDEFINED> instruction: 0xf5052f04
    20c0:			; <UNDEFINED> instruction: 0xf10572c0
    20c4:			; <UNDEFINED> instruction: 0xf8c50340
    20c8:			; <UNDEFINED> instruction: 0xf10523b0
    20cc:			; <UNDEFINED> instruction: 0xf8c50280
    20d0:			; <UNDEFINED> instruction: 0xf10533b8
    20d4:			; <UNDEFINED> instruction: 0xf8c503c0
    20d8:			; <UNDEFINED> instruction: 0xf50523bc
    20dc:			; <UNDEFINED> instruction: 0xf8c57280
    20e0:			; <UNDEFINED> instruction: 0xf50533c0
    20e4:			; <UNDEFINED> instruction: 0xf8c573a0
    20e8:			; <UNDEFINED> instruction: 0xf50523c4
    20ec:			; <UNDEFINED> instruction: 0xf8c5727a
    20f0:			; <UNDEFINED> instruction: 0xf5a533c8
    20f4:	stmib	r5, {r5, r6, r7, r8, r9, sp, lr}^
    20f8:			; <UNDEFINED> instruction: 0xf8c544ea
    20fc:	stmib	r5, {r2, r4, r5, r7, r8, r9, ip, lr}^
    2100:	vcge.s8	q1, <illegal reg q10.5>, q12
    2104:	bicle	r5, lr, r4, ror r5
    2108:	ldrne	pc, [r4, #2271]	; 0x8df
    210c:	sbcpl	pc, r8, #268435460	; 0x10000004
    2110:	ldrcc	pc, [r0, #2271]	; 0x8df
    2114:	beq	f3e550 <pclose@plt+0xf3c508>
    2118:			; <UNDEFINED> instruction: 0xf8df4479
    211c:	ldrbtmi	r0, [fp], #-1420	; 0xfffffa74
    2120:	cmpvs	fp, r0, lsl #10
    2124:			; <UNDEFINED> instruction: 0xf8df4478
    2128:	vabal.s8	<illegal reg q8.5>, d20, d4
    212c:	addspl	r0, fp, r0, asr #10
    2130:	addpl	pc, r2, #12582912	; 0xc00000
    2134:	ldrbtmi	r3, [r9], #-540	; 0xfffffde4
    2138:	ldrbcs	pc, [r0, #-2243]!	; 0xfffff73d	; <UNPREDICTABLE>
    213c:			; <UNDEFINED> instruction: 0xf8ca4644
    2140:			; <UNDEFINED> instruction: 0xf7ff5000
    2144:			; <UNDEFINED> instruction: 0x4605ef34
    2148:	rndgedz	f3, f0
    214c:	orrcs	r4, r0, r2, lsl #12
    2150:			; <UNDEFINED> instruction: 0xf7ff4630
    2154:	orrslt	lr, r0, r6, asr #26
    2158:	orrcs	r4, r0, sl, lsr #12
    215c:	movwcs	r4, #5680	; 0x1630
    2160:	ldmdacc	ip, {r0, r3, r6, r7, fp, ip, sp, lr, pc}^
    2164:	ldc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    2168:			; <UNDEFINED> instruction: 0xf8dfb148
    216c:	ldrtmi	r2, [r0], -r4, asr #10
    2170:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2174:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2178:			; <UNDEFINED> instruction: 0xf7ff3220
    217c:	strtmi	lr, [r8], -r8, lsl #29
    2180:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2184:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
    2188:			; <UNDEFINED> instruction: 0xf8df2200
    218c:	ldrbtmi	r0, [fp], #-1328	; 0xfffffad0
    2190:			; <UNDEFINED> instruction: 0xf8834478
    2194:			; <UNDEFINED> instruction: 0xf7ff281c
    2198:	strmi	lr, [r5], -lr, ror #27
    219c:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    21a0:			; <UNDEFINED> instruction: 0xf0002b2f
    21a4:			; <UNDEFINED> instruction: 0xf7ff84b2
    21a8:			; <UNDEFINED> instruction: 0xf7ffed02
    21ac:			; <UNDEFINED> instruction: 0x4605ecd6
    21b0:	stmdbvs	r5, {r4, r5, r8, ip, sp, pc}^
    21b4:	stmdavc	fp!, {r0, r2, r5, r8, ip, sp, pc}
    21b8:			; <UNDEFINED> instruction: 0xf0002b2f
    21bc:	strcs	r8, [r0, #-1190]	; 0xfffffb5a
    21c0:	ldrbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    21c4:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    21c8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    21cc:	andseq	pc, ip, r0, lsl #12
    21d0:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    21d4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    21d8:	ldrhi	pc, [fp]
    21dc:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    21e0:			; <UNDEFINED> instruction: 0x46304652
    21e4:			; <UNDEFINED> instruction: 0xf6014479
    21e8:			; <UNDEFINED> instruction: 0xf003011c
    21ec:	strmi	pc, [r5], -r3, ror #27
    21f0:			; <UNDEFINED> instruction: 0xf7ff4630
    21f4:	stccs	14, cr14, [r0, #-544]	; 0xfffffde0
    21f8:	eorhi	pc, r3, r1, asr #32
    21fc:	ldcl	7, cr15, [r6], {255}	; 0xff
    2200:			; <UNDEFINED> instruction: 0xf0002800
    2204:			; <UNDEFINED> instruction: 0xf8df8425
    2208:	ldrbtmi	r3, [fp], #-1220	; 0xfffffb3c
    220c:	ldmdacc	ip, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    2210:			; <UNDEFINED> instruction: 0xf0002b00
    2214:	stmdavs	r5!, {r0, r5, sl, pc}^
    2218:			; <UNDEFINED> instruction: 0xf64fae0e
    221c:	strcc	r7, [r4], #-1023	; 0xfffffc01
    2220:	cmnvc	pc, #208666624	; 0xc700000	; <UNPREDICTABLE>
    2224:	stccs	0, cr6, [r0, #-204]	; 0xffffff34
    2228:	adchi	pc, ip, r0
    222c:	bls	3dd30 <pclose@plt+0x3bce8>
    2230:	ldrcc	pc, [ip], #2271	; 0x8df
    2234:	movwls	r4, #38011	; 0x947b
    2238:	bhi	23de00 <pclose@plt+0x23bdb8>
    223c:	bhi	3dd20 <pclose@plt+0x3bcd8>
    2240:	strcc	r7, [r4], #-2090	; 0xfffff7d6
    2244:			; <UNDEFINED> instruction: 0xf0002a00
    2248:			; <UNDEFINED> instruction: 0xf8df8085
    224c:	ldrbtmi	r3, [fp], #-1160	; 0xfffffb78
    2250:	blls	266e74 <pclose@plt+0x264e2c>
    2254:	blvc	fffbf668 <pclose@plt+0xfffbd620>
    2258:	msreq	CPSR_fsc, #-2147483608	; 0x80000028
    225c:	vqdmulh.s<illegal width 8>	q1, q0, q5
    2260:	ldm	pc, {r0, r1, r4, r5, r6, sl, pc}^	; <UNPREDICTABLE>
    2264:	sbceq	pc, r3, #19
    2268:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    226c:	adcseq	r0, r0, #1895825408	; 0x71000000
    2270:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    2274:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    2278:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    227c:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    2280:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    2284:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    2288:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    228c:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    2290:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    2294:	addseq	r0, r1, #1895825408	; 0x71000000
    2298:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    229c:	ldrbteq	r0, [r1], #-650	; 0xfffffd76
    22a0:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    22a4:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    22a8:	ldrbteq	r0, [pc], #-1137	; 22b0 <pclose@plt+0x268>
    22ac:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    22b0:	rsbseq	r0, pc, #1895825408	; 0x71000000
    22b4:	subeq	r0, fp, r1, ror r4
    22b8:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    22bc:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    22c0:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    22c4:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    22c8:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    22cc:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    22d0:	mvneq	r0, #-1140850685	; 0xbc000003
    22d4:	ldrbteq	r0, [r1], #-968	; 0xfffffc38
    22d8:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    22dc:			; <UNDEFINED> instruction: 0x03ba045d
    22e0:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    22e4:	ldrbteq	r0, [r1], #-1137	; 0xfffffb8f
    22e8:	cmpeq	lr, #1811939330	; 0x6c000002
    22ec:	ldrbteq	r0, [r1], #-778	; 0xfffffcf6
    22f0:	movweq	r0, #13425	; 0x3471
    22f4:	subeq	r0, fp, r1, ror r4
    22f8:	rsceq	r0, r3, #1560281088	; 0x5d000000
    22fc:	ldrbtmi	r4, [fp], #-3062	; 0xfffff40a
    2300:	ldcne	8, cr15, [ip], {211}	; 0xd3
    2304:			; <UNDEFINED> instruction: 0xf0402900
    2308:	ldmdbvs	r8, {r1, r2, r4, r6, r7, r9, sl, pc}^
    230c:	ldrdcc	pc, [r0, r0]
    2310:			; <UNDEFINED> instruction: 0xf0402b00
    2314:	stmdavc	fp!, {r4, r6, r7, r9, sl, pc}^
    2318:	stmdblt	r3!, {r0, r8, sl, ip, sp}
    231c:	stccs	8, cr6, [r0, #-148]	; 0xffffff6c
    2320:	strbhi	pc, [r9, -r0]!	; <UNPREDICTABLE>
    2324:	strtmi	r3, [r9], -r4, lsl #8
    2328:	blx	9be336 <pclose@plt+0x9bc2ee>
    232c:			; <UNDEFINED> instruction: 0xf0402800
    2330:	strtmi	r8, [r8], -r3, ror #13
    2334:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    2338:	stmdavc	fp!, {r0, r2, sl, lr}
    233c:	stfnep	f3, [r8], #-236	; 0xffffff14
    2340:			; <UNDEFINED> instruction: 0xf7ff4659
    2344:	strmi	lr, [r5], #-3696	; 0xfffff190
    2348:	tstlt	r3, fp, lsr #16
    234c:	stmdavc	sl!, {r0, r8, sl, ip, sp}
    2350:	orrle	r2, r1, r0, lsl #20
    2354:	stccs	8, cr6, [r0, #-148]	; 0xffffff6c
    2358:	svcge	0x0072f47f
    235c:	bvc	3dabc <pclose@plt+0x3ba74>
    2360:	bvc	ff1fd9e4 <pclose@plt+0xff1fb99c>
    2364:	bvc	ff1fdf3c <pclose@plt+0xff1fbef4>
    2368:	blx	43df34 <pclose@plt+0x43beec>
    236c:	blmi	ff6f779c <pclose@plt+0xff6f5754>
    2370:			; <UNDEFINED> instruction: 0xf8d3447b
    2374:	blcs	104ec <pclose@plt+0xe4a4>
    2378:	ldrbhi	pc, [sp, -r0, asr #32]	; <UNPREDICTABLE>
    237c:	ldrbtmi	r4, [fp], #-3032	; 0xfffff428
    2380:	bvc	23da94 <pclose@plt+0x23ba4c>
    2384:	ldrbtmi	r4, [fp], #-3031	; 0xfffff429
    2388:	ldcpl	8, cr15, [r8], {83}	; 0x53
    238c:			; <UNDEFINED> instruction: 0xf0402d00
    2390:	svcmi	0x00d58684
    2394:	tstcs	r1, sl, lsr #12
    2398:	ldrbtmi	r4, [pc], #-1576	; 23a0 <pclose@plt+0x358>
    239c:	stc	7, cr15, [ip, #1020]!	; 0x3fc
    23a0:	ldrtvc	pc, [ip], #1543	; 0x607	; <UNPREDICTABLE>
    23a4:	strtmi	r4, [r1], -r8, lsr #12
    23a8:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    23ac:			; <UNDEFINED> instruction: 0xf0003001
    23b0:	stcgt	7, cr8, [pc], {59}	; 0x3b
    23b4:			; <UNDEFINED> instruction: 0xf04fae11
    23b8:			; <UNDEFINED> instruction: 0xf8c70c01
    23bc:			; <UNDEFINED> instruction: 0x4635cfb8
    23c0:	msrgt	CPSR_f, #14614528	; 0xdf0000
    23c4:	cfstr32gt	mvfx12, [pc], {15}
    23c8:			; <UNDEFINED> instruction: 0xf02768f7
    23cc:	strgt	r0, [pc, #-3712]	; 1554 <dev_to_tty@plt-0x580>
    23d0:	cdpvc	4, 0, cr15, cr6, cr14, {2}
    23d4:			; <UNDEFINED> instruction: 0xf04ecc0f
    23d8:	strgt	r0, [pc, #-3587]	; 15dd <dev_to_tty@plt-0x4f7>
    23dc:	muleq	r7, r4, r8
    23e0:	andeq	lr, r7, r5, lsl #17
    23e4:	and	pc, ip, r6, asr #17
    23e8:	andcc	lr, r0, #3506176	; 0x358000
    23ec:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    23f0:	sbcpl	pc, r0, #570425344	; 0x22000000
    23f4:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    23f8:	andcc	lr, r0, #3244032	; 0x318000
    23fc:			; <UNDEFINED> instruction: 0xf8539b08
    2400:	ldmdavs	fp, {r2, r3, ip, sp}
    2404:			; <UNDEFINED> instruction: 0xf8d3691b
    2408:	ldrsblt	r4, [r4, -ip]!
    240c:			; <UNDEFINED> instruction: 0xf7ff4620
    2410:	stmdacs	r1, {r1, r4, r8, sl, fp, sp, lr, pc}
    2414:	stmdavc	r3!, {r2, r8, r9, sl, fp, ip, sp, pc}
    2418:	vld3.<illegal width 64>	{d7-d9}, [r7 :256], r3
    241c:	ldrtmi	r7, [r2], -r6, lsr #6
    2420:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    2424:			; <UNDEFINED> instruction: 0xf0432102
    2428:	andcs	r0, r0, r1, lsl #6
    242c:	vst4.<illegal width 64>	{d22-d25}, [pc :256], r3
    2430:	rscshi	r7, r3, #128, 6
    2434:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    2438:			; <UNDEFINED> instruction: 0xf0003001
    243c:	stmibmi	ip!, {r0, r2, r5, r6, r7, r9, sl, pc}
    2440:	ldrbtmi	r2, [r9], #-0
    2444:	tstvc	r9, r1, lsl #10	; <UNPREDICTABLE>
    2448:	ldcl	7, cr15, [r8, #1020]!	; 0x3fc
    244c:	blmi	fea68474 <pclose@plt+0xfea6642c>
    2450:	andvs	pc, r0, #1325400064	; 0x4f000000
    2454:	stmiapl	r3, {r3, r5, r7, r8, fp, lr}^
    2458:			; <UNDEFINED> instruction: 0xf5014479
    245c:	ldmdavs	r8, {r0, r1, r8, ip, sp, lr}
    2460:			; <UNDEFINED> instruction: 0xf7ff9306
    2464:	andcs	lr, r0, r6, lsl #27
    2468:	blx	ff83e480 <pclose@plt+0xff83c438>
    246c:	strcs	r4, [r0, #-2979]	; 0xfffff45d
    2470:	strtmi	r4, [lr], -r3, lsr #31
    2474:	movwls	r4, #29819	; 0x747b
    2478:			; <UNDEFINED> instruction: 0x461c447f
    247c:	mvneq	pc, r4, lsl #2
    2480:			; <UNDEFINED> instruction: 0xf0014620
    2484:			; <UNDEFINED> instruction: 0xf857f987
    2488:	ldmdblt	r3, {r3, r4, r7, sl, fp, ip, sp}
    248c:			; <UNDEFINED> instruction: 0xf0034620
    2490:	vst2.<illegal width 64>	{d31-d32}, [pc]!
    2494:	strcc	r7, [r1, #-128]	; 0xffffff80
    2498:	blx	abe4a8 <pclose@plt+0xabc460>
    249c:			; <UNDEFINED> instruction: 0xf8c42d04
    24a0:	vrshl.s8	q3, q10, q2
    24a4:			; <UNDEFINED> instruction: 0xf8445474
    24a8:	mvnle	r0, r4, lsl ip
    24ac:	ldrbtmi	r4, [fp], #-2965	; 0xfffff46b
    24b0:	ldccs	8, cr15, [r8], {83}	; 0x53
    24b4:			; <UNDEFINED> instruction: 0xf0402a00
    24b8:			; <UNDEFINED> instruction: 0xf503850b
    24bc:	blmi	fe49e64c <pclose@plt+0xfe49c604>
    24c0:	addsvs	r4, r8, fp, ror r4
    24c4:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    24c8:			; <UNDEFINED> instruction: 0xffc6f004
    24cc:	bls	215310 <pclose@plt+0x2132c8>
    24d0:	stmdavs	r0!, {r2, r4, r6, r7, fp, ip, lr}
    24d4:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    24d8:	bl	ff6404dc <pclose@plt+0xff63e494>
    24dc:	ldrbtmi	r4, [fp], #-2956	; 0xfffff474
    24e0:			; <UNDEFINED> instruction: 0xf8c32800
    24e4:	blle	182eac <pclose@plt+0x180e64>
    24e8:	stmmi	fp, {r1, r3, r7, r8, fp, lr}
    24ec:	ldrbtmi	r6, [r9], #-2082	; 0xfffff7de
    24f0:			; <UNDEFINED> instruction: 0xf7ff4478
    24f4:	blmi	fe27d6d4 <pclose@plt+0xfe27b68c>
    24f8:	bmi	fe24a904 <pclose@plt+0xfe2488bc>
    24fc:	bleq	3e640 <pclose@plt+0x3c5f8>
    2500:	stmmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    2504:	andls	r4, sl, #2046820352	; 0x7a000000
    2508:			; <UNDEFINED> instruction: 0xf502695b
    250c:	andcc	r5, r4, #536870920	; 0x20000008
    2510:	ldrbtmi	r9, [r8], #-523	; 0xfffffdf5
    2514:	ldrdcs	pc, [ip, #-131]!	; 0xffffff7d
    2518:	rsbsvc	pc, pc, r0, lsl #10
    251c:	cmnne	r0, r3, asr #17	; <UNPREDICTABLE>
    2520:			; <UNDEFINED> instruction: 0xf8c33a01
    2524:			; <UNDEFINED> instruction: 0xf7ff216c
    2528:			; <UNDEFINED> instruction: 0xf645ed12
    252c:	vrsra.s64	q9, <illegal reg q10.5>, #49
    2530:	movwls	r1, #37716	; 0x9354
    2534:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    2538:	ldmdbvs	sp, {r1, r3, r4, r7, r8, fp, sp, lr}^
    253c:			; <UNDEFINED> instruction: 0xf0402a00
    2540:	blmi	1ea3498 <pclose@plt+0x1ea1450>
    2544:			; <UNDEFINED> instruction: 0xf8d3447b
    2548:	movwcc	r3, #4748	; 0x128c
    254c:	bicshi	pc, r0, #0
    2550:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
    2554:	ldccc	8, cr15, [r8], {80}	; 0x50
    2558:	rsbvc	pc, sl, r0, lsl #10
    255c:	ldmdami	r5!, {r0, r1, r3, r8, ip, sp, pc}^
    2560:			; <UNDEFINED> instruction: 0xf7ff4478
    2564:	ldclmi	12, cr14, [r4], #-712	; 0xfffffd38
    2568:	cdpmi	0, 7, cr2, cr4, cr0, {0}
    256c:	blx	fe6be578 <pclose@plt+0xfe6bc530>
    2570:	ldrbtmi	r4, [ip], #-3955	; 0xfffff08d
    2574:			; <UNDEFINED> instruction: 0xf002447e
    2578:	ldrbtmi	pc, [pc], #-3465	; 2580 <pclose@plt+0x538>	; <UNPREDICTABLE>
    257c:	sublt	pc, r0, #196, 16	; 0xc40000
    2580:	addlt	pc, ip, #12976128	; 0xc60000
    2584:	andlt	pc, r4, r7, asr #17
    2588:	cdp2	0, 9, cr15, cr8, cr5, {0}
    258c:	subcs	pc, r0, #212, 16	; 0xd40000
    2590:	sbcseq	pc, r8, r4, lsr #3
    2594:			; <UNDEFINED> instruction: 0xf8d74c6b
    2598:	ldrbtmi	r3, [ip], #-4092	; 0xfffff004
    259c:	blcc	49010 <pclose@plt+0x46fc8>
    25a0:	bcc	3408b8 <pclose@plt+0x33e870>
    25a4:	ldc	7, cr15, [r0], {255}	; 0xff
    25a8:	blcs	1cc7c <pclose@plt+0x1ac34>
    25ac:	rschi	pc, r8, #64	; 0x40
    25b0:	bne	340908 <pclose@plt+0x33e8c0>
    25b4:			; <UNDEFINED> instruction: 0xf8d54628
    25b8:	blcs	e900 <pclose@plt+0xc8b8>
    25bc:	strmi	fp, [fp], -r8, lsl #30
    25c0:	cmpcc	r8, r5, asr #17	; <UNPREDICTABLE>
    25c4:			; <UNDEFINED> instruction: 0xffaef00c
    25c8:	bcc	340920 <pclose@plt+0x33e8d8>
    25cc:	vrshr.s64	d20, d8, #64
    25d0:			; <UNDEFINED> instruction: 0xf8d582ec
    25d4:	tsteq	sl, #204	; 0xcc
    25d8:	blmi	16f7a10 <pclose@plt+0x16f59c8>
    25dc:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    25e0:	blmi	16aeab4 <pclose@plt+0x16aca6c>
    25e4:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    25e8:	ldrdcc	pc, [ip], #131	; 0x83
    25ec:	strle	r0, [r1, #-1755]	; 0xfffff925
    25f0:	cdp2	0, 5, cr15, cr14, cr2, {0}
    25f4:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
    25f8:	b	ff3405fc <pclose@plt+0xff33e5b4>
    25fc:	ldrbtmi	r4, [fp], #-2900	; 0xfffff4ac
    2600:	svcne	0x00f8f8d3
    2604:			; <UNDEFINED> instruction: 0xf0002900
    2608:	blmi	14a33b4 <pclose@plt+0x14a136c>
    260c:			; <UNDEFINED> instruction: 0xf8d3447b
    2610:	blcs	ef78 <pclose@plt+0xcf30>
    2614:	teqhi	r5, #192, 4	; <UNPREDICTABLE>
    2618:	ldrbtmi	r4, [sl], #-2639	; 0xfffff5b1
    261c:	addscc	pc, r4, #13762560	; 0xd20000
    2620:	svclt	0x00c42b00
    2624:	mvnscc	pc, #-1073741824	; 0xc0000000
    2628:	addscc	pc, r4, #12713984	; 0xc20000
    262c:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
    2630:	addscs	pc, r4, #13828096	; 0xd30000
    2634:			; <UNDEFINED> instruction: 0xf0002a00
    2638:	lfm	f0, 3, [r3, #640]	; 0x280
    263c:	blmi	1220e64 <pclose@plt+0x121ee1c>
    2640:	bvs	43ddc4 <pclose@plt+0x43bd7c>
    2644:			; <UNDEFINED> instruction: 0xf853447b
    2648:	mrc	12, 5, r4, cr13, cr8, {4}
    264c:	vcvt.f32.s32	s14, s15
    2650:	vstr	s12, [sl, #796]	; 0x31c
    2654:	vadd.f32	s15, s14, s0
    2658:	vnmul.f32	s15, s15, s12
    265c:			; <UNDEFINED> instruction: 0xeefd7aa6
    2660:	vstr	s15, [sl, #924]	; 0x39c
    2664:			; <UNDEFINED> instruction: 0x2c007a01
    2668:	adcshi	pc, r5, #0
    266c:	stmib	sp, {r8, r9, sp}^
    2670:	ldrmi	sl, [sl], -r0, lsl #6
    2674:			; <UNDEFINED> instruction: 0x46184619
    2678:	bl	ff44067c <pclose@plt+0xff43e634>
    267c:	svclt	0x0000e75a
    2680:	svcvc	0x007fffff
    2684:	vmulmi.f64	d22, d14, d24
    2688:	andeq	r3, r2, sl, lsr #26
    268c:	strdeq	r0, [r0], -ip
    2690:	andeq	r5, r2, ip, ror fp
    2694:	andeq	r3, r2, r4, ror pc
    2698:	andeq	sl, r4, r2, ror #12
    269c:	strdeq	r3, [r2], -r6
    26a0:	ldrdeq	r4, [r2], -ip
    26a4:	ldrdeq	sl, [r4], -r6
    26a8:	andeq	r0, r1, r4, lsl #10
    26ac:	andeq	r0, r1, lr, ror #4
    26b0:	muleq	r2, r0, lr
    26b4:			; <UNDEFINED> instruction: 0x000104be
    26b8:	andeq	r4, r2, r6, ror #18
    26bc:	andeq	r0, r1, r8, lsr #9
    26c0:	andeq	r4, r2, ip, lsr #18
    26c4:	ldrdeq	r0, [r1], -sl
    26c8:	andeq	r4, r2, r0, lsl r9
    26cc:	andeq	r5, r2, r2, ror #19
    26d0:	andeq	r0, r1, r8, asr #10
    26d4:	andeq	r0, r1, lr, lsr #10
    26d8:	strdeq	r4, [r2], -r6
    26dc:	andeq	r5, r2, ip, ror r8
    26e0:	andeq	r3, r2, r6, lsl #25
    26e4:	andeq	r5, r2, r6, ror #16
    26e8:	andeq	r4, r2, sl, asr r7
    26ec:	andeq	r0, r0, r8, lsr r2
    26f0:	andeq	r5, r2, sl, lsr #15
    26f4:	andeq	r0, r0, r4, lsr r2
    26f8:	andeq	r6, r2, ip, lsl #17
    26fc:	andeq	sl, r4, r0, lsl #5
    2700:	andeq	r5, r2, r4, ror r7
    2704:	andeq	r5, r2, lr, lsr r7
    2708:	andeq	r3, r2, r4, ror #27
    270c:	andeq	r0, r0, ip, lsl #4
    2710:	andeq	r3, r2, r6, lsr #22
    2714:			; <UNDEFINED> instruction: 0x000101b2
    2718:			; <UNDEFINED> instruction: 0x000101b4
    271c:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
    2720:	strdeq	sl, [r4], -r0
    2724:	ldrdeq	r5, [r2], -sl
    2728:			; <UNDEFINED> instruction: 0x000245be
    272c:	andeq	r3, r2, r0, asr #21
    2730:	muleq	r2, sl, r6
    2734:	andeq	r0, r1, r4, asr #1
    2738:	andeq	r5, r2, sl, ror r6
    273c:	muleq	r2, r0, sl
    2740:	andeq	r4, r2, sl, ror r5
    2744:	andeq	r6, r2, sl, asr #14
    2748:	andeq	r3, r2, r8, lsr #20
    274c:	andeq	r4, r2, r0, lsl r5
    2750:	strdeq	r4, [r2], -r6
    2754:	strdeq	r3, [r2], -r8
    2758:	andeq	r3, r2, sl, ror #19
    275c:	ldrdeq	r3, [r2], -r6
    2760:	andeq	r5, r2, r8, lsr #11
    2764:			; <UNDEFINED> instruction: 0x366cf8df
    2768:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    276c:	ldrdcc	pc, [ip], #130	; 0x82
    2770:	movteq	pc, #131	; 0x83	; <UNPREDICTABLE>
    2774:	sbccc	pc, ip, r2, asr #17
    2778:			; <UNDEFINED> instruction: 0xf8dfe5e6
    277c:	andcs	r3, r1, #92, 12	; 0x5c00000
    2780:			; <UNDEFINED> instruction: 0xf8c3447b
    2784:	ldrb	r2, [pc, #304]	; 28bc <pclose@plt+0x874>
    2788:	strcc	r7, [r1, #-2159]	; 0xfffff791
    278c:	stmdavs	r5!, {r0, r1, r2, r3, r5, r8, fp, ip, sp, pc}
    2790:			; <UNDEFINED> instruction: 0xf0002d00
    2794:	stmdavc	pc!, {r0, r2, r3, r5, r8, sl, pc}	; <UNPREDICTABLE>
    2798:			; <UNDEFINED> instruction: 0xf7ff3404
    279c:			; <UNDEFINED> instruction: 0xf8dfeb10
    27a0:	ldrbtmi	r8, [r8], #1596	; 0x63c
    27a4:	strbmi	r6, [r0], -r3, lsl #16
    27a8:	eorne	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    27ac:	bl	13c07b0 <pclose@plt+0x13be768>
    27b0:			; <UNDEFINED> instruction: 0xf0002800
    27b4:			; <UNDEFINED> instruction: 0xf8df8508
    27b8:	bl	fe810060 <pclose@plt+0xfe80e018>
    27bc:	ldrbtmi	r0, [fp], #-8
    27c0:	subseq	pc, ip, #12779520	; 0xc30000
    27c4:			; <UNDEFINED> instruction: 0xf8dfe5c0
    27c8:	ldrbtmi	r3, [fp], #-1564	; 0xfffff9e4
    27cc:			; <UNDEFINED> instruction: 0xf8d2695a
    27d0:	subseq	r3, r8, #204	; 0xcc
    27d4:			; <UNDEFINED> instruction: 0xf423bf4c
    27d8:	vst4.8	{d4[0],d5[0],d6[0],d7[0]}, [r3], r0
    27dc:	vld2.8	{d4-d7}, [r3], r0
    27e0:	vst2.32	{d16-d19}, [r3], r0
    27e4:			; <UNDEFINED> instruction: 0xf8c25300
    27e8:	str	r3, [sp, #204]!	; 0xcc
    27ec:	blcs	209a0 <pclose@plt+0x1e958>
    27f0:	msrhi	SPSR_fsxc, r0
    27f4:			; <UNDEFINED> instruction: 0xf8df3501
    27f8:			; <UNDEFINED> instruction: 0x462815f0
    27fc:			; <UNDEFINED> instruction: 0xf7ff4479
    2800:	stmdacs	r0, {r1, r4, sl, fp, sp, lr, pc}
    2804:	cfstrsge	mvf15, [r3, #252]!	; 0xfc
    2808:	strbcs	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    280c:	stmdals	r8, {r0, r3, r5, r9, sl, lr}
    2810:	ldrbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    2814:	ldrbtmi	r5, [fp], #-2176	; 0xfffff780
    2818:	svccs	0x00acf8d3
    281c:	ldrdcc	pc, [ip, -r0]!
    2820:	ldrsbeq	pc, [ip, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    2824:			; <UNDEFINED> instruction: 0xff3ef000
    2828:			; <UNDEFINED> instruction: 0xf844f002
    282c:	bls	3de5c <pclose@plt+0x3be14>
    2830:	stmdaeq	r1, {r0, r2, r8, ip, sp, lr, pc}
    2834:	stmdavc	fp!, {r8, r9, sl, sp}^
    2838:			; <UNDEFINED> instruction: 0xf8d4b92b
    283c:	strcs	r8, [r1, -r0]
    2840:	svceq	0x0000f1b8
    2844:	blls	1f6870 <pclose@plt+0x1f4828>
    2848:			; <UNDEFINED> instruction: 0xf5034640
    284c:			; <UNDEFINED> instruction: 0xf7ff71fe
    2850:	strmi	lr, [r1], sl, ror #23
    2854:			; <UNDEFINED> instruction: 0xf0402800
    2858:			; <UNDEFINED> instruction: 0xf8df811a
    285c:			; <UNDEFINED> instruction: 0xf04f3598
    2860:	strcc	r3, [r1, #-767]	; 0xfffffd01
    2864:			; <UNDEFINED> instruction: 0xf8c3447b
    2868:	ldrb	r2, [r0, #-148]!	; 0xffffff6c
    286c:	strcc	pc, [r8, #2271]	; 0x8df
    2870:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2874:	ldmdacs	ip, {r0, r1, r6, r7, fp, ip, sp, lr, pc}^
    2878:			; <UNDEFINED> instruction: 0xf8dfe566
    287c:	ldrbtmi	r3, [fp], #-1408	; 0xfffffa80
    2880:			; <UNDEFINED> instruction: 0xf8d3695b
    2884:	blcs	ee8c <pclose@plt+0xce44>
    2888:	ldrhi	pc, [r5], #-64	; 0xffffffc0
    288c:	ldrbls	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2890:			; <UNDEFINED> instruction: 0xf8df4628
    2894:			; <UNDEFINED> instruction: 0xf8df8570
    2898:	ldrbtmi	r3, [r9], #1392	; 0x570
    289c:	ldrbtmi	r4, [fp], #-1272	; 0xfffffb08
    28a0:	stmdavc	r3, {r1, r2, r8, r9, ip, pc}^
    28a4:	stmdblt	r3!, {r0, r1, r2, r6, sl, fp, ip}
    28a8:	svccs	0x00006827
    28ac:	movwhi	pc, #24576	; 0x6000	; <UNPREDICTABLE>
    28b0:	blls	18f8c8 <pclose@plt+0x18d880>
    28b4:	ldcpl	8, cr15, [ip], {211}	; 0xd3
    28b8:	vmul.f32	d2, d0, d3
    28bc:			; <UNDEFINED> instruction: 0x465282f5
    28c0:	ldrtmi	r4, [r8], -r9, asr #12
    28c4:	b	ff8c08c8 <pclose@plt+0xff8be880>
    28c8:			; <UNDEFINED> instruction: 0xf0402801
    28cc:			; <UNDEFINED> instruction: 0x46418114
    28d0:			; <UNDEFINED> instruction: 0xf7ff4638
    28d4:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    28d8:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
    28dc:	ldrdeq	pc, [r0], -sl
    28e0:			; <UNDEFINED> instruction: 0xf0002800
    28e4:	stccs	0, cr8, [r0, #-768]	; 0xfffffd00
    28e8:	ldrdeq	fp, [r9], r8	; <UNPREDICTABLE>
    28ec:	sbchi	pc, r4, r0, asr #6
    28f0:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
    28f4:	ldrbtmi	r0, [fp], #-169	; 0xffffff57
    28f8:	stmiane	sl, {r2, r4, r6, r7, r8, r9, ip, sp}^
    28fc:	addsmi	lr, r3, #2
    2900:	adcshi	pc, sl, r0
    2904:	svcgt	0x0004f853
    2908:	mvnsle	r4, r4, lsl #11
    290c:	ldrtmi	r2, [r8], -ip, lsr #2
    2910:	b	fe740914 <pclose@plt+0xfe73e8cc>
    2914:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    2918:	bicle	r2, r2, r0, lsl #22
    291c:	ldrtmi	r4, [sp], -r7, lsl #12
    2920:	stmdavc	fp!, {r0, r1, r3, r8, sl, sp, lr, pc}^
    2924:	stmdblt	fp!, {r0, r1, r2, r3, r5, r6, sl, fp, ip}
    2928:	svccs	0x00006827
    292c:	strbthi	pc, [r6], #-0	; <UNPREDICTABLE>
    2930:	strcc	r7, [r4], #-2107	; 0xfffff7c5
    2934:			; <UNDEFINED> instruction: 0xf0002b2b
    2938:	blcs	b62c8c <pclose@plt+0xb60c44>
    293c:			; <UNDEFINED> instruction: 0xf8dfd10a
    2940:			; <UNDEFINED> instruction: 0x370134d0
    2944:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2948:	ldrdcc	pc, [ip], #130	; 0x82
    294c:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    2950:	sbccc	pc, ip, r2, asr #17
    2954:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2958:	bls	20bd60 <pclose@plt+0x209d18>
    295c:			; <UNDEFINED> instruction: 0xf1a358d3
    2960:	and	r0, r3, r4, lsl #16
    2964:	cfldr32cs	mvfx3, [sl, #-4]!
    2968:			; <UNDEFINED> instruction: 0x83bef000
    296c:	svcne	0x0004f858
    2970:			; <UNDEFINED> instruction: 0xf7ff4638
    2974:	stmdacs	r0, {r5, r6, r7, fp, sp, lr, pc}
    2978:			; <UNDEFINED> instruction: 0xf8dfd1f4
    297c:			; <UNDEFINED> instruction: 0x4638349c
    2980:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2984:	ldrdcc	pc, [ip], #130	; 0x82
    2988:	sbcpl	pc, r8, r2, asr #17
    298c:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    2990:	sbccc	pc, ip, r2, asr #17
    2994:	b	13c0998 <pclose@plt+0x13be950>
    2998:	strb	r1, [lr], #2109	; 0x83d
    299c:	strcc	r7, [r1, #-2155]	; 0xfffff795
    29a0:	stmdavs	r5!, {r0, r1, r5, r8, fp, ip, sp, pc}
    29a4:			; <UNDEFINED> instruction: 0xf0002d00
    29a8:	strcc	r8, [r4], #-1068	; 0xfffffbd4
    29ac:			; <UNDEFINED> instruction: 0x46284651
    29b0:			; <UNDEFINED> instruction: 0xffbaf003
    29b4:			; <UNDEFINED> instruction: 0xf0002800
    29b8:	ldcl	3, cr8, [sl, #568]	; 0x238
    29bc:	vmov.f32	s15, #64	; 0x3e000000  0.125
    29c0:	vsqrt.f32	s15, s16
    29c4:			; <UNDEFINED> instruction: 0xf100fa10
    29c8:	cdp	3, 15, cr8, cr13, cr6, {4}
    29cc:			; <UNDEFINED> instruction: 0xf8df7ae7
    29d0:	ldrbtmi	r3, [fp], #-1100	; 0xfffffbb4
    29d4:	bvc	fe97e0e8 <pclose@plt+0xfe97c0a0>
    29d8:			; <UNDEFINED> instruction: 0xf8dfe4af
    29dc:	tstcs	r0, r4, asr #8
    29e0:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    29e4:	ldrdcs	pc, [ip], #131	; 0x83
    29e8:	sbcsne	pc, r0, r3, asr #17
    29ec:	eoreq	pc, r0, #130	; 0x82
    29f0:	sbccs	pc, ip, r3, asr #17
    29f4:	stmdavc	fp!, {r3, r5, r7, sl, sp, lr, pc}^
    29f8:	stmdblt	r3!, {r0, r8, sl, ip, sp}
    29fc:	stccs	8, cr6, [r0, #-148]	; 0xffffff6c
    2a00:	mvnshi	pc, #0
    2a04:	ldrtmi	r3, [r1], -r4, lsl #8
    2a08:			; <UNDEFINED> instruction: 0xf0024628
    2a0c:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    2a10:	mvnhi	pc, #0
    2a14:	bvc	3e174 <pclose@plt+0x3c12c>
    2a18:	bvc	ff03e5f4 <pclose@plt+0xff03c5ac>
    2a1c:	blx	43e5e8 <pclose@plt+0x43c5a0>
    2a20:	cfstr32ge	mvfx15, [fp], {127}	; 0x7f
    2a24:	bls	2159f0 <pclose@plt+0x2139a8>
    2a28:	ldcvs	8, cr5, [r8], {211}	; 0xd3
    2a2c:			; <UNDEFINED> instruction: 0xff42f001
    2a30:	ldrbtmi	r4, [fp], #-3068	; 0xfffff404
    2a34:			; <UNDEFINED> instruction: 0xf8d2695a
    2a38:			; <UNDEFINED> instruction: 0xf08330cc
    2a3c:			; <UNDEFINED> instruction: 0xf8c20380
    2a40:	str	r3, [r1], #204	; 0xcc
    2a44:	andcs	r4, r1, #248, 22	; 0x3e000
    2a48:			; <UNDEFINED> instruction: 0xf843447b
    2a4c:	ldrbt	r2, [fp], #-3224	; 0xfffff368
    2a50:	ldrbtmi	r4, [fp], #-3062	; 0xfffff40a
    2a54:	ldmdaeq	ip, {r0, r1, r6, r7, fp, ip, sp, lr, pc}^
    2a58:			; <UNDEFINED> instruction: 0xf8da4bf5
    2a5c:	ldrbtmi	r2, [fp], #-0
    2a60:			; <UNDEFINED> instruction: 0xf7ff621a
    2a64:			; <UNDEFINED> instruction: 0xf7ffbbd8
    2a68:	vstrcs.16	s28, [r0, #-412]	; 0xfffffe64	; <UNPREDICTABLE>
    2a6c:	ldrdeq	fp, [r9], r8	; <UNPREDICTABLE>
    2a70:	andeq	pc, r0, sl, asr #17
    2a74:	svcge	0x003cf73f
    2a78:	strcc	r4, [r1, #-3054]	; 0xfffff412
    2a7c:	ldrbtmi	r4, [fp], #-2798	; 0xfffff512
    2a80:	strmi	r4, [fp], #-1146	; 0xfffffb86
    2a84:	ldcpl	8, cr15, [ip], {194}	; 0xc2
    2a88:	sbcseq	pc, r8, r3, asr #17
    2a8c:			; <UNDEFINED> instruction: 0x4651e73e
    2a90:			; <UNDEFINED> instruction: 0xf0034640
    2a94:	stmdacs	r0, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    2a98:	tsthi	r4, #0	; <UNPREDICTABLE>
    2a9c:	bvc	3e20c <pclose@plt+0x3c1c4>
    2aa0:	bvc	ffa3e678 <pclose@plt+0xffa3c630>
    2aa4:	blx	43e670 <pclose@plt+0x43c628>
    2aa8:	movwhi	pc, #49408	; 0xc100	; <UNPREDICTABLE>
    2aac:	bvc	ff23e130 <pclose@plt+0xff23c0e8>
    2ab0:	bvc	ff1fe688 <pclose@plt+0xff1fc640>
    2ab4:	blx	43e680 <pclose@plt+0x43c638>
    2ab8:	movwhi	pc, #17152	; 0x4300	; <UNPREDICTABLE>
    2abc:	bvc	ff9fe6b8 <pclose@plt+0xff9fc670>
    2ac0:	bl	115a40 <pclose@plt+0x1139f8>
    2ac4:	bl	203ce8 <pclose@plt+0x201ca0>
    2ac8:	ldrbtmi	r0, [fp], #-1289	; 0xfffffaf7
    2acc:	bvc	97e1e0 <pclose@plt+0x97c198>
    2ad0:	stmdavs	r3!, {r0, r2, r3, r4, r5, sl, sp, lr, pc}
    2ad4:			; <UNDEFINED> instruction: 0xf43f2b00
    2ad8:	strcc	sl, [r4], #-3726	; 0xfffff172
    2adc:	pkhbt	r4, sl, sp, lsl #12
    2ae0:			; <UNDEFINED> instruction: 0x37014bd7
    2ae4:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2ae8:	ldrdcc	pc, [ip], #130	; 0x82
    2aec:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    2af0:	sbccc	pc, ip, r2, asr #17
    2af4:	bmi	fef7c7b4 <pclose@plt+0xfef7a76c>
    2af8:			; <UNDEFINED> instruction: 0x46134639
    2afc:	ldmpl	r3, {r3, r9, fp, ip, pc}^
    2b00:			; <UNDEFINED> instruction: 0xf0006a98
    2b04:			; <UNDEFINED> instruction: 0xf001fdcf
    2b08:	blmi	ff3c2664 <pclose@plt+0xff3c061c>
    2b0c:	stmiami	lr, {r0, r3, r5, r9, sl, lr}^
    2b10:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    2b14:	svccs	0x00acf8d3
    2b18:	ldc2l	0, cr15, [ip]
    2b1c:	bllt	1440b20 <pclose@plt+0x143ead8>
    2b20:	stmdals	r8, {r1, r4, r5, r7, r9, fp, lr}
    2b24:	stmibmi	sl, {r0, r3, r6, r7, r8, r9, fp, lr}^
    2b28:	ldrbtmi	r5, [fp], #-2176	; 0xfffff780
    2b2c:			; <UNDEFINED> instruction: 0xf8d34479
    2b30:			; <UNDEFINED> instruction: 0xf8d02fac
    2b34:			; <UNDEFINED> instruction: 0xf8d0312c
    2b38:			; <UNDEFINED> instruction: 0xf00000bc
    2b3c:			; <UNDEFINED> instruction: 0xf7fffdb3
    2b40:	andcs	lr, r0, r6, lsr #18
    2b44:	cdp2	0, 7, cr15, cr6, cr1, {0}
    2b48:	stmiami	r8!, {r0, r4, r9, sl, lr}
    2b4c:	blmi	ff069374 <pclose@plt+0xff06732c>
    2b50:	ldrbtmi	r5, [fp], #-2064	; 0xfffff7f0
    2b54:	svccs	0x00acf8d3
    2b58:	movteq	lr, #43472	; 0xa9d0
    2b5c:	stc2	0, cr15, [r2]
    2b60:	cdp2	0, 10, cr15, cr8, cr1, {0}
    2b64:	bls	215a18 <pclose@plt+0x2139d0>
    2b68:	svcne	0x002c58d5
    2b6c:			; <UNDEFINED> instruction: 0xf85435e4
    2b70:			; <UNDEFINED> instruction: 0xf7ff0f04
    2b74:	adcmi	lr, r5, #12, 18	; 0x30000
    2b78:	strdcs	sp, [r0], -r9
    2b7c:	cdp2	0, 5, cr15, cr10, cr1, {0}
    2b80:	sbcshi	pc, r4, #14614528	; 0xdf0000
    2b84:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2b88:	bvc	340ee0 <pclose@plt+0x33ee98>
    2b8c:	stcls	6, cr4, [r7], {78}	; 0x4e
    2b90:			; <UNDEFINED> instruction: 0xf8d444f8
    2b94:	ldrbeq	r3, [r9], ip, asr #1
    2b98:	ldrmi	sp, [r9, #1105]!	; 0x451
    2b9c:	ldcge	6, cr15, [r9, #-764]	; 0xfffffd04
    2ba0:	vmax.s8	d3, d4, d1
    2ba4:	mcrcs	4, 0, r5, cr4, cr4, {3}
    2ba8:	stfmid	f5, [ip], #972	; 0x3cc
    2bac:			; <UNDEFINED> instruction: 0xf504447c
    2bb0:			; <UNDEFINED> instruction: 0xf7ff7052
    2bb4:	blmi	feabd1e4 <pclose@plt+0xfeabb19c>
    2bb8:			; <UNDEFINED> instruction: 0x2098f8d4
    2bbc:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    2bc0:			; <UNDEFINED> instruction: 0x009cf8d4
    2bc4:	addcc	pc, ip, #13828096	; 0xd30000
    2bc8:	sbccs	lr, r3, #165888	; 0x28800
    2bcc:	sbccs	lr, r3, r0, lsl #22
    2bd0:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bd4:	blge	43bfd0 <pclose@plt+0x439f88>
    2bd8:			; <UNDEFINED> instruction: 0xf843aa30
    2bdc:	addsmi	fp, r3, #4, 30
    2be0:	ldmdbge	r1, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    2be4:			; <UNDEFINED> instruction: 0xf8cd4d9f
    2be8:	movwcs	sl, #0
    2bec:	ldrbtmi	r6, [sp], #-2056	; 0xfffff7f8
    2bf0:	rsbsvc	pc, pc, #20971520	; 0x1400000
    2bf4:			; <UNDEFINED> instruction: 0xf0409201
    2bf8:	ldrmi	r0, [sl], -r1
    2bfc:	andcs	r6, r1, r8
    2c00:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c04:			; <UNDEFINED> instruction: 0xf77f2800
    2c08:	mulcs	r1, r5, ip
    2c0c:			; <UNDEFINED> instruction: 0xff0ef003
    2c10:			; <UNDEFINED> instruction: 0x46062857
    2c14:	msrhi	SPSR_fxc, r0
    2c18:	adcshi	pc, pc, r0, lsl #6
    2c1c:	ldmdacs	fp, {r4, r8, ip, sp, pc}
    2c20:	adcshi	pc, lr, r0, asr #32
    2c24:			; <UNDEFINED> instruction: 0xf0002001
    2c28:	stmmi	pc, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2c2c:	ldrbtmi	r4, [r8], #-2959	; 0xfffff471
    2c30:			; <UNDEFINED> instruction: 0xf500447b
    2c34:	addsvs	r7, r8, r2, rrx
    2c38:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c3c:	bl	fe9fbe2c <pclose@plt+0xfe9f9de4>
    2c40:	strtmi	r0, [r0], -r9, lsl #14
    2c44:	tstcs	r0, r3, lsr r6
    2c48:	ldrdcs	pc, [ip], #128	; 0x80
    2c4c:	vcgt.s8	d3, d0, d1
    2c50:			; <UNDEFINED> instruction: 0x06d25074
    2c54:	tstcc	r1, r8, asr #30
    2c58:	mvnsle	r2, r4, lsl #22
    2c5c:	ldrsbeq	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    2c60:	svclt	0x00082900
    2c64:	ldmdblt	r0, {r0, r8, sp}
    2c68:			; <UNDEFINED> instruction: 0xf00e1a78
    2c6c:	ldrtmi	pc, [r9], -r1, lsr #30	; <UNPREDICTABLE>
    2c70:	cmpeq	r8, r4, asr #17	; <UNPREDICTABLE>
    2c74:			; <UNDEFINED> instruction: 0xf00c4620
    2c78:			; <UNDEFINED> instruction: 0xf8d8fc55
    2c7c:	strmi	r7, [r1], #2572	; 0xa0c
    2c80:	ldmdbmi	fp!, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}^
    2c84:			; <UNDEFINED> instruction: 0xf8d14479
    2c88:	blcs	128d0 <pclose@plt+0x10888>
    2c8c:	cfstrdge	mvd15, [r4], {63}	; 0x3f
    2c90:	andcs	r4, r0, r8, ror sl
    2c94:	cmnvs	r1, #4194304	; 0x400000	; <UNPREDICTABLE>
    2c98:	ldrbtvc	pc, [r8], #1537	; 0x601	; <UNPREDICTABLE>
    2c9c:			; <UNDEFINED> instruction: 0x4605447a
    2ca0:			; <UNDEFINED> instruction: 0xf8c1320c
    2ca4:			; <UNDEFINED> instruction: 0xf853bf10
    2ca8:	teqlt	r1, r4, lsl #30
    2cac:	andcs	r6, r1, r1, lsl r8
    2cb0:			; <UNDEFINED> instruction: 0xf8c34605
    2cb4:	strmi	fp, [r1], #-0
    2cb8:	adcmi	r6, r3, #17
    2cbc:	andseq	pc, r4, #-2147483648	; 0x80000000
    2cc0:	stmdacs	r0, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    2cc4:	cfstrsge	mvf15, [r8], #252	; 0xfc
    2cc8:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    2ccc:	svcpl	0x0010f8c3
    2cd0:			; <UNDEFINED> instruction: 0xf43f2d00
    2cd4:			; <UNDEFINED> instruction: 0xf004aca1
    2cd8:	ldr	pc, [sp], #2271	; 0x8df
    2cdc:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
    2ce0:	ldrdcs	lr, [r6], -r3	; <UNPREDICTABLE>
    2ce4:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ce8:			; <UNDEFINED> instruction: 0xf004e48f
    2cec:	strt	pc, [r8], #-2997	; 0xfffff44b
    2cf0:	stc2l	0, cr15, [r8], #16
    2cf4:			; <UNDEFINED> instruction: 0xf9caf002
    2cf8:	rscsne	pc, r0, r4, asr #12
    2cfc:	andeq	pc, r2, r0, asr #5
    2d00:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d04:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    2d08:	subvc	pc, sl, r0, lsl #10
    2d0c:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d10:	ldmdami	ip, {r0, r3, r5, sl, sp, lr, pc}^
    2d14:			; <UNDEFINED> instruction: 0xf7ff4478
    2d18:	strmi	lr, [r7], -lr, lsr #16
    2d1c:	stmdavc	r3, {r4, r8, ip, sp, pc}
    2d20:	andle	r2, sl, pc, lsr #22
    2d24:	ldmdami	r8, {r0, r2, r8, r9, ip, sp, pc}^
    2d28:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    2d2c:	ldc2	0, cr15, [sl]
    2d30:	mvnvc	pc, pc, asr #8
    2d34:			; <UNDEFINED> instruction: 0xf7ff4607
    2d38:	ldmdami	r4, {r4, r5, r7, fp, sp, lr, pc}^
    2d3c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    2d40:	stc2l	0, cr15, [r8]
    2d44:	logmid	f3, f0
    2d48:	mvnvc	pc, pc, asr #8
    2d4c:			; <UNDEFINED> instruction: 0xf606447e
    2d50:			; <UNDEFINED> instruction: 0x4628051c
    2d54:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d58:			; <UNDEFINED> instruction: 0xf8d6484e
    2d5c:	ldrtmi	r2, [r9], -ip, lsr #31
    2d60:			; <UNDEFINED> instruction: 0xf0004478
    2d64:	ldmdblt	r0!, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
    2d68:	stmdbmi	ip, {r0, r1, r3, r6, r8, sl, fp, lr}^
    2d6c:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    2d70:			; <UNDEFINED> instruction: 0xf7ff4628
    2d74:			; <UNDEFINED> instruction: 0x4606e91c
    2d78:			; <UNDEFINED> instruction: 0xf43f2800
    2d7c:			; <UNDEFINED> instruction: 0x4629aa3f
    2d80:			; <UNDEFINED> instruction: 0xf7ff4652
    2d84:	stmdbmi	r6, {r1, r4, r5, r9, fp, ip, sp, pc}^
    2d88:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2d8c:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d90:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2d94:			; <UNDEFINED> instruction: 0xf7ffd0e8
    2d98:	ldmdacs	r1!, {r0, r5, r9, fp, ip, sp, pc}^
    2d9c:	mcrge	4, 7, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    2da0:	ldrbtmi	r4, [sp], #-3392	; 0xfffff2c0
    2da4:	ldrvs	pc, [r7, #1285]!	; 0x505
    2da8:			; <UNDEFINED> instruction: 0x46284631
    2dac:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2db0:			; <UNDEFINED> instruction: 0xf0402800
    2db4:	strcc	r8, [r1], #-419	; 0xfffffe5d
    2db8:	cfstr32cs	mvfx3, [r5], {132}	; 0x84
    2dbc:	bls	237594 <pclose@plt+0x23554c>
    2dc0:	ldmpl	r3, {r1, r3, r8, r9, fp, lr}^
    2dc4:	ldrdeq	pc, [r4, -r3]!
    2dc8:	ldc2	0, cr15, [r8], {6}
    2dcc:	svclt	0x0000e72a
    2dd0:	strmi	r0, [r0], #-0
    2dd4:	andeq	r4, r2, ip, lsl #7
    2dd8:	andeq	r5, r2, ip, ror #8
    2ddc:	strdeq	pc, [r0], -r2
    2de0:	andeq	r3, r2, r6, asr #16
    2de4:	andeq	r4, r2, sl, lsr #6
    2de8:	muleq	r0, r0, lr
    2dec:	andeq	r0, r0, r0, lsr #4
    2df0:	ldrdeq	r4, [r2], -lr
    2df4:	andeq	r5, r2, r8, lsl #7
    2df8:	andeq	r5, r2, sl, ror r3
    2dfc:	andeq	r4, r2, r6, ror r2
    2e00:	andeq	pc, r0, lr, asr #21
    2e04:	andeq	pc, r0, r0, lsl #28
    2e08:	andeq	r4, r2, r6, asr r2
    2e0c:	strdeq	r5, [r2], -r6
    2e10:			; <UNDEFINED> instruction: 0x000241b0
    2e14:	andeq	r0, r0, r8, asr #4
    2e18:	andeq	r4, r2, r4, ror r1
    2e1c:	andeq	r3, r2, r2, lsr r6
    2e20:	andeq	r4, r2, r4, lsl r1
    2e24:	andeq	r4, r2, r2, asr #1
    2e28:	andeq	r5, r2, r4, lsr #3
    2e2c:	muleq	r2, sl, r1
    2e30:	andeq	r3, r2, r6, lsr #11
    2e34:	andeq	r5, r2, lr, ror #2
    2e38:	andeq	r4, r2, r4, ror r0
    2e3c:	andeq	r5, r2, r2, lsr #2
    2e40:	andeq	r4, r2, r0, lsl r0
    2e44:	andeq	r3, r2, r4, ror #31
    2e48:	andeq	pc, r0, r6, ror #23
    2e4c:	andeq	r3, r2, sl, asr #31
    2e50:	andeq	pc, r0, r4, asr #20
    2e54:	andeq	r3, r2, r2, lsr #31
    2e58:	andeq	r6, r2, r4, asr r1
    2e5c:	andeq	r5, r2, r0, asr #32
    2e60:	andeq	r3, r2, r6, asr #8
    2e64:	strdeq	r4, [r2], -lr
    2e68:			; <UNDEFINED> instruction: 0x00024fbe
    2e6c:	andeq	r3, r2, r4, ror r6
    2e70:	andeq	r4, r2, r8, ror #30
    2e74:	andeq	r3, r2, r8, lsl #12
    2e78:	andeq	r4, r2, r2, lsr #30
    2e7c:	andeq	r4, r2, lr, lsl #30
    2e80:	andeq	r4, r2, r6, ror #29
    2e84:	andeq	pc, r0, ip, lsr #18
    2e88:	andeq	pc, r0, r6, lsr #18
    2e8c:	andeq	pc, r0, lr, lsl r9	; <UNPREDICTABLE>
    2e90:	andeq	r3, r2, r8, lsr #27
    2e94:	andeq	pc, r0, r8, lsl #18
    2e98:	andeq	pc, r0, ip, lsl #18
    2e9c:	andeq	pc, r0, r6, lsr r6	; <UNPREDICTABLE>
    2ea0:	andeq	pc, r0, sl, lsl r6	; <UNPREDICTABLE>
    2ea4:	andeq	r3, r2, r2, lsl #10
    2ea8:	tstcs	r4, r8, lsl #20
    2eac:	ldmpl	r3, {r0, r1, r2, r5, r6, r7, r8, r9, fp, lr}^
    2eb0:	ldrdeq	pc, [r4], #131	; 0x83
    2eb4:	blx	ffdbeebe <pclose@plt+0xffdbce76>
    2eb8:	ldc2l	0, cr15, [ip], #4
    2ebc:	cmncs	r0, r3, ror #23
    2ec0:	ldmpl	r3, {r3, r9, fp, ip, pc}^
    2ec4:	ldrdeq	pc, [r8], #131	; 0x83
    2ec8:	blx	ffb3eed2 <pclose@plt+0xffb3ce8a>
    2ecc:	ldc2l	0, cr15, [r2], #4
    2ed0:	ldrdcs	r4, [r1, -pc]
    2ed4:	ldrbtmi	r4, [fp], #-1544	; 0xfffff9f8
    2ed8:			; <UNDEFINED> instruction: 0xf8d2695a
    2edc:	vld4.<illegal width 64>	{d3-d6}, [r3], ip
    2ee0:			; <UNDEFINED> instruction: 0xf8c22300
    2ee4:			; <UNDEFINED> instruction: 0xf7fe30cc
    2ee8:			; <UNDEFINED> instruction: 0xf7ffee9a
    2eec:			; <UNDEFINED> instruction: 0xf8d5baed
    2ef0:	blcs	fe98 <pclose@plt+0xde50>
    2ef4:	adcshi	pc, r4, r0, asr #32
    2ef8:	bls	215e50 <pclose@plt+0x213e08>
    2efc:	movwls	r5, #51411	; 0xc8d3
    2f00:	ldmibmi	r5, {r2, r4, r6, r7, r8, sl, fp, lr}^
    2f04:			; <UNDEFINED> instruction: 0xf605447d
    2f08:	ldrbtmi	r0, [r9], #-1820	; 0xfffff8e4
    2f0c:			; <UNDEFINED> instruction: 0xf7ff4638
    2f10:	strmi	lr, [r6], -lr, asr #16
    2f14:			; <UNDEFINED> instruction: 0xf0002800
    2f18:	bmi	ff42343c <pclose@plt+0xff4213f4>
    2f1c:			; <UNDEFINED> instruction: 0xf8d52101
    2f20:	strcs	r3, [r0, -ip, lsr #31]
    2f24:			; <UNDEFINED> instruction: 0xf8df447a
    2f28:			; <UNDEFINED> instruction: 0xf7fe9338
    2f2c:			; <UNDEFINED> instruction: 0xf8dfefda
    2f30:	ldcl	3, cr12, [pc, #208]	; 3008 <pclose@plt+0xfc0>
    2f34:	cmncs	r9, #806912	; 0xc5000
    2f38:	stmdbvs	sl!, {r2, r3, r4, r5, r6, r7, sl, lr}^
    2f3c:	smlabtcs	r1, sl, sp, r4
    2f40:	bvc	23e6b8 <pclose@plt+0x23c670>
    2f44:	ldrbtmi	r4, [sp], #-1584	; 0xfffff9d0
    2f48:	msrhi	CPSR_, #14614528	; 0xdf0000
    2f4c:	strbcc	r1, [ip, #2898]!	; 0xb52
    2f50:	ldrbtmi	r9, [r9], #1293	; 0x50d
    2f54:	bvc	ff9fea50 <pclose@plt+0xff9fca08>
    2f58:	addsne	r9, r2, r9, lsl #26
    2f5c:	blx	154346 <pclose@plt+0x1522fe>
    2f60:	cdp	2, 11, cr15, cr8, cr2, {0}
    2f64:	vstr	s12, [sp, #796]	; 0x31c
    2f68:	andls	r7, r4, #8192	; 0x2000
    2f6c:	andpl	lr, r6, #220, 18	; 0x370000
    2f70:	bvc	ff1be954 <pclose@plt+0xff1bc90c>
    2f74:	andpl	lr, r0, #3358720	; 0x334000
    2f78:	ldrbtmi	r4, [sl], #-2749	; 0xfffff543
    2f7c:	bvc	fe9be920 <pclose@plt+0xfe9bc8d8>
    2f80:	bvc	ff9feb7c <pclose@plt+0xff9fcb34>
    2f84:	bvc	fe6c0 <pclose@plt+0xfc678>
    2f88:	svc	0x00aaf7fe
    2f8c:	stcne	13, cr9, [sl, #-52]!	; 0xffffffcc
    2f90:	tstcs	r1, fp, lsr #12
    2f94:	ldrtmi	r9, [r0], -r0, lsl #4
    2f98:			; <UNDEFINED> instruction: 0xf7fe464a
    2f9c:			; <UNDEFINED> instruction: 0xf855efa2
    2fa0:	tstcs	r1, r4, lsl ip
    2fa4:	ldrtmi	r4, [r0], -r2, asr #12
    2fa8:	movwls	r4, #13327	; 0x340f
    2fac:	ldccc	8, cr15, [r8], {85}	; 0x55
    2fb0:			; <UNDEFINED> instruction: 0xf8559302
    2fb4:	movwls	r3, #7196	; 0x1c1c
    2fb8:	stccc	8, cr15, [r4], #-340	; 0xfffffeac
    2fbc:			; <UNDEFINED> instruction: 0xf8559300
    2fc0:			; <UNDEFINED> instruction: 0xf7fe3c20
    2fc4:			; <UNDEFINED> instruction: 0xf855ef8e
    2fc8:	bmi	fea91fe0 <pclose@plt+0xfea8ff98>
    2fcc:	ldrtmi	r2, [r0], -r1, lsl #2
    2fd0:	ldrbtmi	r9, [sl], #-770	; 0xfffffcfe
    2fd4:	stccc	8, cr15, [r8], {85}	; 0x55
    2fd8:			; <UNDEFINED> instruction: 0xf8559301
    2fdc:	movwls	r3, #3084	; 0xc0c
    2fe0:	ldccc	8, cr15, [r0], {85}	; 0x55
    2fe4:	ldrbpl	pc, [r4, #-517]!	; 0xfffffdfb	; <UNPREDICTABLE>
    2fe8:	svc	0x007af7fe
    2fec:	bicle	r2, lr, r4, lsl #30
    2ff0:	addgt	pc, r4, #14614528	; 0xdf0000
    2ff4:	bmi	fe84b400 <pclose@plt+0xfe8493b8>
    2ff8:	ldrbtmi	r4, [ip], #1584	; 0x630
    2ffc:	ldmib	ip, {r1, r3, r4, r5, r6, sl, lr}^
    3000:			; <UNDEFINED> instruction: 0xf8dc5398
    3004:	stmib	sp, {r2, r3, r4, r6, r9, ip, sp, lr}^
    3008:	strls	r5, [r0, -r1, lsl #6]
    300c:	subscc	pc, r8, #220, 16	; 0xdc0000
    3010:	svc	0x0066f7fe
    3014:			; <UNDEFINED> instruction: 0xf501990a
    3018:			; <UNDEFINED> instruction: 0xf8d152ad
    301c:	andscc	r3, r8, #92, 10	; 0x17000000
    3020:	beq	ff44136c <pclose@plt+0xff43f324>
    3024:	ldmdavs	r2, {r0, r1, r3, r8, fp, ip, pc}
    3028:	stmdavs	r9, {r0, r1, sl, lr}
    302c:	sbcsmi	r4, r3, #184549376	; 0xb000000
    3030:	blmi	fe4f7600 <pclose@plt+0xfe4f55b8>
    3034:			; <UNDEFINED> instruction: 0xf8d3447b
    3038:			; <UNDEFINED> instruction: 0xb11003f4
    303c:			; <UNDEFINED> instruction: 0xf7fe4631
    3040:	ldrtmi	lr, [r0], -lr, asr #31
    3044:	svc	0x005ef7fe
    3048:	stmibmi	lr, {r2, r3, r8, r9, fp, ip, pc}
    304c:			; <UNDEFINED> instruction: 0xf8d34479
    3050:			; <UNDEFINED> instruction: 0xf6010158
    3054:			; <UNDEFINED> instruction: 0xf000011c
    3058:			; <UNDEFINED> instruction: 0xf006fb25
    305c:	strb	pc, [r1, #2895]!	; 0xb4f	; <UNPREDICTABLE>
    3060:	blmi	1ea9888 <pclose@plt+0x1ea7840>
    3064:			; <UNDEFINED> instruction: 0xf8d358d3
    3068:	movwls	r0, #49516	; 0xc16c
    306c:	cdp2	0, 12, cr15, cr8, cr5, {0}
    3070:			; <UNDEFINED> instruction: 0xf0032001
    3074:			; <UNDEFINED> instruction: 0xf100fcdb
    3078:	strmi	r0, [r6], -r0, lsl #7
    307c:	svcvc	0x00c0f5b3
    3080:	cfldrdge	mvd15, [r0, #764]	; 0x2fc
    3084:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    3088:			; <UNDEFINED> instruction: 0xf8536803
    308c:	blcs	1e4f12c <pclose@plt+0x1e4d0e4>
    3090:	cfstrdge	mvd15, [r8, #508]	; 0x1fc
    3094:	mvnlt	pc, #12910592	; 0xc50000
    3098:	ldmdami	fp!, {r1, r4, r5, r8, r9, sl, sp, lr, pc}^
    309c:	mrscs	r2, R9_usr
    30a0:			; <UNDEFINED> instruction: 0xf5004478
    30a4:			; <UNDEFINED> instruction: 0xf7fe7026
    30a8:	blmi	1e3ed50 <pclose@plt+0x1e3cd08>
    30ac:	ldmpl	r3, {r3, r9, fp, ip, pc}^
    30b0:			; <UNDEFINED> instruction: 0xf7ff9306
    30b4:	blmi	1971828 <pclose@plt+0x196f7e0>
    30b8:	ldmpl	r3, {r3, r9, fp, ip, pc}^
    30bc:			; <UNDEFINED> instruction: 0x0118f8d3
    30c0:	blx	ffe3f0ce <pclose@plt+0xffe3d086>
    30c4:	strbmi	r9, [r1], -r8, lsl #20
    30c8:	ldmpl	r3, {r5, r6, r8, r9, fp, lr}^
    30cc:			; <UNDEFINED> instruction: 0xf0006bd8
    30d0:			; <UNDEFINED> instruction: 0xf001fae9
    30d4:	bls	242098 <pclose@plt+0x240050>
    30d8:	blmi	1714984 <pclose@plt+0x171293c>
    30dc:	bvs	ff619430 <pclose@plt+0xff6173e8>
    30e0:	blx	ff83f0e8 <pclose@plt+0xff83d0a0>
    30e4:	blx	ff9bf0f2 <pclose@plt+0xff9bd0aa>
    30e8:			; <UNDEFINED> instruction: 0x46394b58
    30ec:	ldmpl	r3, {r3, r9, fp, ip, pc}^
    30f0:	ldrdeq	pc, [r0, #-131]!	; 0xffffff7d
    30f4:	blx	ff5bf0fc <pclose@plt+0xff5bd0b4>
    30f8:	blx	ff73f106 <pclose@plt+0xff73d0be>
    30fc:	addcs	r4, r4, #100, 22	; 0x19000
    3100:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    3104:	strcc	pc, [r4], #-2818	; 0xfffff4fe
    3108:	ldrcc	pc, [r4, #2260]!	; 0x8d4
    310c:	blmi	1854f74 <pclose@plt+0x1852f2c>
    3110:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3114:	str	r6, [r5, #410]	; 0x19a
    3118:	andcs	r4, sl, r1, lsr r6
    311c:	svc	0x003af7fe
    3120:			; <UNDEFINED> instruction: 0xf8df485d
    3124:			; <UNDEFINED> instruction: 0x46339178
    3128:	eorscs	r4, r3, #120, 8	; 0x78000000
    312c:	tstcs	r1, r0, rrx
    3130:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    3134:	svcls	0x000744f9
    3138:	stmibeq	r8, {r0, r3, r8, ip, sp, lr, pc}^
    313c:			; <UNDEFINED> instruction: 0xee084b58
    3140:	ldrbtmi	r6, [fp], #-2576	; 0xfffff5f0
    3144:			; <UNDEFINED> instruction: 0xf8d7930d
    3148:	stmiblt	r5, {r3, r4, r6, r8, sl, ip, lr}
    314c:	vshl.s8	d3, d1, d7
    3150:	stccs	7, cr5, [r4], {116}	; 0x74
    3154:	ldmdami	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    3158:	mrc	2, 0, r2, cr8, cr3, {1}
    315c:	tstcs	r1, r0, lsl sl
    3160:	mrc	4, 0, r4, cr8, cr8, {3}
    3164:	addscc	r6, r4, r0, lsl sl
    3168:	ldc	7, cr15, [sl, #1016]!	; 0x3f8
    316c:			; <UNDEFINED> instruction: 0xf8d7e761
    3170:			; <UNDEFINED> instruction: 0x4623655c
    3174:	beq	43e9dc <pclose@plt+0x43c994>
    3178:	tstcs	r1, sl, asr #12
    317c:	cfmadd32ls	mvax0, mvfx9, mvfx13, mvfx0
    3180:	mcr	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    3184:	stmdavc	r3, {r1, r2, r8, sl, ip, sp, lr, pc}
    3188:	bvs	43e9f0 <pclose@plt+0x43c9a8>
    318c:	strbmi	r6, [r2], -fp, ror #17
    3190:	ldrtmi	r2, [r0], -r1, lsl #2
    3194:	bvs	ae7d9c <pclose@plt+0xae5d54>
    3198:	mcr	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    319c:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    31a0:	mcr	1, 0, sp, cr8, cr4, {7}
    31a4:	bfi	r6, r0, (invalid: 20:17)
    31a8:	mrc	7, 2, APSR_nzcv, cr12, cr14, {7}
    31ac:	vfnmsvs.f64	d25, d12, d12
    31b0:			; <UNDEFINED> instruction: 0xf7fe6800
    31b4:			; <UNDEFINED> instruction: 0x4639edf8
    31b8:	strtmi	r4, [r0], -r2, lsl #12
    31bc:	blx	1cbf1c4 <pclose@plt+0x1cbd17c>
    31c0:	blx	fe73f1e0 <pclose@plt+0xfe73d198>
    31c4:	bls	23c684 <pclose@plt+0x23a63c>
    31c8:	blmi	814ab4 <pclose@plt+0x812a6c>
    31cc:	bvs	1619520 <pclose@plt+0x16174d8>
    31d0:	blx	1a3f1d8 <pclose@plt+0x1a3d190>
    31d4:	blx	1bbf1e2 <pclose@plt+0x1bbd19a>
    31d8:	strtmi	r9, [r9], -r8, lsl #20
    31dc:	ldmpl	r3, {r0, r1, r3, r4, r8, r9, fp, lr}^
    31e0:			; <UNDEFINED> instruction: 0xf0006998
    31e4:			; <UNDEFINED> instruction: 0xf001fa5f
    31e8:	blmi	641f84 <pclose@plt+0x63ff3c>
    31ec:	strbt	r2, [r7], -r4, ror #2
    31f0:	cmpcs	r5, r6, lsl fp
    31f4:	blmi	57cb8c <pclose@plt+0x57ab44>
    31f8:			; <UNDEFINED> instruction: 0xe6614611
    31fc:	cmncs	pc, r3, lsl fp	; <UNPREDICTABLE>
    3200:	blmi	4bcb80 <pclose@plt+0x4bab38>
    3204:	ldrb	r2, [fp], -lr, ror #2
    3208:	blmi	429a30 <pclose@plt+0x4279e8>
    320c:			; <UNDEFINED> instruction: 0xf8d358d3
    3210:			; <UNDEFINED> instruction: 0xf7fe4084
    3214:	stmdavs	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
    3218:	stcl	7, cr15, [r4, #1016]	; 0x3f8
    321c:	strtmi	r4, [r0], -r1, lsl #12
    3220:	blx	103f228 <pclose@plt+0x103d1e0>
    3224:	blx	11bf232 <pclose@plt+0x11bd1ea>
    3228:	bls	215e50 <pclose@plt+0x213e08>
    322c:			; <UNDEFINED> instruction: 0xf8d358d3
    3230:			; <UNDEFINED> instruction: 0xf0010080
    3234:	blmi	181f38 <pclose@plt+0x17fef0>
    3238:	ldmpl	r3, {r3, r9, fp, ip, pc}^
    323c:			; <UNDEFINED> instruction: 0xf0016d18
    3240:			; <UNDEFINED> instruction: 0x4628fb39
    3244:	blx	dbf252 <pclose@plt+0xdbd20a>
    3248:	ldrbtmi	r0, [sl], #-0
    324c:	andeq	r0, r0, r0, lsr #4
    3250:	andeq	r3, r2, lr, lsl ip
    3254:	strdeq	r3, [r2], -r0
    3258:	muleq	r0, r6, r7
    325c:	andeq	pc, r0, ip, lsl #15
    3260:	muleq	r0, r2, r7
    3264:	andeq	r3, r2, ip, asr #1
    3268:	andeq	r9, r4, lr, lsr #15
    326c:	andeq	pc, r0, r0, asr #6
    3270:	andeq	pc, r0, sl, asr #5
    3274:	andeq	pc, r0, r2, lsl r3	; <UNPREDICTABLE>
    3278:	andeq	r3, r2, sl
    327c:	andeq	pc, r0, ip, lsl r3	; <UNPREDICTABLE>
    3280:			; <UNDEFINED> instruction: 0x00024bb8
    3284:	andeq	r3, r2, r8, lsr #21
    3288:	andeq	r2, r2, r4, ror #30
    328c:	andeq	r0, r0, r4, lsr r2
    3290:	andeq	r3, r2, r2, lsr #3
    3294:	andeq	r3, r2, r2, ror #19
    3298:	andeq	pc, r0, r4, asr r6	; <UNPREDICTABLE>
    329c:	andeq	pc, r0, r8, asr #12
    32a0:	andeq	pc, r0, sl, lsr r6	; <UNPREDICTABLE>
    32a4:	andeq	pc, r0, ip, lsl r6	; <UNPREDICTABLE>
    32a8:	bleq	3f3ec <pclose@plt+0x3d3a4>
    32ac:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    32b0:	strbtmi	fp, [sl], -r2, lsl #24
    32b4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    32b8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    32bc:	ldrmi	sl, [sl], #776	; 0x308
    32c0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    32c4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    32c8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    32cc:			; <UNDEFINED> instruction: 0xf85a4b06
    32d0:	stmdami	r6, {r0, r1, ip, sp}
    32d4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    32d8:	ldcl	7, cr15, [lr, #-1016]	; 0xfffffc08
    32dc:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    32e0:			; <UNDEFINED> instruction: 0x00022ab0
    32e4:	ldrdeq	r0, [r0], -ip
    32e8:	andeq	r0, r0, r4, lsr #4
    32ec:	andeq	r0, r0, r0, asr #4
    32f0:	ldr	r3, [pc, #20]	; 330c <pclose@plt+0x12c4>
    32f4:	ldr	r2, [pc, #20]	; 3310 <pclose@plt+0x12c8>
    32f8:	add	r3, pc, r3
    32fc:	ldr	r2, [r3, r2]
    3300:	cmp	r2, #0
    3304:	bxeq	lr
    3308:	b	1dd4 <__gmon_start__@plt>
    330c:	muleq	r2, r0, sl
    3310:	andeq	r0, r0, r8, lsl r2
    3314:	blmi	1d5334 <pclose@plt+0x1d32ec>
    3318:	bmi	1d4500 <pclose@plt+0x1d24b8>
    331c:	addmi	r4, r3, #2063597568	; 0x7b000000
    3320:	andle	r4, r3, sl, ror r4
    3324:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3328:	ldrmi	fp, [r8, -r3, lsl #2]
    332c:	svclt	0x00004770
    3330:	ldrdeq	r3, [r2], -r4
    3334:	ldrdeq	r3, [r2], -r0
    3338:	andeq	r2, r2, ip, ror #20
    333c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3340:	stmdbmi	r9, {r3, fp, lr}
    3344:	bmi	25452c <pclose@plt+0x2524e4>
    3348:	bne	254534 <pclose@plt+0x2524ec>
    334c:	svceq	0x00cb447a
    3350:			; <UNDEFINED> instruction: 0x01a1eb03
    3354:	andle	r1, r3, r9, asr #32
    3358:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    335c:	ldrmi	fp, [r8, -r3, lsl #2]
    3360:	svclt	0x00004770
    3364:	andeq	r3, r2, r8, lsr #15
    3368:	andeq	r3, r2, r4, lsr #15
    336c:	andeq	r2, r2, r0, asr #20
    3370:	andeq	r0, r0, r4, ror #4
    3374:	blmi	2b079c <pclose@plt+0x2ae754>
    3378:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    337c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3380:	blmi	271934 <pclose@plt+0x26f8ec>
    3384:	ldrdlt	r5, [r3, -r3]!
    3388:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    338c:			; <UNDEFINED> instruction: 0xf7fe6818
    3390:			; <UNDEFINED> instruction: 0xf7ffebd8
    3394:	blmi	1c3298 <pclose@plt+0x1c1250>
    3398:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    339c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    33a0:	andeq	r3, r2, r2, ror r7
    33a4:	andeq	r2, r2, r0, lsl sl
    33a8:	andeq	r0, r0, ip, ror #3
    33ac:	andeq	r2, r2, r6, ror ip
    33b0:	andeq	r3, r2, r2, asr r7
    33b4:	svclt	0x0000e7c4
    33b8:	stmdavs	fp, {fp, sp, lr}
    33bc:			; <UNDEFINED> instruction: 0xf8d04a05
    33c0:	ldrbtmi	r1, [sl], #-724	; 0xfffffd2c
    33c4:	sbcscc	pc, r4, #13828096	; 0xd30000
    33c8:	bne	16dd410 <pclose@plt+0x16db3c8>
    33cc:			; <UNDEFINED> instruction: 0xf003fb00
    33d0:	svclt	0x00004770
    33d4:	andeq	r3, r2, r2, lsr r7
    33d8:	stmdavs	fp, {fp, sp, lr}
    33dc:			; <UNDEFINED> instruction: 0xf8d04a05
    33e0:	ldrbtmi	r1, [sl], #-688	; 0xfffffd50
    33e4:	adcscc	pc, r0, #13828096	; 0xd30000
    33e8:	bne	16dd430 <pclose@plt+0x16db3e8>
    33ec:			; <UNDEFINED> instruction: 0xf003fb00
    33f0:	svclt	0x00004770
    33f4:	andeq	r3, r2, r2, lsl r7
    33f8:	stmdavs	fp, {fp, sp, lr}
    33fc:			; <UNDEFINED> instruction: 0xf8d04a05
    3400:	ldrbtmi	r1, [sl], #-184	; 0xffffff48
    3404:	ldrsbtcc	pc, [r8], r3	; <UNPREDICTABLE>
    3408:	bne	16dd450 <pclose@plt+0x16db408>
    340c:			; <UNDEFINED> instruction: 0xf003fb00
    3410:	svclt	0x00004770
    3414:	strdeq	r3, [r2], -r2
    3418:			; <UNDEFINED> instruction: 0x460cb538
    341c:	bmi	2d604c <pclose@plt+0x2d4004>
    3420:	stmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    3424:			; <UNDEFINED> instruction: 0xf8d0589d
    3428:	stmdavs	fp!, {r2, r4, r6, r7, r9}
    342c:	stmdavs	r2!, {r3, r4, r7, r8, r9, sl, lr}
    3430:	strmi	r6, [r4], -fp, lsr #16
    3434:	sbcseq	pc, r4, #13762560	; 0xd20000
    3438:	blmi	1552a0 <pclose@plt+0x153258>
    343c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3440:	blx	ca04a <pclose@plt+0xc8002>
    3444:	ldclt	0, cr15, [r8, #-0]
    3448:	andeq	r2, r2, ip, ror #18
    344c:	strdeq	r0, [r0], -r4
    3450:			; <UNDEFINED> instruction: 0x000236b8
    3454:	stmdavs	fp, {fp, sp, lr}
    3458:			; <UNDEFINED> instruction: 0xf8d04a05
    345c:	ldrbtmi	r1, [sl], #-664	; 0xfffffd68
    3460:	addscc	pc, r8, #13828096	; 0xd30000
    3464:	bne	16dd4ac <pclose@plt+0x16db464>
    3468:			; <UNDEFINED> instruction: 0xf003fb00
    346c:	svclt	0x00004770
    3470:	muleq	r2, r6, r6
    3474:	stmdavs	fp, {fp, sp, lr}
    3478:	stmdavs	r1, {r2, r9, fp, lr}
    347c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    3480:	bne	16dd4c8 <pclose@plt+0x16db480>
    3484:			; <UNDEFINED> instruction: 0xf003fb00
    3488:	svclt	0x00004770
    348c:	andeq	r3, r2, r8, ror r6
    3490:	stmdavs	fp, {fp, sp, lr}
    3494:	stmdavs	r1, {r2, r9, fp, lr}^
    3498:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}^
    349c:	bne	16dd4e4 <pclose@plt+0x16db49c>
    34a0:			; <UNDEFINED> instruction: 0xf003fb00
    34a4:	svclt	0x00004770
    34a8:	andeq	r3, r2, ip, asr r6
    34ac:	stmdavs	fp, {fp, sp, lr}
    34b0:			; <UNDEFINED> instruction: 0xf8d04a05
    34b4:	ldrbtmi	r1, [sl], #-180	; 0xffffff4c
    34b8:	ldrsbtcc	pc, [r4], r3	; <UNPREDICTABLE>
    34bc:	bne	16dd504 <pclose@plt+0x16db4bc>
    34c0:			; <UNDEFINED> instruction: 0xf003fb00
    34c4:	svclt	0x00004770
    34c8:	andeq	r3, r2, lr, lsr r6
    34cc:	bmi	15d500 <pclose@plt+0x15b4b8>
    34d0:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    34d4:	stcvc	13, cr7, [r9, #-108]	; 0xffffff94
    34d8:	bne	16dd520 <pclose@plt+0x16db4d8>
    34dc:			; <UNDEFINED> instruction: 0xf003fb00
    34e0:	svclt	0x00004770
    34e4:	andeq	r3, r2, r2, lsr #12
    34e8:	stmdavs	fp, {fp, sp, lr}
    34ec:			; <UNDEFINED> instruction: 0xf8d04a05
    34f0:	ldrbtmi	r1, [sl], #-676	; 0xfffffd5c
    34f4:	adccc	pc, r4, #13828096	; 0xd30000
    34f8:	bne	16dd540 <pclose@plt+0x16db4f8>
    34fc:			; <UNDEFINED> instruction: 0xf003fb00
    3500:	svclt	0x00004770
    3504:	andeq	r3, r2, r2, lsl #12
    3508:	stmdavs	fp, {fp, sp, lr}
    350c:			; <UNDEFINED> instruction: 0xf8d04a05
    3510:	ldrbtmi	r1, [sl], #-672	; 0xfffffd60
    3514:	adccc	pc, r0, #13828096	; 0xd30000
    3518:	bne	16dd560 <pclose@plt+0x16db518>
    351c:			; <UNDEFINED> instruction: 0xf003fb00
    3520:	svclt	0x00004770
    3524:	andeq	r3, r2, r2, ror #11
    3528:	stmdavs	fp, {fp, sp, lr}
    352c:			; <UNDEFINED> instruction: 0xf8d04a05
    3530:	ldrbtmi	r1, [sl], #-680	; 0xfffffd58
    3534:	adccc	pc, r8, #13828096	; 0xd30000
    3538:	bne	16dd580 <pclose@plt+0x16db538>
    353c:			; <UNDEFINED> instruction: 0xf003fb00
    3540:	svclt	0x00004770
    3544:	andeq	r3, r2, r2, asr #11
    3548:	stmdavs	fp, {fp, sp, lr}
    354c:			; <UNDEFINED> instruction: 0xf8d04a05
    3550:	ldrbtmi	r1, [sl], #-684	; 0xfffffd54
    3554:	adccc	pc, ip, #13828096	; 0xd30000
    3558:	bne	16dd5a0 <pclose@plt+0x16db558>
    355c:			; <UNDEFINED> instruction: 0xf003fb00
    3560:	svclt	0x00004770
    3564:	andeq	r3, r2, r2, lsr #11
    3568:	stmdavs	fp, {fp, sp, lr}
    356c:			; <UNDEFINED> instruction: 0xf8d04a05
    3570:	ldrbtmi	r1, [sl], #-692	; 0xfffffd4c
    3574:	adcscc	pc, r4, #13828096	; 0xd30000
    3578:	bne	16dd5c0 <pclose@plt+0x16db578>
    357c:			; <UNDEFINED> instruction: 0xf003fb00
    3580:	svclt	0x00004770
    3584:	andeq	r3, r2, r2, lsl #11
    3588:	stmdavs	fp, {fp, sp, lr}
    358c:			; <UNDEFINED> instruction: 0xf8d04a05
    3590:	ldrbtmi	r1, [sl], #-700	; 0xfffffd44
    3594:	adcscc	pc, ip, #13828096	; 0xd30000
    3598:	bne	16dd5e0 <pclose@plt+0x16db598>
    359c:			; <UNDEFINED> instruction: 0xf003fb00
    35a0:	svclt	0x00004770
    35a4:	andeq	r3, r2, r2, ror #10
    35a8:	push	{r0, r1, r3, r4, r8, r9, fp, lr}
    35ac:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    35b0:			; <UNDEFINED> instruction: 0x2701e9d3
    35b4:	ble	9540a4 <pclose@plt+0x95205c>
    35b8:	stmdbcs	r5!, {r0, r2, r3, r4, r6, r7, fp, sp, lr}^
    35bc:			; <UNDEFINED> instruction: 0xc010f8d3
    35c0:	streq	pc, [r1], #-256	; 0xffffff00
    35c4:	cmncs	r5, r8, lsr #31
    35c8:			; <UNDEFINED> instruction: 0xf85542a7
    35cc:			; <UNDEFINED> instruction: 0xf1026020
    35d0:	bl	146ddc <pclose@plt+0x144d94>
    35d4:			; <UNDEFINED> instruction: 0xf8c30880
    35d8:			; <UNDEFINED> instruction: 0xf84ce004
    35dc:	ldrbvc	r6, [r1, #34]!	; 0x22
    35e0:	mcrrne	13, 1, sp, lr, cr0
    35e4:			; <UNDEFINED> instruction: 0xf8d84645
    35e8:			; <UNDEFINED> instruction: 0xf8552000
    35ec:	ldmdavs	r2, {r2, r8, r9, sl, fp, ip, sp}
    35f0:	adceq	pc, r4, #13828096	; 0xd30000
    35f4:	andle	r4, sl, r2, lsl #5
    35f8:	addmi	r6, sl, #5832704	; 0x590000
    35fc:	strcc	sp, [r1], #-4
    3600:	mvnsle	r4, r7, lsr #5
    3604:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3608:	addsmi	r6, r8, #1769472	; 0x1b0000
    360c:			; <UNDEFINED> instruction: 0x4631d1f7
    3610:			; <UNDEFINED> instruction: 0xf7ff4620
    3614:	ldrb	pc, [r2, r9, asr #31]!	; <UNPREDICTABLE>
    3618:	andeq	r3, r2, r6, asr #10
    361c:	stmdavs	fp, {r1, fp, sp, lr}
    3620:	ldrdeq	lr, [lr, -r2]
    3624:	movwcs	lr, #59859	; 0xe9d3
    3628:	svclt	0x0008428b
    362c:	movwle	r4, #29314	; 0x7282
    3630:	svclt	0x00084299
    3634:	svclt	0x00344290
    3638:	rscscc	pc, pc, pc, asr #32
    363c:	ldrbmi	r2, [r0, -r0]!
    3640:	ldrbmi	r2, [r0, -r1]!
    3644:	stmdacc	sp, {r4, r8, r9, fp, lr}^
    3648:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    364c:	ldrdcc	pc, [ip], #130	; 0x82
    3650:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    3654:	sbccc	pc, ip, r2, asr #17
    3658:	stmdale	r8, {r0, r1, r2, fp, sp}
    365c:			; <UNDEFINED> instruction: 0xf000e8df
    3660:	andne	r0, r7, r8, lsl #24
    3664:	streq	r0, [r7], #-1799	; 0xfffff8f9
    3668:			; <UNDEFINED> instruction: 0xf8c22314
    366c:	ldrbmi	r3, [r0, -r8, asr #1]!
    3670:			; <UNDEFINED> instruction: 0xf8c22315
    3674:	ldrbmi	r3, [r0, -r8, asr #1]!
    3678:			; <UNDEFINED> instruction: 0xf8c22300
    367c:	ldrbmi	r3, [r0, -r8, asr #1]!
    3680:			; <UNDEFINED> instruction: 0xf8c22312
    3684:	ldrbmi	r3, [r0, -r8, asr #1]!
    3688:	andeq	r3, r2, ip, lsr #9
    368c:	andcs	fp, r1, r8, lsl #10
    3690:	bl	fe3c1690 <pclose@plt+0xfe3bf648>
    3694:	andcs	r4, r2, #2048	; 0x800
    3698:	orrsvs	r4, sl, fp, ror r4
    369c:	svclt	0x0000bd08
    36a0:	andeq	r3, r2, ip, asr r4
    36a4:	vst3.8	{d27-d29}, [pc]
    36a8:	ldrlt	r6, [r0, #-768]!	; 0xfffffd00
    36ac:			; <UNDEFINED> instruction: 0xf8dfb085
    36b0:	stcge	0, cr14, [r8, #-336]	; 0xfffffeb0
    36b4:			; <UNDEFINED> instruction: 0x46194c14
    36b8:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    36bc:			; <UNDEFINED> instruction: 0xf85544fe
    36c0:	ldrbtmi	r0, [ip], #-2820	; 0xfffff4fc
    36c4:	andcs	r3, r1, #28, 8	; 0x1c000000
    36c8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    36cc:	ldrdgt	pc, [r0], -ip
    36d0:	andgt	pc, ip, sp, asr #17
    36d4:	stceq	0, cr15, [r0], {79}	; 0x4f
    36d8:	streq	lr, [r0, #-2509]	; 0xfffff633
    36dc:	strls	r4, [r2, #-1568]	; 0xfffff9e0
    36e0:	b	fe4416e0 <pclose@plt+0xfe43f698>
    36e4:	blmi	255f14 <pclose@plt+0x253ecc>
    36e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    36ec:	blls	dd75c <pclose@plt+0xdb714>
    36f0:	qaddle	r4, sl, r5
    36f4:	andlt	r4, r5, r0, lsr #12
    36f8:	ldrhtmi	lr, [r0], -sp
    36fc:	ldrbmi	fp, [r0, -r4]!
    3700:	b	feb41700 <pclose@plt+0xfeb3f6b8>
    3704:	ldrdeq	r2, [r2], -r0
    3708:	andeq	r3, r2, r2, lsr r4
    370c:	strdeq	r0, [r0], -ip
    3710:	andeq	r2, r2, r4, lsr #13
    3714:	vst3.8	{d27-d29}, [pc]
    3718:	ldrlt	r6, [r0, #-896]!	; 0xfffffc80
    371c:			; <UNDEFINED> instruction: 0xf8dfb085
    3720:	stcge	0, cr14, [r8], {100}	; 0x64
    3724:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3728:	ldrbtmi	r4, [lr], #1561	; 0x619
    372c:	blcs	141884 <pclose@plt+0x13f83c>
    3730:			; <UNDEFINED> instruction: 0xf85e4d16
    3734:	ldrbtmi	ip, [sp], #-12
    3738:	ldrdgt	pc, [r0], -ip
    373c:	andgt	pc, ip, sp, asr #17
    3740:	stceq	0, cr15, [r0], {79}	; 0x4f
    3744:	andseq	pc, ip, r5, lsl #12
    3748:	strcs	lr, [r0], #-2509	; 0xfffff633
    374c:	strls	r2, [r2], #-513	; 0xfffffdff
    3750:	b	1641750 <pclose@plt+0x163f708>
    3754:	mvnscc	pc, #64, 4
    3758:	addsmi	r1, sl, #1056	; 0x420
    375c:	blmi	295f94 <pclose@plt+0x293f4c>
    3760:	svclt	0x0084447a
    3764:			; <UNDEFINED> instruction: 0xf8852000
    3768:	ldmpl	r3, {r2, r3, r4, fp}^
    376c:	blls	dd7dc <pclose@plt+0xdb794>
    3770:	qaddle	r4, sl, r4
    3774:	pop	{r0, r2, ip, sp, pc}
    3778:	andlt	r4, r4, r0, lsr r0
    377c:			; <UNDEFINED> instruction: 0xf7fe4770
    3780:	svclt	0x0000ea6e
    3784:	andeq	r2, r2, r2, ror #12
    3788:	strdeq	r0, [r0], -ip
    378c:			; <UNDEFINED> instruction: 0x000233be
    3790:	andeq	r2, r2, ip, lsr #12
    3794:			; <UNDEFINED> instruction: 0x4604b570
    3798:	addlt	r3, r4, ip, ror #1
    379c:	strmi	r4, [sp], -r8, lsl #5
    37a0:	bmi	2f77bc <pclose@plt+0x2f5774>
    37a4:	tstcs	r4, fp, lsl #12
    37a8:			; <UNDEFINED> instruction: 0xf7fe447a
    37ac:			; <UNDEFINED> instruction: 0xf8d4eb62
    37b0:	movwcs	r2, #24916	; 0x6154
    37b4:			; <UNDEFINED> instruction: 0xf5044e07
    37b8:	ldrmi	r7, [r9], -fp, asr #32
    37bc:	andls	r9, r1, #8388608	; 0x800000
    37c0:	andcs	r4, r1, #2113929216	; 0x7e000000
    37c4:			; <UNDEFINED> instruction: 0xf7fe9600
    37c8:	andlt	lr, r4, r8, lsr #24
    37cc:	svclt	0x0000bd70
    37d0:	andeq	pc, r0, r0, asr #18
    37d4:	andeq	lr, r0, r0, lsl sl
    37d8:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
    37dc:	teqcc	ip, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    37e0:	cmplt	fp, r8, lsl r6
    37e4:			; <UNDEFINED> instruction: 0xf8d2680a
    37e8:	teqlt	r8, ip, lsr r1
    37ec:			; <UNDEFINED> instruction: 0xf7fe4619
    37f0:	blmi	fde80 <pclose@plt+0xfbe38>
    37f4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    37f8:			; <UNDEFINED> instruction: 0xf000fb02
    37fc:	svclt	0x0000bd08
    3800:	andeq	r3, r2, r0, lsl #6
    3804:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
    3808:	tstcc	r4, #13828096	; 0xd30000	; <UNPREDICTABLE>
    380c:	cmplt	fp, r8, lsl r6
    3810:			; <UNDEFINED> instruction: 0xf8d2680a
    3814:	teqlt	r8, r4, lsl r3
    3818:			; <UNDEFINED> instruction: 0xf7fe4619
    381c:	blmi	fde54 <pclose@plt+0xfbe0c>
    3820:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3824:			; <UNDEFINED> instruction: 0xf000fb02
    3828:	svclt	0x0000bd08
    382c:	ldrdeq	r3, [r2], -r4
    3830:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
    3834:	teqcc	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    3838:			; <UNDEFINED> instruction: 0x4618681b
    383c:	stmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}
    3840:	teqcs	r0, r2	; <illegal shifter operand>	; <UNPREDICTABLE>
    3844:	teqlt	r8, r0, lsl r8
    3848:			; <UNDEFINED> instruction: 0xf7fe4619
    384c:	blmi	fde24 <pclose@plt+0xfbddc>
    3850:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3854:			; <UNDEFINED> instruction: 0xf000fb02
    3858:	svclt	0x0000bd08
    385c:	andeq	r3, r2, r4, lsr #5
    3860:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
    3864:	ldrdcc	pc, [r4, #-131]	; 0xffffff7d
    3868:	cmplt	fp, r8, lsl r6
    386c:			; <UNDEFINED> instruction: 0xf8d2680a
    3870:	teqlt	r8, r4, asr #2
    3874:			; <UNDEFINED> instruction: 0xf7fe4619
    3878:	blmi	fddf8 <pclose@plt+0xfbdb0>
    387c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3880:			; <UNDEFINED> instruction: 0xf000fb02
    3884:	svclt	0x0000bd08
    3888:	andeq	r3, r2, r8, ror r2
    388c:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
    3890:	teqcc	r8, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    3894:			; <UNDEFINED> instruction: 0x4618681b
    3898:	stmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}
    389c:	teqcs	r8, r2	; <illegal shifter operand>	; <UNPREDICTABLE>
    38a0:	teqlt	r8, r0, lsl r8
    38a4:			; <UNDEFINED> instruction: 0xf7fe4619
    38a8:	blmi	fddc8 <pclose@plt+0xfbd80>
    38ac:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    38b0:			; <UNDEFINED> instruction: 0xf000fb02
    38b4:	svclt	0x0000bd08
    38b8:	andeq	r3, r2, r8, asr #4
    38bc:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
    38c0:	vadd.i8	d6, d3, d8
    38c4:	vrhadd.s8	<illegal reg q0.5>, q8, <illegal reg q14.5>
    38c8:			; <UNDEFINED> instruction: 0xf7fe10ed
    38cc:	blmi	fdda4 <pclose@plt+0xfbd5c>
    38d0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    38d4:			; <UNDEFINED> instruction: 0xf000fb03
    38d8:	svclt	0x0000bd08
    38dc:	andeq	r3, r2, r4, lsr #4
    38e0:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
    38e4:			; <UNDEFINED> instruction: 0xf5036808
    38e8:			; <UNDEFINED> instruction: 0xf50071c5
    38ec:			; <UNDEFINED> instruction: 0xf7fe70c5
    38f0:	blmi	fdd80 <pclose@plt+0xfbd38>
    38f4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    38f8:			; <UNDEFINED> instruction: 0xf000fb03
    38fc:	svclt	0x0000bd08
    3900:	andeq	r3, r2, r0, lsl #4
    3904:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
    3908:	vadd.i8	d6, d3, d8
    390c:	vrhadd.s8	<illegal reg q0.5>, q0, <illegal reg q12.5>
    3910:			; <UNDEFINED> instruction: 0xf7fe1069
    3914:	blmi	fdd5c <pclose@plt+0xfbd14>
    3918:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    391c:			; <UNDEFINED> instruction: 0xf000fb03
    3920:	svclt	0x0000bd08
    3924:	ldrdeq	r3, [r2], -ip
    3928:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
    392c:			; <UNDEFINED> instruction: 0xf5036808
    3930:			; <UNDEFINED> instruction: 0xf50071a4
    3934:			; <UNDEFINED> instruction: 0xf7fe70a4
    3938:	blmi	fdd38 <pclose@plt+0xfbcf0>
    393c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3940:			; <UNDEFINED> instruction: 0xf000fb03
    3944:	svclt	0x0000bd08
    3948:			; <UNDEFINED> instruction: 0x000231b8
    394c:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
    3950:	ldrdcc	pc, [r0, #-131]	; 0xffffff7d
    3954:	cmplt	fp, r8, lsl r6
    3958:			; <UNDEFINED> instruction: 0xf8d2680a
    395c:	teqlt	r8, r0, asr #2
    3960:			; <UNDEFINED> instruction: 0xf7fe4619
    3964:	blmi	fdcc4 <pclose@plt+0xfbc7c>
    3968:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    396c:			; <UNDEFINED> instruction: 0xf000fb02
    3970:	svclt	0x0000bd08
    3974:	andeq	r3, r2, ip, lsl #3
    3978:	mvnsmi	lr, sp, lsr #18
    397c:	movwcs	r4, #5636	; 0x1604
    3980:	strmi	r2, [sp], -r0
    3984:	cmneq	r0, #196, 18	; 0x310000
    3988:	ldrmi	r7, [r6], -fp, lsl #16
    398c:	addlt	r4, r2, pc, lsl r9
    3990:	ldrbtmi	r4, [r9], #-2591	; 0xfffff5e1
    3994:	stmpl	sl, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}
    3998:	ldmdbmi	pc, {r0, r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    399c:	andls	r6, r1, #1179648	; 0x120000
    39a0:	andeq	pc, r0, #79	; 0x4f
    39a4:			; <UNDEFINED> instruction: 0xf8c14479
    39a8:	movtlt	r0, #15388	; 0x3c1c
    39ac:			; <UNDEFINED> instruction: 0xf04f2b21
    39b0:	svclt	0x00040200
    39b4:			; <UNDEFINED> instruction: 0xf8c43501
    39b8:	strbtmi	r0, [r9], -r4, lsl #3
    39bc:			; <UNDEFINED> instruction: 0xf7fe4628
    39c0:	blls	3e298 <pclose@plt+0x3c250>
    39c4:	pkhbtmi	r7, r0, fp, lsl #16
    39c8:	strtmi	fp, [r8], -fp, lsl #3
    39cc:	stmia	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    39d0:	blmi	4b1fd8 <pclose@plt+0x4aff90>
    39d4:	blvs	fe619dc8 <pclose@plt+0xfe617d80>
    39d8:	blmi	356224 <pclose@plt+0x3541dc>
    39dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    39e0:	blls	5da50 <pclose@plt+0x5ba08>
    39e4:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
    39e8:	pop	{r1, ip, sp, pc}
    39ec:			; <UNDEFINED> instruction: 0xf7fe81f0
    39f0:	teqlt	r0, r4	; <illegal shifter operand>
    39f4:	andcs	r6, r0, r3, lsl #17
    39f8:	ldrbcc	lr, [pc], -r4, asr #19
    39fc:	ldrmi	lr, [r8], -ip, ror #15
    3a00:	stmib	r4, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    3a04:	ubfx	r8, pc, #12, #8
    3a08:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a0c:	strdeq	r2, [r2], -sl
    3a10:	strdeq	r0, [r0], -ip
    3a14:	strdeq	r2, [r2], -r4
    3a18:	andeq	r3, r2, r0, asr r1
    3a1c:	andeq	r0, r0, r0, lsr #4
    3a20:			; <UNDEFINED> instruction: 0x000223b0
    3a24:	movwcs	r4, #2334	; 0x91e
    3a28:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
    3a2c:	ldrbpl	pc, [r8, #-2256]	; 0xfffff730	; <UNPREDICTABLE>
    3a30:			; <UNDEFINED> instruction: 0xf8d04604
    3a34:			; <UNDEFINED> instruction: 0xf8c020cc
    3a38:			; <UNDEFINED> instruction: 0xf0423174
    3a3c:			; <UNDEFINED> instruction: 0xf8c00230
    3a40:			; <UNDEFINED> instruction: 0xf8c03170
    3a44:			; <UNDEFINED> instruction: 0xf8c020cc
    3a48:			; <UNDEFINED> instruction: 0xf8c0316c
    3a4c:			; <UNDEFINED> instruction: 0xf8c03164
    3a50:			; <UNDEFINED> instruction: 0xf8c03180
    3a54:			; <UNDEFINED> instruction: 0xf8c130d0
    3a58:	cmnlt	r5, ip, lsl ip
    3a5c:	stmdavs	sp!, {r1, r2, r3, r5, r9, sl, lr}
    3a60:			; <UNDEFINED> instruction: 0xf7fe6930
    3a64:	ldmvs	r0!, {r3, r4, r5, r7, fp, sp, lr, pc}^
    3a68:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a6c:			; <UNDEFINED> instruction: 0xf7fe4630
    3a70:	stccs	8, cr14, [r0, #-712]	; 0xfffffd38
    3a74:			; <UNDEFINED> instruction: 0xf8d4d1f2
    3a78:			; <UNDEFINED> instruction: 0xf8d420cc
    3a7c:	movwcs	r1, #1376	; 0x560
    3a80:	andne	pc, r0, #570425344	; 0x22000000
    3a84:	ldrbcc	pc, [ip, #-2244]	; 0xfffff73c	; <UNPREDICTABLE>
    3a88:	sbccs	pc, ip, r4, asr #17
    3a8c:	ldrbcc	pc, [r8, #-2244]	; 0xfffff73c	; <UNPREDICTABLE>
    3a90:			; <UNDEFINED> instruction: 0xf8d4700b
    3a94:	vld4.<illegal width 64>	{d3-d6}, [r3], ip
    3a98:			; <UNDEFINED> instruction: 0xf8c41340
    3a9c:	ldcllt	0, cr3, [r0, #-816]!	; 0xfffffcd0
    3aa0:	andeq	r3, r2, sl, asr #1
    3aa4:	mrcmi	5, 0, fp, cr3, cr0, {3}
    3aa8:	ldmdblt	r8, {r1, r2, r3, r4, r5, r6, sl, lr}^
    3aac:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    3ab0:	stcpl	8, cr15, [r0], #-844	; 0xfffffcb4
    3ab4:			; <UNDEFINED> instruction: 0xf7fe2000
    3ab8:	blne	117dda0 <pclose@plt+0x117bd58>
    3abc:	stccs	6, cr4, [r2, #-16]
    3ac0:	ldcllt	12, cr13, [r0, #-28]!	; 0xffffffe4
    3ac4:	andcs	r4, r0, #13312	; 0x3400
    3ac8:	ldrbtmi	r4, [fp], #-1557	; 0xfffff9eb
    3acc:	stccs	8, cr15, [r0], #-780	; 0xfffffcf4
    3ad0:			; <UNDEFINED> instruction: 0xf7fee7f0
    3ad4:			; <UNDEFINED> instruction: 0xf7fee85a
    3ad8:	blmi	27de90 <pclose@plt+0x27be48>
    3adc:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    3ae0:	blmi	215948 <pclose@plt+0x213900>
    3ae4:			; <UNDEFINED> instruction: 0xf8c3447b
    3ae8:	andcc	r4, r1, r0, lsr #24
    3aec:	stceq	8, cr15, [r4], #-780	; 0xfffffcf4
    3af0:	svclt	0x0000bd70
    3af4:	andeq	r2, r2, r4, ror #5
    3af8:	andeq	r3, r2, r6, asr #32
    3afc:	andeq	r3, r2, sl, lsr #32
    3b00:	andeq	r0, r0, r0, lsl #4
    3b04:	andeq	r3, r2, r0, lsl r0
    3b08:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3b0c:	blcs	1db80 <pclose@plt+0x1bb38>
    3b10:			; <UNDEFINED> instruction: 0xf04fbfcc
    3b14:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    3b18:	svclt	0x00004770
    3b1c:	andeq	r2, r2, sl, ror #31
    3b20:	stmdavs	fp, {r1, fp, sp, lr}
    3b24:	ldrsbcs	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
    3b28:	ldrsbcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    3b2c:	blle	d459c <pclose@plt+0xd2554>
    3b30:	andcs	sp, r0, r1, lsl #24
    3b34:			; <UNDEFINED> instruction: 0xe7e74770
    3b38:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3b3c:	blcs	1dbb0 <pclose@plt+0x1bb68>
    3b40:	andcs	fp, r1, ip, asr #31
    3b44:	rscscc	pc, pc, pc, asr #32
    3b48:	svclt	0x00004770
    3b4c:			; <UNDEFINED> instruction: 0x00022fba
    3b50:	stmdavs	fp, {r1, fp, sp, lr}
    3b54:	ldmdbvs	fp, {r1, r4, r8, fp, sp, lr}
    3b58:	movwle	r4, #12954	; 0x329a
    3b5c:	andcs	sp, r0, r1, lsl #16
    3b60:			; <UNDEFINED> instruction: 0xe7d14770
    3b64:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3b68:	blcs	1dbdc <pclose@plt+0x1bb94>
    3b6c:	andcs	fp, r1, ip, asr #31
    3b70:	rscscc	pc, pc, pc, asr #32
    3b74:	svclt	0x00004770
    3b78:	andeq	r2, r2, lr, lsl #31
    3b7c:	stmdavs	fp, {r1, fp, sp, lr}
    3b80:	ldrsbcs	pc, [r8], #130	; 0x82	; <UNPREDICTABLE>
    3b84:	ldrsbcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    3b88:	blle	d45f8 <pclose@plt+0xd25b0>
    3b8c:	andcs	sp, r0, r1, lsl #24
    3b90:			; <UNDEFINED> instruction: 0xe7b94770
    3b94:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3b98:	blcs	1dc0c <pclose@plt+0x1bbc4>
    3b9c:	andcs	fp, r1, ip, asr #31
    3ba0:	rscscc	pc, pc, pc, asr #32
    3ba4:	svclt	0x00004770
    3ba8:	andeq	r2, r2, lr, asr pc
    3bac:	stmdavs	fp, {r1, fp, sp, lr}
    3bb0:	ldrsbcs	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
    3bb4:	ldrsbcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    3bb8:	blle	d4628 <pclose@plt+0xd25e0>
    3bbc:	andcs	sp, r0, r1, lsl #24
    3bc0:			; <UNDEFINED> instruction: 0xe7a14770
    3bc4:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3bc8:	blcs	1dc3c <pclose@plt+0x1bbf4>
    3bcc:	andcs	fp, r1, ip, asr #31
    3bd0:	rscscc	pc, pc, pc, asr #32
    3bd4:	svclt	0x00004770
    3bd8:	andeq	r2, r2, lr, lsr #30
    3bdc:	stmdavs	fp, {r1, fp, sp, lr}
    3be0:	ldrdcs	pc, [r4, -r2]!
    3be4:	ldrdcc	pc, [r4, -r3]!
    3be8:	movwle	r4, #12954	; 0x329a
    3bec:	andcs	sp, r0, r1, lsl #16
    3bf0:			; <UNDEFINED> instruction: 0xe7894770
    3bf4:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3bf8:	blcs	1dc6c <pclose@plt+0x1bc24>
    3bfc:	andcs	fp, r1, ip, asr #31
    3c00:	rscscc	pc, pc, pc, asr #32
    3c04:	svclt	0x00004770
    3c08:	strdeq	r2, [r2], -lr
    3c0c:	stmdavs	fp, {r1, fp, sp, lr}
    3c10:	ldrdcs	pc, [r0, -r2]!
    3c14:	ldrdcc	pc, [r0, -r3]!
    3c18:	movwle	r4, #12954	; 0x329a
    3c1c:	andcs	sp, r0, r1, lsl #16
    3c20:			; <UNDEFINED> instruction: 0xe7714770
    3c24:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3c28:	blcs	1dc9c <pclose@plt+0x1bc54>
    3c2c:	andcs	fp, r1, ip, asr #31
    3c30:	rscscc	pc, pc, pc, asr #32
    3c34:	svclt	0x00004770
    3c38:	andeq	r2, r2, lr, asr #29
    3c3c:	stmdavs	fp, {r1, fp, sp, lr}
    3c40:			; <UNDEFINED> instruction: 0x211cf8d2
    3c44:			; <UNDEFINED> instruction: 0x311cf8d3
    3c48:	movwle	r4, #12954	; 0x329a
    3c4c:	andcs	sp, r0, r1, lsl #16
    3c50:			; <UNDEFINED> instruction: 0xe7594770
    3c54:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3c58:	blcs	1dccc <pclose@plt+0x1bc84>
    3c5c:	andcs	fp, r1, ip, asr #31
    3c60:	rscscc	pc, pc, pc, asr #32
    3c64:	svclt	0x00004770
    3c68:	muleq	r2, lr, lr
    3c6c:	stmdavs	fp, {r1, fp, sp, lr}
    3c70:	ldmvs	fp, {r1, r4, r7, fp, sp, lr}
    3c74:	movwle	r4, #12954	; 0x329a
    3c78:	andcs	sp, r0, r1, lsl #16
    3c7c:	smlsldx	r4, r3, r0, r7
    3c80:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3c84:	blcs	1dcf8 <pclose@plt+0x1bcb0>
    3c88:	andcs	fp, r1, ip, asr #31
    3c8c:	rscscc	pc, pc, pc, asr #32
    3c90:	svclt	0x00004770
    3c94:	andeq	r2, r2, r2, ror lr
    3c98:	stmdavs	fp, {r1, fp, sp, lr}
    3c9c:	ldmvs	fp, {r1, r4, r6, r7, fp, sp, lr}^
    3ca0:	movwle	r4, #12954	; 0x329a
    3ca4:	andcs	sp, r0, r1, lsl #16
    3ca8:			; <UNDEFINED> instruction: 0xe72d4770
    3cac:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3cb0:	blcs	1dd24 <pclose@plt+0x1bcdc>
    3cb4:	andcs	fp, r1, ip, asr #31
    3cb8:	rscscc	pc, pc, pc, asr #32
    3cbc:	svclt	0x00004770
    3cc0:	andeq	r2, r2, r6, asr #28
    3cc4:	stmdavs	fp, {r1, fp, sp, lr}
    3cc8:	rsccs	pc, r0, #13762560	; 0xd20000
    3ccc:	rsccc	pc, r0, #13828096	; 0xd30000
    3cd0:	blle	d4740 <pclose@plt+0xd26f8>
    3cd4:	andcs	sp, r0, r1, lsl #24
    3cd8:			; <UNDEFINED> instruction: 0xe7154770
    3cdc:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3ce0:	blcs	1dd54 <pclose@plt+0x1bd0c>
    3ce4:	andcs	fp, r1, ip, asr #31
    3ce8:	rscscc	pc, pc, pc, asr #32
    3cec:	svclt	0x00004770
    3cf0:	andeq	r2, r2, r6, lsl lr
    3cf4:	stmdavs	fp, {r1, fp, sp, lr}
    3cf8:	rsccs	pc, r4, #13762560	; 0xd20000
    3cfc:	rsccc	pc, r4, #13828096	; 0xd30000
    3d00:	blle	d4770 <pclose@plt+0xd2728>
    3d04:	andcs	sp, r0, r1, lsl #24
    3d08:			; <UNDEFINED> instruction: 0xe6fd4770
    3d0c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3d10:	blcs	1dd84 <pclose@plt+0x1bd3c>
    3d14:	andcs	fp, r1, ip, asr #31
    3d18:	rscscc	pc, pc, pc, asr #32
    3d1c:	svclt	0x00004770
    3d20:	andeq	r2, r2, r6, ror #27
    3d24:	stmdavs	fp, {r1, fp, sp, lr}
    3d28:	rsccs	pc, r8, #13762560	; 0xd20000
    3d2c:	rsccc	pc, r8, #13828096	; 0xd30000
    3d30:	blle	d47a0 <pclose@plt+0xd2758>
    3d34:	andcs	sp, r0, r1, lsl #24
    3d38:			; <UNDEFINED> instruction: 0xe6e54770
    3d3c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3d40:	blcs	1ddb4 <pclose@plt+0x1bd6c>
    3d44:	andcs	fp, r1, ip, asr #31
    3d48:	rscscc	pc, pc, pc, asr #32
    3d4c:	svclt	0x00004770
    3d50:			; <UNDEFINED> instruction: 0x00022db6
    3d54:	stmdavs	fp, {r1, fp, sp, lr}
    3d58:	rsccs	pc, ip, #13762560	; 0xd20000
    3d5c:	rsccc	pc, ip, #13828096	; 0xd30000
    3d60:	blle	d47d0 <pclose@plt+0xd2788>
    3d64:	andcs	sp, r0, r1, lsl #24
    3d68:			; <UNDEFINED> instruction: 0xe6cd4770
    3d6c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3d70:	blcs	1dde4 <pclose@plt+0x1bd9c>
    3d74:	andcs	fp, r1, ip, asr #31
    3d78:	rscscc	pc, pc, pc, asr #32
    3d7c:	svclt	0x00004770
    3d80:	andeq	r2, r2, r6, lsl #27
    3d84:	stmdavs	fp, {r1, fp, sp, lr}
    3d88:	rscscs	pc, r0, #13762560	; 0xd20000
    3d8c:	rscscc	pc, r0, #13828096	; 0xd30000
    3d90:	blle	d4800 <pclose@plt+0xd27b8>
    3d94:	andcs	sp, r0, r1, lsl #24
    3d98:			; <UNDEFINED> instruction: 0xe6b54770
    3d9c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3da0:	blcs	1de14 <pclose@plt+0x1bdcc>
    3da4:	andcs	fp, r1, ip, asr #31
    3da8:	rscscc	pc, pc, pc, asr #32
    3dac:	svclt	0x00004770
    3db0:	andeq	r2, r2, r6, asr sp
    3db4:	stmdavs	fp, {r1, fp, sp, lr}
    3db8:	rscscs	pc, r4, #13762560	; 0xd20000
    3dbc:	rscscc	pc, r4, #13828096	; 0xd30000
    3dc0:	blle	d4830 <pclose@plt+0xd27e8>
    3dc4:	andcs	sp, r0, r1, lsl #24
    3dc8:			; <UNDEFINED> instruction: 0xe69d4770
    3dcc:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3dd0:	blcs	1de44 <pclose@plt+0x1bdfc>
    3dd4:	andcs	fp, r1, ip, asr #31
    3dd8:	rscscc	pc, pc, pc, asr #32
    3ddc:	svclt	0x00004770
    3de0:	andeq	r2, r2, r6, lsr #26
    3de4:	stmdavs	fp, {r1, fp, sp, lr}
    3de8:	sbcscs	pc, ip, #13762560	; 0xd20000
    3dec:	sbcscc	pc, ip, #13828096	; 0xd30000
    3df0:	blle	d4860 <pclose@plt+0xd2818>
    3df4:	andcs	sp, r0, r1, lsl #24
    3df8:			; <UNDEFINED> instruction: 0xe6854770
    3dfc:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3e00:	blcs	1de74 <pclose@plt+0x1be2c>
    3e04:	andcs	fp, r1, ip, asr #31
    3e08:	rscscc	pc, pc, pc, asr #32
    3e0c:	svclt	0x00004770
    3e10:	strdeq	r2, [r2], -r6
    3e14:	stmdavs	fp, {r1, fp, sp, lr}
    3e18:	sbcscs	pc, r8, #13762560	; 0xd20000
    3e1c:	sbcscc	pc, r8, #13828096	; 0xd30000
    3e20:	blle	d4890 <pclose@plt+0xd2848>
    3e24:	andcs	sp, r0, r1, lsl #24
    3e28:			; <UNDEFINED> instruction: 0xe66d4770
    3e2c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3e30:	blcs	1dea4 <pclose@plt+0x1be5c>
    3e34:	andcs	fp, r1, ip, asr #31
    3e38:	rscscc	pc, pc, pc, asr #32
    3e3c:	svclt	0x00004770
    3e40:	andeq	r2, r2, r6, asr #25
    3e44:	stmdavs	fp, {r1, fp, sp, lr}
    3e48:	ldrdcs	pc, [r8], #130	; 0x82
    3e4c:	ldrdcc	pc, [r8], #131	; 0x83
    3e50:	blle	d48c0 <pclose@plt+0xd2878>
    3e54:	andcs	sp, r0, r1, lsl #24
    3e58:			; <UNDEFINED> instruction: 0xe6554770
    3e5c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3e60:	blcs	1ded4 <pclose@plt+0x1be8c>
    3e64:	andcs	fp, r1, ip, asr #31
    3e68:	rscscc	pc, pc, pc, asr #32
    3e6c:	svclt	0x00004770
    3e70:	muleq	r2, r6, ip
    3e74:	stmdavs	fp, {r1, fp, sp, lr}
    3e78:	ldrdcs	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
    3e7c:	ldrdcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    3e80:	movwle	r4, #12954	; 0x329a
    3e84:	andcs	sp, r0, r1, lsl #16
    3e88:			; <UNDEFINED> instruction: 0xe63d4770
    3e8c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3e90:	blcs	1df04 <pclose@plt+0x1bebc>
    3e94:	andcs	fp, r1, ip, asr #31
    3e98:	rscscc	pc, pc, pc, asr #32
    3e9c:	svclt	0x00004770
    3ea0:	andeq	r2, r2, r6, ror #24
    3ea4:	stmdavs	fp, {r1, fp, sp, lr}
    3ea8:	ldrsbtcs	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
    3eac:	ldrsbtcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    3eb0:	movwle	r4, #12954	; 0x329a
    3eb4:	andcs	sp, r0, r1, lsl #16
    3eb8:			; <UNDEFINED> instruction: 0xe6254770
    3ebc:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3ec0:	blcs	1df34 <pclose@plt+0x1beec>
    3ec4:	andcs	fp, r1, ip, asr #31
    3ec8:	rscscc	pc, pc, pc, asr #32
    3ecc:	svclt	0x00004770
    3ed0:	andeq	r2, r2, r6, lsr ip
    3ed4:	stmdavs	fp, {r1, fp, sp, lr}
    3ed8:	ldrdcs	pc, [r4], #130	; 0x82	; <UNPREDICTABLE>
    3edc:	ldrdcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    3ee0:	movwle	r4, #12954	; 0x329a
    3ee4:	andcs	sp, r0, r1, lsl #16
    3ee8:			; <UNDEFINED> instruction: 0xe60d4770
    3eec:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3ef0:	blcs	1df64 <pclose@plt+0x1bf1c>
    3ef4:	andcs	fp, r1, ip, asr #31
    3ef8:	rscscc	pc, pc, pc, asr #32
    3efc:	svclt	0x00004770
    3f00:	andeq	r2, r2, r6, lsl #24
    3f04:	stmdavs	fp, {r1, fp, sp, lr}
    3f08:	ldrsbtcs	pc, [r4], #130	; 0x82	; <UNPREDICTABLE>
    3f0c:	ldrsbtcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    3f10:	movwle	r4, #12954	; 0x329a
    3f14:	andcs	sp, r0, r1, lsl #16
    3f18:	ldrb	r4, [r5, #1904]!	; 0x770
    3f1c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3f20:	blcs	1df94 <pclose@plt+0x1bf4c>
    3f24:	andcs	fp, r1, ip, asr #31
    3f28:	rscscc	pc, pc, pc, asr #32
    3f2c:	svclt	0x00004770
    3f30:	ldrdeq	r2, [r2], -r6
    3f34:	stmdavs	fp, {r1, fp, sp, lr}
    3f38:	ldrdcs	pc, [ip], #130	; 0x82
    3f3c:	ldrdcc	pc, [ip], #131	; 0x83
    3f40:	blle	d49b0 <pclose@plt+0xd2968>
    3f44:	andcs	sp, r0, r1, lsl #24
    3f48:	ldrb	r4, [sp, #1904]	; 0x770
    3f4c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3f50:	blcs	1dfc4 <pclose@plt+0x1bf7c>
    3f54:	andcs	fp, r1, ip, asr #31
    3f58:	rscscc	pc, pc, pc, asr #32
    3f5c:	svclt	0x00004770
    3f60:	andeq	r2, r2, r6, lsr #23
    3f64:	stmdavs	fp, {r1, fp, sp, lr}
    3f68:	addscs	pc, ip, #13762560	; 0xd20000
    3f6c:	addscc	pc, ip, #13828096	; 0xd30000
    3f70:	blle	d49e0 <pclose@plt+0xd2998>
    3f74:	andcs	sp, r0, r1, lsl #24
    3f78:	strb	r4, [r5, #1904]	; 0x770
    3f7c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3f80:	blcs	1dff4 <pclose@plt+0x1bfac>
    3f84:	andcs	fp, r1, ip, asr #31
    3f88:	rscscc	pc, pc, pc, asr #32
    3f8c:	svclt	0x00004770
    3f90:	andeq	r2, r2, r6, ror fp
    3f94:	stmdavs	fp, {r1, fp, sp, lr}
    3f98:	ldrdcs	pc, [r0, -r2]
    3f9c:	ldrdcc	pc, [r0, -r3]
    3fa0:	movwle	r4, #12954	; 0x329a
    3fa4:	andcs	sp, r0, r1, lsl #16
    3fa8:	str	r4, [sp, #1904]!	; 0x770
    3fac:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3fb0:	blcs	1e024 <pclose@plt+0x1bfdc>
    3fb4:	andcs	fp, r1, ip, asr #31
    3fb8:	rscscc	pc, pc, pc, asr #32
    3fbc:	svclt	0x00004770
    3fc0:	andeq	r2, r2, r6, asr #22
    3fc4:	stmdavs	r9, {r3, r4, r5, r8, r9, fp, lr}
    3fc8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    3fcc:	strdlt	r4, [r7], r0
    3fd0:			; <UNDEFINED> instruction: 0xf8d36804
    3fd4:	ldmib	r1, {r3, r5, sl, fp}^
    3fd8:	ldmib	r4, {r1, r2, r8, r9, sp, lr, pc}^
    3fdc:	ldmib	r4, {r1, r2, sl, fp, sp, lr}^
    3fe0:	movwls	r2, #5896	; 0x1708
    3fe4:	strcc	lr, [r8, #-2513]	; 0xfffff62f
    3fe8:	eorsle	r2, r8, r0, lsl #16
    3fec:	ldmibne	r2, {r5, r7, r9, fp, sp, lr}
    3ff0:			; <UNDEFINED> instruction: 0x0c0ceb47
    3ff4:	blvs	9deb94 <pclose@plt+0x9dcb4c>
    3ff8:	blvs	180a048 <pclose@plt+0x1808000>
    3ffc:			; <UNDEFINED> instruction: 0x0c06eb4c
    4000:	stmdaeq	r7, {r1, r4, r8, r9, fp, sp, lr, pc}
    4004:	bvs	fe32b810 <pclose@plt+0xfe3297c8>
    4008:	stmdbeq	r0, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
    400c:	movweq	lr, #60179	; 0xeb13
    4010:	blvs	21eb40 <pclose@plt+0x21caf8>
    4014:	streq	lr, [r6], -r5, asr #22
    4018:	ldmdbne	fp, {r0, r3, r6, r8, r9, fp, sp, lr}
    401c:	bl	10958f8 <pclose@plt+0x10938b0>
    4020:	ldmdane	fp, {r0, r2, r8, sl}
    4024:	bl	1168c34 <pclose@plt+0x1166bec>
    4028:	movwls	r0, #13057	; 0x3301
    402c:	strcc	lr, [r2], #-2525	; 0xfffff623
    4030:	svclt	0x000845a1
    4034:			; <UNDEFINED> instruction: 0xd32b4598
    4038:	strcc	lr, [r2], #-2525	; 0xfffff623
    403c:	svclt	0x0008454c
    4040:	svclt	0x00284543
    4044:	eorle	r2, r0, #0
    4048:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    404c:	blcs	1e0c0 <pclose@plt+0x1c078>
    4050:	ldrdcs	fp, [r1], -r4
    4054:	rscscc	pc, pc, pc, asr #32
    4058:	pop	{r0, r1, r2, ip, sp, pc}
    405c:	bl	4a8024 <pclose@plt+0x4a5fdc>
    4060:	bls	46880 <pclose@plt+0x44838>
    4064:	bleq	33ed88 <pclose@plt+0x33cd40>
    4068:	movweq	lr, #60179	; 0xeb13
    406c:	strtmi	r9, [fp], -r4, lsl #6
    4070:	movweq	lr, #15170	; 0x3b42
    4074:	ldmib	sp, {r0, r2, r8, r9, ip, pc}^
    4078:	strmi	r3, [r3, #1028]!	; 0x404
    407c:	ldrmi	fp, [sl, #3848]	; 0xf08
    4080:	ldrbmi	sp, [ip, #-774]	; 0xfffffcfa
    4084:	ldrbmi	fp, [r3, #-3848]	; 0xfffff0f8
    4088:	ldrdlt	sp, [r7], -lr
    408c:	svchi	0x00f0e8bd
    4090:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    4094:	blcs	1e108 <pclose@plt+0x1c0c0>
    4098:			; <UNDEFINED> instruction: 0xf04fbfd4
    409c:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    40a0:	pop	{r0, r1, r2, ip, sp, pc}
    40a4:	svclt	0x00008ff0
    40a8:	andeq	r2, r2, ip, lsr #22
    40ac:	andeq	r2, r2, sl, lsr #21
    40b0:	andeq	r2, r2, r2, ror #20
    40b4:	stmdavs	fp, {r1, fp, sp, lr}
    40b8:	sbccs	pc, ip, #13762560	; 0xd20000
    40bc:	sbccc	pc, ip, #13828096	; 0xd30000
    40c0:	blle	d4b30 <pclose@plt+0xd2ae8>
    40c4:	andcs	sp, r0, r1, lsl #24
    40c8:	ldr	r4, [sp, #-1904]	; 0xfffff890
    40cc:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    40d0:	blcs	1e144 <pclose@plt+0x1c0fc>
    40d4:	andcs	fp, r1, ip, asr #31
    40d8:	rscscc	pc, pc, pc, asr #32
    40dc:	svclt	0x00004770
    40e0:	andeq	r2, r2, r6, lsr #20
    40e4:	stmdavs	r9, {r0, r1, fp, sp, lr}
    40e8:	ldrdcs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    40ec:	ldrdeq	pc, [r0, -r3]
    40f0:	ldrdcc	pc, [r8], #129	; 0x81	; <UNPREDICTABLE>
    40f4:	ldrdne	pc, [r0, -r1]
    40f8:	strmi	r4, [fp], #-1026	; 0xfffffbfe
    40fc:	movwle	r4, #12954	; 0x329a
    4100:	andcs	sp, r0, r1, lsl #16
    4104:	ldrbt	r4, [pc], #1904	; 410c <pclose@plt+0x20c4>
    4108:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    410c:	blcs	1e180 <pclose@plt+0x1c138>
    4110:	andcs	fp, r1, ip, asr #31
    4114:	rscscc	pc, pc, pc, asr #32
    4118:	svclt	0x00004770
    411c:	andeq	r2, r2, sl, ror #19
    4120:	stmdavs	fp, {r1, fp, sp, lr}
    4124:	ldrdcs	pc, [r4], #130	; 0x82
    4128:	ldrdcc	pc, [r4], #131	; 0x83
    412c:	blle	d4b9c <pclose@plt+0xd2b54>
    4130:	andcs	sp, r0, r1, lsl #24
    4134:	strbt	r4, [r7], #1904	; 0x770
    4138:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    413c:	blcs	1e1b0 <pclose@plt+0x1c168>
    4140:	andcs	fp, r1, ip, asr #31
    4144:	rscscc	pc, pc, pc, asr #32
    4148:	svclt	0x00004770
    414c:			; <UNDEFINED> instruction: 0x000229ba
    4150:	stmdavs	fp, {r1, fp, sp, lr}
    4154:	ldrsbtcs	pc, [r0], r2	; <UNPREDICTABLE>
    4158:	ldrsbtcc	pc, [r0], r3	; <UNPREDICTABLE>
    415c:	movwle	r4, #12954	; 0x329a
    4160:	andcs	sp, r0, r1, lsl #16
    4164:	strb	r4, [pc], #1904	; 416c <pclose@plt+0x2124>
    4168:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    416c:	blcs	1e1e0 <pclose@plt+0x1c198>
    4170:	andcs	fp, r1, ip, asr #31
    4174:	rscscc	pc, pc, pc, asr #32
    4178:	svclt	0x00004770
    417c:	andeq	r2, r2, sl, lsl #19
    4180:	ldrdgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    4184:	mvnsmi	lr, #737280	; 0xb4000
    4188:	cfstrs	mvf4, [sp, #-1008]!	; 0xfffffc10
    418c:	blx	fec66d9c <pclose@plt+0xfec64d54>
    4190:	svcmi	0x0036f481
    4194:			; <UNDEFINED> instruction: 0xf8dc4698
    4198:	stmdbeq	r4!, {r2, r5, r6, r9, ip, lr}^
    419c:	movwcs	r4, #1151	; 0x47f
    41a0:	stccs	0, cr11, [r0, #-548]	; 0xfffffddc
    41a4:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    41a8:			; <UNDEFINED> instruction: 0xf8874616
    41ac:	tstls	r7, ip, lsr #24
    41b0:	vmls.f16	s22, s15, s24
    41b4:	svcmi	0x002e1a90
    41b8:	ldrsbtls	pc, [r8], pc	; <UNPREDICTABLE>
    41bc:	cdp	6, 11, cr4, cr8, cr5, {0}
    41c0:	ldrbtmi	r8, [pc], #-2663	; 41c8 <pclose@plt+0x2180>
    41c4:			; <UNDEFINED> instruction: 0xf60744f9
    41c8:	adcmi	r4, r5, #44, 14	; 0xb00000
    41cc:	ldcl	13, cr13, [pc, #172]	; 4280 <pclose@plt+0x2238>
    41d0:	strcc	r7, [r1], #-2597	; 0xfffff5db
    41d4:	cdp	12, 2, cr2, cr8, cr5, {0}
    41d8:	mvnsle	r8, r7, lsr #20
    41dc:	eorscs	r4, pc, #38912	; 0x9800
    41e0:			; <UNDEFINED> instruction: 0xf8a3447b
    41e4:			; <UNDEFINED> instruction: 0xf1b82c2c
    41e8:	teqle	r8, r0, lsl #30
    41ec:	ldrbtmi	r4, [pc], #-3875	; 41f4 <pclose@plt+0x21ac>
    41f0:	stmdami	r3!, {r3, r8, r9, sl, ip, sp}
    41f4:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    41f8:	ldrmi	r4, [r9], -r2, lsr #24
    41fc:			; <UNDEFINED> instruction: 0x96024478
    4200:	strmi	pc, [ip, #1536]!	; 0x600
    4204:	eormi	pc, ip, #0, 12
    4208:	andls	r4, r3, #124, 8	; 0x7c000000
    420c:	andcs	r4, r1, #40, 12	; 0x2800000
    4210:	strls	r9, [r0, -r1, lsl #12]
    4214:			; <UNDEFINED> instruction: 0xf7fd9404
    4218:	strtmi	lr, [r8], -r0, lsl #30
    421c:	ldc	0, cr11, [sp], #36	; 0x24
    4220:	pop	{r1, r8, r9, fp, pc}
    4224:	mrc	3, 5, r8, cr7, cr0, {7}
    4228:			; <UNDEFINED> instruction: 0xf8df7ac8
    422c:			; <UNDEFINED> instruction: 0xf509c05c
    4230:	orrcs	r7, r0, #26
    4234:			; <UNDEFINED> instruction: 0x461944fc
    4238:			; <UNDEFINED> instruction: 0xf85c2201
    423c:			; <UNDEFINED> instruction: 0xf814e024
    4240:	ldrtmi	ip, [r8], -r0
    4244:	blvc	bf880 <pclose@plt+0xbd838>
    4248:	and	pc, r0, sp, asr #17
    424c:	andsgt	pc, r0, sp, asr #17
    4250:	mcr	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4254:	blle	fee94c74 <pclose@plt+0xfee92c2c>
    4258:	svceq	0x0000f1b8
    425c:	svcmi	0x000bd0c6
    4260:			; <UNDEFINED> instruction: 0xe7c6447f
    4264:	bcc	fe00426c <pclose@plt+0xfe002224>
    4268:	andeq	r1, r2, ip, ror lr
    426c:	andeq	r2, r2, r8, asr r9
    4270:	andeq	r2, r2, r2, lsr r9
    4274:	andeq	r1, r2, r0, asr #28
    4278:	andeq	r2, r2, r4, lsl r9
    427c:	andeq	r1, r2, r6, lsl lr
    4280:	strdeq	r2, [r2], -r8
    4284:	andeq	lr, r0, r8, lsr r3
    4288:	strdeq	r1, [r2], -r8
    428c:	andeq	r1, r2, r4, lsr #27
    4290:	mvnsmi	lr, #737280	; 0xb4000
    4294:			; <UNDEFINED> instruction: 0xf380fab0
    4298:	blhi	13f754 <pclose@plt+0x13d70c>
    429c:	svcmi	0x0042460d
    42a0:			; <UNDEFINED> instruction: 0x4e42095b
    42a4:	addlt	r4, r9, pc, ror r4
    42a8:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    42ac:			; <UNDEFINED> instruction: 0xf8d71206
    42b0:			; <UNDEFINED> instruction: 0xf8dd2264
    42b4:	bcs	2432c <pclose@plt+0x222e4>
    42b8:	movwcs	fp, #3848	; 0xf08
    42bc:			; <UNDEFINED> instruction: 0xf8862200
    42c0:	blcs	fd78 <pclose@plt+0xdd30>
    42c4:	bmi	eb87e0 <pclose@plt+0xeb6798>
    42c8:	strtvs	pc, [ip], r6, lsl #12
    42cc:	andls	r2, r1, r0, lsl #7
    42d0:			; <UNDEFINED> instruction: 0x4604447a
    42d4:	ldrtmi	r9, [r0], -r0, lsl #4
    42d8:	andcs	r4, r1, #26214400	; 0x1900000
    42dc:	mrc	7, 4, APSR_nzcv, cr12, cr13, {7}
    42e0:	ble	d94cfc <pclose@plt+0xd92cb4>
    42e4:	rsbcs	pc, r8, #9895936	; 0x970000
    42e8:	bmi	fe43fb0c <pclose@plt+0xfe43dac4>
    42ec:	bhi	19ffdd4 <pclose@plt+0x19fdd8c>
    42f0:	subsle	r2, r1, r0, lsl #20
    42f4:	ldrsbtls	pc, [ip], pc	; <UNPREDICTABLE>
    42f8:	ldrvc	pc, [sl], #-1287	; 0xfffffaf9
    42fc:	bhi	a7fa80 <pclose@plt+0xa7da38>
    4300:	strd	r4, [sp], -r9
    4304:	stc	8, cr7, [sp, #156]	; 0x9c
    4308:			; <UNDEFINED> instruction: 0xf8cd9b02
    430c:	strls	ip, [r4, -r0]
    4310:	mcr	7, 4, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4314:	ble	714d30 <pclose@plt+0x712ce8>
    4318:	svccs	0x0001f814
    431c:	eorsle	r2, fp, r0, lsl #20
    4320:	bhi	a3fbc8 <pclose@plt+0xa3db80>
    4324:	ldrmi	r2, [r9], -r0, lsl #7
    4328:	ldrtmi	r9, [r0], -r4, lsl #4
    432c:			; <UNDEFINED> instruction: 0xf8cd2201
    4330:	cdp	0, 11, cr9, cr7, cr0, {0}
    4334:	vstr	s18, [sp, #800]	; 0x320
    4338:			; <UNDEFINED> instruction: 0xf7fd9b02
    433c:			; <UNDEFINED> instruction: 0xf8dfee6e
    4340:	orrcs	ip, r0, #120	; 0x78
    4344:	ldrbtmi	r2, [ip], #513	; 0x201
    4348:			; <UNDEFINED> instruction: 0x46074619
    434c:			; <UNDEFINED> instruction: 0x463042bd
    4350:			; <UNDEFINED> instruction: 0xf1b8dbd8
    4354:	tstle	ip, r0, lsl #30
    4358:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    435c:	bmi	610384 <pclose@plt+0x60e33c>
    4360:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    4364:			; <UNDEFINED> instruction: 0x46194c17
    4368:	andls	r4, r0, sl, ror r4
    436c:	strtmi	pc, [ip], r2, lsl #12
    4370:			; <UNDEFINED> instruction: 0xf602447c
    4374:	strls	r6, [r2, #-684]	; 0xfffffd54
    4378:	ldrtmi	r9, [r0], -r3, lsl #4
    437c:	strls	r2, [r1, #-513]	; 0xfffffdff
    4380:			; <UNDEFINED> instruction: 0xf7fd9404
    4384:	ldrtmi	lr, [r0], -sl, asr #28
    4388:	ldc	0, cr11, [sp], #36	; 0x24
    438c:	pop	{r2, r8, r9, fp, pc}
    4390:	stmdami	sp, {r4, r5, r6, r7, r8, r9, pc}
    4394:			; <UNDEFINED> instruction: 0xe7e24478
    4398:	eorscs	r4, pc, #12, 22	; 0x3000
    439c:			; <UNDEFINED> instruction: 0xf8a3447b
    43a0:	ldrb	r2, [r6, ip, lsr #29]
    43a4:	bcc	fe0043ac <pclose@plt+0xfe002364>
    43a8:	andeq	r1, r2, r0, ror #26
    43ac:	andeq	r2, r2, ip, asr #16
    43b0:	andeq	sp, r0, r8, lsl #30
    43b4:	ldrdeq	sp, [r0], -ip
    43b8:	muleq	r0, lr, lr
    43bc:	andeq	r1, r2, sl, lsr #25
    43c0:	andeq	r2, r2, ip, lsl #15
    43c4:	ldrdeq	lr, [r0], -r0
    43c8:	andeq	r1, r2, r0, ror ip
    43cc:	andeq	r2, r2, r8, asr r7
    43d0:	push	{r1, r2, r3, r5, r9, fp, lr}
    43d4:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    43d8:	blhi	bf894 <pclose@plt+0xbd84c>
    43dc:	blmi	b15c18 <pclose@plt+0xb13bd0>
    43e0:			; <UNDEFINED> instruction: 0xf8d22100
    43e4:	strmi	r2, [r4], -r4, ror #4
    43e8:	addlt	r4, r6, fp, ror r4
    43ec:	svcne	0x002cf883
    43f0:	asnsp	f3, f2
    43f4:	vsqrt.f32	s1, s0
    43f8:	ldmdble	r3, {r4, r9, fp, ip, sp, lr, pc}
    43fc:	bhi	ff03fee0 <pclose@plt+0xff03de98>
    4400:			; <UNDEFINED> instruction: 0x8090f8df
    4404:	orrcs	r4, r0, #36, 28	; 0x240
    4408:			; <UNDEFINED> instruction: 0x461944f8
    440c:	strvc	pc, [ip, -r8, lsl #12]!
    4410:	andcs	r4, r1, #2113929216	; 0x7e000000
    4414:	ldrtmi	r9, [r8], -r0, lsl #12
    4418:	blhi	bfa54 <pclose@plt+0xbda0c>
    441c:	ldcl	7, cr15, [ip, #1012]!	; 0x3f4
    4420:	blle	814e38 <pclose@plt+0x812df0>
    4424:	ldmdami	sp, {r0, r2, r5, r6, r7, r8, fp, ip, sp, pc}
    4428:	andcc	r4, r8, r8, ror r4
    442c:	vst1.8	{d20-d21}, [pc :64], ip
    4430:	ldcmi	3, cr7, [ip, #-0]
    4434:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    4438:			; <UNDEFINED> instruction: 0xf6029000
    443c:	ldrbtmi	r4, [sp], #-1708	; 0xfffff954
    4440:	eorvc	pc, ip, #2097152	; 0x200000
    4444:	andls	r9, r3, #33554432	; 0x2000000
    4448:	andcs	r4, r1, #48, 12	; 0x3000000
    444c:	strls	r9, [r4, #-1025]	; 0xfffffbff
    4450:	stcl	7, cr15, [r2, #1012]!	; 0x3f4
    4454:	andlt	r4, r6, r0, lsr r6
    4458:	blhi	bf754 <pclose@plt+0xbd70c>
    445c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4460:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    4464:	bmi	47e3f4 <pclose@plt+0x47c3ac>
    4468:	ldrmi	r2, [r9], -r0, lsl #7
    446c:	blhi	bfaa8 <pclose@plt+0xbda60>
    4470:			; <UNDEFINED> instruction: 0x4638447a
    4474:	andcs	r9, r1, #0, 4
    4478:			; <UNDEFINED> instruction: 0xf7fd9401
    447c:	addmi	lr, r4, #13184	; 0x3380
    4480:	teqcs	pc, #188, 30	; 0x2f0
    4484:	svccc	0x002cf8a8
    4488:	svclt	0x0000e7cc
    448c:	andeq	r1, r2, lr, lsr #24
    4490:	andeq	r2, r2, ip, lsl #14
    4494:	andeq	r2, r2, ip, ror #13
    4498:	ldrdeq	sp, [r0], -ip
    449c:	ldrdeq	r1, [r2], -ip
    44a0:			; <UNDEFINED> instruction: 0x000226be
    44a4:	andeq	lr, r0, r2, lsl #2
    44a8:	andeq	r1, r2, r2, lsr #23
    44ac:	andeq	sp, r0, r4, lsl #27
    44b0:	blmi	1a56e58 <pclose@plt+0x1a54e10>
    44b4:	push	{r1, r3, r4, r5, r6, sl, lr}
    44b8:			; <UNDEFINED> instruction: 0xf5ad41f0
    44bc:	ldmpl	r3, {r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr}^
    44c0:	stclmi	6, cr4, [r6], #-20	; 0xffffffec
    44c4:	mvnls	r6, #1769472	; 0x1b0000
    44c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    44cc:	ldc	7, cr15, [r8, #1012]	; 0x3f4
    44d0:	ldrbtmi	r4, [ip], #-2915	; 0xfffff49d
    44d4:	stmiapl	r0!, {r1, r2, r9, sl, lr}^
    44d8:	cdp2	0, 6, cr15, cr14, cr13, {0}
    44dc:			; <UNDEFINED> instruction: 0xf7fda826
    44e0:	strtmi	lr, [r8], -sl, lsr #26
    44e4:			; <UNDEFINED> instruction: 0xf7fd212f
    44e8:	tstlt	r0, sl, asr #26
    44ec:	svcmi	0x005d1c45
    44f0:			; <UNDEFINED> instruction: 0xf8c7447f
    44f4:			; <UNDEFINED> instruction: 0xf00b5fac
    44f8:	bmi	1703f94 <pclose@plt+0x1701f4c>
    44fc:	stmiapl	r2!, {r0, r1, r3, r4, r6, r8, r9, fp, lr}
    4500:	andsvs	r4, r3, fp, ror r4
    4504:	bl	ff542500 <pclose@plt+0xff5404b8>
    4508:	vpadd.i8	q10, q0, <illegal reg q4.5>
    450c:	vsubl.s8	<illegal reg q10.5>, d0, d25
    4510:	addsmi	r0, r6, #536870912	; 0x20000000
    4514:	ldmdbvs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}^
    4518:	svcne	0x00b0f8c7
    451c:	ldmibvs	r9, {r0, r2, r4, r8, sl, fp, ip, lr, pc}
    4520:	rscspl	pc, pc, #64, 4
    4524:	andeq	pc, r2, #192, 4
    4528:			; <UNDEFINED> instruction: 0xf8c74296
    452c:	stcle	15, cr1, [ip, #-704]	; 0xfffffd40
    4530:	andvs	pc, sl, #64, 4
    4534:	andeq	pc, r2, #192, 4
    4538:	ldmibvs	r9, {r1, r2, r4, r7, r9, lr}^
    453c:	bvs	6f4464 <pclose@plt+0x6f241c>
    4540:	svcne	0x00b0f8c7
    4544:			; <UNDEFINED> instruction: 0xf8c7bfc8
    4548:	blmi	1294410 <pclose@plt+0x12923c8>
    454c:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    4550:	svcvs	0x0080f5b2
    4554:	blmi	123b998 <pclose@plt+0x1239950>
    4558:			; <UNDEFINED> instruction: 0xf8d3447b
    455c:	movwcc	r3, #8116	; 0x1fb4
    4560:			; <UNDEFINED> instruction: 0x46191052
    4564:	svcvs	0x0080f5b2
    4568:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    456c:	blmi	10fb954 <pclose@plt+0x10f990c>
    4570:			; <UNDEFINED> instruction: 0xf8c3447b
    4574:	bmi	108c44c <pclose@plt+0x108a404>
    4578:	mvnscc	pc, pc, asr #32
    457c:	svcne	0x0013447a
    4580:	rscsvc	pc, ip, #2097152	; 0x200000
    4584:	svcne	0x0004f843
    4588:			; <UNDEFINED> instruction: 0xd1fb429a
    458c:	vst2.8	{d20,d22}, [pc :256]!
    4590:	ldmdami	sp!, {r7, r9, ip, lr}
    4594:	ldrbtmi	sl, [r9], #-3331	; 0xfffff2fd
    4598:	ldrbtmi	r9, [r8], #-257	; 0xfffffeff
    459c:	bl	e42598 <pclose@plt+0xe40550>
    45a0:	stmdbls	r1, {r1, r3, r4, r5, fp, lr}
    45a4:	addpl	pc, r0, #1325400064	; 0x4f000000
    45a8:			; <UNDEFINED> instruction: 0xf7fd4478
    45ac:			; <UNDEFINED> instruction: 0xf7fdeb32
    45b0:	blmi	dff4f8 <pclose@plt+0xdfd4b0>
    45b4:	ldcmi	8, cr5, [r7], #-908	; 0xfffffc74
    45b8:	ldrbtmi	r6, [ip], #-2075	; 0xfffff7e5
    45bc:	addcs	r4, ip, #152, 14	; 0x2600000
    45c0:	strmi	r2, [r3], -r0, lsl #2
    45c4:	movwcc	r4, #5672	; 0x1628
    45c8:	stccc	8, cr15, [r4], #-784	; 0xfffffcf0
    45cc:	stcl	7, cr15, [sl], #-1012	; 0xfffffc0c
    45d0:			; <UNDEFINED> instruction: 0xf7fda804
    45d4:	movwcs	lr, #3260	; 0xcbc
    45d8:	addcc	pc, r4, r5, asr #17
    45dc:	ldc	7, cr15, [r0], #-1012	; 0xfffffc0c
    45e0:			; <UNDEFINED> instruction: 0xf8dfb318
    45e4:	svcmi	0x002d80b4
    45e8:	ldrbtmi	r4, [r8], #3629	; 0xe2d
    45ec:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    45f0:	ldccs	14, cr1, [fp], {68}	; 0x44
    45f4:	ldm	pc, {r0, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    45f8:	cdpeq	0, 0, cr15, cr14, cr4, {0}
    45fc:	strtcs	r2, [r4], #-1038	; 0xfffffbf2
    4600:	cfmuldeq	mvd2, mvd5, mvd4
    4604:	cdpeq	14, 0, cr0, cr14, cr4, {1}
    4608:	ldmdbcs	r5, {r1, r2, r3, sl, sp}
    460c:			; <UNDEFINED> instruction: 0x27272715
    4610:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    4614:	blmi	8ceaac <pclose@plt+0x8cca64>
    4618:	eorvs	r4, fp, fp, ror r4
    461c:	strtmi	r2, [r9], -r0, lsl #4
    4620:	bl	134261c <pclose@plt+0x13405d4>
    4624:	stccs	6, cr4, [r0], {32}
    4628:	bmi	7f8db8 <pclose@plt+0x7f6d70>
    462c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4630:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4634:	subsmi	r9, sl, sp, ror #23
    4638:			; <UNDEFINED> instruction: 0xf50dd10a
    463c:	pop	{r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr}
    4640:			; <UNDEFINED> instruction: 0xf8c581f0
    4644:	strb	r8, [r9, r0]!
    4648:	strb	r6, [r7, lr, lsr #32]!
    464c:	strb	r6, [r5, pc, lsr #32]!
    4650:	bl	14264c <pclose@plt+0x140604>
    4654:	ldrdeq	r1, [r2], -r8
    4658:	strdeq	r0, [r0], -ip
    465c:			; <UNDEFINED> instruction: 0x000218ba
    4660:	andeq	r0, r0, r4, lsl r2
    4664:	andeq	r2, r2, r4, lsl #12
    4668:	strdeq	r0, [r0], -r8
    466c:	andeq	r0, r0, r5, lsr #26
    4670:	andeq	r0, r0, r4, lsl #4
    4674:	andeq	r0, r0, ip, asr #4
    4678:	muleq	r2, ip, r5
    467c:	andeq	r2, r2, r4, lsl #11
    4680:	andeq	r5, r4, r8, ror r1
    4684:	andeq	r5, r4, lr, asr r1
    4688:	andeq	r7, r4, sl, asr r1
    468c:	andeq	r6, r4, ip, asr #2
    4690:	andeq	r0, r0, r0, lsl #4
    4694:	andeq	r2, r2, sl, lsr r5
    4698:			; <UNDEFINED> instruction: 0x000001b7
    469c:			; <UNDEFINED> instruction: 0xfffff09d
    46a0:	andeq	r0, r0, pc, lsr lr
    46a4:	andeq	r0, r0, r5, lsl #24
    46a8:	andeq	r1, r2, lr, asr r7
    46ac:	strmi	r4, [sl], -r6, lsl #22
    46b0:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    46b4:	strmi	r4, [r1], -r5, lsl #24
    46b8:			; <UNDEFINED> instruction: 0xf85d591b
    46bc:	ldmdavs	fp, {r2, r8, r9, fp, lr}
    46c0:	bvs	fe61eb34 <pclose@plt+0xfe61caec>
    46c4:	blt	fef426c0 <pclose@plt+0xfef40678>
    46c8:	ldrdeq	r1, [r2], -sl
    46cc:	andeq	r0, r0, r8, lsr r2
    46d0:	ldrblt	r4, [r0, #-2602]!	; 0xfffff5d6
    46d4:	cfstrsmi	mvf4, [sl], #-488	; 0xfffffe18
    46d8:	svccc	0x00b8f8d2
    46dc:	stmiblt	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    46e0:	vmulmi.f64	d4, d9, d24
    46e4:	ldrbtmi	r5, [lr], #-2275	; 0xfffff71d
    46e8:			; <UNDEFINED> instruction: 0xf7fd6818
    46ec:			; <UNDEFINED> instruction: 0xf8d6ea54
    46f0:	sfmcs	f5, 4, [r0, #-448]	; 0xfffffe40
    46f4:	vldmdblt	r0!, {s27-s26}
    46f8:	stmiapl	r3!, {r2, r5, r8, r9, fp, lr}^
    46fc:			; <UNDEFINED> instruction: 0xf7fd6818
    4700:			; <UNDEFINED> instruction: 0x4601ebde
    4704:			; <UNDEFINED> instruction: 0xf7fd4628
    4708:			; <UNDEFINED> instruction: 0x4628eab6
    470c:	ldcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    4710:	mvnscc	pc, #79	; 0x4f
    4714:	rsbscc	pc, r0, #12976128	; 0xc60000
    4718:			; <UNDEFINED> instruction: 0xf602bd70
    471c:			; <UNDEFINED> instruction: 0x210272bc
    4720:			; <UNDEFINED> instruction: 0xf7fd2000
    4724:	blmi	6bf304 <pclose@plt+0x6bd2bc>
    4728:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    472c:			; <UNDEFINED> instruction: 0xf8d3691b
    4730:	tstlt	r8, r0, ror #2
    4734:	bl	ff242730 <pclose@plt+0xff2406e8>
    4738:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    473c:	svccs	0x00f8f8d3
    4740:	ldmdami	r5, {r1, r4, r5, r7, r8, fp, ip, sp, pc}
    4744:			; <UNDEFINED> instruction: 0xf7fd4478
    4748:	vldrmi	d14, [r4, #-768]	; 0xfffffd00
    474c:	ldrbtmi	r4, [sp], #-2068	; 0xfffff7ec
    4750:			; <UNDEFINED> instruction: 0xf7fd4478
    4754:			; <UNDEFINED> instruction: 0xf1a5ebba
    4758:			; <UNDEFINED> instruction: 0xf7fd00f8
    475c:			; <UNDEFINED> instruction: 0xf1a5ebb6
    4760:			; <UNDEFINED> instruction: 0xf7fd00d8
    4764:			; <UNDEFINED> instruction: 0xf1a5ebb2
    4768:			; <UNDEFINED> instruction: 0xf7fd00b8
    476c:	ldr	lr, [r7, lr, lsr #23]!
    4770:	svcne	0x00fcf8d3
    4774:			; <UNDEFINED> instruction: 0xf7ff2000
    4778:			; <UNDEFINED> instruction: 0xe7e4ff99
    477c:	andeq	r2, r2, r0, lsr #8
    4780:			; <UNDEFINED> instruction: 0x000216b0
    4784:	andeq	r0, r0, r4, lsr r2
    4788:	andeq	r1, r2, lr, lsl r9
    478c:	andeq	r0, r0, ip, lsl #4
    4790:	andeq	r0, r0, r8, lsr r2
    4794:			; <UNDEFINED> instruction: 0x000223ba
    4798:			; <UNDEFINED> instruction: 0x000111b8
    479c:	muleq	r2, lr, r4
    47a0:			; <UNDEFINED> instruction: 0x00010eb0
    47a4:			; <UNDEFINED> instruction: 0x46044a1d
    47a8:	strlt	r4, [r0, #-2845]	; 0xfffff4e3
    47ac:	adclt	r4, r7, sl, ror r4
    47b0:	stmdbge	r5, {r2, r3, r4, r8, sl, fp, lr}
    47b4:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    47b8:	ldmdavs	fp, {r3, r9, sl, lr}
    47bc:			; <UNDEFINED> instruction: 0xf04f9325
    47c0:	mrsls	r0, SP_svc
    47c4:	bl	12427c0 <pclose@plt+0x1240778>
    47c8:	stmdbls	r3, {r9, sp}
    47cc:			; <UNDEFINED> instruction: 0xf7fd4610
    47d0:			; <UNDEFINED> instruction: 0xf7ffe9f4
    47d4:	bmi	5445d0 <pclose@plt+0x542588>
    47d8:			; <UNDEFINED> instruction: 0x46204b14
    47dc:	stmiapl	fp!, {r1, r3, r5, r7, fp, ip, lr}^
    47e0:	ldclvs	8, cr6, [sl, #84]	; 0x54
    47e4:			; <UNDEFINED> instruction: 0xf7fd9203
    47e8:	ldmdbmi	r1, {r3, r4, r6, r9, fp, sp, lr, pc}
    47ec:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    47f0:	strtmi	r4, [r8], -r3, lsl #12
    47f4:	strtmi	r9, [r3], -r0, lsl #6
    47f8:	svcpl	0x00acf8d1
    47fc:	strls	r2, [r1, #-257]	; 0xfffffeff
    4800:	bl	1bc27fc <pclose@plt+0x1bc07b4>
    4804:	strtmi	r2, [r0], -r0, lsl #2
    4808:	b	242804 <pclose@plt+0x2407bc>
    480c:			; <UNDEFINED> instruction: 0xf7fd4620
    4810:			; <UNDEFINED> instruction: 0xf044e97a
    4814:			; <UNDEFINED> instruction: 0xf7fd0080
    4818:	svclt	0x0000e9f0
    481c:	andeq	r1, r2, r0, ror #11
    4820:	strdeq	r0, [r0], -ip
    4824:	ldrdeq	r1, [r2], -r6
    4828:	andeq	r0, r0, ip, lsl #4
    482c:	andeq	r0, r0, r0, lsr #4
    4830:	andeq	r2, r2, r6, lsl #6
    4834:			; <UNDEFINED> instruction: 0x46044a19
    4838:	strlt	r4, [r0, #-2841]	; 0xfffff4e7
    483c:	adclt	r4, r5, sl, ror r4
    4840:	stmdbge	r3, {r3, r4, r8, sl, fp, lr}
    4844:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    4848:	ldmdavs	fp, {r3, r9, sl, lr}
    484c:			; <UNDEFINED> instruction: 0xf04f9323
    4850:	mrsls	r0, SP_irq
    4854:	bl	42850 <pclose@plt+0x40808>
    4858:	stmdbls	r1, {r9, sp}
    485c:			; <UNDEFINED> instruction: 0xf7fd4610
    4860:			; <UNDEFINED> instruction: 0xf7ffe9ac
    4864:			; <UNDEFINED> instruction: 0xf7fdff35
    4868:	ldrdlt	lr, [r4, #-178]	; 0xffffff4e
    486c:	strtmi	r4, [r0], -lr, lsl #22
    4870:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4874:	bl	fecc2870 <pclose@plt+0xfecc0828>
    4878:			; <UNDEFINED> instruction: 0xf7fd2001
    487c:	blmi	2ff3ac <pclose@plt+0x2fd364>
    4880:			; <UNDEFINED> instruction: 0xf853447b
    4884:	ldmdblt	r3, {r3, r4, r7, sl, fp, ip, sp}
    4888:			; <UNDEFINED> instruction: 0xf7fd2000
    488c:	blmi	23f39c <pclose@plt+0x23d354>
    4890:	stmiapl	fp!, {r1, r3, sp}^
    4894:			; <UNDEFINED> instruction: 0xf7fd6819
    4898:			; <UNDEFINED> instruction: 0xe7f5eb7e
    489c:	andeq	r1, r2, r0, asr r5
    48a0:	strdeq	r0, [r0], -ip
    48a4:	andeq	r1, r2, r6, asr #10
    48a8:	andeq	r0, r0, ip, lsl #4
    48ac:	andeq	r3, r2, ip, ror #6
    48b0:	andeq	r0, r0, r4, lsr r2
    48b4:	vst1.8	{d20-d21}, [pc], fp
    48b8:	stcmi	3, cr7, [fp], {128}	; 0x80
    48bc:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    48c0:	ldrbtmi	r4, [ip], #-3594	; 0xfffff1f6
    48c4:	svcpl	0x00acf8d2
    48c8:	strlt	r3, [r0, #-3220]	; 0xfffff36c
    48cc:	ldrbtmi	fp, [lr], #-133	; 0xffffff7b
    48d0:	andls	r2, r2, r1, lsl #4
    48d4:	strls	r4, [r0], -r0, lsr #12
    48d8:			; <UNDEFINED> instruction: 0xf7fd9501
    48dc:			; <UNDEFINED> instruction: 0x4620eb9e
    48e0:			; <UNDEFINED> instruction: 0xffa8f7ff
    48e4:	andeq	r2, r2, r6, lsr r2
    48e8:	andeq	r3, r2, sl, lsr #6
    48ec:	andeq	sp, r0, lr, lsr #18
    48f0:	andcs	r4, r1, r1, lsl #12
    48f4:	ldrlt	r4, [r0, #-641]	; 0xfffffd7f
    48f8:			; <UNDEFINED> instruction: 0x4601bf38
    48fc:	ldrbtmi	r4, [ip], #-3077	; 0xfffff3fb
    4900:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4904:	ldfltd	f3, [r0, #-0]
    4908:	stmiapl	r3!, {r0, r1, r8, r9, fp, lr}^
    490c:			; <UNDEFINED> instruction: 0xf7ff6e18
    4910:	svclt	0x0000ffd1
    4914:	andeq	r1, r2, lr, lsl #9
    4918:	andeq	r0, r0, r0, lsr #4
    491c:	addlt	fp, r3, r0, lsl #10
    4920:			; <UNDEFINED> instruction: 0xf7fd9001
    4924:	andcc	lr, r1, r8, lsl #21
    4928:			; <UNDEFINED> instruction: 0xffe2f7ff
    492c:	andlt	r9, r3, r1, lsl #18
    4930:	bl	142aac <pclose@plt+0x140a64>
    4934:	ldmiblt	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4938:	strlt	r2, [r8, #-2305]	; 0xfffff6ff
    493c:	tstcs	r1, r8, lsr pc
    4940:	ldmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4944:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    4948:	stfltd	f3, [r8, #-0]
    494c:	ldmpl	fp, {r0, r1, r9, fp, lr}
    4950:			; <UNDEFINED> instruction: 0xf7ff6e58
    4954:	svclt	0x0000ffaf
    4958:	andeq	r1, r2, r6, asr #8
    495c:	andeq	r0, r0, r0, lsr #4
    4960:	ldrbmi	lr, [r0, sp, lsr #18]!
    4964:	stcmi	0, cr2, [r4, #-32]!	; 0xffffffe0
    4968:	ldrbtmi	r2, [sp], #-1536	; 0xfffffa00
    496c:	tstmi	fp, #3489792	; 0x354000
    4970:	bl	11157c <pclose@plt+0x10f534>
    4974:			; <UNDEFINED> instruction: 0xf7ff0803
    4978:	strbmi	pc, [r4, #-4027]	; 0xfffff045	; <UNPREDICTABLE>
    497c:	ldreq	lr, [sp], -r5, asr #19
    4980:			; <UNDEFINED> instruction: 0xf8dfd233
    4984:			; <UNDEFINED> instruction: 0x4621a078
    4988:	strd	r4, [r1], -sl
    498c:	andsle	r4, sp, r0, lsr #11
    4990:	blcc	829e8 <pclose@plt+0x809a0>
    4994:	stmdbne	r2, {r0, r2, r4, r5, r7}^
    4998:	stmdbeq	r4, {r0, r2, r8, ip, sp, lr, pc}
    499c:			; <UNDEFINED> instruction: 0xf1062b0a
    49a0:	mvnsle	r0, r1, lsl #14
    49a4:	eorne	pc, r6, r0, asr #16
    49a8:	tsteq	r0, r5, lsl #2	; <UNPREDICTABLE>
    49ac:	rsbsvc	pc, r8, sl, asr #17
    49b0:			; <UNDEFINED> instruction: 0xffc2f7ff
    49b4:	strmi	r1, [r0, #3251]!	; 0xcb3
    49b8:			; <UNDEFINED> instruction: 0x4621463e
    49bc:	bl	16240 <pclose@plt+0x141f8>
    49c0:			; <UNDEFINED> instruction: 0xf8ca0209
    49c4:			; <UNDEFINED> instruction: 0xf1050074
    49c8:	mvnle	r0, r8, lsl #18
    49cc:	bl	fea17604 <pclose@plt+0xfea155bc>
    49d0:	cfstrscs	mvf0, [r1], {1}
    49d4:	shadd16mi	fp, lr, r8
    49d8:	mrcvs	4, 6, r4, cr12, cr11, {3}
    49dc:	mulvs	r4, lr, r7
    49e0:			; <UNDEFINED> instruction: 0xf8406011
    49e4:	pop	{r0, r3, pc}
    49e8:			; <UNDEFINED> instruction: 0x462187f0
    49ec:			; <UNDEFINED> instruction: 0xf04f4602
    49f0:	strcs	r0, [r1, -r4, lsl #18]
    49f4:	svclt	0x0000e7ea
    49f8:	andeq	r3, r2, r2, lsl #5
    49fc:	andeq	r3, r2, r4, ror #4
    4a00:	andeq	r3, r2, r4, lsl r2
    4a04:	ldrlt	r4, [r8, #-2573]!	; 0xfffff5f3
    4a08:	blmi	355bf8 <pclose@plt+0x353bb0>
    4a0c:	ldmpl	r5, {r0, r2, r3, sl, fp, lr}^
    4a10:			; <UNDEFINED> instruction: 0xf8d5447c
    4a14:			; <UNDEFINED> instruction: 0xf7fd0188
    4a18:			; <UNDEFINED> instruction: 0xf500ea0e
    4a1c:	strbvs	r6, [r0, r0]!
    4a20:			; <UNDEFINED> instruction: 0xff66f7ff
    4a24:			; <UNDEFINED> instruction: 0xf8d54a08
    4a28:	svcvs	0x00e13188
    4a2c:	uxtabvs	r4, r0, sl, ror #8
    4a30:	b	7c2a2c <pclose@plt+0x7c09e4>
    4a34:	pop	{r5, r8, r9, sl, sp, lr}
    4a38:			; <UNDEFINED> instruction: 0xe7914038
    4a3c:	andeq	r1, r2, r4, lsl #7
    4a40:	andeq	r0, r0, r0, lsr #4
    4a44:	ldrdeq	r3, [r2], -ip
    4a48:			; <UNDEFINED> instruction: 0x0000e6bc
    4a4c:	vpmax.s8	q10, <illegal reg q10.5>, <illegal reg q1.5>
    4a50:	blmi	ff0d4ea4 <pclose@plt+0xff0d2e5c>
    4a54:	ldrbtmi	r2, [sl], #-1
    4a58:	mvnsmi	lr, sp, lsr #18
    4a5c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    4a60:	vstrmi	s21, [r0, #4]
    4a64:	movwls	r6, #14363	; 0x381b
    4a68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4a6c:	ldrbtmi	r4, [sp], #-3006	; 0xfffff442
    4a70:	ldcmi	14, cr4, [pc], #760	; 4d70 <pclose@plt+0x2d28>
    4a74:	ldrbtmi	r5, [lr], #-2283	; 0xfffff715
    4a78:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    4a7c:			; <UNDEFINED> instruction: 0xf9b368db
    4a80:			; <UNDEFINED> instruction: 0xf9b37000
    4a84:			; <UNDEFINED> instruction: 0xf8c43004
    4a88:			; <UNDEFINED> instruction: 0xf8c67080
    4a8c:			; <UNDEFINED> instruction: 0xf7fd3ffc
    4a90:	andcc	lr, r1, r4, lsr r9
    4a94:			; <UNDEFINED> instruction: 0xf8bdd004
    4a98:	blcs	10ab8 <pclose@plt+0xea70>
    4a9c:	adchi	pc, r8, r0, asr #32
    4aa0:	ldrbtmi	r4, [fp], #-2996	; 0xfffff44c
    4aa4:	ldrdcs	pc, [r4], r3
    4aa8:	svccc	0x0001b112
    4aac:	addvc	pc, r0, r3, asr #17
    4ab0:	svcvc	0x0000f5b7
    4ab4:	blmi	fec3c04c <pclose@plt+0xfec3a004>
    4ab8:	andvc	pc, r0, #1325400064	; 0x4f000000
    4abc:			; <UNDEFINED> instruction: 0xf8c3447b
    4ac0:	stcmi	0, cr2, [lr], #512	; 0x200
    4ac4:			; <UNDEFINED> instruction: 0xf8d4447c
    4ac8:	cdpcs	0, 0, cr6, cr0, cr8, {4}
    4acc:	ldmib	r4, {r5, r6, ip, lr, pc}^
    4ad0:	bmi	fead0b64 <pclose@plt+0xfeaceb1c>
    4ad4:			; <UNDEFINED> instruction: 0xf852447a
    4ad8:	stmdbcs	r0, {r3, r4, r7, sl, fp, ip}
    4adc:			; <UNDEFINED> instruction: 0xf8d2d174
    4ae0:	blcs	1cce8 <pclose@plt+0x1aca0>
    4ae4:	adcshi	pc, r5, r0, asr #32
    4ae8:	ldrbtmi	r4, [fp], #-2982	; 0xfffff45a
    4aec:	svcmi	0x00fcf8d3
    4af0:	adcmi	fp, r0, #32, 2
    4af4:			; <UNDEFINED> instruction: 0xf8c3bfbc
    4af8:			; <UNDEFINED> instruction: 0x46040ffc
    4afc:	svcne	0x0080f5b4
    4b00:	rsceq	fp, r4, #56, 30	; 0xe0
    4b04:	blmi	fe839738 <pclose@plt+0xfe8376f0>
    4b08:	ldrbtmi	pc, [r8], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    4b0c:	ldrbtvc	pc, [pc], #1735	; 4b14 <pclose@plt+0x2acc>	; <UNPREDICTABLE>
    4b10:	rscsvc	pc, pc, #82837504	; 0x4f00000
    4b14:	vmvn.i32	q10, #720896	; 0x000b0000
    4b18:			; <UNDEFINED> instruction: 0xf8c3020f
    4b1c:	blmi	fe6d0b14 <pclose@plt+0xfe6ceacc>
    4b20:			; <UNDEFINED> instruction: 0xf8c3447b
    4b24:	svcmi	0x009a4098
    4b28:	ldmib	r7, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    4b2c:	adcmi	r0, r3, #-1677721600	; 0x9c000000
    4b30:	addhi	pc, r5, r0, asr #1
    4b34:	tstcs	r0, r2, lsr #12
    4b38:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b3c:	stclle	14, cr2, [lr, #-504]!	; 0xfffffe08
    4b40:	bvc	40724 <pclose@plt+0x3e6dc>
    4b44:	rsbcs	r4, r4, #150528	; 0x24c00
    4b48:			; <UNDEFINED> instruction: 0xf8c3447b
    4b4c:	bmi	fe48cde4 <pclose@plt+0xfe48ad9c>
    4b50:	ldrbtmi	r4, [sl], #-2962	; 0xfffff46e
    4b54:	bvc	ac0264 <pclose@plt+0xabe21c>
    4b58:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4b5c:	ldmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b60:	andcs	r4, r0, #146432	; 0x23c00
    4b64:	orrsvs	r4, sl, fp, ror r4
    4b68:	blmi	1f575a8 <pclose@plt+0x1f55560>
    4b6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4b70:	blls	debe0 <pclose@plt+0xdcb98>
    4b74:			; <UNDEFINED> instruction: 0xf040405a
    4b78:	andlt	r8, r4, fp, ror #1
    4b7c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4b80:	ldcle	15, cr2, [lr], {2}
    4b84:	andcs	r4, r3, #136, 22	; 0x22000
    4b88:			; <UNDEFINED> instruction: 0xf8c3447b
    4b8c:	ldr	r2, [r8, r0, lsl #1]
    4b90:			; <UNDEFINED> instruction: 0x3094f8d4
    4b94:	vldmdble	r6!, {d2-d1}
    4b98:			; <UNDEFINED> instruction: 0x0090f8d4
    4b9c:	addcc	pc, ip, r4, asr #17
    4ba0:	svcvc	0x0000f5b3
    4ba4:	bmi	fe07c080 <pclose@plt+0xfe07a038>
    4ba8:	vst3.8	{d18-d20}, [pc], r1
    4bac:	ldrbtmi	r7, [sl], #-768	; 0xfffffd00
    4bb0:	ldcne	8, cr15, [r8], {82}	; 0x52
    4bb4:			; <UNDEFINED> instruction: 0x4322e9c2
    4bb8:	suble	r2, r8, r0, lsl #18
    4bbc:	blmi	1f1643c <pclose@plt+0x1f143f4>
    4bc0:			; <UNDEFINED> instruction: 0xf8c3447b
    4bc4:	and	r6, r3, r0, lsl #1
    4bc8:	mvnsle	r2, r0, lsl #22
    4bcc:	ldrdvs	pc, [r0], r2
    4bd0:	stmdacs	r0, {r3, r4, r5, r6, r9, fp, lr}
    4bd4:			; <UNDEFINED> instruction: 0xf44f4b78
    4bd8:	ldrbtmi	r6, [sl], #-256	; 0xffffff00
    4bdc:			; <UNDEFINED> instruction: 0xf06fbf08
    4be0:	ldrbtmi	r4, [fp], #-0
    4be4:			; <UNDEFINED> instruction: 0xf8c2460c
    4be8:			; <UNDEFINED> instruction: 0xf8c30ffc
    4bec:			; <UNDEFINED> instruction: 0xe79a1098
    4bf0:			; <UNDEFINED> instruction: 0x2004f8bd
    4bf4:			; <UNDEFINED> instruction: 0xf43f2a00
    4bf8:	ssaxmi	sl, pc, r3	; <UNPREDICTABLE>
    4bfc:	svccs	0x00fcf8c6
    4c00:	addcc	pc, r0, r4, asr #17
    4c04:	teqle	r5, ip, asr #14
    4c08:	ldrdcc	lr, [r3], -r4	; <UNPREDICTABLE>
    4c0c:	svcvc	0x0000f5b3
    4c10:	bmi	1abbf3c <pclose@plt+0x1ab9ef4>
    4c14:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4c18:	addne	pc, r8, r2, asr #17
    4c1c:	mrccs	7, 2, lr, cr0, cr9, {2}
    4c20:	cdpcc	13, 1, cr13, cr11, cr0, {1}
    4c24:	bvc	13002a8 <pclose@plt+0x12fe260>
    4c28:	vmls.f64	d4, d7, d21
    4c2c:	ldrbtmi	r6, [fp], #-2704	; 0xfffff570
    4c30:	bvs	ffa00818 <pclose@plt+0xff9fe7d0>
    4c34:	adcvs	pc, r4, r3, asr #17
    4c38:	bvc	fe200758 <pclose@plt+0xfe1fe710>
    4c3c:	strtmi	lr, [r1], -r7, lsl #15
    4c40:	adcmi	pc, r0, r7, asr #17
    4c44:	mrc2	7, 3, pc, cr8, cr15, {7}
    4c48:	addseq	pc, ip, r7, asr #17
    4c4c:			; <UNDEFINED> instruction: 0xf8d2e772
    4c50:	adcsmi	r6, r3, #128	; 0x80
    4c54:	svcge	0x0048f6bf
    4c58:			; <UNDEFINED> instruction: 0x461e4a5a
    4c5c:			; <UNDEFINED> instruction: 0xf8c2447a
    4c60:	strb	r3, [r1, -r0, lsl #1]
    4c64:	eorscs	r4, r5, #88, 22	; 0x16000
    4c68:	bvc	f003ec <pclose@plt+0xefe3a4>
    4c6c:			; <UNDEFINED> instruction: 0xf8c3447b
    4c70:	strb	r2, [ip, -r4, lsr #1]!
    4c74:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    4c78:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c7c:	ldmdami	r4, {r7, r9, sl, lr}^
    4c80:			; <UNDEFINED> instruction: 0xf7fd4478
    4c84:			; <UNDEFINED> instruction: 0x4607e878
    4c88:	svceq	0x0000f1b8
    4c8c:			; <UNDEFINED> instruction: 0xf898d035
    4c90:	blcs	10c98 <pclose@plt+0xec50>
    4c94:			; <UNDEFINED> instruction: 0x4632d031
    4c98:	strbmi	r4, [r0], -r9, ror #12
    4c9c:	svc	0x0056f7fc
    4ca0:	stmdavc	r9, {r8, fp, ip, pc}
    4ca4:	svclt	0x00cc1e03
    4ca8:	andcs	r2, r0, #268435456	; 0x10000000
    4cac:	svclt	0x00182900
    4cb0:	tstlt	r2, #0, 4
    4cb4:	addcc	pc, ip, r4, asr #17
    4cb8:	ldmdavc	fp!, {r0, r1, r2, r4, r5, r8, r9, ip, sp, pc}
    4cbc:	blmi	1173ab0 <pclose@plt+0x1171a68>
    4cc0:			; <UNDEFINED> instruction: 0xf8d3447b
    4cc4:	bmi	1104f0c <pclose@plt+0x1102ec4>
    4cc8:			; <UNDEFINED> instruction: 0xf8d2447a
    4ccc:	stmiblt	fp!, {r2, r3, r7, ip, sp}^
    4cd0:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    4cd4:	addcc	pc, ip, r2, asr #17
    4cd8:	svclt	0x00cc2802
    4cdc:	andcs	r2, r1, #0, 4
    4ce0:	svclt	0x00082800
    4ce4:	bcs	d4ec <pclose@plt+0xb4a4>
    4ce8:	svcge	0x005af43f
    4cec:	tstcs	r3, fp, lsr sl
    4cf0:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
    4cf4:	addsne	pc, r0, r2, asr #17
    4cf8:	svccs	0x0000e752
    4cfc:	blmi	e39478 <pclose@plt+0xe37430>
    4d00:			; <UNDEFINED> instruction: 0xf8d3447b
    4d04:	bfi	r0, r0, #1, #30
    4d08:			; <UNDEFINED> instruction: 0x0090f8d4
    4d0c:	vstmiale	r3!, {d18}
    4d10:	tstcs	r3, r4, lsr sl
    4d14:	ldrbtmi	r4, [sl], #-1547	; 0xfffff9f5
    4d18:	addne	pc, ip, r2, asr #17
    4d1c:	andcs	lr, r0, #220, 14	; 0x3700000
    4d20:			; <UNDEFINED> instruction: 0x46694638
    4d24:	svc	0x0012f7fc
    4d28:	ldmdavc	r2, {r9, fp, ip, pc}
    4d2c:	svclt	0x00cc2800
    4d30:	movwcs	r2, #769	; 0x301
    4d34:	svclt	0x00182a00
    4d38:	stmdblt	r3!, {r8, r9, sp}
    4d3c:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    4d40:			; <UNDEFINED> instruction: 0x0090f8d3
    4d44:	blmi	a7ec48 <pclose@plt+0xa7cc00>
    4d48:			; <UNDEFINED> instruction: 0xf8c3447b
    4d4c:			; <UNDEFINED> instruction: 0xe7ba0090
    4d50:	svc	0x0084f7fc
    4d54:	sbcmi	r0, r8, #0
    4d58:	svccc	0x0007ae14
    4d5c:	andeq	r1, r2, r6, lsr r3
    4d60:	strdeq	r0, [r0], -ip
    4d64:	andeq	r1, r2, lr, lsl r3
    4d68:	andeq	r0, r0, r8, lsr r2
    4d6c:	andeq	r2, r2, lr, ror r0
    4d70:	andeq	r3, r2, r4, ror r1
    4d74:	andeq	r3, r2, sl, asr #2
    4d78:	andeq	r3, r2, r0, lsr r1
    4d7c:	andeq	r3, r2, r8, lsr #2
    4d80:	andeq	r3, r2, r8, lsl r1
    4d84:	andeq	r2, r2, sl
    4d88:	andeq	r1, r2, r0, ror #31
    4d8c:	andeq	r3, r2, ip, asr #1
    4d90:	andeq	r3, r2, r4, asr #1
    4d94:	andeq	r3, r2, r4, lsr #1
    4d98:	muleq	r2, sl, r0
    4d9c:	andeq	r0, r0, r4, lsr r2
    4da0:	muleq	r2, r0, pc	; <UNPREDICTABLE>
    4da4:	andeq	r1, r2, r0, lsr #4
    4da8:	andeq	r3, r2, r4, rrx
    4dac:	andeq	r3, r2, lr, lsr r0
    4db0:	andeq	r3, r2, ip, lsr #32
    4db4:	andeq	r1, r2, sl, lsl pc
    4db8:	andeq	r3, r2, sl
    4dbc:	ldrdeq	r2, [r2], -r6
    4dc0:			; <UNDEFINED> instruction: 0x00022fbe
    4dc4:	muleq	r2, r0, pc	; <UNPREDICTABLE>
    4dc8:	andeq	r2, r2, r0, lsl #31
    4dcc:	andeq	sp, r0, lr, lsl #11
    4dd0:	andeq	sp, r0, ip, lsl #11
    4dd4:	andeq	r2, r2, ip, lsr #30
    4dd8:	andeq	r2, r2, r4, lsr #30
    4ddc:	strdeq	r2, [r2], -sl
    4de0:	andeq	r2, r2, ip, ror #29
    4de4:	ldrdeq	r2, [r2], -r6
    4de8:	andeq	r2, r2, lr, lsr #29
    4dec:	andeq	r2, r2, r4, lsr #29
    4df0:	svcmi	0x00f0e92d
    4df4:	stc	6, cr4, [sp, #-16]!
    4df8:	bmi	fe3e7a08 <pclose@plt+0xfe3e59c0>
    4dfc:	ldrbtmi	r4, [sl], #-2959	; 0xfffff471
    4e00:	addlt	r4, r7, pc, lsl #27
    4e04:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    4e08:	movwls	r6, #22555	; 0x581b
    4e0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4e10:			; <UNDEFINED> instruction: 0xf0002800
    4e14:	stcvc	0, cr8, [r3, #-688]	; 0xfffffd50
    4e18:			; <UNDEFINED> instruction: 0xf0002b5a
    4e1c:	stmdale	sp!, {r5, r7, pc}^
    4e20:	rsbsle	r2, r5, r2, asr fp
    4e24:	cmnle	fp, r4, asr fp
    4e28:	ldrbtmi	r4, [sl], #-2694	; 0xfffff57a
    4e2c:	ldrdcc	pc, [r0], #130	; 0x82
    4e30:			; <UNDEFINED> instruction: 0xf8c23301
    4e34:	blmi	fe11113c <pclose@plt+0xfe10f0f4>
    4e38:	andshi	pc, r0, #14614528	; 0xdf0000
    4e3c:	ldrbtmi	r4, [r8], #1147	; 0x47b
    4e40:			; <UNDEFINED> instruction: 0xf8d8689d
    4e44:	stclne	0, cr3, [pc], #-848	; 4afc <pclose@plt+0x2ab4>
    4e48:	ldrsbvs	pc, [r0], #136	; 0x88	; <UNPREDICTABLE>
    4e4c:	ble	19d58d0 <pclose@plt+0x19d3888>
    4e50:	ldrsbhi	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
    4e54:	bleq	640f98 <pclose@plt+0x63ef50>
    4e58:	andvs	pc, r5, fp, lsl #22
    4e5c:	stmdavs	r2!, {r3, r4, r5, r6, r7, sl, lr}
    4e60:	ldrdls	pc, [r4], -r8
    4e64:	beq	281d74 <pclose@plt+0x27fd2c>
    4e68:	stmibvs	r6!, {r0, r1, r5, r9, fp, sp, lr}
    4e6c:	ldrd	pc, [r4, -r4]!
    4e70:	ldrdgt	pc, [r0, -r4]!
    4e74:	strdvs	r1, [r2, -r6]
    4e78:	eorcs	pc, sl, r9, asr r8	; <UNPREDICTABLE>
    4e7c:	bvs	185f610 <pclose@plt+0x185d5c8>
    4e80:	bl	105d390 <pclose@plt+0x105b348>
    4e84:			; <UNDEFINED> instruction: 0xf8c00303
    4e88:	stmib	r0, {r3, sp, lr, pc}^
    4e8c:			; <UNDEFINED> instruction: 0xf8c06300
    4e90:			; <UNDEFINED> instruction: 0xf849c00c
    4e94:	stmdavs	r0!, {r1, r3, r5, ip, lr}
    4e98:	ldrdcc	pc, [r0], -r8
    4e9c:	andeq	pc, r9, #192, 6
    4ea0:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    4ea4:	blle	5cfaac <pclose@plt+0x5cda64>
    4ea8:	ldrbmi	r4, [r9], -sl, ror #20
    4eac:			; <UNDEFINED> instruction: 0xf8d2447a
    4eb0:	and	r5, r2, ip, asr #1
    4eb4:	blcs	1f428 <pclose@plt+0x1d3e0>
    4eb8:	blx	7bafa <pclose@plt+0x79ab2>
    4ebc:	ldmdbvs	sl, {r0, r1, r8, r9, ip, lr}
    4ec0:			; <UNDEFINED> instruction: 0xd1f74290
    4ec4:	ldmvs	sl, {r0, r3, r4, fp, sp, lr}
    4ec8:	ldmvs	fp, {r1, r2, r4, r5, r6, r9, fp, ip}^
    4ecc:	andeq	lr, r2, #178176	; 0x2b800
    4ed0:	bl	feb1d160 <pclose@plt+0xfeb1b118>
    4ed4:	rscvs	r0, r3, r3, lsl #6
    4ed8:			; <UNDEFINED> instruction: 0x61264b5f
    4edc:	addsvs	r4, pc, fp, ror r4	; <UNPREDICTABLE>
    4ee0:	blmi	1597860 <pclose@plt+0x1595818>
    4ee4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4ee8:	blls	15ef58 <pclose@plt+0x15cf10>
    4eec:			; <UNDEFINED> instruction: 0xf040405a
    4ef0:	mullt	r7, r6, r0
    4ef4:	blhi	c01f0 <pclose@plt+0xbe1a8>
    4ef8:	svchi	0x00f0e8bd
    4efc:	addsle	r2, r3, r4, ror fp
    4f00:	ldrbtmi	r4, [sl], #-2647	; 0xfffff5a9
    4f04:	ldrdcc	pc, [r4], #130	; 0x82
    4f08:			; <UNDEFINED> instruction: 0xf8c23301
    4f0c:	ldr	r3, [r2, r4, asr #1]
    4f10:	ldrbtmi	r4, [sl], #-2644	; 0xfffff5ac
    4f14:	ldrdcc	pc, [r8], #130	; 0x82
    4f18:			; <UNDEFINED> instruction: 0xf8c23301
    4f1c:	str	r3, [sl, r8, asr #1]
    4f20:	orreq	lr, r3, #3072	; 0xc00
    4f24:	lfmne	f2, 2, [r9], {24}
    4f28:	ldrdeq	pc, [ip], #136	; 0x88
    4f2c:			; <UNDEFINED> instruction: 0x0323ea33
    4f30:	strmi	fp, [fp], -r8, lsr #30
    4f34:			; <UNDEFINED> instruction: 0xf103109b
    4f38:			; <UNDEFINED> instruction: 0xf8c80164
    4f3c:	blx	89296 <pclose@plt+0x8724e>
    4f40:	tstls	r1, r1, lsl #2	; <UNPREDICTABLE>
    4f44:	ldc2l	7, cr15, [r8], #1020	; 0x3fc
    4f48:	strmi	r9, [r3], -r1, lsl #18
    4f4c:			; <UNDEFINED> instruction: 0xf8c84630
    4f50:			; <UNDEFINED> instruction: 0xf7ff30cc
    4f54:			; <UNDEFINED> instruction: 0x4606fcf1
    4f58:	sbcseq	pc, r0, r8, asr #17
    4f5c:	bmi	10bed44 <pclose@plt+0x10bccfc>
    4f60:			; <UNDEFINED> instruction: 0xf8d2447a
    4f64:	movwcc	r3, #4284	; 0x10bc
    4f68:	adcscc	pc, ip, r2, asr #17
    4f6c:	strmi	lr, [r1], -r3, ror #14
    4f70:			; <UNDEFINED> instruction: 0xf7fca802
    4f74:	blmi	f80a3c <pclose@plt+0xf7e9f4>
    4f78:	blvc	c05f4 <pclose@plt+0xbe5ac>
    4f7c:	bmi	f16170 <pclose@plt+0xf14128>
    4f80:	blvs	b405d4 <pclose@plt+0xb3e58c>
    4f84:	blvc	b40598 <pclose@plt+0xb3e550>
    4f88:	blvc	11c086c <pclose@plt+0x11be824>
    4f8c:	blpl	9c0610 <pclose@plt+0x9be5c8>
    4f90:	ldcl	8, cr5, [pc, #684]	; 5244 <pclose@plt+0x31fc>
    4f94:	ldmib	r3, {r0, r1, r2, r5, r9, fp, sp, lr}^
    4f98:	frds	f0, f7, f0
    4f9c:	vcvt.f32.f64	s16, d7
    4fa0:	vcmpe.f32	s14, s16
    4fa4:	vneg.f64	d23, d5
    4fa8:	svclt	0x0048fa10
    4fac:	bhi	19c0a74 <pclose@plt+0x19bea2c>
    4fb0:			; <UNDEFINED> instruction: 0xff9ef00c
    4fb4:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    4fb8:			; <UNDEFINED> instruction: 0xee0769db
    4fbc:			; <UNDEFINED> instruction: 0xee270a90
    4fc0:	ldmdblt	fp!, {r3, r7, r9, fp, ip, sp, lr}
    4fc4:	stmiapl	fp!, {r2, r3, r5, r8, r9, fp, lr}^
    4fc8:	bvc	4071c <pclose@plt+0x3e6d4>
    4fcc:	bvc	ffa00bb4 <pclose@plt+0xff9feb6c>
    4fd0:	bvc	a00874 <pclose@plt+0x9fe82c>
    4fd4:	bvs	600758 <pclose@plt+0x5fe710>
    4fd8:	addpl	pc, r0, #1325400064	; 0x4f000000
    4fdc:	strcs	r4, [r0], #-2855	; 0xfffff4d9
    4fe0:	ldrbtmi	r4, [fp], #-2343	; 0xfffff6d9
    4fe4:	ldmib	r3, {r0, r3, r4, r5, r6, sl, lr}^
    4fe8:	stmdavs	lr, {r0, r1, r4, r5, r8, sl}^
    4fec:	adcsmi	pc, ip, r3, asr #17
    4ff0:	sbcseq	pc, r0, r3, asr #17
    4ff4:			; <UNDEFINED> instruction: 0xf8c36808
    4ff8:	cdp	0, 12, cr5, cr6, cr12, {6}
    4ffc:	vstmdbmi	r1!, {s14-s148}
    5000:	andvs	lr, r0, r1, asr #19
    5004:	ldrbtmi	r4, [sp], #-2336	; 0xfffff6e0
    5008:	ldrtmi	lr, [r0], #-2499	; 0xfffff63d
    500c:			; <UNDEFINED> instruction: 0xf8c34479
    5010:	adcvs	r4, ip, r8, asr #1
    5014:	bvc	bc0728 <pclose@plt+0xbbe6e0>
    5018:	ldcl	7, cr15, [sl, #1008]!	; 0x3f0
    501c:			; <UNDEFINED> instruction: 0xf7fce760
    5020:	svclt	0x0000ee1e
    5024:	andhi	pc, r0, pc, lsr #7
    5028:			; <UNDEFINED> instruction: 0x47ae147b
    502c:	svccc	0x00847ae1
    5030:	blcc	fe8fac60 <pclose@plt+0xfe8f8c18>
    5034:	sbcmi	r0, r8, #0
    5038:	andeq	r0, r2, lr, lsl #31
    503c:	strdeq	r0, [r0], -ip
    5040:	andeq	r0, r2, r6, lsl #31
    5044:	andeq	r2, r2, r2, asr #27
    5048:			; <UNDEFINED> instruction: 0x00021cb8
    504c:	andeq	r2, r2, lr, lsr #27
    5050:	andeq	r1, r2, r8, asr #8
    5054:	andeq	r2, r2, r0, asr #26
    5058:	andeq	r1, r2, r8, lsl ip
    505c:	andeq	r0, r2, r8, lsr #29
    5060:	andeq	r2, r2, sl, ror #25
    5064:	ldrdeq	r2, [r2], -sl
    5068:	andeq	r2, r2, ip, lsl #25
    506c:	andeq	r2, r2, r0, ror ip
    5070:	andeq	r0, r0, r8, ror #4
    5074:	andeq	r1, r2, lr, asr #32
    5078:	andeq	r0, r0, r0, ror #4
    507c:	andeq	r2, r2, sl, lsl #24
    5080:	andeq	r1, r2, r0, asr #5
    5084:	andeq	r1, r2, lr, ror #21
    5088:	andeq	r4, r4, r8, ror #13
    508c:	svcmi	0x00f8e92d
    5090:	mrami	r2, r5, acc0
    5094:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    5098:	ldrbtmi	r4, [ip], #-3668	; 0xfffff1ac
    509c:	bicseq	pc, r8, r4, lsl #2
    50a0:			; <UNDEFINED> instruction: 0xf8d4447e
    50a4:			; <UNDEFINED> instruction: 0xf7fc012c
    50a8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    50ac:	addhi	pc, lr, r0
    50b0:	teqcc	r0, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    50b4:	blcs	168d0 <pclose@plt+0x14888>
    50b8:	blmi	1379678 <pclose@plt+0x1377630>
    50bc:	mcrmi	8, 2, r5, cr13, cr7, {7}
    50c0:			; <UNDEFINED> instruction: 0xf8df4c4d
    50c4:	ldrbtmi	r8, [lr], #-312	; 0xfffffec8
    50c8:	ldrbtmi	r4, [r8], #1148	; 0x47c
    50cc:			; <UNDEFINED> instruction: 0xf8d9e00d
    50d0:	strtmi	r1, [r8], -r0
    50d4:	movlt	r4, #184, 14	; 0x2e00000
    50d8:			; <UNDEFINED> instruction: 0xf8d84a49
    50dc:	ldrbtmi	r1, [sl], #-312	; 0xfffffec8
    50e0:			; <UNDEFINED> instruction: 0xf8416892
    50e4:			; <UNDEFINED> instruction: 0xf7ff0022
    50e8:			; <UNDEFINED> instruction: 0xf8d6fe83
    50ec:	ldmib	r4, {r3, sp, pc}^
    50f0:	ldrmi	r2, [r2, #77]	; 0x4d
    50f4:	stmibeq	sl, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    50f8:	strmi	fp, [r1], #3864	; 0xf18
    50fc:	bl	2798a0 <pclose@plt+0x277858>
    5100:			; <UNDEFINED> instruction: 0xf10b0b0a
    5104:	b	ec5d18 <pclose@plt+0xec3cd0>
    5108:	svclt	0x00280b2b
    510c:	b	13d6b80 <pclose@plt+0x13d4b38>
    5110:			; <UNDEFINED> instruction: 0xf10b0bab
    5114:			; <UNDEFINED> instruction: 0xf8c40b0a
    5118:	b	13f15f0 <pclose@plt+0x13ef5a8>
    511c:			; <UNDEFINED> instruction: 0xf7ff018b
    5120:	bl	feb04154 <pclose@plt+0xfeb0210c>
    5124:	tstcs	r0, sl, lsl #4
    5128:	strmi	r0, [r1], #146	; 0x92
    512c:	teqeq	r8, r4, asr #17	; <UNPREDICTABLE>
    5130:			; <UNDEFINED> instruction: 0xf7fc4648
    5134:			; <UNDEFINED> instruction: 0xf8d9eeb8
    5138:	strtmi	r1, [r8], -r0
    513c:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    5140:	strtmi	sp, [r8], -sl, asr #3
    5144:	mcr	7, 6, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    5148:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    514c:	teqcs	r4, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    5150:	teqne	ip, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    5154:	mlale	r2, r1, r2, r4
    5158:	b	13d760c <pclose@plt+0x13d55c4>
    515c:	stcmi	8, cr0, [fp], #-520	; 0xfffffdf8
    5160:			; <UNDEFINED> instruction: 0xf8d34479
    5164:	ldrbtmi	r7, [ip], #-312	; 0xfffffec8
    5168:	teqcs	ip, r3, asr #17	; <UNPREDICTABLE>
    516c:			; <UNDEFINED> instruction: 0xf504688d
    5170:	ldrcc	r5, [r0], -lr, lsr #13
    5174:			; <UNDEFINED> instruction: 0xf8d400ad
    5178:	strbmi	r0, [r1], -r8, ror #10
    517c:	blx	ff743182 <pclose@plt+0xff74113a>
    5180:	ldrbtpl	pc, [r4], #-516	; 0xfffffdfc	; <UNPREDICTABLE>
    5184:	ldrtmi	r4, [r9], -sl, lsr #12
    5188:	stceq	8, cr15, [ip], {68}	; 0x44
    518c:	stcl	7, cr15, [r0, #-1008]	; 0xfffffc10
    5190:	ldrhle	r4, [r0, #36]!	; 0x24
    5194:	svchi	0x00f8e8bd
    5198:	ldmpl	r7!, {r0, r2, r3, r4, r8, r9, fp, lr}^
    519c:	bmi	77efe0 <pclose@plt+0x77cf98>
    51a0:	ldrbtmi	r4, [sl], #-3101	; 0xfffff3e3
    51a4:	teqvc	r8, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    51a8:	ldmvs	r5, {r2, r3, r4, r5, r6, sl, lr}
    51ac:	strtpl	pc, [lr], r4, lsl #10
    51b0:	adceq	r3, sp, r0, lsl r6
    51b4:	strbeq	pc, [r8, #-2260]!	; 0xfffff72c	; <UNPREDICTABLE>
    51b8:	vmax.s8	d4, d4, d26
    51bc:			; <UNDEFINED> instruction: 0x46395474
    51c0:	stc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    51c4:	ldrhle	r4, [r5, #36]!	; 0x24
    51c8:	svchi	0x00f8e8bd
    51cc:	ldmpl	r3!, {r0, r1, r4, r8, r9, fp, lr}^
    51d0:			; <UNDEFINED> instruction: 0xf7fc6e9c
    51d4:	stmdavs	r0, {r3, r6, r9, sl, fp, sp, lr, pc}
    51d8:	stcl	7, cr15, [r4, #1008]!	; 0x3f0
    51dc:	strtmi	r4, [r0], -r1, lsl #12
    51e0:	blx	18431e0 <pclose@plt+0x1841198>
    51e4:	blx	19c31ea <pclose@plt+0x19c11a2>
    51e8:	andeq	r2, r2, r2, asr fp
    51ec:	andeq	r0, r2, ip, ror #25
    51f0:	andeq	r0, r0, r0, asr r2
    51f4:	andeq	r1, r2, lr, lsr #20
    51f8:	andeq	r2, r2, r4, lsr #22
    51fc:	andeq	r2, r2, r2, lsr #22
    5200:	andeq	r1, r2, r6, lsl sl
    5204:	andeq	r2, r2, r2, lsr #21
    5208:	muleq	r2, r4, r9
    520c:	andeq	r7, r4, lr, lsl #11
    5210:	andeq	r0, r0, ip, lsr #4
    5214:	andeq	r1, r2, r2, asr r9
    5218:	andeq	r7, r4, ip, asr #10
    521c:	andeq	r0, r0, r0, lsr #4
    5220:	strlt	r2, [r8, #-0]
    5224:	blx	1c322a <pclose@plt+0x1c11e2>
    5228:	vst3.8	{d27-d29}, [pc]
    522c:	strlt	r7, [r0, #-896]	; 0xfffffc80
    5230:			; <UNDEFINED> instruction: 0xf8dfb085
    5234:	cdpge	0, 0, cr14, cr6, cr8, {3}
    5238:			; <UNDEFINED> instruction: 0x46194d19
    523c:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5240:			; <UNDEFINED> instruction: 0xf85644fe
    5244:	ldrbtmi	r0, [sp], #-2820	; 0xfffff4fc
    5248:	strtvc	pc, [r0], #1285	; 0x505
    524c:			; <UNDEFINED> instruction: 0xf85e2201
    5250:			; <UNDEFINED> instruction: 0xf8dcc00c
    5254:			; <UNDEFINED> instruction: 0xf8cdc000
    5258:			; <UNDEFINED> instruction: 0xf04fc00c
    525c:	stmib	sp, {sl, fp}^
    5260:	strtmi	r0, [r0], -r0, lsl #12
    5264:			; <UNDEFINED> instruction: 0xf7fc9602
    5268:			; <UNDEFINED> instruction: 0xf895ecce
    526c:	strtmi	r3, [r0], -r0, asr #2
    5270:			; <UNDEFINED> instruction: 0xf810b11b
    5274:	blcs	14e80 <pclose@plt+0x12e38>
    5278:	bmi	2f9a6c <pclose@plt+0x2f7a24>
    527c:	ldrbtmi	r2, [sl], #-778	; 0xfffffcf6
    5280:			; <UNDEFINED> instruction: 0xf812e001
    5284:			; <UNDEFINED> instruction: 0xf8003f01
    5288:	blcs	13e94 <pclose@plt+0x11e4c>
    528c:	stmdami	r7, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    5290:			; <UNDEFINED> instruction: 0xf5004478
    5294:			; <UNDEFINED> instruction: 0xf7ff70a0
    5298:	svclt	0x0000facd
    529c:	andeq	r0, r2, ip, asr #22
    52a0:	andeq	r2, r2, r6, lsr #19
    52a4:	strdeq	r0, [r0], -ip
    52a8:	andeq	r0, r1, r2, lsl #7
    52ac:	andeq	r2, r2, ip, asr r9
    52b0:	push	{r1, r4, r6, r8, r9, fp, lr}
    52b4:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    52b8:			; <UNDEFINED> instruction: 0xf5ad4951
    52bc:	ldmdbvs	ip, {r1, r4, r8, sl, fp, sp, lr}^
    52c0:	ldrbtmi	r4, [r9], #-2640	; 0xfffff5b0
    52c4:			; <UNDEFINED> instruction: 0xf8d44f50
    52c8:	stmpl	sl, {r2, r3, r6, r7, ip, sp}
    52cc:			; <UNDEFINED> instruction: 0xf8d4447f
    52d0:	ldreq	r8, [fp, #356]	; 0x164
    52d4:			; <UNDEFINED> instruction: 0xf8cd6812
    52d8:			; <UNDEFINED> instruction: 0xf04f291c
    52dc:			; <UNDEFINED> instruction: 0xf8d40200
    52e0:			; <UNDEFINED> instruction: 0xf1082160
    52e4:	strle	r0, [fp, #-1537]	; 0xfffff9ff
    52e8:	ldrdne	pc, [r8], #132	; 0x84
    52ec:	cdpne	6, 9, cr4, cr5, cr0, {1}
    52f0:	ldcl	7, cr15, [ip, #1008]!	; 0x3f0
    52f4:	blne	16ba4 <pclose@plt+0x14b5c>
    52f8:	svclt	0x00c84580
    52fc:	ldrbtcc	pc, [pc], r8, lsl #2	; <UNPREDICTABLE>
    5300:	ldrdhi	pc, [r8, -pc]
    5304:			; <UNDEFINED> instruction: 0xf8df2a01
    5308:	stfged	f4, [r7, #-32]	; 0xffffffe0
    530c:	svclt	0x00b844f8
    5310:	andls	r2, r4, #268435456	; 0x10000000
    5314:			; <UNDEFINED> instruction: 0xf8d82e01
    5318:			; <UNDEFINED> instruction: 0xf04f2008
    531c:	svclt	0x00b80380
    5320:	strls	r2, [r3], -r1, lsl #12
    5324:			; <UNDEFINED> instruction: 0x46284619
    5328:			; <UNDEFINED> instruction: 0xf8d49202
    532c:	andcc	r2, r1, #108, 2
    5330:			; <UNDEFINED> instruction: 0xf8579201
    5334:	andcs	r4, r1, #12
    5338:			; <UNDEFINED> instruction: 0x4114f8d4
    533c:			; <UNDEFINED> instruction: 0xf7fc9400
    5340:			; <UNDEFINED> instruction: 0xf8d8ee6c
    5344:			; <UNDEFINED> instruction: 0xf8d33014
    5348:	bllt	fe08d920 <pclose@plt+0xfe08b8d8>
    534c:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
    5350:	svccc	0x00f8f8d3
    5354:	cmple	r5, r0, lsl #22
    5358:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    535c:	vst1.8	{d20-d21}, [pc :128]
    5360:	andls	r6, r1, r0, lsl #6
    5364:	strls	r4, [r4, #-1146]	; 0xfffffb86
    5368:	ldrbeq	pc, [r8], #418	; 0x1a2	; <UNPREDICTABLE>
    536c:			; <UNDEFINED> instruction: 0xf8d24e2c
    5370:			; <UNDEFINED> instruction: 0xf5021080
    5374:	strls	r7, [r5], #-529	; 0xfffffdef
    5378:	stmdbcc	r3, {r0, r1, r2, r6, sl, fp, sp, pc}
    537c:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    5380:	strtmi	r2, [r0], -r2, lsl #2
    5384:	andcs	r4, r1, #26214400	; 0x1900000
    5388:			; <UNDEFINED> instruction: 0xf7fc9600
    538c:	strtmi	lr, [r0], -r6, asr #28
    5390:	ldc	7, cr15, [sl, #1008]	; 0x3f0
    5394:	blmi	6d7c28 <pclose@plt+0x6d5be0>
    5398:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    539c:			; <UNDEFINED> instruction: 0xf8dd681a
    53a0:	subsmi	r3, sl, ip, lsl r9
    53a4:			; <UNDEFINED> instruction: 0xf50dd128
    53a8:	pop	{r1, r4, r8, sl, fp, sp, lr}
    53ac:	mrcmi	1, 0, r8, cr14, cr0, {7}
    53b0:	orrcs	sl, r0, #9984	; 0x2700
    53b4:	ldrmi	r9, [r9], -r1, lsl #4
    53b8:			; <UNDEFINED> instruction: 0x4620447e
    53bc:	strls	r2, [r0], -r1, lsl #4
    53c0:	mcr	7, 1, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    53c4:			; <UNDEFINED> instruction: 0xb1ab782b
    53c8:			; <UNDEFINED> instruction: 0xf813462b
    53cc:	bcs	10fd8 <pclose@plt+0xef90>
    53d0:	blcc	79bc4 <pclose@plt+0x77b7c>
    53d4:			; <UNDEFINED> instruction: 0xf8104620
    53d8:			; <UNDEFINED> instruction: 0xf8032b01
    53dc:	bcs	10fe8 <pclose@plt+0xefa0>
    53e0:			; <UNDEFINED> instruction: 0xe7b3d1f9
    53e4:	andcs	r4, r0, r1, lsl fp
    53e8:			; <UNDEFINED> instruction: 0xf8d3447b
    53ec:			; <UNDEFINED> instruction: 0xf7ff1240
    53f0:	sbfx	pc, sp, #18, #20
    53f4:	strb	r4, [ip, fp, lsr #12]!
    53f8:	ldc	7, cr15, [r0], #-1008	; 0xfffffc10
    53fc:	andeq	r1, r2, lr, lsr r8
    5400:	andeq	r0, r2, sl, asr #21
    5404:	strdeq	r0, [r0], -ip
    5408:	andeq	r0, r2, r0, asr #21
    540c:	andeq	r1, r2, r8, ror #15
    5410:	andeq	r0, r0, r0, lsr #4
    5414:	andeq	r1, r2, r6, lsr #15
    5418:	andeq	r0, r1, r2, lsr #11
    541c:	andeq	r2, r2, r8, lsl #17
    5420:	andeq	ip, r0, r0, lsr #29
    5424:	strdeq	r0, [r2], -r4
    5428:	andeq	ip, r0, ip, asr lr
    542c:	andeq	r2, r2, r4, lsl #16
    5430:	tstcs	r2, r1, lsr sl
    5434:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    5438:	adcsvc	pc, ip, #2097152	; 0x200000
    543c:			; <UNDEFINED> instruction: 0xf7fc2000
    5440:	stcmi	12, cr14, [lr, #-416]!	; 0xfffffe60
    5444:	andcc	r4, r1, sp, ror r4
    5448:	blmi	b79568 <pclose@plt+0xb77520>
    544c:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    5450:			; <UNDEFINED> instruction: 0xf8d3691b
    5454:	tstlt	r8, r0, ror #2
    5458:	ldc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    545c:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    5460:	svccs	0x00f8f8d3
    5464:	stmdami	r8!, {r1, r4, r7, r8, r9, fp, ip, sp, pc}
    5468:	cfstrsmi	mvf4, [r8], #-480	; 0xfffffe20
    546c:	stc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    5470:			; <UNDEFINED> instruction: 0xf1a4447c
    5474:			; <UNDEFINED> instruction: 0xf7fc00f8
    5478:			; <UNDEFINED> instruction: 0xf1a4ed28
    547c:			; <UNDEFINED> instruction: 0xf7fc00b8
    5480:	blmi	900918 <pclose@plt+0x8fe8d0>
    5484:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5488:	bl	fe143480 <pclose@plt+0xfe141438>
    548c:			; <UNDEFINED> instruction: 0xf7fc2013
    5490:			; <UNDEFINED> instruction: 0xf504eb3a
    5494:	tstcs	r2, r9, lsl r2
    5498:			; <UNDEFINED> instruction: 0xf7fc2000
    549c:	andcc	lr, r1, sl, lsr ip
    54a0:			; <UNDEFINED> instruction: 0xf504d01a
    54a4:			; <UNDEFINED> instruction: 0xf7fc7028
    54a8:	ldmdavs	r3!, {r4, r8, sl, fp, sp, lr, pc}
    54ac:			; <UNDEFINED> instruction: 0xf8d3691b
    54b0:	tstlt	r8, r4, ror #2
    54b4:	stc	7, cr15, [r8, #-1008]	; 0xfffffc10
    54b8:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    54bc:			; <UNDEFINED> instruction: 0xf7fc6898
    54c0:	blmi	5808d8 <pclose@plt+0x57e890>
    54c4:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    54c8:	ldflte	f6, [r0, #-616]!	; 0xfffffd98
    54cc:	svcne	0x00fcf8d3
    54d0:			; <UNDEFINED> instruction: 0xf7ff2000
    54d4:	strb	pc, [r8, fp, ror #17]	; <UNPREDICTABLE>
    54d8:	stmiapl	fp!, {r4, r8, r9, fp, lr}^
    54dc:	ldrdmi	pc, [r4], r3
    54e0:	stcl	7, cr15, [r0], {252}	; 0xfc
    54e4:			; <UNDEFINED> instruction: 0xf7fc6800
    54e8:			; <UNDEFINED> instruction: 0x4601ec5e
    54ec:			; <UNDEFINED> instruction: 0xf7fe4620
    54f0:			; <UNDEFINED> instruction: 0xf7fff8d9
    54f4:	svclt	0x0000f9df
    54f8:			; <UNDEFINED> instruction: 0x000216be
    54fc:	andeq	r0, r2, r8, asr #18
    5500:	andeq	r0, r0, r8, lsr r2
    5504:	muleq	r2, r6, r6
    5508:	muleq	r1, r4, r4
    550c:	andeq	r2, r2, ip, ror r7
    5510:	andeq	r0, r0, r4, lsr r2
    5514:	andeq	r0, r2, sl, ror #27
    5518:	andeq	r1, r2, lr, lsr #12
    551c:	andeq	r0, r0, r0, lsr #4
    5520:	blmi	4b2948 <pclose@plt+0x4b0900>
    5524:	ldrbtmi	r6, [fp], #-2050	; 0xfffff7fe
    5528:	sbccc	pc, r0, #13828096	; 0xd30000
    552c:			; <UNDEFINED> instruction: 0xf8d2b18b
    5530:			; <UNDEFINED> instruction: 0x46183134
    5534:	stmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}
    5538:	teqeq	r4, r2	; <illegal shifter operand>	; <UNPREDICTABLE>
    553c:	ldmdavs	r9, {r6, r8, ip, sp, pc}
    5540:			; <UNDEFINED> instruction: 0xf7fc6800
    5544:	blmi	2c012c <pclose@plt+0x2be0e4>
    5548:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    554c:			; <UNDEFINED> instruction: 0xf000fb03
    5550:	stmdavs	r8, {r3, r8, sl, fp, ip, sp, pc}
    5554:	tstvc	r4, r2, lsl #10	; <UNPREDICTABLE>
    5558:	andsvc	pc, r4, r0, lsl #10
    555c:	b	ffac3554 <pclose@plt+0xffac150c>
    5560:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    5564:	blx	df5da <pclose@plt+0xdd592>
    5568:	stclt	0, cr15, [r8, #-0]
    556c:	andeq	r2, r2, r6, asr #13
    5570:	andeq	r1, r2, ip, lsr #11
    5574:	muleq	r2, r2, r5
    5578:	adclt	fp, r2, r0, ror r5
    557c:			; <UNDEFINED> instruction: 0xe09cf8df
    5580:			; <UNDEFINED> instruction: 0xf8dfac01
    5584:			; <UNDEFINED> instruction: 0x4603c09c
    5588:	bmi	996988 <pclose@plt+0x994940>
    558c:	strbtmi	r4, [lr], -sp, lsl #12
    5590:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    5594:	orrcs	r4, r0, sl, ror r4
    5598:			; <UNDEFINED> instruction: 0xf8dc4620
    559c:			; <UNDEFINED> instruction: 0xf8cdc000
    55a0:			; <UNDEFINED> instruction: 0xf04fc084
    55a4:			; <UNDEFINED> instruction: 0xf7fc0c00
    55a8:	strtmi	lr, [r0], -r4, ror #24
    55ac:			; <UNDEFINED> instruction: 0xf7fc4631
    55b0:	bls	40528 <pclose@plt+0x3e4e0>
    55b4:	beq	40bd0 <pclose@plt+0x3eb88>
    55b8:	mvnslt	r7, r3, lsl r8
    55bc:	svclt	0x00042b2e
    55c0:	andsvc	r2, r3, ip, lsr #6
    55c4:	blcs	b395d8 <pclose@plt+0xb37590>
    55c8:			; <UNDEFINED> instruction: 0x232ebf04
    55cc:			; <UNDEFINED> instruction: 0x46317013
    55d0:			; <UNDEFINED> instruction: 0xf7fc4620
    55d4:	blls	40504 <pclose@plt+0x3e4bc>
    55d8:	sfm	f4, 4, [r5, #652]	; 0x28c
    55dc:	andle	r0, r1, r0, lsl #20
    55e0:	cmnlt	r3, fp, lsl r8
    55e4:	bmi	40d5ec <pclose@plt+0x40b5a4>
    55e8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    55ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    55f0:	subsmi	r9, sl, r1, lsr #22
    55f4:	eorlt	sp, r2, sp, lsl #2
    55f8:	adcmi	fp, r2, #112, 26	; 0x1c00
    55fc:	ldcl	0, cr13, [pc, #968]	; 59cc <pclose@plt+0x3984>
    5600:	vmov.f32	s14, #70	; 0x3e300000  0.1718750
    5604:	vsqrt.f32	s1, s15
    5608:	svclt	0x004cfa10
    560c:	andcs	r2, r0, r1
    5610:			; <UNDEFINED> instruction: 0xf7fce7e9
    5614:	svclt	0x0000eb24
    5618:	svcmi	0x00000000
    561c:	andeq	r0, r2, r4, lsl #16
    5620:	strdeq	r0, [r0], -ip
    5624:	andeq	sp, r0, r4, asr fp
    5628:	andeq	r0, r2, r2, lsr #15
    562c:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5630:	svcmi	0x00f0e92d
    5634:			; <UNDEFINED> instruction: 0xf8df447b
    5638:			; <UNDEFINED> instruction: 0xb089b4b0
    563c:	movwcc	pc, #18643	; 0x48d3	; <UNPREDICTABLE>
    5640:	ldrbtmi	r4, [fp], #1540	; 0x604
    5644:			; <UNDEFINED> instruction: 0xf0402b00
    5648:			; <UNDEFINED> instruction: 0xf8df811a
    564c:			; <UNDEFINED> instruction: 0xf85b34a0
    5650:	ldmdavs	sp!, {r0, r1, ip, sp, lr}
    5654:	ldmibvs	r9, {r0, r1, r3, r5, r8, fp, sp, lr}
    5658:			; <UNDEFINED> instruction: 0xf0002900
    565c:			; <UNDEFINED> instruction: 0xf8df8215
    5660:	eorcs	r6, r0, #144, 8	; 0x90000000
    5664:			; <UNDEFINED> instruction: 0xf1a6447e
    5668:			; <UNDEFINED> instruction: 0xf7fc00d8
    566c:	movwcs	lr, #3106	; 0xc22
    5670:	ldccc	8, cr15, [r9], #24
    5674:	ldmibvs	r9, {r0, r1, r3, r5, r8, fp, sp, lr}^
    5678:			; <UNDEFINED> instruction: 0xf0002900
    567c:			; <UNDEFINED> instruction: 0xf8df8223
    5680:	eorcs	r6, r0, #116, 8	; 0x74000000
    5684:			; <UNDEFINED> instruction: 0xf506447e
    5688:			; <UNDEFINED> instruction: 0xf7fc7042
    568c:	movwcs	lr, #3090	; 0xc12
    5690:	msrcc	CPSR_sxc, #8781824	; 0x860000
    5694:	ldmdbvs	r9, {r0, r1, r3, r5, r8, fp, sp, lr}^
    5698:			; <UNDEFINED> instruction: 0xf0002900
    569c:			; <UNDEFINED> instruction: 0xf8df8210
    56a0:	eorcs	r6, r0, #88, 8	; 0x58000000
    56a4:			; <UNDEFINED> instruction: 0xf506447e
    56a8:			; <UNDEFINED> instruction: 0xf7fc704a
    56ac:	movwcs	lr, #3074	; 0xc02
    56b0:	movtcc	pc, #30854	; 0x7886	; <UNPREDICTABLE>
    56b4:	ldmibvs	sl, {r0, r1, r3, r5, r8, fp, sp, lr}^
    56b8:			; <UNDEFINED> instruction: 0xf0002a00
    56bc:			; <UNDEFINED> instruction: 0xf8df820f
    56c0:			; <UNDEFINED> instruction: 0x2320043c
    56c4:	ldrtpl	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    56c8:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    56cc:	ldrbtmi	r9, [sp], #-513	; 0xfffffdff
    56d0:	subsvc	pc, r2, r0, lsl #10
    56d4:	andcs	r9, r1, #0, 10
    56d8:	ldc	7, cr15, [lr], {252}	; 0xfc
    56dc:	stmdbvs	fp!, {r0, r2, r3, r4, r5, fp, sp, lr}
    56e0:	stmdbcs	r0, {r0, r3, r4, r8, sl, fp, sp, lr}
    56e4:	mvnshi	pc, r0
    56e8:	ldrvs	pc, [r8], #-2271	; 0xfffff721
    56ec:	ldrbtmi	r2, [lr], #-544	; 0xfffffde0
    56f0:	subsvc	pc, sl, r6, lsl #10
    56f4:	bl	ff7436ec <pclose@plt+0xff7416a4>
    56f8:			; <UNDEFINED> instruction: 0xf8862300
    56fc:	stmdbvs	fp!, {r0, r1, r2, r7, r8, r9, ip, sp}
    5700:	stmdbcs	r0, {r0, r3, r4, sl, fp, sp, lr}
    5704:	mvnhi	pc, r0
    5708:	eorcs	r4, r0, #4080	; 0xff0
    570c:			; <UNDEFINED> instruction: 0xf1a6447e
    5710:			; <UNDEFINED> instruction: 0xf7fc00f8
    5714:	movwcs	lr, #3022	; 0xbce
    5718:	ldclcc	8, cr15, [r9], {6}
    571c:	blvs	165fbd0 <pclose@plt+0x165db88>
    5720:			; <UNDEFINED> instruction: 0xf0002900
    5724:	mrcmi	1, 7, r8, cr9, cr2, {6}
    5728:	ldrbtmi	r2, [lr], #-544	; 0xfffffde0
    572c:	rsbvc	pc, r2, r6, lsl #10
    5730:	bl	fefc3728 <pclose@plt+0xfefc16e0>
    5734:			; <UNDEFINED> instruction: 0xf8862300
    5738:	stmdbvs	fp!, {r0, r1, r2, r5, r7, r8, r9, ip, sp}
    573c:	stmdbcs	r0, {r0, r3, r4, r8, r9, fp, sp, lr}
    5740:			; <UNDEFINED> instruction: 0x81b4f000
    5744:	eorcs	r4, r0, #3872	; 0xf20
    5748:			; <UNDEFINED> instruction: 0xf506447e
    574c:			; <UNDEFINED> instruction: 0xf7fc706a
    5750:	movwcs	lr, #2992	; 0xbb0
    5754:	biccc	pc, r7, #8781824	; 0x860000
    5758:			; <UNDEFINED> instruction: 0xf8d3692b
    575c:	stmdbcs	r0, {r2, r3, r4, r7, ip}
    5760:			; <UNDEFINED> instruction: 0x81a1f000
    5764:	eorcs	r4, r0, #3760	; 0xeb0
    5768:			; <UNDEFINED> instruction: 0xf506447e
    576c:			; <UNDEFINED> instruction: 0xf7fc7031
    5770:	movwcs	lr, #2976	; 0xba0
    5774:	rsccc	pc, r3, #8781824	; 0x860000
    5778:			; <UNDEFINED> instruction: 0xf8d3692b
    577c:	stmdbcs	r0, {r3, r7, ip}
    5780:	orrshi	pc, r7, r0
    5784:	eorcs	r4, r0, #228, 28	; 0xe40
    5788:			; <UNDEFINED> instruction: 0xf506447e
    578c:			; <UNDEFINED> instruction: 0xf7fc7039
    5790:	movwcs	lr, #2960	; 0xb90
    5794:	movwcc	pc, #14470	; 0x3886	; <UNPREDICTABLE>
    5798:	ldmdbvc	fp, {r0, r1, r3, r5, r7, fp, sp, lr}
    579c:	teqle	r8, r0, lsl #22
    57a0:			; <UNDEFINED> instruction: 0xf8d3692b
    57a4:	stmdbcs	r0, {r5, r6, r9, ip}
    57a8:	cmnhi	r7, r0	; <UNPREDICTABLE>
    57ac:	eorcs	r4, r0, #3504	; 0xdb0
    57b0:			; <UNDEFINED> instruction: 0xf506447e
    57b4:			; <UNDEFINED> instruction: 0xf7fc7028
    57b8:	movwcs	lr, #2940	; 0xb7c
    57bc:	adcscc	pc, pc, #8781824	; 0x860000
    57c0:			; <UNDEFINED> instruction: 0xf8d3692b
    57c4:	stmdbcs	r0, {r2, r3, r4, r6, r9, ip}
    57c8:	msrhi	SPSR_fx, r0
    57cc:	eorcs	r4, r0, #212, 28	; 0xd40
    57d0:			; <UNDEFINED> instruction: 0xf1a6447e
    57d4:			; <UNDEFINED> instruction: 0xf7fc00b8
    57d8:			; <UNDEFINED> instruction: 0xf896eb6c
    57dc:	andcs	r3, r0, #160, 4
    57e0:	ldccs	8, cr15, [r9], {6}
    57e4:			; <UNDEFINED> instruction: 0xf0402b00
    57e8:	blmi	ff3a5d38 <pclose@plt+0xff3a3cf0>
    57ec:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    57f0:	adccs	pc, r0, #8585216	; 0x830000
    57f4:	ldccs	8, cr15, [r8], #12
    57f8:	ldmdavc	r2, {r1, r3, r5, r7, fp, sp, lr}^
    57fc:	andcs	fp, r1, #-2147483644	; 0x80000004
    5800:	addcs	pc, r4, r3, asr #17
    5804:	ldrbtmi	r4, [r8], #-2248	; 0xfffff738
    5808:	eorvc	pc, r8, r0, lsl #10
    580c:	bl	1743804 <pclose@plt+0x17417bc>
    5810:	stmdbvs	fp!, {r0, r2, r3, r4, r5, fp, sp, lr}
    5814:	strtcs	pc, [r4], #2259	; 0x8d3
    5818:			; <UNDEFINED> instruction: 0xf0002a00
    581c:	stfmip	f0, [r3, #308]	; 0x134
    5820:	cdpmi	3, 12, cr2, cr3, cr0, {1}
    5824:	ldrbtmi	r4, [sp], #-1561	; 0xfffff9e7
    5828:			; <UNDEFINED> instruction: 0xf5059202
    582c:	ldrbtmi	r7, [lr], #-2065	; 0xfffff7ef
    5830:	eorsvc	pc, r1, #20971520	; 0x1400000
    5834:	andls	r9, r1, #0, 12
    5838:	andcs	r4, r1, #64, 12	; 0x4000000
    583c:	bl	ffb43834 <pclose@plt+0xffb417ec>
    5840:	ldrmi	r2, [r9], -r0, lsr #6
    5844:	sbcseq	pc, r8, #1073741865	; 0x40000029
    5848:	rsbsvc	pc, r2, r5, lsl #10
    584c:			; <UNDEFINED> instruction: 0xf8cd9202
    5850:	andcs	r8, r1, #4
    5854:			; <UNDEFINED> instruction: 0xf7fc9600
    5858:	ldmdavs	fp!, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
    585c:	ldrmi	r2, [r1], -r1, lsl #4
    5860:	bvs	fe61fcd4 <pclose@plt+0xfe61dc8c>
    5864:	stmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5868:	blmi	fecb1cf0 <pclose@plt+0xfecafca8>
    586c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    5870:	svccs	0x00f8f8c3
    5874:	andcs	r4, r1, #176, 22	; 0x2c000
    5878:			; <UNDEFINED> instruction: 0xf8c3447b
    587c:			; <UNDEFINED> instruction: 0xf8d42304
    5880:			; <UNDEFINED> instruction: 0xf50480cc
    5884:			; <UNDEFINED> instruction: 0xf0187643
    5888:	cmnle	r1, r8, lsl #30
    588c:			; <UNDEFINED> instruction: 0xf85b4a97
    5890:	ldmdavs	r2, {r1, sp}
    5894:			; <UNDEFINED> instruction: 0x6ed16912
    5898:			; <UNDEFINED> instruction: 0xf0002900
    589c:	eorcs	r8, r0, #242	; 0xf2
    58a0:			; <UNDEFINED> instruction: 0xf7fc4630
    58a4:			; <UNDEFINED> instruction: 0xf418eb06
    58a8:			; <UNDEFINED> instruction: 0xf5046f00
    58ac:			; <UNDEFINED> instruction: 0xf04f7313
    58b0:			; <UNDEFINED> instruction: 0xf5040500
    58b4:			; <UNDEFINED> instruction: 0xf5047ae6
    58b8:			; <UNDEFINED> instruction: 0xf5047903
    58bc:			; <UNDEFINED> instruction: 0xf8847733
    58c0:	movwls	r5, #25387	; 0x632b
    58c4:	bmi	fe2798f0 <pclose@plt+0xfe2778a8>
    58c8:	andlt	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    58cc:	ldrdcs	pc, [r0], -fp
    58d0:			; <UNDEFINED> instruction: 0xf9b168d1
    58d4:	adcmi	r1, r9, #26
    58d8:	ldmibmi	r8, {r0, r1, r2, r3, r4, r5, sl, fp, ip, lr, pc}
    58dc:	ldrbmi	r2, [r0], -r0, lsl #10
    58e0:	ldrbtmi	r2, [r9], #-576	; 0xfffffdc0
    58e4:	orrpl	pc, ip, r4, lsl #17
    58e8:	blvc	e82cf4 <pclose@plt+0xe80cac>
    58ec:	ldrbmi	r4, [r9], -sl, lsl #13
    58f0:	b	ff7c38e8 <pclose@plt+0xff7c18a0>
    58f4:	ldrtmi	r2, [r1], -r0, asr #4
    58f8:			; <UNDEFINED> instruction: 0xf8844648
    58fc:			; <UNDEFINED> instruction: 0xf7fc520b
    5900:			; <UNDEFINED> instruction: 0x4659ead8
    5904:	stmdals	r6, {r6, r9, sp}
    5908:	subpl	pc, fp, #132, 16	; 0x840000
    590c:	b	ff443904 <pclose@plt+0xff4418bc>
    5910:	teqvc	r1, sl, lsl #10	; <UNPREDICTABLE>
    5914:	ldrtmi	r2, [r8], -r0, asr #4
    5918:	addpl	pc, fp, #132, 16	; 0x840000
    591c:	b	ff243914 <pclose@plt+0xff2418cc>
    5920:	movwpl	pc, #47236	; 0xb884	; <UNPREDICTABLE>
    5924:	svcvs	0x0080f418
    5928:	eorvc	pc, r3, r4, lsl #10
    592c:	sinmis	f5, f3
    5930:			; <UNDEFINED> instruction: 0xf506447e
    5934:	bmi	fe0e3220 <pclose@plt+0xfe0e11d8>
    5938:	ldrmi	r2, [r9], -r0, asr #6
    593c:	strvc	lr, [r1], -sp, asr #19
    5940:	andls	r4, r0, #2046820352	; 0x7a000000
    5944:			; <UNDEFINED> instruction: 0xf7fc2201
    5948:	andlt	lr, r9, r8, ror #22
    594c:	svchi	0x00f0e8bd
    5950:	ldrbtmi	r4, [r9], #-2429	; 0xfffff683
    5954:	teqvc	r1, r1, lsl #10	; <UNPREDICTABLE>
    5958:	ldmdbvs	r0, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
    595c:			; <UNDEFINED> instruction: 0xf8d4462b
    5960:			; <UNDEFINED> instruction: 0x462a10dc
    5964:	ldrdhi	pc, [r4, #143]!	; 0x8f
    5968:	ldreq	pc, [ip, #2256]	; 0x8d0
    596c:	strpl	lr, [r4, #-2509]	; 0xfffff633
    5970:	stmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
    5974:	stmib	sp, {r1, r8, sl, ip, lr}^
    5978:			; <UNDEFINED> instruction: 0xf7fc5500
    597c:	subcs	lr, r0, #244, 20	; 0xf4000
    5980:			; <UNDEFINED> instruction: 0xf5044601
    5984:			; <UNDEFINED> instruction: 0xf7fc70c6
    5988:			; <UNDEFINED> instruction: 0xf8dbea94
    598c:			; <UNDEFINED> instruction: 0xf8840000
    5990:	strtmi	r5, [fp], -fp, asr #3
    5994:	ldrdne	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    5998:			; <UNDEFINED> instruction: 0xf8d0462a
    599c:			; <UNDEFINED> instruction: 0xf508c010
    59a0:	andls	r7, r7, r9, lsr r0
    59a4:	ldreq	pc, [ip, #2268]	; 0x8dc
    59a8:	strpl	lr, [r4, #-2509]	; 0xfffff633
    59ac:	strpl	lr, [r2, #-2509]	; 0xfffff633
    59b0:	strpl	lr, [r0, #-2509]	; 0xfffff633
    59b4:	b	ff5c39ac <pclose@plt+0xff5c1964>
    59b8:	movtcs	r9, #2567	; 0xa07
    59bc:	andls	r4, r2, #26214400	; 0x1900000
    59c0:	andls	r2, r1, r1, lsl #4
    59c4:			; <UNDEFINED> instruction: 0xf8df4650
    59c8:	ldrbtmi	sl, [sl], #392	; 0x188
    59cc:	andge	pc, r0, sp, asr #17
    59d0:	bl	8c39c8 <pclose@plt+0x8c1980>
    59d4:	ldrdeq	pc, [r0], -fp
    59d8:	ldrdne	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    59dc:	strtmi	r4, [sl], -fp, lsr #12
    59e0:			; <UNDEFINED> instruction: 0xf8d06900
    59e4:	stmib	sp, {r2, r3, r4, r7, r8, sl}^
    59e8:	stmib	sp, {r2, r8, sl, ip, lr}^
    59ec:	stmib	sp, {r1, r8, sl, ip, lr}^
    59f0:			; <UNDEFINED> instruction: 0xf7fc5500
    59f4:	movtcs	lr, #2744	; 0xab8
    59f8:	andcs	r4, r1, #26214400	; 0x1900000
    59fc:	stmib	sp, {r1, r9, sl, ip, pc}^
    5a00:	strbmi	sl, [r8], -r0
    5a04:	bl	2439fc <pclose@plt+0x2419b4>
    5a08:	ldrdeq	pc, [r0], -fp
    5a0c:	ldrdne	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    5a10:	strtmi	r4, [sl], -fp, lsr #12
    5a14:			; <UNDEFINED> instruction: 0xf8d06900
    5a18:	stmib	sp, {r2, r3, r4, r7, r8, sl}^
    5a1c:	stmib	sp, {r2, r8, sl, ip, lr}^
    5a20:	stmib	sp, {r1, r8, sl, ip, lr}^
    5a24:			; <UNDEFINED> instruction: 0xf7fc5500
    5a28:	stmdbls	r7, {r1, r2, r3, r4, r7, r9, fp, sp, lr, pc}
    5a2c:			; <UNDEFINED> instruction: 0xf8cd2340
    5a30:	mrsls	sl, (UNDEF: 2)
    5a34:			; <UNDEFINED> instruction: 0x46024619
    5a38:	andls	r9, r1, #393216	; 0x60000
    5a3c:			; <UNDEFINED> instruction: 0xf7fc2201
    5a40:			; <UNDEFINED> instruction: 0xf8dbeaec
    5a44:			; <UNDEFINED> instruction: 0xf8d40000
    5a48:	strtmi	r1, [fp], -r8, ror #1
    5a4c:	stmdbvs	r0, {r1, r3, r5, r9, sl, lr}
    5a50:	ldreq	pc, [ip, #2256]	; 0x8d0
    5a54:	strpl	lr, [r4, #-2509]	; 0xfffff633
    5a58:	strpl	lr, [r2, #-2509]	; 0xfffff633
    5a5c:	strpl	lr, [r0, #-2509]	; 0xfffff633
    5a60:	b	fe043a58 <pclose@plt+0xfe041a10>
    5a64:			; <UNDEFINED> instruction: 0xf5082340
    5a68:			; <UNDEFINED> instruction: 0x46197211
    5a6c:	andcs	r9, r1, #268435456	; 0x10000000
    5a70:	andge	pc, r0, sp, asr #17
    5a74:	ldrtmi	r9, [r8], -r2
    5a78:	b	ff3c3a70 <pclose@plt+0xff3c1a28>
    5a7c:	ldrdhi	pc, [ip], #132	; 0x84
    5a80:	ldmdbmi	r4!, {r4, r6, r8, r9, sl, sp, lr, pc}
    5a84:	smlsdx	sl, r9, r4, r4
    5a88:	ldrbtmi	r4, [r9], #-2355	; 0xfffff6cd
    5a8c:			; <UNDEFINED> instruction: 0xf816e5e7
    5a90:	blcs	14d78 <pclose@plt+0x12d30>
    5a94:	mrcge	4, 5, APSR_nzcv, cr6, cr15, {3}
    5a98:	ldmdbmi	r0!, {r0, r1, r2, r5, r7, r9, sl, sp, lr, pc}
    5a9c:	sxtab16	r4, r5, r9, ror #8
    5aa0:	ldrbtmi	r4, [r9], #-2351	; 0xfffff6d1
    5aa4:	stmdbmi	pc!, {r1, r4, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    5aa8:			; <UNDEFINED> instruction: 0xe65b4479
    5aac:	ldrbtmi	r4, [r9], #-2350	; 0xfffff6d2
    5ab0:	stmdbmi	lr!, {r3, r6, r9, sl, sp, lr, pc}
    5ab4:			; <UNDEFINED> instruction: 0xe6654479
    5ab8:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
    5abc:	pushmi	{r0, r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}
    5ac0:	strb	r4, [ip, #1145]!	; 0x479
    5ac4:	ldrbtmi	r4, [r9], #-2348	; 0xfffff6d4
    5ac8:	stmdbmi	ip!, {r0, r3, r4, r6, r7, r8, sl, sp, lr, pc}
    5acc:			; <UNDEFINED> instruction: 0xe62a4479
    5ad0:	ldrbtmi	r4, [r9], #-2347	; 0xfffff6d5
    5ad4:	stmdbmi	fp!, {r3, r4, r9, sl, sp, lr, pc}
    5ad8:			; <UNDEFINED> instruction: 0xe6054479
    5adc:	ldrbtmi	r4, [sl], #-2602	; 0xfffff5d6
    5ae0:	svclt	0x0000e5ed
    5ae4:			; <UNDEFINED> instruction: 0x000225b8
    5ae8:	andeq	r0, r2, sl, asr #14
    5aec:	andeq	r0, r0, r8, lsr r2
    5af0:	andeq	r2, r2, r8, lsl #11
    5af4:	andeq	r2, r2, r8, ror #10
    5af8:	andeq	r2, r2, r8, asr #10
    5afc:	andeq	r2, r2, r2, lsr #10
    5b00:	andeq	ip, r0, lr, asr fp
    5b04:	strdeq	r2, [r2], -lr
    5b08:	andeq	r2, r2, r0, ror #9
    5b0c:	andeq	r2, r2, r2, asr #9
    5b10:	andeq	r2, r2, r4, lsr #9
    5b14:	andeq	r2, r2, r4, lsl #9
    5b18:	andeq	r2, r2, r4, ror #8
    5b1c:	andeq	r2, r2, ip, lsr r4
    5b20:	andeq	r2, r2, ip, lsl r4
    5b24:	strdeq	r2, [r2], -lr
    5b28:	andeq	r2, r2, r6, ror #7
    5b2c:	andeq	r2, r2, r6, asr #7
    5b30:	andeq	sp, r0, r6, lsl #17
    5b34:	andeq	r1, r2, r6, lsl #5
    5b38:	andeq	r2, r2, r4, ror r3
    5b3c:	andeq	r2, r2, sl, lsl #6
    5b40:			; <UNDEFINED> instruction: 0x000222bc
    5b44:	andeq	sp, r0, r4, ror r7
    5b48:	muleq	r2, sl, r2
    5b4c:	andeq	r2, r2, ip, ror r2
    5b50:	andeq	sp, r0, sl, ror #13
    5b54:	andeq	pc, r0, r8, ror lr	; <UNPREDICTABLE>
    5b58:	andeq	pc, r0, r2, ror lr	; <UNPREDICTABLE>
    5b5c:	andeq	pc, r0, r0, ror #28
    5b60:	andeq	pc, r0, sl, asr lr	; <UNPREDICTABLE>
    5b64:	andeq	pc, r0, r4, asr lr	; <UNPREDICTABLE>
    5b68:	andeq	pc, r0, lr, asr #28
    5b6c:	andeq	pc, r0, r8, asr #28
    5b70:	andeq	pc, r0, r2, asr #28
    5b74:	andeq	pc, r0, ip, lsr lr	; <UNPREDICTABLE>
    5b78:	andeq	pc, r0, r6, lsr lr	; <UNPREDICTABLE>
    5b7c:	andeq	pc, r0, r0, lsr lr	; <UNPREDICTABLE>
    5b80:	andeq	pc, r0, sl, lsr #28
    5b84:	andeq	pc, r0, r4, lsr #28
    5b88:	andeq	pc, r0, lr, lsl lr	; <UNPREDICTABLE>
    5b8c:	svcmi	0x00f0e92d
    5b90:	ldrmi	fp, [ip], -pc, asr #1
    5b94:	stmib	sp, {r0, r2, r4, r5, r6, r8, r9, fp, lr}^
    5b98:	bcs	1bca3c4 <pclose@plt+0x1bc837c>
    5b9c:			; <UNDEFINED> instruction: 0x46804974
    5ba0:	ldrbtmi	r4, [r9], #-3700	; 0xfffff18c
    5ba4:	stmiapl	fp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    5ba8:	movtls	r6, #55323	; 0xd81b
    5bac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5bb0:	bmi	1c79d28 <pclose@plt+0x1c77ce0>
    5bb4:	ldmpl	r2!, {r0, r4, r5, r6, r8, r9, fp, lr}
    5bb8:	ldmpl	r3!, {r3, r9, ip, pc}^
    5bbc:	bmi	1c2a7e0 <pclose@plt+0x1c28798>
    5bc0:	strtmi	sl, [r3], -sp, lsl #26
    5bc4:	orrvc	pc, r0, pc, asr #8
    5bc8:			; <UNDEFINED> instruction: 0x4628447a
    5bcc:	ldmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5bd0:			; <UNDEFINED> instruction: 0xf8d8b178
    5bd4:	ldmdblt	r7, {ip, sp, lr}
    5bd8:	ldmdavs	pc!, {r0, r1, r2, r4, sp, lr, pc}	; <UNPREDICTABLE>
    5bdc:	ldmvs	r8!, {r0, r1, r2, r3, r5, r7, r8, ip, sp, pc}^
    5be0:			; <UNDEFINED> instruction: 0xf7fb4629
    5be4:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    5be8:	blmi	19ba3cc <pclose@plt+0x19b8384>
    5bec:			; <UNDEFINED> instruction: 0xf8d358f3
    5bf0:	bmi	1945fe8 <pclose@plt+0x1943fa0>
    5bf4:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
    5bf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5bfc:	subsmi	r9, sl, sp, asr #22
    5c00:	adcshi	pc, r1, r0, asr #32
    5c04:	pop	{r0, r1, r2, r3, r6, ip, sp, pc}
    5c08:	stmdavc	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5c0c:	eorsle	r2, fp, r1, lsr #22
    5c10:			; <UNDEFINED> instruction: 0x4620495e
    5c14:			; <UNDEFINED> instruction: 0xf7fc4479
    5c18:	pkhtbmi	lr, r2, r6, asr #19
    5c1c:	movwcs	fp, #4968	; 0x1368
    5c20:			; <UNDEFINED> instruction: 0xf89a461f
    5c24:	mrscs	r3, (UNDEF: 0)
    5c28:	pkhtbmi	r4, fp, r9, asr #20
    5c2c:	andne	pc, r0, sl, lsl #17
    5c30:	ldmpl	r2!, {r0, r1, r3, r8, r9, ip, pc}
    5c34:	stmdbeq	r4, {r1, r5, r7, r8, ip, sp, lr, pc}
    5c38:			; <UNDEFINED> instruction: 0xf10be004
    5c3c:			; <UNDEFINED> instruction: 0xf1bb0b01
    5c40:	rsbsle	r0, sp, sl, lsr pc
    5c44:	svceq	0x0004f859
    5c48:			; <UNDEFINED> instruction: 0xf7fb4621
    5c4c:	stmdacs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5c50:			; <UNDEFINED> instruction: 0xf89ad1f3
    5c54:	bllt	68dc60 <pclose@plt+0x68bc18>
    5c58:	ldmpl	r3!, {r1, r3, r6, r8, r9, fp, lr}^
    5c5c:	ldrdeq	pc, [r0, -r3]
    5c60:			; <UNDEFINED> instruction: 0xf8d3b97f
    5c64:			; <UNDEFINED> instruction: 0xf7fd1144
    5c68:	bfi	pc, sp, (invalid: 26:2)	; <UNPREDICTABLE>
    5c6c:	blmi	1298598 <pclose@plt+0x1296550>
    5c70:	andls	r5, r8, #11665408	; 0xb20000
    5c74:	movwls	r5, #30963	; 0x78f3
    5c78:	blmi	10bfb04 <pclose@plt+0x10bdabc>
    5c7c:			; <UNDEFINED> instruction: 0xf8d358f3
    5c80:			; <UNDEFINED> instruction: 0xf8d300f8
    5c84:	strb	r1, [lr, r8, asr #2]!
    5c88:	strcc	r4, [r1], #-2372	; 0xfffff6bc
    5c8c:			; <UNDEFINED> instruction: 0x46204479
    5c90:	ldmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c94:	stmdacs	r0, {r1, r7, r9, sl, lr}
    5c98:	movwcs	sp, #88	; 0x58
    5c9c:	bfc	r4, (invalid: 12:0)
    5ca0:			; <UNDEFINED> instruction: 0xf10a2024
    5ca4:			; <UNDEFINED> instruction: 0xf7fe0a01
    5ca8:	blls	2c553c <pclose@plt+0x2c34f4>
    5cac:	strmi	r6, [r4], -r3, lsl #4
    5cb0:	stmib	r0, {r0, r1, r3, r8, r9, fp, ip, pc}^
    5cb4:	blcs	f648d4 <pclose@plt+0xf6288c>
    5cb8:	suble	r6, ip, r3, asr #2
    5cbc:	andscs	r4, r4, #56, 18	; 0xe0000
    5cc0:	blx	96eae <pclose@plt+0x94e66>
    5cc4:	ldmdbvs	sl, {r0, r1, r3, r8, r9, ip}^
    5cc8:	bllt	1aa0030 <pclose@plt+0x1a9dfe8>
    5ccc:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
    5cd0:	cdpmi	2, 3, cr3, cr5, cr8, {0}
    5cd4:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    5cd8:	sasxmi	r4, r9, r4
    5cdc:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    5ce0:			; <UNDEFINED> instruction: 0xf6060a02
    5ce4:	andls	r4, r1, ip, lsr #13
    5ce8:	ldrbtmi	r9, [pc], #-512	; 5cf0 <pclose@plt+0x3ca8>
    5cec:	ldrtmi	r2, [r0], -r1, lsl #4
    5cf0:			; <UNDEFINED> instruction: 0xf7fc9704
    5cf4:			; <UNDEFINED> instruction: 0x4630e992
    5cf8:	mrc2	7, 0, pc, cr0, cr14, {7}
    5cfc:	blls	1de184 <pclose@plt+0x1dc13c>
    5d00:	rsbvs	r4, r3, r8, lsr #12
    5d04:	adcvs	r9, r3, r8, lsl #22
    5d08:	mcr2	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    5d0c:	rscvs	r9, r0, r8, asr fp
    5d10:			; <UNDEFINED> instruction: 0xf8d8b16b
    5d14:			; <UNDEFINED> instruction: 0xf8c83000
    5d18:	eorvs	r4, r3, r0
    5d1c:	andcs	r9, r0, r9, lsl #20
    5d20:	movwcc	r6, #6163	; 0x1813
    5d24:			; <UNDEFINED> instruction: 0xe7646013
    5d28:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    5d2c:			; <UNDEFINED> instruction: 0xf8d8e7d1
    5d30:			; <UNDEFINED> instruction: 0xb1ab3000
    5d34:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
    5d38:	mvnsle	r2, r0, lsl #22
    5d3c:			; <UNDEFINED> instruction: 0xe7ed6014
    5d40:			; <UNDEFINED> instruction: 0x46214b10
    5d44:			; <UNDEFINED> instruction: 0xf8d358f3
    5d48:	str	r0, [ip, r0, ror #2]
    5d4c:	ldmpl	r3!, {r0, r2, r3, r8, r9, fp, lr}^
    5d50:	ldrsbteq	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    5d54:	ldrbmi	lr, [r0], -r5, lsl #15
    5d58:	stc2l	7, cr15, [r0, #1016]!	; 0x3f8
    5d5c:	strb	r6, [lr, r0, lsr #2]
    5d60:	andmi	pc, r0, r8, asr #17
    5d64:			; <UNDEFINED> instruction: 0xf7fbe7da
    5d68:	svclt	0x0000ef7a
    5d6c:	strdeq	r0, [r0], -ip
    5d70:	andeq	r0, r2, sl, ror #3
    5d74:	andeq	r0, r2, r8, ror #3
    5d78:	andeq	r0, r0, r0, ror #3
    5d7c:	andeq	r0, r0, r8, ror #3
    5d80:	andeq	sp, r0, r0, lsr #10
    5d84:	andeq	r0, r0, r0, lsr #4
    5d88:	muleq	r2, r6, r1
    5d8c:	andeq	ip, r0, ip, lsl r6
    5d90:	andeq	r0, r0, r8, asr #4
    5d94:	andeq	r0, r0, r4, ror #3
    5d98:	andeq	r0, r0, r8, lsl #4
    5d9c:	andeq	ip, r0, r4, lsr #11
    5da0:	andeq	r0, r2, r4, ror #11
    5da4:	andeq	r0, r2, r6, lsr r3
    5da8:	andeq	r0, r2, r8, lsl lr
    5dac:	andeq	ip, r0, r6, asr r8
    5db0:	ldrdeq	r0, [r2], -sl
    5db4:	svcmi	0x00f0e92d
    5db8:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
    5dbc:	vstrmi	d24, [r7, #16]
    5dc0:	ldrbtmi	r4, [sp], #-3271	; 0xfffff339
    5dc4:			; <UNDEFINED> instruction: 0xf5ad4bc7
    5dc8:	mcrmi	13, 6, r7, cr7, cr5, {1}
    5dcc:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    5dd0:	svcge	0x00334dc6
    5dd4:	ldrtls	r6, [r3], #2084	; 0x824
    5dd8:	streq	pc, [r0], #-79	; 0xffffffb1
    5ddc:			; <UNDEFINED> instruction: 0xf10d4604
    5de0:	ldrbtmi	r0, [lr], #-2380	; 0xfffff6b4
    5de4:	blge	45c34c <pclose@plt+0x45a304>
    5de8:			; <UNDEFINED> instruction: 0xf10d9106
    5dec:	movwls	r0, #18504	; 0x4848
    5df0:			; <UNDEFINED> instruction: 0xf8d09005
    5df4:			; <UNDEFINED> instruction: 0xf7fd0110
    5df8:			; <UNDEFINED> instruction: 0x4622fc55
    5dfc:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    5e00:	ldrtmi	r4, [r8], -r5, lsl #12
    5e04:	mcr	7, 7, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    5e08:			; <UNDEFINED> instruction: 0xf1069904
    5e0c:			; <UNDEFINED> instruction: 0xf106021c
    5e10:	andls	r0, r0, #24, 6	; 0x60000000
    5e14:	stmib	sp, {r5, r9, sl, lr}^
    5e18:			; <UNDEFINED> instruction: 0xf1069102
    5e1c:	ldmibmi	r4!, {r2, r4, r9}
    5e20:	andhi	pc, r4, sp, asr #17
    5e24:			; <UNDEFINED> instruction: 0xf7fb4479
    5e28:	stmdacs	r6, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    5e2c:	ldfvcd	f5, [r3, #-420]!	; 0xfffffe5c
    5e30:	blcs	214bbc <pclose@plt+0x212b74>
    5e34:	ldmibvs	r3!, {r0, r2, r5, r6, fp, ip, lr, pc}
    5e38:	stmdale	r2!, {r0, r8, r9, fp, sp}^
    5e3c:	blcs	60610 <pclose@plt+0x5e5c8>
    5e40:			; <UNDEFINED> instruction: 0xf8d8d85f
    5e44:	blcs	11e4c <pclose@plt+0xfe04>
    5e48:			; <UNDEFINED> instruction: 0x9e04db5b
    5e4c:	bcs	dff1c <pclose@plt+0xdded4>
    5e50:	ldcl	8, cr13, [r9, #348]	; 0x15c
    5e54:	vpmax.s8	d22, d0, d0
    5e58:	tstcs	r0, r4, ror r0
    5e5c:	tstls	r7, r1, lsr r0
    5e60:	bvs	fe7814e4 <pclose@plt+0xfe77f49c>
    5e64:			; <UNDEFINED> instruction: 0xeef849a3
    5e68:	ldrbtmi	r6, [r9], #-2790	; 0xfffff51a
    5e6c:	bcc	fe441690 <pclose@plt+0xfe43f648>
    5e70:	vmla.f64	d4, d24, d17
    5e74:	ldrbtmi	r7, [fp], #-2576	; 0xfffff5f0
    5e78:	blx	2aaa2 <pclose@plt+0x28a5a>
    5e7c:	ldmmi	pc, {r1, r9, ip, sp}	; <UNPREDICTABLE>
    5e80:	bvc	fe1c18a0 <pclose@plt+0xfe1bf858>
    5e84:	orrsvc	pc, r5, #12582912	; 0xc00000
    5e88:	movwls	r4, #38008	; 0x9478
    5e8c:	vmov.32	d24[0], r4
    5e90:	ldmmi	ip, {r4, r7, r9, fp}
    5e94:	hvcvs	42059	; 0xa44b
    5e98:	movwls	r4, #46200	; 0xb478
    5e9c:	cdp	0, 15, cr9, cr8, cr10, {0}
    5ea0:	vsub.f32	s15, s15, s15
    5ea4:	vstr	s15, [sl, #156]	; 0x9c
    5ea8:	blls	1646b0 <pclose@plt+0x162668>
    5eac:	blpl	1d427b4 <pclose@plt+0x1d4076c>
    5eb0:			; <UNDEFINED> instruction: 0x2606e9dd
    5eb4:	ldrdeq	pc, [ip, -r3]
    5eb8:			; <UNDEFINED> instruction: 0xf7fd1c71
    5ebc:	blx	304e92 <pclose@plt+0x302e4a>
    5ec0:	blls	244ae0 <pclose@plt+0x242a98>
    5ec4:	bne	fe44172c <pclose@plt+0xfe43f6e4>
    5ec8:	ldrbteq	pc, [r0], fp, lsl #2	; <UNPREDICTABLE>
    5ecc:	rsceq	pc, ip, #-1073741822	; 0xc0000002
    5ed0:	ldrmi	r4, [sl], #-1054	; 0xfffffbe2
    5ed4:			; <UNDEFINED> instruction: 0x46054633
    5ed8:			; <UNDEFINED> instruction: 0xf7fb4620
    5edc:	stmdacs	r2, {r2, r6, r9, sl, fp, sp, lr, pc}
    5ee0:	blls	27a324 <pclose@plt+0x2782dc>
    5ee4:			; <UNDEFINED> instruction: 0x463746b0
    5ee8:	beq	300afc <pclose@plt+0x2feab4>
    5eec:	ldrbmi	lr, [r7, #-1]
    5ef0:	ldmdavc	r9!, {r0, r1, r2, r4, ip, lr, pc}
    5ef4:			; <UNDEFINED> instruction: 0xf7fc4630
    5ef8:	adcsmi	lr, r8, #4325376	; 0x420000
    5efc:	streq	pc, [r1, -r7, lsl #2]
    5f00:	bmi	fe07a2dc <pclose@plt+0xfe078294>
    5f04:	ldrbtmi	r4, [sl], #-2934	; 0xfffff48a
    5f08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5f0c:	ldrhmi	r9, [sl], #-179	; 0xffffff4d
    5f10:	bichi	pc, r2, #64	; 0x40
    5f14:			; <UNDEFINED> instruction: 0xf50d4628
    5f18:	ldc	13, cr7, [sp], #212	; 0xd4
    5f1c:	pop	{r2, r8, r9, fp, pc}
    5f20:	blls	2a9ee8 <pclose@plt+0x2a7ea0>
    5f24:	bicseq	pc, r0, fp, lsl #2
    5f28:	acseqe	f7, #3.0
    5f2c:	ldfeqp	f7, [r8], {11}
    5f30:	tstls	r0, r9, lsl r4
    5f34:			; <UNDEFINED> instruction: 0xf10b4975
    5f38:			; <UNDEFINED> instruction: 0xf10b00d4
    5f3c:	bl	306a74 <pclose@plt+0x304a2c>
    5f40:	ldrmi	r0, [r8], #-1795	; 0xfffff8fd
    5f44:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    5f48:	ldrmi	r0, [pc], -r1, lsl #14
    5f4c:	ldrbtmi	r4, [r3], -r0, lsr #12
    5f50:	ldrtmi	r4, [fp], #-1082	; 0xfffffbc6
    5f54:	mcr	7, 0, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    5f58:	ldclle	8, cr2, [r2, #8]
    5f5c:	vqdmulh.s<illegal width 8>	d25, d0, d7
    5f60:	blx	29c93a <pclose@plt+0x29a8f2>
    5f64:			; <UNDEFINED> instruction: 0xf8da7a03
    5f68:	blcs	e52290 <pclose@plt+0xe50248>
    5f6c:			; <UNDEFINED> instruction: 0xf8dad8c9
    5f70:	blcs	122b8 <pclose@plt+0x10270>
    5f74:			; <UNDEFINED> instruction: 0xf8dadbc5
    5f78:	blcs	922d0 <pclose@plt+0x90288>
    5f7c:			; <UNDEFINED> instruction: 0xf8dad8c1
    5f80:	blcs	922e8 <pclose@plt+0x902a0>
    5f84:			; <UNDEFINED> instruction: 0xf10bd8bd
    5f88:			; <UNDEFINED> instruction: 0xf10b01e4
    5f8c:	ldrtmi	r0, [r9], #-3296	; 0xfffff320
    5f90:	ldmdbmi	pc, {r8, ip, pc}^	; <UNPREDICTABLE>
    5f94:	rsceq	pc, r8, fp, lsl #2
    5f98:	sbcseq	pc, ip, #-1073741822	; 0xc0000002
    5f9c:	bl	317084 <pclose@plt+0x31503c>
    5fa0:	andls	r0, r1, r7, lsl #6
    5fa4:	ldrbtmi	r4, [r9], #-1082	; 0xfffffbc6
    5fa8:			; <UNDEFINED> instruction: 0xf7fb4620
    5fac:	stmdacs	r4, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    5fb0:			; <UNDEFINED> instruction: 0xf8dad1a7
    5fb4:	blcs	fffd232c <pclose@plt+0xfffd02e4>
    5fb8:			; <UNDEFINED> instruction: 0xf8dad8a3
    5fbc:	blcs	fffd2344 <pclose@plt+0xfffd02fc>
    5fc0:	blmi	153c244 <pclose@plt+0x153a1fc>
    5fc4:	rsbspl	pc, r4, #64, 4
    5fc8:	ldrbtmi	r9, [fp], #-2311	; 0xfffff6f9
    5fcc:	movwcc	pc, #6914	; 0x1b02	; <UNPREDICTABLE>
    5fd0:	ldrdcs	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    5fd4:	ldmle	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}
    5fd8:	ldrdcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    5fdc:	ldmle	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}
    5fe0:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
    5fe4:	blcc	1865458 <pclose@plt+0x1863410>
    5fe8:	vqdmulh.s<illegal width 8>	d2, d0, d8
    5fec:	ldm	pc, {r0, r3, r5, r8, pc}^	; <UNPREDICTABLE>
    5ff0:	andeq	pc, r9, r3, lsl r0	; <UNPREDICTABLE>
    5ff4:			; <UNDEFINED> instruction: 0x01270127
    5ff8:			; <UNDEFINED> instruction: 0x01270127
    5ffc:	strdeq	r0, [r2, -r4]
    6000:			; <UNDEFINED> instruction: 0x01220112
    6004:	vqdmulh.s<illegal width 8>	d25, d0, d7
    6008:	stmdbmi	r4, {r2, r4, r5, r6, r9, ip, lr}^
    600c:			; <UNDEFINED> instruction: 0xf8df2000
    6010:	blx	be45a <pclose@plt+0xbc412>
    6014:	blmi	1102828 <pclose@plt+0x11007e0>
    6018:	ldrbtmi	r4, [lr], #1145	; 0x479
    601c:	ldrmi	r4, [r1], #-1147	; 0xfffffb85
    6020:			; <UNDEFINED> instruction: 0x46024496
    6024:	ldrdvc	pc, [ip], #129	; 0x81
    6028:	sbceq	pc, ip, r1, asr #17
    602c:	andmi	r6, pc, #1638400	; 0x190000
    6030:			; <UNDEFINED> instruction: 0xf8ded007
    6034:	b	9c636c <pclose@plt+0x9c4324>
    6038:	ldmdavs	r9, {r0, r8, r9, sl}^
    603c:			; <UNDEFINED> instruction: 0xf8ce4301
    6040:	andcc	r1, r1, #204	; 0xcc
    6044:	bcs	152c6c <pclose@plt+0x150c24>
    6048:	bmi	dfa810 <pclose@plt+0xdf87c8>
    604c:	cmnpl	r4, #64, 4	; <UNPREDICTABLE>
    6050:	ldrtmi	r9, [r0], -r7, lsl #18
    6054:	blx	d7246 <pclose@plt+0xd51fe>
    6058:			; <UNDEFINED> instruction: 0xf8d32301
    605c:	teqmi	sl, #204	; 0xcc
    6060:	sbccs	pc, ip, r3, asr #17
    6064:	mcr	7, 7, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    6068:	andls	r2, sp, ip, lsl r8
    606c:	svcge	0x0049f63f
    6070:	ldrsbt	pc, [r8], pc	; <UNPREDICTABLE>
    6074:	bleq	1a424b0 <pclose@plt+0x1a40468>
    6078:			; <UNDEFINED> instruction: 0x46dc44fe
    607c:			; <UNDEFINED> instruction: 0x000fe8be
    6080:	andeq	lr, pc, ip, lsr #17
    6084:			; <UNDEFINED> instruction: 0x000fe8be
    6088:	andeq	lr, pc, ip, lsr #17
    608c:			; <UNDEFINED> instruction: 0x000fe8be
    6090:	andeq	lr, pc, ip, lsr #17
    6094:	muleq	r3, lr, r8
    6098:	andeq	lr, r3, ip, lsl #17
    609c:			; <UNDEFINED> instruction: 0x4630215b
    60a0:	mrc	7, 6, APSR_nzcv, cr4, cr11, {7}
    60a4:	tstlt	r8, lr
    60a8:	andvc	r2, r3, fp, ror r3
    60ac:			; <UNDEFINED> instruction: 0x4630215c
    60b0:	mcr	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    60b4:	smlabblt	r8, r1, r6, r4
    60b8:	andvc	r2, r3, ip, ror r3
    60bc:	cdp	7, 0, cr2, cr9, cr0, {0}
    60c0:	ssatmi	r6, #19, r0, lsl #20
    60c4:	ldrtmi	r9, [lr], -ip, lsl #10
    60c8:	svcls	0x000b9d0d
    60cc:	bmi	fe4418f8 <pclose@plt+0xfe43f8b0>
    60d0:	eorshi	pc, ip, sp, asr #17
    60d4:	svclt	0x0000e049
    60d8:	ldrbtmi	r0, [sl], #-0
    60dc:	andeq	pc, r1, sl, asr #31
    60e0:	strdeq	r0, [r0], -ip
    60e4:			; <UNDEFINED> instruction: 0x0001ffbe
    60e8:	andeq	r0, r2, r2, lsr #4
    60ec:	andeq	r0, r0, r0, lsr #4
    60f0:	andeq	ip, r0, r0, lsr #8
    60f4:	andeq	r0, r2, sl, lsl #25
    60f8:	andeq	r6, r4, lr, ror r8
    60fc:	andeq	ip, r0, r0, lsl #8
    6100:	andeq	ip, r0, r8, ror #17
    6104:	andeq	r6, r4, ip, asr r8
    6108:	andeq	pc, r1, r6, lsl #29
    610c:	andeq	ip, r0, r8, asr r3
    6110:	andeq	ip, r0, lr, lsr r3
    6114:	andeq	r6, r4, sl, lsr #14
    6118:	andeq	r0, r2, r2, lsr #32
    611c:	ldrdeq	r6, [r4], -ip
    6120:	ldrdeq	r6, [r4], -sl
    6124:	andeq	ip, r0, r0, ror #14
    6128:	andeq	r6, r4, r0, lsr #13
    612c:	strdeq	ip, [r0], -r4
    6130:	mcr	7, 2, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    6134:	blmi	841a4 <pclose@plt+0x8215c>
    6138:	stmdavs	r3, {r2, r5, r9, ip, sp, pc}
    613c:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    6140:	blcs	6d4ecc <pclose@plt+0x6d2e84>
    6144:	sbchi	pc, r2, #0, 4
    6148:			; <UNDEFINED> instruction: 0xf893443b
    614c:			; <UNDEFINED> instruction: 0xf80b8028
    6150:			; <UNDEFINED> instruction: 0xf7fb8006
    6154:	stmdavs	r2, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    6158:	andscs	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    615c:	svclt	0x004405d3
    6160:	cmneq	pc, #104	; 0x68	; <UNPREDICTABLE>
    6164:	andcc	pc, r6, fp, lsl #16
    6168:	adcsmi	r3, r5, #1048576	; 0x100000
    616c:	blls	3ba8f4 <pclose@plt+0x3b88ac>
    6170:	bvs	4419dc <pclose@plt+0x43f994>
    6174:	bmi	fe4419e0 <pclose@plt+0xfe43f998>
    6178:	ldrsbthi	pc, [ip], -sp	; <UNPREDICTABLE>
    617c:	teqlt	r3, ip, lsl #26
    6180:			; <UNDEFINED> instruction: 0xf81b1b9b
    6184:			; <UNDEFINED> instruction: 0xf0622003
    6188:			; <UNDEFINED> instruction: 0xf80b027f
    618c:			; <UNDEFINED> instruction: 0xf1b92003
    6190:	andle	r0, r7, r0, lsl #30
    6194:	movweq	lr, #27561	; 0x6ba9
    6198:	andcs	pc, r3, fp, lsl r8	; <UNPREDICTABLE>
    619c:	rsbseq	pc, pc, #98	; 0x62
    61a0:	andcs	pc, r3, fp, lsl #16
    61a4:	rsbcs	r4, r4, #93323264	; 0x5900000
    61a8:			; <UNDEFINED> instruction: 0xf7fb4630
    61ac:			; <UNDEFINED> instruction: 0xf8dfedc0
    61b0:	stmdals	r7, {r5, r8, sl, sp}
    61b4:	cmnpl	r4, r0, asr #4	; <UNPREDICTABLE>
    61b8:			; <UNDEFINED> instruction: 0xf8df447a
    61bc:	blx	53626 <pclose@plt+0x515de>
    61c0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    61c4:	ldrdne	pc, [r8], #130	; 0x82
    61c8:			; <UNDEFINED> instruction: 0xf893440b
    61cc:	blcc	952274 <pclose@plt+0x95022c>
    61d0:	sbccc	pc, r8, r2, asr #17
    61d4:			; <UNDEFINED> instruction: 0xf63f2b39
    61d8:			; <UNDEFINED> instruction: 0xf8dfae94
    61dc:	vqshl.s8	q9, q14, q8
    61e0:	stmdbls	r7, {r2, r4, r5, r6, r8, r9, ip, lr}
    61e4:	blx	d73d6 <pclose@plt+0xd538e>
    61e8:			; <UNDEFINED> instruction: 0xf8d32301
    61ec:	vst4.<illegal width 64>	{d18-d21}, [r2], ip
    61f0:			; <UNDEFINED> instruction: 0xf8c33200
    61f4:	ldrtmi	r2, [r3], -ip, asr #1
    61f8:			; <UNDEFINED> instruction: 0x461a7819
    61fc:	stmdbcs	r0, {r0, r8, r9, ip, sp}
    6200:			; <UNDEFINED> instruction: 0xf8dfd1fa
    6204:	mrcne	4, 2, r1, cr3, cr8, {6}
    6208:			; <UNDEFINED> instruction: 0xf8114479
    620c:			; <UNDEFINED> instruction: 0xf8032b01
    6210:	bcs	11e1c <pclose@plt+0xfdd4>
    6214:			; <UNDEFINED> instruction: 0xf8dfd1f9
    6218:	vshl.s8	<illegal reg q9.5>, q4, q8
    621c:	svcls	0x00075274
    6220:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    6224:	ldrteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    6228:	movwcc	pc, #31490	; 0x7b02	; <UNPREDICTABLE>
    622c:	stmib	r0, {r3, r4, r5, r6, sl, lr}^
    6230:	stmib	r3, {r0, r1, r2, r4, r7, r8, ip}^
    6234:	mrcne	1, 3, r1, cr3, cr5, {1}
    6238:	svccs	0x0001f813
    623c:	mvnsle	r2, r0, lsl #20
    6240:			; <UNDEFINED> instruction: 0xf7fb4630
    6244:	stmdacs	r6, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    6248:	mrcge	4, 2, APSR_nzcv, cr11, cr15, {3}
    624c:	and	r2, r2, r0, lsl #4
    6250:	bcs	e92a5c <pclose@plt+0xe90a14>
    6254:			; <UNDEFINED> instruction: 0xf818d006
    6258:			; <UNDEFINED> instruction: 0xf0033b01
    625c:	blcs	1787060 <pclose@plt+0x1785018>
    6260:			; <UNDEFINED> instruction: 0xe64ed9f6
    6264:	strcs	pc, [r0], #2271	; 0x8df
    6268:	cmnpl	r4, #64, 4	; <UNPREDICTABLE>
    626c:	ldrbtmi	r9, [sl], #-3335	; 0xfffff2f9
    6270:	blx	ec28a <pclose@plt+0xea242>
    6274:	stmdavs	r1, {r0, r2, r8, r9, sp}
    6278:	tstls	r7, r1, lsl #2
    627c:	andvs	r2, r1, r3, lsl #18
    6280:	ldrdcs	pc, [ip], #131	; 0x83
    6284:	subne	pc, r0, #570425344	; 0x22000000
    6288:	sbccs	pc, ip, r3, asr #17
    628c:	mcrge	7, 0, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    6290:	ldrbpl	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6294:			; <UNDEFINED> instruction: 0xf8df4620
    6298:	ldrbtmi	r1, [sp], #-1112	; 0xfffffba8
    629c:	bvc	441b04 <pclose@plt+0x43fabc>
    62a0:			; <UNDEFINED> instruction: 0xf5054479
    62a4:			; <UNDEFINED> instruction: 0xf5057319
    62a8:	movwls	r7, #4632	; 0x1218
    62ac:			; <UNDEFINED> instruction: 0xf5059200
    62b0:			; <UNDEFINED> instruction: 0xf5057317
    62b4:			; <UNDEFINED> instruction: 0xf8df7216
    62b8:			; <UNDEFINED> instruction: 0xf7fba43c
    62bc:			; <UNDEFINED> instruction: 0xf8d5ec54
    62c0:	vqsub.s8	<illegal reg q9.5>, q0, q4
    62c4:	ldrbtmi	r2, [sl], #513	; 0x201
    62c8:	addsmi	r3, r3, #67108864	; 0x4000000
    62cc:	movwcs	fp, #3972	; 0xf84
    62d0:	subscc	pc, r8, #12910592	; 0xc50000
    62d4:	strtcc	pc, [r0], #-2271	; 0xfffff721
    62d8:			; <UNDEFINED> instruction: 0xf8d3447b
    62dc:	bcs	14ec54 <pclose@plt+0x14cc0c>
    62e0:	andcs	fp, r0, #132, 30	; 0x210
    62e4:	subscs	pc, ip, #12779520	; 0xc30000
    62e8:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    62ec:			; <UNDEFINED> instruction: 0xf8d3447b
    62f0:	bcs	10ec78 <pclose@plt+0x10cc30>
    62f4:	andcs	fp, r0, #132, 30	; 0x210
    62f8:	rsbcs	pc, r0, #12779520	; 0xc30000
    62fc:	strcc	pc, [r0], #-2271	; 0xfffff721
    6300:			; <UNDEFINED> instruction: 0xf8d3447b
    6304:	bcs	4ec9c <pclose@plt+0x4cc54>
    6308:	andcs	fp, r0, #132, 30	; 0x210
    630c:	rsbcs	pc, r4, #12779520	; 0xc30000
    6310:	bmi	fff59308 <pclose@plt+0xfff572c0>
    6314:	movwls	r4, #25723	; 0x647b
    6318:			; <UNDEFINED> instruction: 0x4619447a
    631c:			; <UNDEFINED> instruction: 0xf1023194
    6320:	movwcs	r0, #3044	; 0xbe4
    6324:	bne	441b4c <pclose@plt+0x43fb04>
    6328:	eorsvc	r9, fp, r4, lsl #6
    632c:	vst1.8	{d20-d22}, [pc :128], r2
    6330:	ldrtmi	r7, [r8], -r0, lsl #2
    6334:	mrrc	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    6338:	ldmdavc	fp!, {r4, r5, r7, r8, ip, sp, pc}
    633c:	rscsle	r2, r5, sl, lsl #22
    6340:	blcs	2cf58 <pclose@plt+0x2af10>
    6344:	sbchi	pc, r8, r0, asr #32
    6348:			; <UNDEFINED> instruction: 0x463849f0
    634c:	smccc	1097	; 0x449
    6350:	bl	ff4c4344 <pclose@plt+0xff4c22fc>
    6354:	movwcs	fp, #4416	; 0x1140
    6358:	strb	r9, [r7, r4, lsl #6]!
    635c:	vst1.8	{d20-d22}, [pc :128], r2
    6360:	ldrtmi	r7, [r8], -r0, lsl #2
    6364:	ldc	7, cr15, [ip], #-1004	; 0xfffffc14
    6368:	blcs	2a445c <pclose@plt+0x2a2414>
    636c:	orrshi	pc, r6, r0
    6370:	ldrbtmi	r4, [r8], #-2279	; 0xfffff719
    6374:	blx	ff4c4374 <pclose@plt+0xff4c232c>
    6378:	ldrbtmi	r4, [fp], #-3046	; 0xfffff41a
    637c:	mvnseq	pc, #12779520	; 0xc30000
    6380:	andcs	r4, r0, #234496	; 0x39400
    6384:	andls	r4, r4, #154140672	; 0x9300000
    6388:	mcrmi	4, 7, r4, cr4, cr11, {3}
    638c:	ldmpl	lr!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^
    6390:	ldmvc	pc!, {r0, r1, r2, r6, r7, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6394:	mvnseq	pc, #13828096	; 0xd30000
    6398:			; <UNDEFINED> instruction: 0xf7fb447e
    639c:	blmi	ff8418d4 <pclose@plt+0xff83f88c>
    63a0:	mcr	4, 0, r4, cr8, cr11, {3}
    63a4:	vmovne	s0, s1, r3, r5
    63a8:	movwcs	lr, #13
    63ac:			; <UNDEFINED> instruction: 0x4648703b
    63b0:	andslt	pc, r0, sp, asr #17
    63b4:	ldc	7, cr15, [lr, #-1004]!	; 0xfffffc14
    63b8:	cmnmi	ip, #111	; 0x6f	; <UNPREDICTABLE>
    63bc:			; <UNDEFINED> instruction: 0xf100459b
    63c0:			; <UNDEFINED> instruction: 0xf0000501
    63c4:	strbmi	r8, [r5, #-302]	; 0xfffffed2
    63c8:	rschi	pc, r2, r0, lsl #4
    63cc:	stmdblt	r3, {r0, r1, r3, r4, r5, fp, ip, sp, lr}^
    63d0:	vst1.8	{d20-d22}, [pc :128], r2
    63d4:	ldrtmi	r7, [r8], -r0, lsl #2
    63d8:	stc	7, cr15, [r2], {251}	; 0xfb
    63dc:			; <UNDEFINED> instruction: 0xf0002800
    63e0:			; <UNDEFINED> instruction: 0x463880d7
    63e4:			; <UNDEFINED> instruction: 0xf7fb3501
    63e8:	strmi	lr, [r1], -r6, lsr #26
    63ec:	mvnseq	pc, #14024704	; 0xd60000
    63f0:			; <UNDEFINED> instruction: 0xf7fe4429
    63f4:	ldrtmi	pc, [r9], -r1, lsr #21	; <UNPREDICTABLE>
    63f8:			; <UNDEFINED> instruction: 0xf8c64681
    63fc:			; <UNDEFINED> instruction: 0xf7fb03f4
    6400:	ldmdavc	sp!, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
    6404:	svclt	0x00182d0a
    6408:	svclt	0x000c2d23
    640c:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    6410:			; <UNDEFINED> instruction: 0xf10bd0cb
    6414:			; <UNDEFINED> instruction: 0xf8d60301
    6418:	movwls	r0, #29688	; 0x73f8
    641c:	beq	bc2560 <pclose@plt+0xbc0518>
    6420:			; <UNDEFINED> instruction: 0xf7fe0159
    6424:	strmi	pc, [r3], -r9, lsl #21
    6428:	movwls	r4, #26168	; 0x6638
    642c:	mvnscc	pc, #12976128	; 0xc60000
    6430:	stc	7, cr15, [r0, #-1004]	; 0xfffffc14
    6434:	mvn	pc, #14024704	; 0xd60000
    6438:			; <UNDEFINED> instruction: 0x4629463a
    643c:			; <UNDEFINED> instruction: 0xf892e013
    6440:			; <UNDEFINED> instruction: 0xf1acc000
    6444:	blcs	47070 <pclose@plt+0x45028>
    6448:	movwcs	fp, #8076	; 0x1f8c
    644c:			; <UNDEFINED> instruction: 0xf1bc2300
    6450:	svclt	0x00880f1f
    6454:			; <UNDEFINED> instruction: 0xb1232300
    6458:			; <UNDEFINED> instruction: 0xf04f461d
    645c:			; <UNDEFINED> instruction: 0xf8820e01
    6460:	mrscc	sl, (UNDEF: 1)
    6464:	addmi	r3, r8, #268435456	; 0x10000000
    6468:	tstlt	sp, r9, ror #25
    646c:	ldrbtmi	r4, [fp], #-2989	; 0xfffff453
    6470:	mvn	pc, #12779520	; 0xc30000
    6474:	bne	441cdc <pclose@plt+0x43fc94>
    6478:			; <UNDEFINED> instruction: 0xf7fb4638
    647c:			; <UNDEFINED> instruction: 0x4605ed56
    6480:	rsbsle	r2, r8, r0, lsl #16
    6484:	bne	441cec <pclose@plt+0x43fca4>
    6488:			; <UNDEFINED> instruction: 0xf7fb2000
    648c:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    6490:	sbchi	pc, r0, r0
    6494:	andcs	r9, r0, r8
    6498:	bne	441d00 <pclose@plt+0x43fcb8>
    649c:	stcl	7, cr15, [r4, #-1004]	; 0xfffffc14
    64a0:	stmdacs	r0, {r3, r8, r9, fp, ip, pc}
    64a4:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    64a8:	andcc	lr, r8, sp, asr #19
    64ac:	stc	7, cr15, [ip], {251}	; 0xfb
    64b0:	andcc	lr, r8, #3620864	; 0x374000
    64b4:	ldmdavc	r8!, {r0, fp, sp, lr}
    64b8:	eorne	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    64bc:			; <UNDEFINED> instruction: 0xf0002946
    64c0:	ldmdbcs	r0, {r1, r2, r4, r5, r7, pc}^
    64c4:	rscshi	pc, r2, r0
    64c8:	andcs	r4, r1, #154624	; 0x25c00
    64cc:	eorsvc	r2, r9, r0, lsl #2
    64d0:			; <UNDEFINED> instruction: 0xf8c3447b
    64d4:	strb	r2, [sl, -r8, ror #7]!
    64d8:	bne	441d40 <pclose@plt+0x43fcf8>
    64dc:			; <UNDEFINED> instruction: 0xf7fb4638
    64e0:	strmi	lr, [r5], -ip, lsl #22
    64e4:			; <UNDEFINED> instruction: 0xf47f2800
    64e8:	blls	1b21d4 <pclose@plt+0x1b018c>
    64ec:			; <UNDEFINED> instruction: 0xf10dae15
    64f0:			; <UNDEFINED> instruction: 0x46380858
    64f4:	biceq	pc, r8, r3, lsl #2
    64f8:			; <UNDEFINED> instruction: 0x46424633
    64fc:	stcl	7, cr15, [r6], {251}	; 0xfb
    6500:	eorle	r2, fp, r2, lsl #16
    6504:			; <UNDEFINED> instruction: 0xf10de03e
    6508:			; <UNDEFINED> instruction: 0x46590950
    650c:			; <UNDEFINED> instruction: 0x464a4638
    6510:	ldc	7, cr15, [ip], #1004	; 0x3ec
    6514:	ldcle	8, cr2, [r5, #-0]
    6518:	ldrtmi	r2, [r8], -sl, lsl #2
    651c:	ldc	7, cr15, [r6], {251}	; 0xfb
    6520:	movwcs	fp, #264	; 0x108
    6524:	ldrbmi	r7, [r1], -r3
    6528:			; <UNDEFINED> instruction: 0xf7fb4638
    652c:	movtlt	lr, #35558	; 0x8ae6
    6530:	ldrsbgt	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
    6534:	cdppl	2, 7, cr15, cr4, cr0, {2}
    6538:	ldrdne	pc, [r0], -r8
    653c:	ldrbtmi	r1, [ip], #3523	; 0xdc3
    6540:			; <UNDEFINED> instruction: 0xf8d92000
    6544:	andls	r2, r0, r0
    6548:	andgt	pc, r1, lr, lsl #22
    654c:	cmppl	ip, r0, lsl #4	; <UNPREDICTABLE>
    6550:	adcvs	pc, fp, r0, lsl #10
    6554:	blx	6c455a <pclose@plt+0x6c2512>
    6558:	strcc	fp, [r1, #-2464]	; 0xfffff660
    655c:	addsmi	r6, sp, #3342336	; 0x330000
    6560:	mcrge	6, 7, pc, cr4, cr15, {5}	; <UNPREDICTABLE>
    6564:	vst1.8	{d20-d22}, [pc :128], r2
    6568:	ldrtmi	r7, [r8], -r0, lsl #2
    656c:	bl	e44560 <pclose@plt+0xe42518>
    6570:	bicle	r2, r8, r0, lsl #16
    6574:	blmi	1bc015c <pclose@plt+0x1bbe114>
    6578:	eorsvc	r2, r8, r1, lsl #4
    657c:			; <UNDEFINED> instruction: 0xf8c3447b
    6580:	ldr	r2, [r4, -r8, ror #7]
    6584:	andcs	r4, r1, #109568	; 0x1ac00
    6588:			; <UNDEFINED> instruction: 0xf8c3447b
    658c:	strbt	r2, [fp], r8, ror #7
    6590:	ldrbtmi	r4, [ip], #-3177	; 0xfffff397
    6594:	mvnslt	pc, #196, 16	; 0xc40000
    6598:	svceq	0x0000f1bb
    659c:	blls	17aa84 <pclose@plt+0x178a3c>
    65a0:	svcmi	0x00662060
    65a4:	subspl	lr, sp, #3457024	; 0x34c000
    65a8:			; <UNDEFINED> instruction: 0xf8d3447f
    65ac:	blge	5caba4 <pclose@plt+0x5c8b5c>
    65b0:	andspl	lr, r7, #3358720	; 0x334000
    65b4:	ldrmi	r2, [sp], -r3, lsl #4
    65b8:	rscscs	lr, fp, #196, 18	; 0x310000
    65bc:			; <UNDEFINED> instruction: 0xf7fe9119
    65c0:			; <UNDEFINED> instruction: 0xf100f997
    65c4:			; <UNDEFINED> instruction: 0xf8c40660
    65c8:			; <UNDEFINED> instruction: 0x460403f8
    65cc:	strtcc	r9, [r0], #-2821	; 0xfffff4fb
    65d0:	ldrdeq	pc, [r4, r3]
    65d4:			; <UNDEFINED> instruction: 0xf9a2f7fe
    65d8:			; <UNDEFINED> instruction: 0xf8554603
    65dc:			; <UNDEFINED> instruction: 0xf8440b04
    65e0:			; <UNDEFINED> instruction: 0xf7fe3c1c
    65e4:	bls	184c58 <pclose@plt+0x182c10>
    65e8:			; <UNDEFINED> instruction: 0xf8d24603
    65ec:			; <UNDEFINED> instruction: 0xf8440180
    65f0:			; <UNDEFINED> instruction: 0xf8443c18
    65f4:			; <UNDEFINED> instruction: 0xf7fe7c20
    65f8:			; <UNDEFINED> instruction: 0x4603f991
    65fc:	addvc	pc, r0, pc, asr #8
    6600:	ldccc	8, cr15, [r4], {68}	; 0x44
    6604:			; <UNDEFINED> instruction: 0xf974f7fe
    6608:	stceq	8, cr15, [r8], {68}	; 0x44
    660c:	bicsle	r4, sp, r6, lsr #5
    6610:	ldrbt	r2, [r6], #-1280	; 0xfffffb00
    6614:	tstcs	r1, sl, asr #20
    6618:	ldrbtmi	r7, [sl], #-56	; 0xffffffc8
    661c:	mvnne	pc, #12713984	; 0xc20000
    6620:	blmi	124013c <pclose@plt+0x123e0f4>
    6624:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
    6628:	mvnslt	pc, #12779520	; 0xc30000
    662c:	stmdals	r4, {r0, r3, r5, r6, sl, sp, lr, pc}
    6630:	b	13d8b4c <pclose@plt+0x13d6b04>
    6634:	stmdals	r6, {r6, r9, fp, ip}
    6638:			; <UNDEFINED> instruction: 0xf8404479
    663c:	movwls	r1, #16394	; 0x400a
    6640:	blls	197ee8 <pclose@plt+0x195ea0>
    6644:	ldrbmi	r9, [r3], #-520	; 0xfffffdf8
    6648:			; <UNDEFINED> instruction: 0xf7fe469a
    664c:	blls	144bf0 <pclose@plt+0x142ba8>
    6650:	ldrmi	r4, [r8], -r1, lsl #12
    6654:	andne	pc, r4, sl, asr #17
    6658:			; <UNDEFINED> instruction: 0xf960f7fe
    665c:	strmi	r9, [r3], -r8, lsl #20
    6660:			; <UNDEFINED> instruction: 0xf8ca4610
    6664:			; <UNDEFINED> instruction: 0xf7fe3008
    6668:	ldmdbmi	r8!, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    666c:			; <UNDEFINED> instruction: 0xb01cf8dd
    6670:			; <UNDEFINED> instruction: 0xf8ca4479
    6674:			; <UNDEFINED> instruction: 0xf7fb000c
    6678:	strmi	lr, [r3], -r0, asr #20
    667c:			; <UNDEFINED> instruction: 0xf44f3b00
    6680:	svclt	0x00187080
    6684:			; <UNDEFINED> instruction: 0xf8ca2301
    6688:			; <UNDEFINED> instruction: 0xf7fe3010
    668c:	movwcs	pc, #2353	; 0x931	; <UNPREDICTABLE>
    6690:	stmib	sl, {r0, r1, r3, r4, r5, ip, sp, lr}^
    6694:	str	r0, [sl], r6, lsl #6
    6698:	b	ff84468c <pclose@plt+0xff842644>
    669c:			; <UNDEFINED> instruction: 0xf7fe2001
    66a0:	blmi	b04b44 <pclose@plt+0xb02afc>
    66a4:			; <UNDEFINED> instruction: 0xf8c3447b
    66a8:			; <UNDEFINED> instruction: 0xe66903f4
    66ac:	stmdbmi	r9!, {r2, fp, ip, pc}
    66b0:	bne	1040ff4 <pclose@plt+0x103efac>
    66b4:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
    66b8:	andne	pc, sl, r0, asr #16
    66bc:	blmi	9c05c0 <pclose@plt+0x9be578>
    66c0:	eorsvc	r2, r8, r1, lsl #2
    66c4:			; <UNDEFINED> instruction: 0xf8c3447b
    66c8:	ldrbt	r1, [r0], -r8, ror #7
    66cc:	ldr	r9, [r8], #-3340	; 0xfffff2f4
    66d0:	andeq	r6, r4, ip, lsr r5
    66d4:			; <UNDEFINED> instruction: 0x0000c5ba
    66d8:	andeq	r6, r4, r0, lsl r5
    66dc:	andeq	ip, r0, ip, lsr #32
    66e0:	ldrdeq	r6, [r4], -r2
    66e4:	ldrdeq	pc, [r1], -r8
    66e8:	andeq	r6, r4, r6, lsl #9
    66ec:	andeq	pc, r1, sl, ror #26
    66f0:	andeq	ip, r0, r8, ror r0
    66f4:	muleq	r0, r6, r0
    66f8:	andeq	pc, r1, ip, lsr #26
    66fc:	andeq	pc, r1, r8, lsl sp	; <UNPREDICTABLE>
    6700:	andeq	pc, r1, r4, lsl #26
    6704:	andeq	ip, r0, r8, ror #8
    6708:	andeq	ip, r0, r4, ror #8
    670c:	andeq	ip, r0, r0, lsr r4
    6710:	andeq	pc, r0, lr, lsl #5
    6714:	andeq	r1, r2, r2, ror r8
    6718:	andeq	r1, r2, r4, ror #16
    671c:	andeq	r1, r2, r4, asr r8
    6720:	andeq	fp, r0, r4, asr #31
    6724:	andeq	r1, r2, lr, ror r7
    6728:	andeq	r1, r2, ip, lsl r7
    672c:			; <UNDEFINED> instruction: 0x000461b6
    6730:	andeq	r1, r2, r0, ror r6
    6734:	andeq	r1, r2, r4, ror #12
    6738:	andeq	r1, r2, sl, asr r6
    673c:			; <UNDEFINED> instruction: 0xffffe459
    6740:	ldrdeq	r1, [r2], -r2
    6744:	andeq	r1, r2, r6, asr #11
    6748:	andeq	r4, r0, r9, asr #30
    674c:	strdeq	fp, [r0], -r8
    6750:	andeq	r1, r2, r8, asr #10
    6754:	andeq	r0, r0, r3, asr r1
    6758:	andeq	r1, r2, r8, lsr #10
    675c:	bmi	9d8bfc <pclose@plt+0x9d6bb4>
    6760:	mvnsmi	lr, sp, lsr #18
    6764:			; <UNDEFINED> instruction: 0xf5ad4479
    6768:	stcmi	13, cr3, [r5, #-512]!	; 0xfffffe00
    676c:	stmpl	sl, {r2, r7, ip, sp, pc}
    6770:	orrcc	pc, r0, #54525952	; 0x3400000
    6774:	movwcc	sl, #52995	; 0xcf03
    6778:	sxtab16mi	r4, r0, sp, ror #8
    677c:	andsvs	r6, sl, r2, lsl r8
    6780:	andeq	pc, r0, #79	; 0x4f
    6784:	svcvs	0x00e9e011
    6788:	strtmi	r6, [r1], #-3816	; 0xfffff118
    678c:			; <UNDEFINED> instruction: 0xf8d4f7fe
    6790:	strtmi	r6, [r2], -lr, lsr #30
    6794:			; <UNDEFINED> instruction: 0x46034639
    6798:			; <UNDEFINED> instruction: 0x66eb4430
    679c:	b	e44790 <pclose@plt+0xe42748>
    67a0:	strtmi	r6, [r6], #-4072	; 0xfffff018
    67a4:	strtmi	r6, [r0], #-1838	; 0xfffff8d2
    67a8:	vst1.64	{d22}, [pc :128], r8
    67ac:	andcs	r3, r1, #128, 6
    67b0:			; <UNDEFINED> instruction: 0x46384619
    67b4:	andhi	pc, r0, sp, asr #17
    67b8:	bl	fec447ac <pclose@plt+0xfec42764>
    67bc:	stmdacs	r0, {r2, r9, sl, lr}
    67c0:	blmi	43af4c <pclose@plt+0x438f04>
    67c4:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
    67c8:	tstcs	fp, #3457024	; 0x34c000
    67cc:			; <UNDEFINED> instruction: 0xf7fb54d4
    67d0:	stmdbmi	sp, {r1, r2, r3, r9, fp, sp, lr, pc}
    67d4:			; <UNDEFINED> instruction: 0xf50d4a09
    67d8:	ldrbtmi	r3, [r9], #-896	; 0xfffffc80
    67dc:	stmpl	sl, {r2, r3, r8, r9, ip, sp}
    67e0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    67e4:	qaddle	r4, r1, r4
    67e8:	cfstr32cc	mvfx15, [r0, #52]	; 0x34
    67ec:	pop	{r2, ip, sp, pc}
    67f0:			; <UNDEFINED> instruction: 0xf7fb81f0
    67f4:	svclt	0x0000ea34
    67f8:	andeq	pc, r1, r8, lsr #12
    67fc:	strdeq	r0, [r0], -ip
    6800:	andeq	r1, r2, r4, ror r4
    6804:	andeq	r1, r2, r6, lsr #8
    6808:			; <UNDEFINED> instruction: 0x0001f5b2
    680c:	mvnsmi	lr, sp, lsr #18
    6810:	cfstr32vc	mvfx15, [r6, #-692]!	; 0xfffffd4c
    6814:	stcge	15, cr4, [r2], {58}	; 0x3a
    6818:			; <UNDEFINED> instruction: 0x46054b3a
    681c:	addcs	r4, ip, #2130706432	; 0x7f000000
    6820:	strtmi	r4, [r0], -lr, lsl #12
    6824:	strdcs	r5, [r0, -fp]
    6828:			; <UNDEFINED> instruction: 0xf8df2701
    682c:	ldmdavs	fp, {r2, r3, r4, r6, r7, pc}
    6830:			; <UNDEFINED> instruction: 0xf04f93a5
    6834:			; <UNDEFINED> instruction: 0xf7fb0300
    6838:	stmdage	r3, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    683c:			; <UNDEFINED> instruction: 0xf7fb44f8
    6840:	strtmi	lr, [r1], -r6, lsl #23
    6844:	andcs	r2, r2, r0, lsl #4
    6848:			; <UNDEFINED> instruction: 0xf7fb6027
    684c:	strls	lr, [r0, #-2616]	; 0xfffff5c8
    6850:			; <UNDEFINED> instruction: 0xf44fad25
    6854:	ldrtmi	r7, [sl], -r0, lsl #6
    6858:			; <UNDEFINED> instruction: 0x46284619
    685c:			; <UNDEFINED> instruction: 0xf7fb9601
    6860:	stmdbmi	sl!, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    6864:	svcmi	0x002a4628
    6868:			; <UNDEFINED> instruction: 0xf7fb4479
    686c:	ldrbtmi	lr, [pc], #-2934	; 6874 <pclose@plt+0x482c>
    6870:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    6874:	ldrbvs	r2, [fp, r0, lsl #4]!
    6878:			; <UNDEFINED> instruction: 0x4605673a
    687c:			; <UNDEFINED> instruction: 0xf7fe4618
    6880:			; <UNDEFINED> instruction: 0x66f8f837
    6884:	strtmi	fp, [r8], -sp, ror #3
    6888:			; <UNDEFINED> instruction: 0xff68f7ff
    688c:	strtmi	r4, [r8], -r6, lsl #12
    6890:	bl	ff6c4884 <pclose@plt+0xff6c283c>
    6894:			; <UNDEFINED> instruction: 0xf7febb86
    6898:	blmi	7c4a2c <pclose@plt+0x7c29e4>
    689c:	strtmi	r2, [r1], -r0, lsl #4
    68a0:	ldrbtmi	r2, [fp], #-2
    68a4:			; <UNDEFINED> instruction: 0xf7fb6023
    68a8:	bmi	7010d8 <pclose@plt+0x6ff090>
    68ac:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    68b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    68b4:	subsmi	r9, sl, r5, lsr #23
    68b8:			; <UNDEFINED> instruction: 0xf50dd120
    68bc:	pop	{r1, r2, r5, r8, sl, fp, ip, sp, lr}
    68c0:			; <UNDEFINED> instruction: 0x460681f0
    68c4:	vldrmi	d4, [r6, #-84]	; 0xffffffac
    68c8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    68cc:	svcvs	0x00ef447d
    68d0:	ldrdhi	pc, [ip, r3]
    68d4:	b	ff1c48c8 <pclose@plt+0xff1c2880>
    68d8:			; <UNDEFINED> instruction: 0xf7fb6800
    68dc:	strmi	lr, [r1], -r4, ror #20
    68e0:			; <UNDEFINED> instruction: 0xf7fc4640
    68e4:	bmi	406468 <pclose@plt+0x404420>
    68e8:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    68ec:	ldrtmi	r4, [r0], -r3, lsl #12
    68f0:	b	fefc48e4 <pclose@plt+0xfefc289c>
    68f4:	strb	r6, [lr, r8, lsr #14]
    68f8:			; <UNDEFINED> instruction: 0xe7e36efe
    68fc:	stmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6900:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
    6904:	strdeq	r0, [r0], -ip
    6908:	andeq	pc, r1, r0, asr r5	; <UNPREDICTABLE>
    690c:	andeq	fp, r0, ip, lsr fp
    6910:	andeq	r1, r2, lr, ror r3
    6914:			; <UNDEFINED> instruction: 0xffffe97b
    6918:	ldrdeq	pc, [r1], -lr
    691c:	andeq	r0, r0, r0, lsr #4
    6920:	andeq	r1, r2, r0, lsr #6
    6924:	strdeq	ip, [r0], -lr
    6928:	addlt	fp, r3, r0, lsr r5
    692c:			; <UNDEFINED> instruction: 0x460d4c18
    6930:	andcs	r4, r0, #24, 22	; 0x6000
    6934:			; <UNDEFINED> instruction: 0x4669447c
    6938:	strmi	r5, [r4], -r3, ror #17
    693c:	movwls	r6, #6171	; 0x181b
    6940:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6944:	stmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6948:	addsmi	r9, ip, #0, 22
    694c:	beq	fe442170 <pclose@plt+0xfe440128>
    6950:	bvc	ffa02538 <pclose@plt+0xffa004f0>
    6954:	bvc	42070 <pclose@plt+0x40028>
    6958:	ldmdavc	fp, {r2, r4, ip, lr, pc}
    695c:	vldr.16	s22, [pc, #294]	; 6a8a <pclose@plt+0x4a42>
    6960:	vmov.f32	s15, #75	; 0x3e580000  0.2109375
    6964:	vsqrt.f32	s15, s14
    6968:	svclt	0x004cfa10
    696c:	andcs	r2, r0, r1
    6970:	blmi	21919c <pclose@plt+0x217154>
    6974:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6978:	blls	609e8 <pclose@plt+0x5e9a0>
    697c:	qaddle	r4, sl, r3
    6980:	ldclt	0, cr11, [r0, #-12]!
    6984:	ldrb	r2, [r3, r0]!
    6988:	stmdb	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    698c:	svcmi	0x00000000
    6990:	andeq	pc, r1, r8, asr r4	; <UNPREDICTABLE>
    6994:	strdeq	r0, [r0], -ip
    6998:	andeq	pc, r1, r8, lsl r4	; <UNPREDICTABLE>
    699c:	adclt	fp, r5, r0, lsr r5
    69a0:	blge	99a20 <pclose@plt+0x979d8>
    69a4:	bge	898a24 <pclose@plt+0x8969dc>
    69a8:	tstcs	r0, ip, ror r4
    69ac:	stmdavs	r0, {r5, fp, ip, lr}
    69b0:			; <UNDEFINED> instruction: 0xf04f9023
    69b4:			; <UNDEFINED> instruction: 0xf8430000
    69b8:	addsmi	r1, sl, #4, 30
    69bc:	ldfmid	f5, [r9, #-1004]	; 0xfffffc14
    69c0:	stcls	3, cr2, [r3], {-0}
    69c4:	ldrbtmi	r2, [sp], #-1
    69c8:	ldrmi	r9, [sl], -r0, lsl #2
    69cc:	cmnvc	pc, r5, lsl #10	; <UNPREDICTABLE>
    69d0:	stmdbge	r3, {r0, r8, ip, pc}
    69d4:	strls	r4, [r3], #-772	; 0xfffffcfc
    69d8:	b	8449cc <pclose@plt+0x842984>
    69dc:	ldcle	8, cr2, [r6, #-0]
    69e0:	cmnmi	ip, r5, lsl #4	; <UNPREDICTABLE>
    69e4:	andcs	r2, r0, pc, ror r2
    69e8:	stmia	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    69ec:	orrslt	r4, r8, r4, lsl #12
    69f0:	strmi	r2, [r8], -r0, lsl #2
    69f4:	stmia	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    69f8:	blmi	25922c <pclose@plt+0x2571e4>
    69fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6a00:	blls	8e0a70 <pclose@plt+0x8dea28>
    6a04:	qaddle	r4, sl, r5
    6a08:	eorlt	r4, r5, r0, lsr #12
    6a0c:			; <UNDEFINED> instruction: 0xf04fbd30
    6a10:			; <UNDEFINED> instruction: 0xe7ed34ff
    6a14:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a18:			; <UNDEFINED> instruction: 0xff0cf7fd
    6a1c:	andeq	pc, r1, r4, ror #7
    6a20:	strdeq	r0, [r0], -ip
    6a24:	andeq	r1, r2, r6, lsr #4
    6a28:	muleq	r1, r0, r3
    6a2c:	blmi	fe234214 <pclose@plt+0xfe2321cc>
    6a30:	orrlt	r4, r8, fp, ror r4
    6a34:			; <UNDEFINED> instruction: 0xf0002801
    6a38:	stcmi	0, cr8, [r6, #820]	; 0x334
    6a3c:			; <UNDEFINED> instruction: 0xf8d5447d
    6a40:			; <UNDEFINED> instruction: 0xf8d534fc
    6a44:	addsmi	r2, r3, #0, 10
    6a48:	stmiane	sl!, {r2, r4, r5, r6, r9, fp, ip, lr, pc}^
    6a4c:			; <UNDEFINED> instruction: 0xf8c53301
    6a50:			; <UNDEFINED> instruction: 0xf89234fc
    6a54:	cfldrdlt	mvd0, [r8, #496]!	; 0x1f0
    6a58:	ldmpl	fp, {r0, r1, r2, r3, r4, r5, r6, r9, fp, lr}
    6a5c:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    6a60:	ldrsbne	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    6a64:			; <UNDEFINED> instruction: 0xf0002900
    6a68:	bmi	1f26d88 <pclose@plt+0x1f24d40>
    6a6c:	teqeq	r4, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    6a70:			; <UNDEFINED> instruction: 0xf8c2447a
    6a74:	stmdacs	r0, {r2, r4, r7, sl, ip}
    6a78:	sbchi	pc, r3, r0
    6a7c:			; <UNDEFINED> instruction: 0xf8d34a78
    6a80:	ldrbtmi	r1, [sl], #-236	; 0xffffff14
    6a84:	ldreq	pc, [ip], #2242	; 0x8c2
    6a88:			; <UNDEFINED> instruction: 0xf0002900
    6a8c:	bmi	1d66d70 <pclose@plt+0x1d64d28>
    6a90:	teqeq	ip, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    6a94:			; <UNDEFINED> instruction: 0xf8c2447a
    6a98:	stmdacs	r0, {r2, r5, r7, sl, ip}
    6a9c:	sbchi	pc, r9, r0
    6aa0:			; <UNDEFINED> instruction: 0xf8d34a71
    6aa4:	ldrbtmi	r1, [sl], #-244	; 0xffffff0c
    6aa8:	strteq	pc, [ip], #2242	; 0x8c2
    6aac:			; <UNDEFINED> instruction: 0xf0002900
    6ab0:	bmi	1ba6dac <pclose@plt+0x1ba4d64>
    6ab4:	ldrsbeq	pc, [ip, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
    6ab8:			; <UNDEFINED> instruction: 0xf8c2447a
    6abc:	stmdacs	r0, {r2, r4, r5, r7, sl, ip}
    6ac0:	adcshi	pc, r1, r0
    6ac4:			; <UNDEFINED> instruction: 0xf8d34a6a
    6ac8:	ldrbtmi	r1, [sl], #-332	; 0xfffffeb4
    6acc:	ldrteq	pc, [ip], #2242	; 0x8c2	; <UNPREDICTABLE>
    6ad0:			; <UNDEFINED> instruction: 0xf0002900
    6ad4:	bmi	19e6d70 <pclose@plt+0x19e4d28>
    6ad8:	teqeq	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    6adc:			; <UNDEFINED> instruction: 0xf8c2447a
    6ae0:	stmdacs	r0, {r2, r6, r7, sl, ip}
    6ae4:	addshi	pc, r9, r0
    6ae8:			; <UNDEFINED> instruction: 0xf8d34a63
    6aec:	ldrbtmi	r1, [sl], #-324	; 0xfffffebc
    6af0:	strbeq	pc, [ip], #2242	; 0x8c2	; <UNPREDICTABLE>
    6af4:			; <UNDEFINED> instruction: 0xf0002900
    6af8:	bmi	1826d34 <pclose@plt+0x1824cec>
    6afc:	ldrdeq	pc, [r8, #-131]	; 0xffffff7d
    6b00:			; <UNDEFINED> instruction: 0xf8c2447a
    6b04:	stmdacs	r0, {r2, r4, r6, r7, sl, ip}
    6b08:	addhi	pc, r1, r0
    6b0c:			; <UNDEFINED> instruction: 0xf8d34a5c
    6b10:	ldrbtmi	r1, [sl], #-656	; 0xfffffd70
    6b14:	ldrbeq	pc, [ip], #2242	; 0x8c2	; <UNPREDICTABLE>
    6b18:	rsbsle	r2, r5, r0, lsl #18
    6b1c:	ldrdeq	pc, [r4, #-131]!	; 0xffffff7d
    6b20:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
    6b24:	strbtne	pc, [r4], #2243	; 0x8c3	; <UNPREDICTABLE>
    6b28:	rsble	r2, r1, r0, lsl #16
    6b2c:	stmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b30:	ldcllt	0, cr2, [r8]
    6b34:	ldrbtmi	pc, [ip], -r5, lsl #4	; <UNPREDICTABLE>
    6b38:	addcs	r2, r0, #0, 2
    6b3c:	strne	pc, [r0, #-2245]	; 0xfffff73b
    6b40:			; <UNDEFINED> instruction: 0xf8c54630
    6b44:			; <UNDEFINED> instruction: 0xf7fb14fc
    6b48:			; <UNDEFINED> instruction: 0xf7ffe9ae
    6b4c:	stmdacs	r0, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    6b50:			; <UNDEFINED> instruction: 0xf7fbdd4c
    6b54:			; <UNDEFINED> instruction: 0xf895e952
    6b58:	stmdavs	r3, {r2, r3, r4, r5, r6, sl, lr}
    6b5c:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    6b60:	strbtle	r0, [r9], #-1115	; 0xfffffba5
    6b64:	tstcs	fp, r8, asr #24
    6b68:	vqshl.s8	q2, q14, q2
    6b6c:			; <UNDEFINED> instruction: 0x4620447c
    6b70:	b	144b64 <pclose@plt+0x142b1c>
    6b74:	cmplt	r8, #5242880	; 0x500000
    6b78:	stmdble	r5, {r5, r7, r9, lr}
    6b7c:	stccc	8, cr15, [r1], {16}
    6b80:	svclt	0x00082b1b
    6b84:	ldrbcc	pc, [pc, #256]!	; 6c8c <pclose@plt+0x4c44>	; <UNPREDICTABLE>
    6b88:	strcs	r4, [r0], #-3904	; 0xfffff0c0
    6b8c:	vqshl.s8	q2, <illegal reg q15.5>, <illegal reg q3.5>
    6b90:	mul	r2, r4, r6
    6b94:	cfldrscs	mvf3, [fp], {1}
    6b98:			; <UNDEFINED> instruction: 0xf856d00b
    6b9c:			; <UNDEFINED> instruction: 0x46290034
    6ba0:	svc	0x00c8f7fa
    6ba4:	mvnsle	r2, r0, lsl #16
    6ba8:	strbeq	lr, [r4], #2823	; 0xb07
    6bac:	ldreq	pc, [r8], #2260	; 0x8d4
    6bb0:	blmi	df6398 <pclose@plt+0xdf4350>
    6bb4:			; <UNDEFINED> instruction: 0xf893447b
    6bb8:	ldmdacs	fp, {r2, r3, r4, r5, r6, sl}
    6bbc:	svcge	0x004bf47f
    6bc0:	ldrbtcc	pc, [sp], #-2195	; 0xfffff76d	; <UNPREDICTABLE>
    6bc4:			; <UNDEFINED> instruction: 0xf43f2b00
    6bc8:			; <UNDEFINED> instruction: 0xf04faf46
    6bcc:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    6bd0:	ldrb	r4, [r9, r5, lsr #12]
    6bd4:	addcs	r4, r0, #3080192	; 0x2f0000
    6bd8:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    6bdc:	rsbsmi	pc, ip, r0, lsl #4
    6be0:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6be4:	mrc2	7, 6, pc, cr10, cr15, {7}
    6be8:	ldcle	8, cr2, [fp]
    6bec:	ldcllt	0, cr2, [r8]
    6bf0:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    6bf4:	stmdbmi	r9!, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    6bf8:			; <UNDEFINED> instruction: 0xe7364479
    6bfc:	ldrbtmi	r4, [r9], #-2344	; 0xfffff6d8
    6c00:	stmdami	r8!, {r0, r2, r6, r8, r9, sl, sp, lr, pc}
    6c04:			; <UNDEFINED> instruction: 0xe7394478
    6c08:	ldrbtmi	r4, [r9], #-2343	; 0xfffff6d9
    6c0c:	stmdami	r7!, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    6c10:			; <UNDEFINED> instruction: 0xe77b4478
    6c14:	ldrbtmi	r4, [r9], #-2342	; 0xfffff6da
    6c18:	stmdami	r6!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    6c1c:			; <UNDEFINED> instruction: 0xe7634478
    6c20:	ldrbtmi	r4, [r9], #-2341	; 0xfffff6db
    6c24:	stmdami	r5!, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    6c28:	smlsldx	r4, fp, r8, r4
    6c2c:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
    6c30:	stmdami	r4!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    6c34:			; <UNDEFINED> instruction: 0xe7334478
    6c38:			; <UNDEFINED> instruction: 0xf7fb4630
    6c3c:			; <UNDEFINED> instruction: 0x4603e8fc
    6c40:			; <UNDEFINED> instruction: 0xf8c54620
    6c44:	movwcs	r3, #5376	; 0x1500
    6c48:	ldrbtcc	pc, [ip], #2245	; 0x8c5	; <UNPREDICTABLE>
    6c4c:	svclt	0x0000bdf8
    6c50:	andeq	pc, r1, ip, asr r3	; <UNPREDICTABLE>
    6c54:			; <UNDEFINED> instruction: 0x000211b0
    6c58:	andeq	r0, r0, r8, lsr r2
    6c5c:	andeq	pc, r1, r4, lsr r8	; <UNPREDICTABLE>
    6c60:	andeq	pc, r1, r2, lsr #16
    6c64:	andeq	pc, r1, r0, lsl r8	; <UNPREDICTABLE>
    6c68:	strdeq	pc, [r1], -lr
    6c6c:	andeq	pc, r1, ip, ror #15
    6c70:	ldrdeq	pc, [r1], -sl
    6c74:	andeq	pc, r1, r8, asr #15
    6c78:			; <UNDEFINED> instruction: 0x0001f7b6
    6c7c:	andeq	pc, r1, r4, lsr #15
    6c80:	muleq	r1, r2, r7
    6c84:	andeq	pc, r1, r2, lsl #15
    6c88:	andeq	r1, r2, r4, lsl #1
    6c8c:	andeq	pc, r1, r8, lsl r7	; <UNPREDICTABLE>
    6c90:	andeq	r1, r2, r8, lsr r0
    6c94:	andeq	r1, r2, r2, lsl r0
    6c98:	andeq	lr, r0, sl, lsl #26
    6c9c:	andeq	lr, r0, r4, lsl #26
    6ca0:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    6ca4:	strdeq	lr, [r0], -r8
    6ca8:	strdeq	lr, [r0], -r2
    6cac:	andeq	lr, r0, ip, ror #25
    6cb0:	andeq	lr, r0, r6, ror #25
    6cb4:	andeq	lr, r0, r0, ror #25
    6cb8:	ldrdeq	lr, [r0], -sl
    6cbc:	ldrdeq	lr, [r0], -r4
    6cc0:	andeq	lr, r0, lr, asr #25
    6cc4:	andeq	lr, r0, r8, asr #25
    6cc8:	blmi	759540 <pclose@plt+0x7574f8>
    6ccc:	push	{r1, r3, r4, r5, r6, sl, lr}
    6cd0:	strdlt	r4, [r3], r0
    6cd4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6cd8:			; <UNDEFINED> instruction: 0xf04f9301
    6cdc:	stmdavc	r3, {r8, r9}
    6ce0:	cdpmi	3, 1, cr11, cr8, cr3, {2}
    6ce4:	strbtmi	r4, [r8], r7, lsl #12
    6ce8:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    6cec:	ldrtmi	r2, [r3], #-1280	; 0xfffffb00
    6cf0:	smlalscs	pc, ip, r3, r8	; <UNPREDICTABLE>
    6cf4:	ldrmi	r2, [r1], r1, lsl #20
    6cf8:	strtmi	sp, [r1], -sl, lsl #26
    6cfc:			; <UNDEFINED> instruction: 0xf7fb4640
    6d00:	stmdals	r0, {r3, r4, r7, r8, fp, sp, lr, pc}
    6d04:	svc	0x004cf7fa
    6d08:	strmi	r2, [r2], -r1, lsl #16
    6d0c:	andcs	fp, r1, #184, 30	; 0x2e0
    6d10:	ldrmi	r4, [r5], #-1100	; 0xfffffbb4
    6d14:	blcs	24da8 <pclose@plt+0x22d60>
    6d18:	blne	ff83b4c4 <pclose@plt+0xff83947c>
    6d1c:	bmi	28da24 <pclose@plt+0x28b9dc>
    6d20:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6d24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6d28:	subsmi	r9, sl, r1, lsl #22
    6d2c:	andlt	sp, r3, r4, lsl #2
    6d30:	mvnshi	lr, #12386304	; 0xbd0000
    6d34:			; <UNDEFINED> instruction: 0xe7f24618
    6d38:	svc	0x0090f7fa
    6d3c:	andeq	pc, r1, r0, asr #1
    6d40:	strdeq	r0, [r0], -ip
    6d44:	muleq	r0, r2, sl
    6d48:	andeq	pc, r1, sl, rrx
    6d4c:	blmi	8595d4 <pclose@plt+0x85758c>
    6d50:	push	{r1, r3, r4, r5, r6, sl, lr}
    6d54:	mcrne	7, 0, r4, cr15, cr0, {7}
    6d58:	ldrdlt	r5, [r2], r3
    6d5c:	ldrdcs	fp, [r0], -r8
    6d60:	movwls	r6, #6171	; 0x181b
    6d64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6d68:	stmdavc	r3, {r1, r5, r8, sl, fp, ip, lr, pc}
    6d6c:	cmplt	r3, #135266304	; 0x8100000
    6d70:	ldrdhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6d74:	strmi	r4, [r5], -sl, ror #13
    6d78:	ldrbtmi	r2, [r8], #1536	; 0x600
    6d7c:	strtmi	lr, [r5], #-2
    6d80:	orrslt	r7, fp, fp, lsr #16
    6d84:			; <UNDEFINED> instruction: 0xf8934443
    6d88:	stccs	0, cr4, [r1], {252}	; 0xfc
    6d8c:	stcle	6, cr4, [sl, #-128]	; 0xffffff80
    6d90:	strtmi	r4, [r9], -r2, lsr #12
    6d94:			; <UNDEFINED> instruction: 0xf7fb4650
    6d98:	stmdals	r0, {r2, r3, r6, r8, fp, sp, lr, pc}
    6d9c:	svc	0x0000f7fa
    6da0:	svclt	0x00b82801
    6da4:	strmi	r2, [r6], #-1
    6da8:	ble	ffa1788c <pclose@plt+0xffa15844>
    6dac:	andeq	lr, r9, r5, lsr #23
    6db0:	blmi	2195e0 <pclose@plt+0x217598>
    6db4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6db8:	blls	60e28 <pclose@plt+0x5ede0>
    6dbc:	qaddle	r4, sl, r4
    6dc0:	pop	{r1, ip, sp, pc}
    6dc4:			; <UNDEFINED> instruction: 0x461887f0
    6dc8:			; <UNDEFINED> instruction: 0xf7fae7f2
    6dcc:	svclt	0x0000ef48
    6dd0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
    6dd4:	strdeq	r0, [r0], -ip
    6dd8:	andeq	fp, r0, r2, lsl #20
    6ddc:	ldrdeq	lr, [r1], -r8
    6de0:			; <UNDEFINED> instruction: 0x4615b5f0
    6de4:			; <UNDEFINED> instruction: 0xf5ad4a24
    6de8:	blmi	926214 <pclose@plt+0x9241cc>
    6dec:	ldrbtmi	r4, [sl], #-1548	; 0xfffff9f4
    6df0:	cfmadd32ge	mvax0, mvfx4, mvfx7, mvfx7
    6df4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6df8:			; <UNDEFINED> instruction: 0xf04f9387
    6dfc:			; <UNDEFINED> instruction: 0xf7ff0300
    6e00:	bmi	806c9c <pclose@plt+0x804c54>
    6e04:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    6e08:	smladls	r2, r9, r6, r4
    6e0c:	andls	r4, r0, #2046820352	; 0x7a000000
    6e10:	andls	r2, r1, r1, lsl #4
    6e14:			; <UNDEFINED> instruction: 0xf7fb4630
    6e18:	ldrtmi	lr, [r0], -r0, lsl #18
    6e1c:			; <UNDEFINED> instruction: 0xff54f7ff
    6e20:	bllt	357ea8 <pclose@plt+0x355e60>
    6e24:	ldrbtmi	r4, [sl], #-2583	; 0xfffff5e9
    6e28:	andsvc	pc, pc, #8388608	; 0x800000
    6e2c:			; <UNDEFINED> instruction: 0xf44f4c16
    6e30:	ldcmi	3, cr7, [r6, #-0]
    6e34:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
    6e38:	streq	lr, [r2], -sp, asr #19
    6e3c:	strpl	pc, [r4], #-516	; 0xfffffdfc
    6e40:	andls	r9, r0, #1
    6e44:	andcs	r4, r1, #2097152000	; 0x7d000000
    6e48:	strls	r4, [r4, #-1568]	; 0xfffff9e0
    6e4c:	stmia	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e50:	blmi	299694 <pclose@plt+0x29764c>
    6e54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6e58:	blls	fe1e0ec8 <pclose@plt+0xfe1dee80>
    6e5c:	qaddle	r4, sl, r8
    6e60:			; <UNDEFINED> instruction: 0xf50d4620
    6e64:	ldcllt	13, cr7, [r0, #36]!	; 0x24
    6e68:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    6e6c:	andsvc	pc, sp, #8388608	; 0x800000
    6e70:			; <UNDEFINED> instruction: 0xf7fae7dc
    6e74:	svclt	0x0000eef4
    6e78:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    6e7c:	strdeq	r0, [r0], -ip
    6e80:	muleq	r0, ip, r5
    6e84:	ldrdeq	pc, [r1], -lr
    6e88:			; <UNDEFINED> instruction: 0x00020db6
    6e8c:	strdeq	fp, [r0], -ip
    6e90:	andeq	lr, r1, r8, lsr pc
    6e94:	muleq	r1, sl, r1
    6e98:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
    6e9c:	svcmi	0x00f0e92d
    6ea0:			; <UNDEFINED> instruction: 0xf8dfb08b
    6ea4:	ldrbtmi	r2, [fp], #-1336	; 0xfffffac8
    6ea8:	ldrge	pc, [r4, #-2271]!	; 0xfffff721
    6eac:	andls	r4, r6, #2046820352	; 0x7a000000
    6eb0:	ldrcs	pc, [r0, #-2271]!	; 0xfffff721
    6eb4:			; <UNDEFINED> instruction: 0xf8d344fa
    6eb8:	ldrbtmi	r9, [sl], #-20	; 0xffffffec
    6ebc:	strhi	pc, [r8, #-2271]!	; 0xfffff721
    6ec0:			; <UNDEFINED> instruction: 0xf7fd9208
    6ec4:			; <UNDEFINED> instruction: 0xf8dffdc3
    6ec8:	ldrbtmi	r3, [r8], #1316	; 0x524
    6ecc:	ldrbtmi	r4, [fp], #-1613	; 0xfffff9b3
    6ed0:	and	r9, ip, r9, lsl #6
    6ed4:	ldrdcc	pc, [ip], #133	; 0x85
    6ed8:	strle	r0, [ip], #-1758	; 0xfffff922
    6edc:	strbpl	pc, [ip, #-2261]!	; 0xfffff72b	; <UNPREDICTABLE>
    6ee0:	strcc	pc, [ip, #-2271]	; 0xfffff721
    6ee4:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6ee8:			; <UNDEFINED> instruction: 0xf00042ab
    6eec:	blls	1a746c <pclose@plt+0x1a5424>
    6ef0:	svccs	0x0000699f
    6ef4:	movwcs	sp, #494	; 0x1ee
    6ef8:	rsceq	pc, pc, #1073741825	; 0x40000001
    6efc:	strtne	pc, [r9], -r5, lsl #4
    6f00:			; <UNDEFINED> instruction: 0xf04f4619
    6f04:			; <UNDEFINED> instruction: 0xf04f0e3b
    6f08:			; <UNDEFINED> instruction: 0xf8c50c3c
    6f0c:			; <UNDEFINED> instruction: 0xf8c53188
    6f10:	and	r3, r1, r0, ror #2
    6f14:			; <UNDEFINED> instruction: 0xd01842b2
    6f18:	svcmi	0x0001f812
    6f1c:			; <UNDEFINED> instruction: 0xf0141c48
    6f20:			; <UNDEFINED> instruction: 0xf0040f80
    6f24:			; <UNDEFINED> instruction: 0xf1a3037f
    6f28:	rscsle	r0, r3, r5, lsr #6
    6f2c:	ldrdmi	pc, [ip], #133	; 0x85
    6f30:	streq	fp, [r4, #731]!	; 0x2db
    6f34:			; <UNDEFINED> instruction: 0xf8d5d503
    6f38:	adcmi	r4, r3, #200	; 0xc8
    6f3c:	adcsmi	sp, r2, #110	; 0x6e
    6f40:	msreq	SPSR_, r5, asr #17
    6f44:	strmi	r5, [r1], -fp, ror #8
    6f48:	ldmdblt	r9, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
    6f4c:	eorvc	r2, r9, r1, lsl #6
    6f50:	msrcc	SPSR_, r5, asr #17
    6f54:	ldmdbcc	r2!, {r0, r2, r9, ip, sp, lr, pc}
    6f58:			; <UNDEFINED> instruction: 0xf8c52300
    6f5c:			; <UNDEFINED> instruction: 0x464c3178
    6f60:	teqcc	r2, #8716288	; 0x850000	; <UNPREDICTABLE>
    6f64:			; <UNDEFINED> instruction: 0xf0402f00
    6f68:	ldmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, pc}^
    6f6c:	stmdbls	r8, {r3, r4, r6, r8, r9, sp}
    6f70:			; <UNDEFINED> instruction: 0xf8d1429a
    6f74:	vhadd.u8	d17, d16, d0
    6f78:	andcs	r8, r0, #-1073741822	; 0xc0000002
    6f7c:	ldrmi	r9, [r6], -r3, lsl #4
    6f80:	ldrbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6f84:	ldrbtlt	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6f88:	strbeq	pc, [r3, -r5, lsl #2]!	; <UNPREDICTABLE>
    6f8c:	andls	r4, r1, #2046820352	; 0x7a000000
    6f90:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6f94:			; <UNDEFINED> instruction: 0xf8cd44fb
    6f98:	pkhbtmi	sl, sl, ip
    6f9c:	andls	r4, r2, #2046820352	; 0x7a000000
    6fa0:			; <UNDEFINED> instruction: 0xf8d5e008
    6fa4:	ldfnee	f3, [r0], #-400	; 0xfffffe70
    6fa8:	ldrdcs	pc, [r0, #-133]!	; 0xffffff7b
    6fac:	addsmi	r4, r3, #50331648	; 0x3000000
    6fb0:			; <UNDEFINED> instruction: 0x4606da54
    6fb4:	blcs	e5e368 <pclose@plt+0xe5c320>
    6fb8:	svccc	0x0001f807
    6fbc:	bls	7d388 <pclose@plt+0x7b340>
    6fc0:	ldceq	0, cr15, [r4], {79}	; 0x4f
    6fc4:	ldrteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6fc8:			; <UNDEFINED> instruction: 0x2c03fb0c
    6fcc:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    6fd0:	andeq	lr, r9, #164, 22	; 0x29000
    6fd4:	eorcc	pc, r3, r0, asr r8	; <UNPREDICTABLE>
    6fd8:	ldrdeq	pc, [ip], -ip
    6fdc:	eorle	r1, r7, r1, asr #24
    6fe0:	stfeqd	f7, [r1], {-0}
    6fe4:	ldrbmi	r4, [r2, #-1122]	; 0xfffffb9e
    6fe8:	bicshi	pc, sp, r0, lsl #6
    6fec:	strbtmi	r4, [r1], -r2, ror #12
    6ff0:			; <UNDEFINED> instruction: 0xf7fc4658
    6ff4:	stmdavc	r3!, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    6ff8:			; <UNDEFINED> instruction: 0xf814b11b
    6ffc:	blcs	16c08 <pclose@plt+0x14bc0>
    7000:			; <UNDEFINED> instruction: 0x4622d1fb
    7004:	blcc	8504c <pclose@plt+0x83004>
    7008:	andcc	r4, r1, #20, 12	; 0x1400000
    700c:	stccc	8, cr15, [r1], {2}
    7010:	mvnsle	r2, r0, lsl #22
    7014:			; <UNDEFINED> instruction: 0xf8d39b02
    7018:	strb	sl, [r2, r0, lsl #1]
    701c:			; <UNDEFINED> instruction: 0xf8051c8c
    7020:	strtpl	lr, [fp], #-1
    7024:			; <UNDEFINED> instruction: 0xf8c53103
    7028:			; <UNDEFINED> instruction: 0xf8051160
    702c:	ldrb	ip, [r1, -r4]!
    7030:	andls	r4, r5, #24, 12	; 0x1800000
    7034:			; <UNDEFINED> instruction: 0xf7fa9304
    7038:	bls	182c38 <pclose@plt+0x180bf0>
    703c:	ldrsbne	pc, [r8, #-133]!	; 0xffffff7b	; <UNPREDICTABLE>
    7040:			; <UNDEFINED> instruction: 0xf1009b04
    7044:	strbtmi	r0, [r2], #-3073	; 0xfffff3ff
    7048:	vqrshl.u8	q2, q1, q0
    704c:	bls	e7748 <pclose@plt+0xe5700>
    7050:			; <UNDEFINED> instruction: 0xf8c54408
    7054:	andcc	r0, r1, #120, 2
    7058:	strb	r9, [r7, r3, lsl #4]
    705c:			; <UNDEFINED> instruction: 0xf8d54651
    7060:			; <UNDEFINED> instruction: 0xf8dd2178
    7064:	stmibne	fp!, {r2, r3, r4, sp, pc}
    7068:	mlscc	r4, r3, r8, pc	; <UNPREDICTABLE>
    706c:	svclt	0x00182b3b
    7070:	strbmi	r4, [r8], -r6, lsl #12
    7074:	cmpvs	ip, r5, asr #17	; <UNPREDICTABLE>
    7078:	andne	lr, r1, #3358720	; 0x334000
    707c:	mrc	7, 6, APSR_nzcv, cr10, cr10, {7}
    7080:	blls	ed48c <pclose@plt+0xeb444>
    7084:	bne	22d894 <pclose@plt+0x22b84c>
    7088:	tstlt	r3, r0, lsl r4
    708c:			; <UNDEFINED> instruction: 0xf00a9903
    7090:	blmi	ff7464d4 <pclose@plt+0xff74448c>
    7094:	strbmi	r2, [ip], -r0, lsl #4
    7098:	cmneq	r8, r5, asr #17	; <UNPREDICTABLE>
    709c:			; <UNDEFINED> instruction: 0xf885447b
    70a0:	ldmibvs	fp, {r1, r4, r5, r8, r9, sp}
    70a4:	cmple	r2, r0, lsl #22
    70a8:	ldrdvs	pc, [r0, #-133]!	; 0xffffff7b
    70ac:			; <UNDEFINED> instruction: 0xf8c52300
    70b0:	adfccsz	f3, f1, #0.0
    70b4:	svcmi	0x00d4d43e
    70b8:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    70bc:	and	r4, r3, pc, ror r4
    70c0:	msrvs	SPSR_f, r5, asr #17
    70c4:	teqle	r3, #1, 28
    70c8:	blcs	e5e77c <pclose@plt+0xe5c734>
    70cc:	andscs	sp, r4, #248, 16	; 0xf80000
    70d0:	blx	99806 <pclose@plt+0x977be>
    70d4:			; <UNDEFINED> instruction: 0xf858b203
    70d8:			; <UNDEFINED> instruction: 0xf8511001
    70dc:	ldmvs	r2, {r0, r1, r5, ip, sp}^
    70e0:	svclt	0x00181c51
    70e4:	tstle	r5, r1, lsl #4
    70e8:	movwls	r4, #5656	; 0x1618
    70ec:	mcr	7, 5, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    70f0:	mcrrne	11, 0, r9, r2, cr1
    70f4:	ldrdeq	pc, [r0], sl
    70f8:	smlatbeq	r9, r4, fp, lr
    70fc:	addmi	r4, r1, #285212672	; 0x11000000
    7100:			; <UNDEFINED> instruction: 0x4611dc16
    7104:			; <UNDEFINED> instruction: 0xf7fc4638
    7108:	stmdavc	r3!, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    710c:			; <UNDEFINED> instruction: 0xf814b11b
    7110:	blcs	16d1c <pclose@plt+0x14cd4>
    7114:			; <UNDEFINED> instruction: 0x4622d1fb
    7118:	blcc	85160 <pclose@plt+0x83118>
    711c:	andcc	r4, r1, #20, 12	; 0x1400000
    7120:	stccc	8, cr15, [r1], {2}
    7124:	mvnsle	r2, r0, lsl #22
    7128:	msrvs	SPSR_f, r5, asr #17
    712c:	sbcle	r3, fp, #1, 28
    7130:	ldrdcc	pc, [r8, #-133]!	; 0xffffff7b
    7134:	bcs	f1e4e4 <pclose@plt+0xf1c49c>
    7138:	movwcc	fp, #7940	; 0x1f04
    713c:	msrcc	SPSR_f, r5, asr #17
    7140:	ldrbtmi	r4, [fp], #-2994	; 0xfffff44e
    7144:	blcs	217b8 <pclose@plt+0x1f770>
    7148:	mcrge	4, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    714c:	ldmibmi	r0!, {r1, r2, r6, r7, r9, sl, sp, lr, pc}
    7150:	ldrbtmi	r2, [r9], #-544	; 0xfffffde0
    7154:			; <UNDEFINED> instruction: 0xf811e002
    7158:	ldrmi	r2, [ip], -r1, lsl #30
    715c:			; <UNDEFINED> instruction: 0xf8034623
    7160:	bcs	11d6c <pclose@plt+0xfd24>
    7164:			; <UNDEFINED> instruction: 0xe79fd1f7
    7168:	eorcs	r4, r0, #2785280	; 0x2a8000
    716c:	and	r4, r2, r9, ror r4
    7170:	svccs	0x0001f811
    7174:			; <UNDEFINED> instruction: 0x4623461c
    7178:	blcs	8518c <pclose@plt+0x83144>
    717c:	mvnsle	r2, r0, lsl #20
    7180:	cmpcs	r8, #3489792	; 0x354000
    7184:	addsmi	r9, sl, #8, 18	; 0x20000
    7188:	ldrdne	pc, [r0], r1
    718c:	mrcge	7, 7, APSR_nzcv, cr5, cr15, {1}
    7190:	strbmi	r2, [r8], -r0, lsl #6
    7194:	cmpcc	ip, r5, asr #17	; <UNPREDICTABLE>
    7198:			; <UNDEFINED> instruction: 0xf7fa9101
    719c:	stmdbls	r1, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
    71a0:	ldrsbmi	pc, [r8, #-133]!	; 0xffffff7b	; <UNPREDICTABLE>
    71a4:	strtmi	r1, [r0], #-2568	; 0xfffff5f8
    71a8:	ldmibmi	fp, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    71ac:	blmi	fe6cf9b4 <pclose@plt+0xfe6cd96c>
    71b0:	ldrbtmi	r4, [r9], #-1582	; 0xfffff9d2
    71b4:	ldmibmi	sl, {r1, r8, ip, pc}
    71b8:			; <UNDEFINED> instruction: 0xf8df447b
    71bc:	ldmmi	sl, {r3, r5, r6, r9, ip, sp, pc}
    71c0:	ldrbtmi	r4, [fp], #1145	; 0x479
    71c4:	smlawtcs	ip, r3, r8, pc	; <UNPREDICTABLE>
    71c8:			; <UNDEFINED> instruction: 0xf8cd4478
    71cc:	andls	fp, r3, r4
    71d0:	and	r4, r7, fp, lsl #13
    71d4:	strbvs	pc, [ip, #-2262]!	; 0xfffff72a	; <UNPREDICTABLE>
    71d8:	ldrbtmi	r4, [fp], #-2964	; 0xfffff46c
    71dc:	adcsmi	r6, r3, #1490944	; 0x16c000
    71e0:	sbchi	pc, r4, r0
    71e4:			; <UNDEFINED> instruction: 0xf8d69b01
    71e8:	ldmibvs	r9, {r2, r3, r6, r7, ip, sp, lr}
    71ec:			; <UNDEFINED> instruction: 0xf0002900
    71f0:			; <UNDEFINED> instruction: 0x06f880b5
    71f4:	vrshl.s8	<illegal reg q6.5>, q15, q11
    71f8:	vst3.8	{d19-d21}, [pc :256], r2
    71fc:	mrscs	r7, R8_usr
    7200:			; <UNDEFINED> instruction: 0xf7fa4620
    7204:	stmmi	sl, {r4, r6, r9, sl, fp, sp, lr, pc}
    7208:	ldrsbne	pc, [r4, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
    720c:			; <UNDEFINED> instruction: 0xf7fc4478
    7210:			; <UNDEFINED> instruction: 0xf896fa49
    7214:	tstlt	fp, r2, lsr r3
    7218:	svccc	0x0001f814
    721c:	mvnsle	r2, r0, lsl #22
    7220:			; <UNDEFINED> instruction: 0xf8104622
    7224:	ldrmi	r3, [r4], -r1, lsl #22
    7228:			; <UNDEFINED> instruction: 0xf8023201
    722c:	blcs	16238 <pclose@plt+0x141f0>
    7230:			; <UNDEFINED> instruction: 0xf8d6d1f7
    7234:			; <UNDEFINED> instruction: 0xf8d670cc
    7238:	blls	8b7b0 <pclose@plt+0x89768>
    723c:			; <UNDEFINED> instruction: 0xf8d32900
    7240:	ldflee	f0, [r7, #-176]	; 0xffffff50
    7244:	ldrdls	pc, [ip, #143]!	; 0x8f
    7248:	bvc	fe784b8c <pclose@plt+0xfe782b44>
    724c:	bvc	4d90 <pclose@plt+0x2d48>
    7250:	ldrbtmi	r4, [r9], #1594	; 0x63a
    7254:			; <UNDEFINED> instruction: 0xf1069f03
    7258:	bl	fea887ec <pclose@plt+0xfea867a4>
    725c:	strmi	r0, [r6], r6, lsl #20
    7260:	bl	2bf274 <pclose@plt+0x2bd22c>
    7264:	addsmi	r0, r9, #335544320	; 0x14000000
    7268:			; <UNDEFINED> instruction: 0xf815dd42
    726c:	blcs	e56e78 <pclose@plt+0xe54e30>
    7270:	blcs	83d654 <pclose@plt+0x83b60c>
    7274:	ldreq	sp, [r1], -r5, lsl #2
    7278:			; <UNDEFINED> instruction: 0xf44ebf44
    727c:			; <UNDEFINED> instruction: 0xf44e3e00
    7280:	tstcs	r4, r0, lsl #29
    7284:	ldrsbgt	pc, [r8, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    7288:	tstvc	r3, r1, lsl #22	; <UNPREDICTABLE>
    728c:	stmiavs	r9, {r3, r6, r7, r8, fp, sp, lr}^
    7290:	andeq	lr, lr, r0, asr #20
    7294:	smlawteq	ip, fp, r8, pc	; <UNPREDICTABLE>
    7298:	andeq	pc, ip, r8, asr r8	; <UNPREDICTABLE>
    729c:	ldceq	0, cr15, [r4], {79}	; 0x4f
    72a0:	svccc	0x00fff1b1
    72a4:	eoreq	pc, r3, r0, asr r8	; <UNPREDICTABLE>
    72a8:	movwls	pc, #15116	; 0x3b0c	; <UNPREDICTABLE>
    72ac:			; <UNDEFINED> instruction: 0xf8d6bf08
    72b0:	ldmdbvs	fp, {r3, r4, r5, r6, r8, ip}^
    72b4:			; <UNDEFINED> instruction: 0xf7ff401a
    72b8:	stmdavc	r3!, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    72bc:			; <UNDEFINED> instruction: 0xf814b11b
    72c0:	blcs	16ecc <pclose@plt+0x14e84>
    72c4:			; <UNDEFINED> instruction: 0x4622d1fb
    72c8:	blcc	85310 <pclose@plt+0x832c8>
    72cc:	andcc	r4, r1, #20, 12	; 0x1400000
    72d0:	stccc	8, cr15, [r1], {2}
    72d4:	mvnsle	r2, r0, lsl #22
    72d8:			; <UNDEFINED> instruction: 0xf8d64b57
    72dc:	ldrbtmi	r1, [fp], #-348	; 0xfffffea4
    72e0:	ldrdcs	pc, [ip], #134	; 0x86
    72e4:	ldrd	pc, [ip, -r3]!
    72e8:	movweq	lr, #23306	; 0x5b0a
    72ec:	lfmle	f4, 4, [ip], #612	; 0x264
    72f0:			; <UNDEFINED> instruction: 0x46704617
    72f4:	blmi	14491e8 <pclose@plt+0x14471a0>
    72f8:	smullmi	pc, r8, r6, r8	; <UNPREDICTABLE>
    72fc:	andseq	pc, r4, #79	; 0x4f
    7300:	stmdbmi	pc, {r0, r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    7304:			; <UNDEFINED> instruction: 0xf040bf48
    7308:	ldrteq	r0, [sp], r0, asr #32
    730c:	movwcc	pc, #19202	; 0x4b02	; <UNPREDICTABLE>
    7310:			; <UNDEFINED> instruction: 0xf040bf58
    7314:	ldrbtmi	r0, [r9], #-64	; 0xffffffc0
    7318:	ldmibvs	fp, {r5, sl, fp, sp}^
    731c:	andeq	lr, r3, r0, asr #20
    7320:	smlawteq	ip, r1, r8, pc	; <UNPREDICTABLE>
    7324:	ldrteq	sp, [ip], -r7, lsl #2
    7328:			; <UNDEFINED> instruction: 0xf440bf42
    732c:	vst4.8	{d19-d22}, [r0], r0
    7330:			; <UNDEFINED> instruction: 0xf8c17080
    7334:			; <UNDEFINED> instruction: 0xf8d6012c
    7338:	blcs	1553940 <pclose@plt+0x15518f8>
    733c:	bmi	107b760 <pclose@plt+0x1079718>
    7340:			; <UNDEFINED> instruction: 0xf8d2447a
    7344:			; <UNDEFINED> instruction: 0xf043312c
    7348:			; <UNDEFINED> instruction: 0xf8c20320
    734c:	blmi	f93804 <pclose@plt+0xf917bc>
    7350:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7354:			; <UNDEFINED> instruction: 0xf43f2b00
    7358:			; <UNDEFINED> instruction: 0xe73baf3f
    735c:	ldrtcc	pc, [r2], #-518	; 0xfffffdfa	; <UNPREDICTABLE>
    7360:	andvc	pc, r0, #1325400064	; 0x4f000000
    7364:			; <UNDEFINED> instruction: 0xf7fa4620
    7368:			; <UNDEFINED> instruction: 0xe764ed9e
    736c:	ldrbtmi	r4, [sl], #-2615	; 0xfffff5c9
    7370:	ldrdcc	pc, [ip, -r2]!
    7374:	strle	r0, [r1, #-409]!	; 0xfffffe67
    7378:	svceq	0x0060f013
    737c:			; <UNDEFINED> instruction: 0xf043bf04
    7380:			; <UNDEFINED> instruction: 0xf8c20340
    7384:	blmi	c9383c <pclose@plt+0xc917f4>
    7388:			; <UNDEFINED> instruction: 0xf8d3447b
    738c:	teqlt	fp, ip, lsl ip
    7390:	ldrbtmi	r4, [sl], #-2608	; 0xfffff5d0
    7394:	ldrdcc	pc, [ip, -r2]!
    7398:	orrpl	pc, r0, #1124073472	; 0x43000000
    739c:	smlawtcc	ip, r2, r8, pc	; <UNPREDICTABLE>
    73a0:	pop	{r0, r1, r3, ip, sp, pc}
    73a4:	usub8mi	r8, r1, r0
    73a8:	ldrsbcs	pc, [r8, #-133]!	; 0xffffff7b	; <UNPREDICTABLE>
    73ac:			; <UNDEFINED> instruction: 0xa01cf8dd
    73b0:			; <UNDEFINED> instruction: 0xf43f2e00
    73b4:			; <UNDEFINED> instruction: 0x4630ae5e
    73b8:	ldrb	r3, [r4], -r1, lsl #28
    73bc:	mvnle	r2, r0, lsl #22
    73c0:			; <UNDEFINED> instruction: 0xf8c22340
    73c4:	ldrb	r3, [lr, ip, lsr #2]
    73c8:	ldrbmi	r4, [r1], -sl, lsl #12
    73cc:			; <UNDEFINED> instruction: 0xa01cf8dd
    73d0:			; <UNDEFINED> instruction: 0xf43f2e00
    73d4:	strb	sl, [lr, lr, asr #28]!
    73d8:	andeq	pc, r1, lr, asr #24
    73dc:	andeq	pc, r1, r8, asr r1	; <UNPREDICTABLE>
    73e0:	andeq	r0, r2, r8, lsr sp
    73e4:	andeq	r0, r2, r2, lsr sp
    73e8:	andeq	lr, r1, r2, asr #29
    73ec:	ldrdeq	pc, [r1], -r6
    73f0:	andeq	pc, r1, r0, lsl ip	; <UNPREDICTABLE>
    73f4:	andeq	pc, r1, r8, lsl r3	; <UNPREDICTABLE>
    73f8:	andeq	fp, r0, ip, lsl r4
    73fc:	andeq	r0, r2, r0, asr ip
    7400:	andeq	r0, r0, r8, asr #4
    7404:	andeq	lr, r1, r8, ror #30
    7408:	strdeq	fp, [r0], -r4
    740c:	andeq	lr, r1, r2, asr #29
    7410:	andeq	fp, r0, lr, ror #7
    7414:	ldrdeq	fp, [r0], -r4
    7418:	andeq	r0, r2, sl, lsr sl
    741c:	andeq	r0, r2, r4, lsr sl
    7420:	andeq	r0, r2, ip, lsr #20
    7424:	andeq	lr, r1, r2, asr #28
    7428:	ldrdeq	pc, [r1], -ip
    742c:	andeq	pc, r1, sl, lsl r9	; <UNPREDICTABLE>
    7430:	andeq	fp, r0, ip, asr r1
    7434:	andeq	pc, r1, r2, asr r0	; <UNPREDICTABLE>
    7438:	andeq	r0, r2, lr, lsl #18
    743c:	andeq	lr, r1, r4, lsr #31
    7440:	ldrdeq	r0, [r2], -r6
    7444:	andeq	r0, r2, ip, lsr #17
    7448:			; <UNDEFINED> instruction: 0x0001ecb4
    744c:	andeq	r0, r2, lr, ror r8
    7450:	andeq	pc, r1, ip, ror #14
    7454:	andeq	r0, r2, sl, asr r8
    7458:	stmibmi	r7, {r1, r2, r7, r8, r9, fp, lr}
    745c:	ldrbtmi	r4, [fp], #-2695	; 0xfffff579
    7460:			; <UNDEFINED> instruction: 0xf8d34479
    7464:	ldrblt	r3, [r0, #-1796]!	; 0xfffff8fc
    7468:	stmpl	sl, {r1, r2, r7, ip, sp, pc}
    746c:	ldmdavs	r2, {r2, r7, r8, sl, fp, lr}
    7470:			; <UNDEFINED> instruction: 0xf04f9205
    7474:	ldrbtmi	r0, [sp], #-512	; 0xfffffe00
    7478:	fstmiaxmi	r2, {d11-d43}	;@ Deprecated
    747c:	tstcs	r1, r5, lsl #6
    7480:	ldrbtmi	r2, [ip], #-514	; 0xfffffdfe
    7484:	msrne	SPSR_, r4, asr #17
    7488:	strcs	pc, [r0], #2244	; 0x8c4
    748c:	rscscc	pc, ip, r4, asr #17
    7490:	movwcc	pc, #18628	; 0x48c4	; <UNPREDICTABLE>
    7494:	tstcc	r0, r4, asr #17	; <UNPREDICTABLE>
    7498:	sbcscc	pc, r4, r4, asr #17
    749c:	rscvs	r6, r3, r3, lsr #4
    74a0:	ldc	7, cr15, [r6, #-1000]!	; 0xfffffc18
    74a4:	stmdble	ip, {r0, r2, fp, sp}
    74a8:	vadd.i8	d2, d0, d10
    74ac:			; <UNDEFINED> instruction: 0xf8c480d1
    74b0:			; <UNDEFINED> instruction: 0xf8c400fc
    74b4:			; <UNDEFINED> instruction: 0xf8c40304
    74b8:			; <UNDEFINED> instruction: 0xf8c40110
    74bc:	eorvs	r0, r0, #212	; 0xd4
    74c0:	blmi	1c5f848 <pclose@plt+0x1c5d800>
    74c4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    74c8:	strcs	pc, [r4, -r3, asr #17]
    74cc:			; <UNDEFINED> instruction: 0xf64c486f
    74d0:	bmi	1bd7c0c <pclose@plt+0x1bd5bc4>
    74d4:	biccs	pc, r7, r4, asr #5
    74d8:	ldrbtmi	r4, [r8], #-2926	; 0xfffff492
    74dc:	strbtvs	pc, [r1], #1280	; 0x500	; <UNPREDICTABLE>
    74e0:	eorvs	r4, r1, sl, ror r4
    74e4:	stmiapl	fp!, {r1, r4, r6, r7, r8, fp, sp, lr}^
    74e8:	bcs	21554 <pclose@plt+0x1f50c>
    74ec:	bmi	1abbadc <pclose@plt+0x1ab9a94>
    74f0:	movwcs	sl, #36355	; 0x8e03
    74f4:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    74f8:	andls	r4, r0, #48, 12	; 0x3000000
    74fc:	andcs	r4, r1, #26214400	; 0x1900000
    7500:	stc	7, cr15, [sl, #1000]	; 0x3e8
    7504:	andle	r2, r6, r1, lsl #16
    7508:	vadd.i8	d2, d0, d5
    750c:	blmi	18e7780 <pclose@plt+0x18e5738>
    7510:			; <UNDEFINED> instruction: 0xf8c3447b
    7514:	stfmie	f0, [r2, #-384]!	; 0xfffffe80
    7518:	stclmi	3, cr2, [r2], #-32	; 0xffffffe0
    751c:	ldrbtmi	r4, [sp], #-1584	; 0xfffff9d0
    7520:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
    7524:			; <UNDEFINED> instruction: 0xf8d52201
    7528:	stmib	sp, {r2, r5, sl, fp, ip, lr}^
    752c:			; <UNDEFINED> instruction: 0xf7fa4500
    7530:	stmdacs	r2, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    7534:	blmi	173e680 <pclose@plt+0x173c638>
    7538:			; <UNDEFINED> instruction: 0xf8d3447b
    753c:	bcs	fea4 <pclose@plt+0xde5c>
    7540:	blmi	16be1d4 <pclose@plt+0x16bc18c>
    7544:	tsteq	r8, r2, lsl #2	; <UNPREDICTABLE>
    7548:	andcc	r1, sl, #80, 26	; 0x1400
    754c:			; <UNDEFINED> instruction: 0xf8c3447b
    7550:			; <UNDEFINED> instruction: 0xf8c300ac
    7554:	ldrbvs	r0, [r8, #132]	; 0x84
    7558:			; <UNDEFINED> instruction: 0xf8c36358
    755c:			; <UNDEFINED> instruction: 0xf8c310c0
    7560:			; <UNDEFINED> instruction: 0x67191098
    7564:			; <UNDEFINED> instruction: 0xf8c36499
    7568:			; <UNDEFINED> instruction: 0xf8c31408
    756c:			; <UNDEFINED> instruction: 0xf8c310e8
    7570:			; <UNDEFINED> instruction: 0xf8c322a0
    7574:			; <UNDEFINED> instruction: 0xf8c32390
    7578:			; <UNDEFINED> instruction: 0xf8c323a4
    757c:			; <UNDEFINED> instruction: 0xf8c323b8
    7580:			; <UNDEFINED> instruction: 0xf8c323cc
    7584:			; <UNDEFINED> instruction: 0xf8c323e0
    7588:	bmi	1250560 <pclose@plt+0x124e518>
    758c:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
    7590:			; <UNDEFINED> instruction: 0xf8d2447b
    7594:			; <UNDEFINED> instruction: 0xf8c32260
    7598:			; <UNDEFINED> instruction: 0xf8c3245c
    759c:			; <UNDEFINED> instruction: 0xf8c32448
    75a0:			; <UNDEFINED> instruction: 0xf8c32434
    75a4:			; <UNDEFINED> instruction: 0xf8c32420
    75a8:			; <UNDEFINED> instruction: 0xf8c32380
    75ac:			; <UNDEFINED> instruction: 0xf8c3222c
    75b0:			; <UNDEFINED> instruction: 0xf8c32218
    75b4:			; <UNDEFINED> instruction: 0xf8c32204
    75b8:			; <UNDEFINED> instruction: 0xf8c321f0
    75bc:			; <UNDEFINED> instruction: 0xf8c321dc
    75c0:			; <UNDEFINED> instruction: 0xf7ff21c8
    75c4:	bmi	f46770 <pclose@plt+0xf44728>
    75c8:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    75cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    75d0:	subsmi	r9, sl, r5, lsl #22
    75d4:	andlt	sp, r6, r4, lsr r1
    75d8:	blmi	e36ba0 <pclose@plt+0xe34b58>
    75dc:			; <UNDEFINED> instruction: 0xf8c3447b
    75e0:	str	r0, [r8, r0, lsl #9]!
    75e4:	vstrle.16	s4, [r2, #2]	; <UNPREDICTABLE>
    75e8:	teqcc	r0, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
    75ec:			; <UNDEFINED> instruction: 0xf47f2b00
    75f0:	mcr	15, 0, sl, cr7, cr14, {3}
    75f4:	stmdbcs	sl, {r4, r7, r9, fp, ip}
    75f8:	blvs	682c7c <pclose@plt+0x680c34>
    75fc:	blvc	ffa030e4 <pclose@plt+0xffa0109c>
    7600:	blvc	1c2ea4 <pclose@plt+0x1c0e5c>
    7604:	blvc	ff2030e8 <pclose@plt+0xff2010a0>
    7608:	bvc	42c20 <pclose@plt+0x40bd8>
    760c:	ldcl	13, cr13, [pc, #36]	; 7638 <pclose@plt+0x55f0>
    7610:			; <UNDEFINED> instruction: 0xeeb47a18
    7614:	vsqrt.f32	s15, s15
    7618:	svclt	0x00c8fa10
    761c:	bvc	42d34 <pclose@plt+0x40cec>
    7620:	cdp	7, 11, cr14, cr7, cr5, {3}
    7624:	vldr	s14, [pc, #796]	; 7948 <pclose@plt+0x5900>
    7628:	vmov.32	r6, d4[1]
    762c:	vsqrt.f64	d23, d6
    7630:	svclt	0x00c2fa10
    7634:	orrsne	pc, sl, #82837504	; 0x4f00000
    7638:	cmnmi	r9, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
    763c:	ldrb	r6, [r6, -r3, lsr #32]
    7640:	bl	345630 <pclose@plt+0x3435e8>
    7644:	stmiapl	fp!, {r1, r2, r3, r4, r8, r9, fp, lr}^
    7648:	ldrdeq	pc, [r8], r3
    764c:			; <UNDEFINED> instruction: 0xf932f7fd
    7650:	stmiapl	fp!, {r0, r1, r3, r4, r8, r9, fp, lr}^
    7654:	ldrdeq	pc, [ip], r3
    7658:			; <UNDEFINED> instruction: 0xf92cf7fd
    765c:	andhi	pc, r0, pc, lsr #7
    7660:	andeq	r0, r0, r0
    7664:	subsmi	r0, r9, r0
    7668:	teqcc	r3, #-872415232	; 0xcc000000
    766c:	addmi	r3, pc, r3, lsr pc	; <UNPREDICTABLE>
    7670:	strbmi	r4, [r3, r0, lsl #31]
    7674:	andeq	r0, r2, lr, lsl #15
    7678:	andeq	lr, r1, ip, lsr #18
    767c:	strdeq	r0, [r0], -ip
    7680:	andeq	lr, r1, r6, lsl r9
    7684:	andeq	lr, r1, r2, lsr #28
    7688:	andeq	r0, r2, r6, lsr #14
    768c:	andeq	r0, r2, r2, lsl r7
    7690:	andeq	lr, r1, r4, lsr #22
    7694:	andeq	r0, r0, r0, ror #4
    7698:	andeq	sl, r0, r2, asr #29
    769c:	muleq	r1, r4, sp
    76a0:	ldrdeq	pc, [r1], -r6
    76a4:	muleq	r0, r6, lr
    76a8:	andeq	lr, r1, ip, asr #21
    76ac:	andeq	lr, r1, r8, asr sp
    76b0:	andeq	lr, r1, r6, ror sl
    76b4:	andeq	lr, r1, r4, lsl sp
    76b8:	andeq	lr, r1, r2, asr #15
    76bc:	andeq	lr, r1, r8, asr #25
    76c0:	andeq	r0, r0, r0, lsr #4
    76c4:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    76c8:	svcmi	0x00f0e92d
    76cc:	addlt	r4, fp, fp, ror r4
    76d0:	ldrtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    76d4:	movwls	r4, #38425	; 0x9619
    76d8:			; <UNDEFINED> instruction: 0xf8df447a
    76dc:			; <UNDEFINED> instruction: 0xf85134b0
    76e0:			; <UNDEFINED> instruction: 0xf8d2b003
    76e4:			; <UNDEFINED> instruction: 0xf8db1288
    76e8:	addsmi	r3, r9, #0
    76ec:	mvnshi	pc, r0, asr #32
    76f0:	ldrcc	pc, [ip], #2271	; 0x8df
    76f4:			; <UNDEFINED> instruction: 0xf8d3447b
    76f8:	stccs	7, cr4, [r0], {12}
    76fc:	andhi	pc, r5, #0
    7700:	ldrpl	pc, [r0], #2271	; 0x8df
    7704:			; <UNDEFINED> instruction: 0xf7fa4620
    7708:	ldrbtmi	lr, [sp], #-2736	; 0xfffff550
    770c:			; <UNDEFINED> instruction: 0x070cf8d5
    7710:	b	1045700 <pclose@plt+0x10436b8>
    7714:			; <UNDEFINED> instruction: 0x0714f8d5
    7718:			; <UNDEFINED> instruction: 0xf0002800
    771c:			; <UNDEFINED> instruction: 0xf8d58211
    7720:	movwcs	r4, #1816	; 0x718
    7724:			; <UNDEFINED> instruction: 0xf8df7003
    7728:			; <UNDEFINED> instruction: 0x26007470
    772c:	ands	r4, r0, pc, ror r4
    7730:			; <UNDEFINED> instruction: 0x4718f8d7
    7734:			; <UNDEFINED> instruction: 0xf8d74406
    7738:	adcsmi	r0, r4, #20, 14	; 0x500000
    773c:	mvnhi	pc, r0, lsl #6
    7740:	strvs	pc, [r0], #1284	; 0x504
    7744:	ldrmi	pc, [r8, -r7, asr #17]
    7748:			; <UNDEFINED> instruction: 0xf7fd4621
    774c:			; <UNDEFINED> instruction: 0xf8c7f8f5
    7750:			; <UNDEFINED> instruction: 0xf8d70714
    7754:	blne	fe89538c <pclose@plt+0xfe893344>
    7758:	tstcs	r1, r0, lsr r4
    775c:	b	ffb4574c <pclose@plt+0xffb43704>
    7760:	stclle	8, cr2, [r5]
    7764:			; <UNDEFINED> instruction: 0x5714f8d7
    7768:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    776c:	strpl	r2, [pc, #1792]!	; 7e74 <pclose@plt+0x5e2c>
    7770:	stmiaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7774:			; <UNDEFINED> instruction: 0xf8db447b
    7778:	subcs	r6, r8, #0
    777c:			; <UNDEFINED> instruction: 0x4710f8d3
    7780:	strmi	pc, [r6], -r8, lsl #22
    7784:			; <UNDEFINED> instruction: 0x463118b0
    7788:	b	10c5778 <pclose@plt+0x10c3730>
    778c:	ldrne	pc, [r0], #-2271	; 0xfffff721
    7790:	eorseq	pc, r8, #-2147483647	; 0x80000001
    7794:	teqeq	r0, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
    7798:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    779c:	strtmi	r3, [r8], -r4, lsl #4
    77a0:	eoreq	pc, r8, #-2147483647	; 0x80000001
    77a4:	msreq	CPSR_, #-2147483647	; 0x80000001
    77a8:	andcc	lr, r2, #3358720	; 0x334000
    77ac:	andseq	pc, r8, #-2147483647	; 0x80000001
    77b0:	tsteq	r0, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
    77b4:	andcc	lr, r0, #3358720	; 0x334000
    77b8:	movweq	pc, #33030	; 0x8106	; <UNPREDICTABLE>
    77bc:			; <UNDEFINED> instruction: 0xf7fa4632
    77c0:	stmdacs	r3, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    77c4:	bicshi	pc, r7, r0, asr #6
    77c8:	ldmdavs	r3!, {r0, r4, r5, r8, fp, sp, lr}
    77cc:	ldmdane	fp, {r1, r4, r5, r6, fp, sp, lr}^
    77d0:	ldmvs	r1!, {r4, r5, r6, r8, fp, sp, lr}
    77d4:			; <UNDEFINED> instruction: 0x0c00eb42
    77d8:	ldmdane	r9, {r1, r4, r5, r7, r8, fp, sp, lr}^
    77dc:	bvs	c21bb0 <pclose@plt+0xc1fb68>
    77e0:			; <UNDEFINED> instruction: 0x0c03eb4c
    77e4:	stmne	sl, {r0, r1, r4, r5, r6, r7, r8, fp, sp, lr}
    77e8:	bl	13222b4 <pclose@plt+0x132026c>
    77ec:	bvs	1cca800 <pclose@plt+0x1cc87b8>
    77f0:	blvs	c8d838 <pclose@plt+0xc8b7f0>
    77f4:			; <UNDEFINED> instruction: 0x0c03eb4c
    77f8:	stmdane	r1, {r0, r1, r4, r5, r6, r7, r9, fp, sp, lr}^
    77fc:	ldrdls	pc, [r0], -fp
    7800:			; <UNDEFINED> instruction: 0x0c03eb4c
    7804:	blvs	feccda34 <pclose@plt+0xfeccb9ec>
    7808:			; <UNDEFINED> instruction: 0xf8d66b71
    780c:	bl	1307a34 <pclose@plt+0x13059ec>
    7810:	ldmne	r3, {r0, sl, fp}^
    7814:			; <UNDEFINED> instruction: 0xf8d66bf2
    7818:	bl	130ba50 <pclose@plt+0x1309a08>
    781c:	bne	60802c <pclose@plt+0x605fe4>
    7820:	tsteq	r1, r2, ror #22
    7824:			; <UNDEFINED> instruction: 0x464a6472
    7828:			; <UNDEFINED> instruction: 0x17d36433
    782c:	blx	fe9c385e <pclose@plt+0xfe9c1816>
    7830:	movwcs	r2, #517	; 0x205
    7834:	blx	fe8c3866 <pclose@plt+0xfe8c181e>
    7838:	ldrbtmi	r4, [fp], #-3034	; 0xfffff426
    783c:			; <UNDEFINED> instruction: 0xf8d2695a
    7840:	subseq	r2, r2, #204	; 0xcc
    7844:	smlawteq	r4, r6, r9, lr
    7848:	teqhi	sl, r0, lsl #2	; <UNPREDICTABLE>
    784c:	svceq	0x0000f1b9
    7850:	orrhi	pc, r0, r0, asr #6
    7854:	cmpls	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7858:			; <UNDEFINED> instruction: 0xf8df2700
    785c:	blmi	ff5305a4 <pclose@plt+0xff52e55c>
    7860:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    7864:	movwls	r4, #33915	; 0x847b
    7868:	rscs	r4, r5, r3, lsr #12
    786c:			; <UNDEFINED> instruction: 0x2014f8da
    7870:	ldrdeq	lr, [r4, -r6]!
    7874:	ldrdcs	pc, [ip], #130	; 0x82
    7878:	smlawteq	r4, r4, r9, lr
    787c:			; <UNDEFINED> instruction: 0xf1400253
    7880:			; <UNDEFINED> instruction: 0xf8da80e3
    7884:	bcs	1291c <pclose@plt+0x108d4>
    7888:	sbcshi	pc, lr, r0
    788c:	bmi	ff26e4b8 <pclose@plt+0xff26c470>
    7890:			; <UNDEFINED> instruction: 0x0098f8d4
    7894:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
    7898:			; <UNDEFINED> instruction: 0xf1b04790
    789c:	vmull.p8	q8, d0, d0
    78a0:	blx	3a7bf6 <pclose@plt+0x3a5bae>
    78a4:	stmdavs	r3!, {r3, fp, pc}
    78a8:	stcvs	8, cr6, [r0], #388	; 0x184
    78ac:			; <UNDEFINED> instruction: 0xf8d844b0
    78b0:	ldmne	r2, {sp}^
    78b4:	ldrdcc	pc, [r4], -r8
    78b8:	andcs	pc, r0, r8, asr #17
    78bc:	ldrdcs	pc, [r8], #-136	; 0xffffff78
    78c0:	tsteq	r1, r3, asr #22
    78c4:	ldrdcc	pc, [ip], #-136	; 0xffffff78
    78c8:	stclvs	8, cr1, [r2], #64	; 0x40
    78cc:	andne	pc, r4, r8, asr #17
    78d0:	andeq	lr, r2, #68608	; 0x10c00
    78d4:	stmib	r8, {r0, r5, r7, fp, sp, lr}^
    78d8:	ldmib	r8, {r1, r4, r9}^
    78dc:	stmiavs	r0!, {r1, r9, ip, sp}^
    78e0:			; <UNDEFINED> instruction: 0xf8c81859
    78e4:	bl	100b90c <pclose@plt+0x10098c4>
    78e8:	sfmvs	f0, 4, [r1, #-8]!
    78ec:	ldrsbeq	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
    78f0:	stmdane	r0, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
    78f4:	ldrsbne	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
    78f8:	andcs	pc, ip, r8, asr #17
    78fc:	tsteq	r1, r3, asr #22
    7900:			; <UNDEFINED> instruction: 0xf8d86922
    7904:			; <UNDEFINED> instruction: 0xf8c83010
    7908:	stmdbvs	r0!, {r4, r6}^
    790c:			; <UNDEFINED> instruction: 0xf8c8189a
    7910:			; <UNDEFINED> instruction: 0xf8d81054
    7914:			; <UNDEFINED> instruction: 0xf8c81014
    7918:	bl	100f960 <pclose@plt+0x100d918>
    791c:			; <UNDEFINED> instruction: 0xf8c80101
    7920:			; <UNDEFINED> instruction: 0xf8d81014
    7924:	ldmib	r4, {r2, r3, r4, r6, ip}^
    7928:			; <UNDEFINED> instruction: 0xf8d82016
    792c:	ldmne	sl, {r3, r4, r6, ip, sp}
    7930:	tsteq	r1, r0, asr #22
    7934:	subsne	pc, ip, r8, asr #17
    7938:			; <UNDEFINED> instruction: 0xf8c869a1
    793c:	ldmib	r8, {r3, r4, r6, sp}^
    7940:	stmibvs	r0!, {r1, r2, r9, ip, sp}^
    7944:			; <UNDEFINED> instruction: 0xf8c81859
    7948:	bl	100b9b0 <pclose@plt+0x1009968>
    794c:	cdpvs	2, 2, cr0, cr1, cr2, {0}
    7950:	ldrdeq	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
    7954:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
    7958:	andscs	pc, ip, r8, asr #17
    795c:	cdpvs	8, 6, cr1, cr2, cr1, {2}
    7960:	bl	10e21e8 <pclose@plt+0x10e01a0>
    7964:			; <UNDEFINED> instruction: 0xf8c80202
    7968:			; <UNDEFINED> instruction: 0xf8d82064
    796c:			; <UNDEFINED> instruction: 0xf8c82020
    7970:	ldmdane	r0, {r5, r6, ip}
    7974:	ldrdne	pc, [r4], -r8	; <UNPREDICTABLE>
    7978:			; <UNDEFINED> instruction: 0xf8c86a62
    797c:	bl	1087a04 <pclose@plt+0x10859bc>
    7980:	fdvvss	f0, f0, f1
    7984:	ldrdcs	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
    7988:	ldrdcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
    798c:			; <UNDEFINED> instruction: 0xf8c81812
    7990:	cdpvs	0, 14, cr1, cr1, cr4, {1}
    7994:			; <UNDEFINED> instruction: 0xf8c86aa0
    7998:	bl	10cfb40 <pclose@plt+0x10cdaf8>
    799c:			; <UNDEFINED> instruction: 0xf8d80101
    79a0:			; <UNDEFINED> instruction: 0xf8c82028
    79a4:	ldmdane	r2, {r2, r3, r5, r6, ip}
    79a8:			; <UNDEFINED> instruction: 0xf8d86ae1
    79ac:			; <UNDEFINED> instruction: 0xf8c8002c
    79b0:	bl	104fa58 <pclose@plt+0x104da10>
    79b4:	ldmib	r8, {}^	; <UNPREDICTABLE>
    79b8:	svcvs	0x0021321c
    79bc:	eoreq	pc, ip, r8, asr #17
    79c0:	ldmdane	r9, {r5, r6, r8, r9, sl, fp, sp, lr}^
    79c4:	rsbsne	pc, r0, r8, asr #17
    79c8:	andeq	lr, r2, #64, 22	; 0x10000
    79cc:			; <UNDEFINED> instruction: 0xf8d86b21
    79d0:			; <UNDEFINED> instruction: 0xf8d80030
    79d4:			; <UNDEFINED> instruction: 0xf8c83034
    79d8:	stmdane	r0, {r2, r4, r5, r6, sp}^
    79dc:	svcvs	0x00a16b62
    79e0:	andeq	lr, r2, #68608	; 0x10c00
    79e4:	andeq	lr, ip, #200, 18	; 0x320000
    79e8:	andscc	lr, lr, #216, 18	; 0x360000
    79ec:	ldmdane	r9, {r5, r6, r7, r8, r9, sl, fp, sp, lr}^
    79f0:	rsbsne	pc, r8, r8, asr #17
    79f4:	andeq	lr, r2, #64, 22	; 0x10000
    79f8:			; <UNDEFINED> instruction: 0xf8d86ba1
    79fc:	blvs	ff8c7ae4 <pclose@plt+0xff8c5a9c>
    7a00:			; <UNDEFINED> instruction: 0xf8d81840
    7a04:			; <UNDEFINED> instruction: 0xf8c8103c
    7a08:	bl	104fc00 <pclose@plt+0x104dbb8>
    7a0c:			; <UNDEFINED> instruction: 0xf8d40c03
    7a10:			; <UNDEFINED> instruction: 0xf8d82080
    7a14:			; <UNDEFINED> instruction: 0xf04f1080
    7a18:			; <UNDEFINED> instruction: 0xf8c833ff
    7a1c:	stmne	sl, {r3, r4, r5}
    7a20:	ldrdeq	lr, [r4, -r6]!
    7a24:	eorsgt	pc, ip, r8, asr #17
    7a28:	ldrdgt	pc, [r4], r4
    7a2c:	addcs	pc, r0, r8, asr #17
    7a30:	ldrdcs	pc, [r4], r8
    7a34:	andeq	lr, ip, #67584	; 0x10800
    7a38:	addcs	pc, r4, r8, asr #17
    7a3c:	smlawteq	r4, r8, r9, lr
    7a40:	adds	pc, ip, r4, asr #17
    7a44:	addscc	pc, r8, r8, asr #17
    7a48:	ldrdcc	pc, [r0], -fp
    7a4c:	adcsmi	r3, fp, #262144	; 0x40000
    7a50:	blls	23ef14 <pclose@plt+0x23cecc>
    7a54:			; <UNDEFINED> instruction: 0x3710f8d3
    7a58:	tstcs	sl, r8, lsr #12
    7a5c:	stmiaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7a60:	strcc	pc, [r7], #-2824	; 0xfffff4f8
    7a64:	ldmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a68:	strtmi	r2, [r1], -r8, asr #4
    7a6c:	stmiane	r0!, {r0, r2, r6, sl, fp, ip}
    7a70:	stmia	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a74:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    7a78:	eorseq	pc, r0, #4, 2
    7a7c:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
    7a80:	strtmi	r2, [r8], -r5, lsl #2
    7a84:	msreq	CPSR_f, r4, lsl #2
    7a88:	eoreq	pc, r0, #4, 2
    7a8c:	smlabtcs	r3, sp, r9, lr
    7a90:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    7a94:	andseq	pc, r0, #4, 2
    7a98:	smlabtcs	r1, sp, r9, lr
    7a9c:	andeq	pc, r8, #4, 2
    7aa0:	andls	r4, r0, #76546048	; 0x4900000
    7aa4:	addseq	pc, r8, #4, 2
    7aa8:	ldmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7aac:			; <UNDEFINED> instruction: 0xf73f2803
    7ab0:	blmi	107362c <pclose@plt+0x10715e4>
    7ab4:			; <UNDEFINED> instruction: 0xf8c3447b
    7ab8:	andlt	r7, fp, ip, lsl r7
    7abc:	svchi	0x00f0e8bd
    7ac0:	stccs	8, cr15, [r4], #-844	; 0xfffffcb4
    7ac4:			; <UNDEFINED> instruction: 0xf43f2a00
    7ac8:	blx	2335d6 <pclose@plt+0x23158e>
    7acc:			; <UNDEFINED> instruction: 0xf106f202
    7ad0:	ldrtmi	r0, [r9], -r0, lsr #1
    7ad4:	stmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ad8:	ldcmi	6, cr14, [r8], #-736	; 0xfffffd20
    7adc:	addcc	pc, r8, #12713984	; 0xc20000
    7ae0:	ldc2	7, cr15, [sl], #1020	; 0x3fc
    7ae4:			; <UNDEFINED> instruction: 0xf8d4447c
    7ae8:			; <UNDEFINED> instruction: 0xb120070c
    7aec:	b	2c5adc <pclose@plt+0x2c3a94>
    7af0:			; <UNDEFINED> instruction: 0xf8c42300
    7af4:	blmi	c9572c <pclose@plt+0xc936e4>
    7af8:			; <UNDEFINED> instruction: 0xf8d3447b
    7afc:			; <UNDEFINED> instruction: 0xb1200710
    7b00:	stmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b04:			; <UNDEFINED> instruction: 0x4605e5f4
    7b08:	stmdbmi	lr!, {r1, r2, r3, r5, r9, sl, sp, lr, pc}
    7b0c:	ldrbtmi	r4, [r9], #-2094	; 0xfffff7d2
    7b10:	ldrbtmi	r4, [r8], #-3374	; 0xfffff2d2
    7b14:	b	12c5b04 <pclose@plt+0x12c3abc>
    7b18:			; <UNDEFINED> instruction: 0x4604447d
    7b1c:	streq	pc, [ip, -r5, asr #17]
    7b20:	bmi	af4268 <pclose@plt+0xaf2220>
    7b24:			; <UNDEFINED> instruction: 0xf8db20a0
    7b28:	ldrbtmi	r3, [sl], #-0
    7b2c:	stccs	8, cr15, [r4], #-840	; 0xfffffcb8
    7b30:	blx	d8b86 <pclose@plt+0xd6b3e>
    7b34:			; <UNDEFINED> instruction: 0xf7fc0000
    7b38:			; <UNDEFINED> instruction: 0xf8c5fedb
    7b3c:	ldrb	r0, [pc, #1808]	; 8254 <pclose@plt+0x620c>
    7b40:	addvs	pc, r0, pc, asr #8
    7b44:	ldreq	pc, [r8, -r5, asr #17]
    7b48:			; <UNDEFINED> instruction: 0xf7fc4604
    7b4c:			; <UNDEFINED> instruction: 0xf8c5fed1
    7b50:	strb	r0, [r8, #1812]!	; 0x714
    7b54:	str	r2, [ip, r0, lsl #14]!
    7b58:	blmi	7ae384 <pclose@plt+0x7ac33c>
    7b5c:	svcvs	0x00dc58d3
    7b60:	stmib	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b64:			; <UNDEFINED> instruction: 0xf7fa6800
    7b68:			; <UNDEFINED> instruction: 0x4601e91e
    7b6c:			; <UNDEFINED> instruction: 0xf7fb4620
    7b70:			; <UNDEFINED> instruction: 0xf7fcfd99
    7b74:	blmi	6075f8 <pclose@plt+0x6055b0>
    7b78:	ldmpl	r3, {r0, r3, r9, fp, ip, pc}^
    7b7c:			; <UNDEFINED> instruction: 0xf7fc6f98
    7b80:	svclt	0x0000fe99
    7b84:	andeq	lr, r1, r0, asr #13
    7b88:	andeq	lr, r1, ip, lsr #18
    7b8c:	andeq	r0, r0, r0, ror #4
    7b90:	strdeq	r0, [r2], -r8
    7b94:	andeq	r0, r2, r2, ror #9
    7b98:	andeq	r0, r2, r0, asr #9
    7b9c:	andeq	r0, r2, r8, ror r4
    7ba0:	andeq	sl, r0, r0, lsr ip
    7ba4:			; <UNDEFINED> instruction: 0x0001f2ba
    7ba8:	muleq	r0, r4, fp
    7bac:	muleq	r1, r2, r2
    7bb0:	andeq	r0, r2, r8, lsl #7
    7bb4:	strdeq	r0, [r0], -r4
    7bb8:	andeq	r0, r2, r8, lsr r1
    7bbc:	andeq	r0, r2, r8, lsl #2
    7bc0:	strdeq	r0, [r2], -r4
    7bc4:	muleq	r0, r6, r8
    7bc8:	andeq	sl, r0, sl, lsr #17
    7bcc:	ldrdeq	r0, [r2], -r4
    7bd0:	andeq	lr, r1, sl, asr #31
    7bd4:	andeq	r0, r0, r0, lsr #4
    7bd8:	svcmi	0x00f0e92d
    7bdc:	cfstr32pl	mvfx15, [r1, #692]!	; 0x2b4
    7be0:	strmi	fp, [ip], -r5, lsl #1
    7be4:			; <UNDEFINED> instruction: 0xf50d4995
    7be8:	andls	r5, r8, r1, lsr #5
    7bec:	ldmmi	r4, {r2, r3, r9, ip, sp}
    7bf0:	ldrbtmi	r4, [r8], #-2964	; 0xfffff46c
    7bf4:	subsge	pc, r0, #14614528	; 0xdf0000
    7bf8:	stmdapl	r1, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7bfc:	blvc	485010 <pclose@plt+0x482fc8>
    7c00:			; <UNDEFINED> instruction: 0x46204b92
    7c04:	andsvs	r6, r1, r9, lsl #16
    7c08:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    7c0c:	ldrbtmi	r2, [fp], #-266	; 0xfffffef6
    7c10:			; <UNDEFINED> instruction: 0xf7fa9309
    7c14:	ldrbtmi	lr, [sl], #2332	; 0x91c
    7c18:	stmdacs	r0, {r1, r2, ip, pc}
    7c1c:	addhi	pc, r7, r0
    7c20:	strtmi	r9, [r1], -r6, lsl #22
    7c24:	vpadd.i8	d17, d0, d13
    7c28:	addsmi	r1, sp, #-201326589	; 0xf4000003
    7c2c:	svclt	0x0028ac8b
    7c30:			; <UNDEFINED> instruction: 0x4620461d
    7c34:	vst1.8	{d20-d22}, [pc :128], sl
    7c38:			; <UNDEFINED> instruction: 0xf7fa7300
    7c3c:	blls	281d5c <pclose@plt+0x27fd14>
    7c40:	eormi	pc, ip, #-805306368	; 0xd0000000
    7c44:	andls	r4, r7, #40894464	; 0x2700000
    7c48:	ldrdvs	pc, [r0], r3
    7c4c:	andcs	r4, r0, #17825792	; 0x1100000
    7c50:	strmi	r5, [ip], -r2, ror #10
    7c54:			; <UNDEFINED> instruction: 0xf88d463d
    7c58:	stmdavc	fp!, {r2, r3, r5, sl, sp}
    7c5c:	suble	r2, r4, r0, lsl #22
    7c60:	blcs	1fa5d54 <pclose@plt+0x1fa3d0c>
    7c64:	ldmdavc	fp!, {r2, r8, r9, sl, fp, ip, sp, pc}^
    7c68:	blcs	16930 <pclose@plt+0x148e8>
    7c6c:	mrcne	0, 2, sp, cr10, cr4, {3}
    7c70:	stmdale	pc!, {r0, r1, r2, r9, fp, sp}^	; <UNPREDICTABLE>
    7c74:			; <UNDEFINED> instruction: 0x2014f8da
    7c78:	ldrtmi	r2, [r1], -r0
    7c7c:	bl	a3d64 <pclose@plt+0xa1d1c>
    7c80:	strtmi	r0, [r8], -r3, lsl #7
    7c84:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    7c88:	ldrls	pc, [r4, #-2259]!	; 0xfffff72d
    7c8c:			; <UNDEFINED> instruction: 0xf85ef7ff
    7c90:			; <UNDEFINED> instruction: 0xc1bcf8df
    7c94:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    7c98:	andcs	r4, r1, #26214400	; 0x1900000
    7c9c:			; <UNDEFINED> instruction: 0xf8cd44fc
    7ca0:	strls	fp, [r3, #-16]
    7ca4:	andgt	pc, r0, sp, asr #17
    7ca8:	andls	lr, r1, sp, asr #19
    7cac:			; <UNDEFINED> instruction: 0xf7fa4640
    7cb0:	stmdavc	r3!, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
    7cb4:			; <UNDEFINED> instruction: 0xf814b11b
    7cb8:	blcs	178c4 <pclose@plt+0x1587c>
    7cbc:			; <UNDEFINED> instruction: 0x4621d1fb
    7cc0:			; <UNDEFINED> instruction: 0xf8124642
    7cc4:	strmi	r3, [ip], -r1, lsl #22
    7cc8:			; <UNDEFINED> instruction: 0xf8013101
    7ccc:	blcs	16cd8 <pclose@plt+0x14c90>
    7cd0:			; <UNDEFINED> instruction: 0x4628d1f7
    7cd4:	stmdaeq	r5, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    7cd8:			; <UNDEFINED> instruction: 0xfff6f7fe
    7cdc:	bl	fe98efd8 <pclose@plt+0xfe98cf90>
    7ce0:	strtmi	r0, [pc], -r8, lsl #12
    7ce4:	cdpcs	4, 0, cr4, cr0, cr6, {0}
    7ce8:	blls	23efcc <pclose@plt+0x23cf84>
    7cec:	eorsle	r2, r6, r0, lsl #22
    7cf0:			; <UNDEFINED> instruction: 0xf60d9807
    7cf4:	bmi	15d8dac <pclose@plt+0x15d6d64>
    7cf8:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    7cfc:	ldrbtmi	r4, [sl], #-2390	; 0xfffff6aa
    7d00:	ldrbtmi	r9, [r9], #-1
    7d04:	ldrdls	r3, [r0, -r8]
    7d08:	andls	r4, r2, #32, 12	; 0x2000000
    7d0c:	andcs	r4, r1, #26214400	; 0x1900000
    7d10:	stmib	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d14:			; <UNDEFINED> instruction: 0xf7fa4620
    7d18:	stcls	8, cr14, [r6], {216}	; 0xd8
    7d1c:	strcc	r2, [r1], #-266	; 0xfffffef6
    7d20:			; <UNDEFINED> instruction: 0xf7fa4620
    7d24:	mulls	r6, r4, r8
    7d28:			; <UNDEFINED> instruction: 0xf47f2800
    7d2c:	stmdavc	r3!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    7d30:	cmnle	r6, r0, lsl #22
    7d34:			; <UNDEFINED> instruction: 0xf50d4949
    7d38:	bmi	101cbc4 <pclose@plt+0x101ab7c>
    7d3c:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    7d40:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    7d44:	subsmi	r6, r1, sl, lsl r8
    7d48:			; <UNDEFINED> instruction: 0xf50dd175
    7d4c:	andlt	r5, r5, r1, lsr #27
    7d50:	svchi	0x00f0e8bd
    7d54:	strb	r3, [r6, r1, lsl #14]
    7d58:	adcsvc	r7, fp, fp, ror r0
    7d5c:	stmdbls	r7, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
    7d60:	strtmi	pc, [ip], #-1549	; 0xfffff9f3
    7d64:			; <UNDEFINED> instruction: 0xf44f4d3e
    7d68:	bmi	fa0970 <pclose@plt+0xf9e928>
    7d6c:	ldrbtmi	r4, [sp], #-1568	; 0xfffff9e0
    7d70:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    7d74:	cmnvc	r2, r5, lsl #10	; <UNPREDICTABLE>
    7d78:	andcs	r9, r1, #0, 4
    7d7c:	ldrmi	r9, [r9], -r2, lsl #2
    7d80:	stmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d84:	ldccc	8, cr15, [r8], {85}	; 0x55
    7d88:	bmi	df651c <pclose@plt+0xdf44d4>
    7d8c:			; <UNDEFINED> instruction: 0xf8d2447a
    7d90:	blcs	147c8 <pclose@plt+0x12780>
    7d94:	ldmdbmi	r5!, {r0, r6, r7, r8, r9, fp, ip, lr, pc}
    7d98:			; <UNDEFINED> instruction: 0xf8d14479
    7d9c:	addmi	r1, fp, #252, 30	; 0x3f0
    7da0:			; <UNDEFINED> instruction: 0xf8d5dabb
    7da4:			; <UNDEFINED> instruction: 0x4621509c
    7da8:	strbcs	lr, [r3, #2821]	; 0xb05
    7dac:			; <UNDEFINED> instruction: 0xf8c23301
    7db0:	strtmi	r3, [r8], -ip, lsl #5
    7db4:	mrc	7, 5, APSR_nzcv, cr14, cr9, {7}
    7db8:	stmdami	sp!, {r3, r4, r6, r7, r8, fp, ip, sp, pc}
    7dbc:			; <UNDEFINED> instruction: 0xf7fa4478
    7dc0:	str	lr, [sl, r4, lsl #17]!
    7dc4:	mvnsvc	pc, #64, 4
    7dc8:	svclt	0x00944298
    7dcc:	stmiane	r3!, {r0, r1, r5, fp, ip}^
    7dd0:	stmdale	r2, {r0, r1, r5, r7, r9, lr}
    7dd4:	adcmi	lr, r3, #7
    7dd8:	ldrmi	sp, [r9], -r5
    7ddc:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    7de0:	rscsle	r2, r8, r0, lsr #20
    7de4:	andcs	r4, r0, #11534336	; 0xb00000
    7de8:	andsvc	r4, sl, r0, lsr #12
    7dec:	stmda	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7df0:			; <UNDEFINED> instruction: 0x4621e793
    7df4:			; <UNDEFINED> instruction: 0xf7f94628
    7df8:	qadd8mi	lr, r8, r4
    7dfc:	stmda	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e00:	blmi	741c34 <pclose@plt+0x73fbec>
    7e04:			; <UNDEFINED> instruction: 0xf60d4620
    7e08:	ldrbtmi	r4, [fp], #-1324	; 0xfffffad4
    7e0c:	ldrdne	pc, [r0], r3
    7e10:			; <UNDEFINED> instruction: 0xf7fe3901
    7e14:	bmi	647c88 <pclose@plt+0x645c40>
    7e18:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    7e1c:	ldrbtmi	r9, [sl], #-1026	; 0xfffffbfe
    7e20:	andls	r4, r0, #26214400	; 0x1900000
    7e24:	andls	r2, r1, r1, lsl #4
    7e28:			; <UNDEFINED> instruction: 0xf7fa4628
    7e2c:			; <UNDEFINED> instruction: 0x4628e8f6
    7e30:	stmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e34:			; <UNDEFINED> instruction: 0xf7f9e77e
    7e38:	svclt	0x0000ef12
    7e3c:	strdeq	r0, [r0], -ip
    7e40:	muleq	r1, sl, r1
    7e44:	strdeq	pc, [r1], -r4
    7e48:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    7e4c:	ldrdeq	pc, [r1], -lr
    7e50:	andeq	sl, r0, r8, lsl #15
    7e54:	andeq	pc, r1, lr, ror #29
    7e58:	andeq	sl, r0, lr, lsr #14
    7e5c:	andeq	lr, r1, lr, asr #32
    7e60:	andeq	pc, r1, lr, ror lr	; <UNPREDICTABLE>
    7e64:			; <UNDEFINED> instruction: 0x0000a6be
    7e68:	andeq	lr, r1, r8, ror r2
    7e6c:	andeq	lr, r1, ip, asr sp
    7e70:	andeq	sp, r0, r4, asr #16
    7e74:	andeq	pc, r1, r2, ror #27
    7e78:	andeq	sl, r0, sl, lsl #11
    7e7c:	svcmi	0x00f0e92d
    7e80:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    7e84:			; <UNDEFINED> instruction: 0xf8df8b04
    7e88:			; <UNDEFINED> instruction: 0xf8df6410
    7e8c:	ldrbtmi	r1, [lr], #-1040	; 0xfffffbf0
    7e90:			; <UNDEFINED> instruction: 0xf5ad6c87
    7e94:	ldmdapl	r1!, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr}^
    7e98:	stmdavs	r9, {r1, r2, fp, sp, lr}
    7e9c:			; <UNDEFINED> instruction: 0xf04f919d
    7ea0:	stfvse	f0, [r1], {0}
    7ea4:			; <UNDEFINED> instruction: 0x96101bf6
    7ea8:	bl	19a1fc8 <pclose@plt+0x199ff80>
    7eac:	tstls	r1, r1, lsl #2
    7eb0:			; <UNDEFINED> instruction: 0x6710e9dd
    7eb4:			; <UNDEFINED> instruction: 0xf1772e00
    7eb8:	stfvse	f0, [r1]
    7ebc:			; <UNDEFINED> instruction: 0x2600bfbe
    7ec0:	stmib	sp, {r8, r9, sl, sp}^
    7ec4:	stcvs	7, cr6, [r7, #64]	; 0x40
    7ec8:	blne	ffda22e8 <pclose@plt+0xffda02a0>
    7ecc:	stmdbvs	r6, {r1, r2, r3, r9, sl, ip, pc}^
    7ed0:	tsteq	r1, r6, ror #22
    7ed4:	ldmib	sp, {r0, r1, r2, r3, r8, ip, pc}^
    7ed8:	cdpcs	7, 0, cr6, cr0, cr14, {0}
    7edc:	tsteq	r0, r7, ror r1	; <UNPREDICTABLE>
    7ee0:	svclt	0x00be6d41
    7ee4:	strcs	r2, [r0, -r0, lsl #12]
    7ee8:	strvs	lr, [lr, -sp, asr #19]
    7eec:	stcvs	8, cr6, [r7, #-536]	; 0xfffffde8
    7ef0:	stmiavs	r6, {r1, r4, r5, r6, r7, r8, r9, fp, ip}^
    7ef4:	bl	19a3718 <pclose@plt+0x19a16d0>
    7ef8:	bcs	8b04 <pclose@plt+0x6abc>
    7efc:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    7f00:	vmlavs.f16	s13, s3, s12	; <UNPREDICTABLE>
    7f04:	andcs	fp, r0, #188, 30	; 0x2f0
    7f08:	blne	ffd90b10 <pclose@plt+0xffd8eac8>
    7f0c:	stmibvs	r6, {r2, r4, r9, sl, ip, pc}^
    7f10:	tsteq	r1, r6, ror #22
    7f14:	ldmib	sp, {r0, r2, r4, r8, ip, pc}^
    7f18:	mcrcs	7, 0, r6, cr0, cr4, {0}
    7f1c:	tsteq	r0, r7, ror r1	; <UNPREDICTABLE>
    7f20:			; <UNDEFINED> instruction: 0x2600bfbe
    7f24:	stmib	sp, {r8, r9, sl, sp}^
    7f28:	mcrvs	7, 4, r6, cr7, cr4, {0}
    7f2c:	vdivvs.f32	s13, s2, s12
    7f30:			; <UNDEFINED> instruction: 0x96161bf6
    7f34:	bl	19a2854 <pclose@plt+0x19a080c>
    7f38:	tstls	r7, r1, lsl #2
    7f3c:			; <UNDEFINED> instruction: 0x6716e9dd
    7f40:			; <UNDEFINED> instruction: 0xf1772e00
    7f44:	svcvs	0x00410100
    7f48:			; <UNDEFINED> instruction: 0x2600bfbe
    7f4c:	stmib	sp, {r8, r9, sl, sp}^
    7f50:	svcvs	0x00076716
    7f54:	blne	ffda2974 <pclose@plt+0xffda092c>
    7f58:	bvs	ff1ad7a8 <pclose@plt+0xff1ab760>
    7f5c:	tsteq	r1, r6, ror #22
    7f60:	ldmib	sp, {r0, r1, r4, r8, ip, pc}^
    7f64:	mcrcs	7, 0, r6, cr0, cr2, {0}
    7f68:	tsteq	r0, r7, ror r1	; <UNPREDICTABLE>
    7f6c:	svclt	0x00be6fc1
    7f70:	strcs	r2, [r0, -r0, lsl #12]
    7f74:	ldrvs	lr, [r2, -sp, asr #19]
    7f78:	svcvs	0x00876b06
    7f7c:	beq	202e5c <pclose@plt+0x200e14>
    7f80:			; <UNDEFINED> instruction: 0xf8d06b46
    7f84:	bl	19a418c <pclose@plt+0x19a2144>
    7f88:			; <UNDEFINED> instruction: 0xf1ba0b01
    7f8c:	blvs	fe18bb94 <pclose@plt+0xfe189b4c>
    7f90:	tsteq	r0, fp, ror r1	; <UNPREDICTABLE>
    7f94:	ldrdne	pc, [r4], r0
    7f98:			; <UNDEFINED> instruction: 0xf04fbfbc
    7f9c:			; <UNDEFINED> instruction: 0xf04f0a00
    7fa0:	blne	ffd0aba8 <pclose@plt+0xffd08b60>
    7fa4:	bl	19a2ec4 <pclose@plt+0x19a0e7c>
    7fa8:	cfstr32cs	mvfx0, [r0], {1}
    7fac:	tsteq	r0, r5, ror r1	; <UNPREDICTABLE>
    7fb0:	stmdbls	lr, {r4, r9, sl, fp, ip, pc}
    7fb4:	strcs	fp, [r0], #-4028	; 0xfffff044
    7fb8:	stmibne	r9, {r8, sl, sp}
    7fbc:			; <UNDEFINED> instruction: 0x6724e9d0
    7fc0:	stmib	sp, {r0, r1, r2, r3, fp, ip, pc}^
    7fc4:	ldmib	sp, {r1, r3, r4, r8, r9, sl, sp, lr}^
    7fc8:	mrcls	8, 0, r7, cr1, cr4, {0}
    7fcc:	stmne	r9, {r4, r5, r6, r8, lr}
    7fd0:	bl	10d98f0 <pclose@plt+0x10d78a8>
    7fd4:	stmibne	r9, {}^	; <UNPREDICTABLE>
    7fd8:	ldmdavc	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    7fdc:	andeq	lr, r0, r6, asr #22
    7fe0:	strbmi	r1, [r6], -r9, asr #19
    7fe4:	ldmdavc	r2, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    7fe8:	andeq	lr, r0, r6, asr #22
    7fec:	strbmi	r1, [r6], -r9, asr #19
    7ff0:	andeq	lr, r0, r6, asr #22
    7ff4:	tsteq	sl, r1, lsl fp
    7ff8:			; <UNDEFINED> instruction: 0x671ae9dd
    7ffc:	andeq	lr, fp, r0, asr #22
    8000:	tstls	r8, r9, lsl #18
    8004:	tsteq	r5, r0, asr #22
    8008:	ldmib	sp, {r0, r3, r4, r8, ip, pc}^
    800c:	adcsmi	r0, r0, #24, 2
    8010:			; <UNDEFINED> instruction: 0x0607eb71
    8014:	adcshi	pc, r5, r0, lsl #5
    8018:	bhi	fe7c369c <pclose@plt+0xfe7c1654>
    801c:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    8020:	strtmi	r4, [fp], r2, lsr #13
    8024:	strtmi	r4, [fp], -r2, lsr #12
    8028:	tstcs	r0, r1
    802c:	ldrmi	lr, [r2, #-2509]	; 0xfffff633
    8030:	ldrmi	lr, [r6, #-2509]	; 0xfffff633
    8034:	strmi	lr, [lr, #-2509]	; 0xfffff633
    8038:	ldrmi	lr, [r0, #-2509]	; 0xfffff633
    803c:	tsteq	r4, sp, asr #19
    8040:	ldrbtmi	r4, [r9], #-2455	; 0xfffff669
    8044:	stmdbvs	r9, {r0, r1, r2, r3, r9, sl, lr}^
    8048:	ldrsbne	pc, [r4], #129	; 0x81	; <UNPREDICTABLE>
    804c:	stmdbcs	r0, {r1, r2, r3, r9, sl, lr}
    8050:	adchi	pc, r8, r0
    8054:	ldrmi	lr, [r0, #-2525]	; 0xfffff623
    8058:	ldmcc	pc!, {r0, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    805c:	strtmi	r1, [r9], -r0, lsr #17
    8060:	tsteq	r1, r3, asr #22
    8064:			; <UNDEFINED> instruction: 0xff4cf009
    8068:	andsne	lr, r2, #3620864	; 0x374000
    806c:	strmi	lr, [lr, #-2525]	; 0xfffff623
    8070:	beq	fe443898 <pclose@plt+0xfe441850>
    8074:	ldrmi	r1, [r1], -r0, ror #16
    8078:	tsteq	r1, r5, asr #22
    807c:	andeq	lr, sl, r0, lsl fp
    8080:	bhi	fe243a28 <pclose@plt+0xfe2419e0>
    8084:	tsteq	fp, r1, asr #22
    8088:			; <UNDEFINED> instruction: 0xf009250c
    808c:	blmi	fe187d78 <pclose@plt+0xfe185d30>
    8090:	cfldrs	mvf4, [r3, #492]	; 0x1ec
    8094:			; <UNDEFINED> instruction: 0xf8d36a2a
    8098:	cdp	0, 2, cr3, cr6, cr4, {5}
    809c:			; <UNDEFINED> instruction: 0xeeb67a28
    80a0:	vmla.f64	d5, d7, d0
    80a4:	stmmi	r0, {r4, r7, r9, fp}
    80a8:	bhi	fe24394c <pclose@plt+0xfe241904>
    80ac:	blx	159296 <pclose@plt+0x15724e>
    80b0:			; <UNDEFINED> instruction: 0xf10d0708
    80b4:			; <UNDEFINED> instruction: 0x46400874
    80b8:	ldmibvs	sp!, {r1, r2, r3, r4, r5, r9, fp, sp, lr}
    80bc:	cfmadda32	mvax0, mvax9, mvfx6, mvfx2
    80c0:	strls	r6, [r0, #-2568]	; 0xfffff5f8
    80c4:	bvc	ff203ba8 <pclose@plt+0xff201b60>
    80c8:	bvs	ff1c3bac <pclose@plt+0xff1c1b64>
    80cc:	blvc	1839b0 <pclose@plt+0x181968>
    80d0:	blvs	1839b0 <pclose@plt+0x181968>
    80d4:	blvc	ff203cd0 <pclose@plt+0xff201c88>
    80d8:	bcs	fe44393c <pclose@plt+0xfe4418f4>
    80dc:	blvc	ff1c3cd8 <pclose@plt+0xff1c1c90>
    80e0:	bmi	fe443944 <pclose@plt+0xfe4418fc>
    80e4:	ldmdbne	r1, {r0, r9, ip, pc}
    80e8:	svclt	0x00c84299
    80ec:	orrcs	r1, r0, #156, 20	; 0x9c000
    80f0:	andcs	r4, r1, #26214400	; 0x1900000
    80f4:	svc	0x0090f7f9
    80f8:	stmib	sp, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
    80fc:	ldcge	6, cr4, [sp], #-4
    8100:	ldrmi	r2, [r9], -r0, lsl #7
    8104:	andls	r4, r0, #32, 12	; 0x2000000
    8108:			; <UNDEFINED> instruction: 0xf7f92201
    810c:	stmib	sp, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}^
    8110:	bmi	19a911c <pclose@plt+0x19a70d4>
    8114:			; <UNDEFINED> instruction: 0xf44fac5d
    8118:	ldrmi	r7, [r9], -r0, lsl #7
    811c:			; <UNDEFINED> instruction: 0x4620447a
    8120:	andcs	r9, r1, #0, 4
    8124:	svc	0x0078f7f9
    8128:	bvs	fe243a10 <pclose@plt+0xfe2419c8>
    812c:	strbmi	r4, [r9], -r0, ror #22
    8130:	ldrbtmi	r9, [fp], #-1029	; 0xfffffbfb
    8134:			; <UNDEFINED> instruction: 0xf8d3485f
    8138:	ldrbtmi	r3, [r8], #-164	; 0xffffff5c
    813c:	movwls	r3, #17156	; 0x4304
    8140:	bvc	ff243c24 <pclose@plt+0xff241bdc>
    8144:	bvs	ff1c3c28 <pclose@plt+0xff1c1be0>
    8148:	blvc	43784 <pclose@plt+0x4173c>
    814c:	bvc	ffa43c30 <pclose@plt+0xffa41be8>
    8150:	blvs	c378c <pclose@plt+0xc1744>
    8154:	blcs	6032a8 <pclose@plt+0x601260>
    8158:	blx	fe94614c <pclose@plt+0xfe944104>
    815c:	andcs	r4, r0, r1, lsl #12
    8160:	ldc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    8164:	blmi	135aabc <pclose@plt+0x1358a74>
    8168:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    816c:	blls	fe7621dc <pclose@plt+0xfe760194>
    8170:			; <UNDEFINED> instruction: 0xf040405a
    8174:			; <UNDEFINED> instruction: 0xf50d8086
    8178:	ldc	13, cr7, [sp], #124	; 0x7c
    817c:	pop	{r2, r8, r9, fp, pc}
    8180:	stmdacs	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8184:			; <UNDEFINED> instruction: 0x0600f171
    8188:	stmib	sp, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}^
    818c:			; <UNDEFINED> instruction: 0xf0092318
    8190:	ldcl	14, cr15, [pc, #732]	; 8474 <pclose@plt+0x642c>
    8194:	ldmib	sp, {r6, r9, fp, ip, sp, lr}^
    8198:	mcr	3, 0, r2, cr7, cr8, {0}
    819c:			; <UNDEFINED> instruction: 0xee870a10
    81a0:	strb	r8, [sp, -r7, lsl #21]
    81a4:			; <UNDEFINED> instruction: 0x0110e9dd
    81a8:	tstcs	r8, #3358720	; 0x334000
    81ac:	cdp2	0, 10, cr15, cr8, cr9, {0}
    81b0:	cfmadd32	mvax1, mvfx4, mvfx9, mvfx9
    81b4:			; <UNDEFINED> instruction: 0x46200a10
    81b8:	cdp2	0, 10, cr15, cr2, cr9, {0}
    81bc:			; <UNDEFINED> instruction: 0xf8d74659
    81c0:	mcr	15, 1, r4, cr9, cr0, {5}
    81c4:	vmov.f32	s18, #120	; 0x3fc00000  1.5
    81c8:	vmls.f32	s18, s15, s18
    81cc:			; <UNDEFINED> instruction: 0x46500a10
    81d0:	bvc	243a74 <pclose@plt+0x241a2c>
    81d4:	bvc	ff203cb8 <pclose@plt+0xff201c70>
    81d8:	blvc	343814 <pclose@plt+0x3417cc>
    81dc:	cdp2	0, 9, cr15, cr0, cr9, {0}
    81e0:	beq	443a04 <pclose@plt+0x4419bc>
    81e4:			; <UNDEFINED> instruction: 0x0112e9dd
    81e8:	bvc	243a8c <pclose@plt+0x241a44>
    81ec:	bvc	ff203cd0 <pclose@plt+0xff201c88>
    81f0:	blvc	2c382c <pclose@plt+0x2c17e4>
    81f4:	cdp2	0, 8, cr15, cr4, cr9, {0}
    81f8:	beq	443a1c <pclose@plt+0x4419d4>
    81fc:			; <UNDEFINED> instruction: 0x0116e9dd
    8200:	bvc	243aa4 <pclose@plt+0x241a5c>
    8204:	bvc	ff203ce8 <pclose@plt+0xff201ca0>
    8208:	blvc	243844 <pclose@plt+0x2417fc>
    820c:	cdp2	0, 7, cr15, cr8, cr9, {0}
    8210:	beq	443a34 <pclose@plt+0x4419ec>
    8214:			; <UNDEFINED> instruction: 0x0114e9dd
    8218:	bvc	243abc <pclose@plt+0x241a74>
    821c:	bvc	ff203d00 <pclose@plt+0xff201cb8>
    8220:	blvc	1c385c <pclose@plt+0x1c1814>
    8224:	cdp2	0, 6, cr15, cr12, cr9, {0}
    8228:	tstcs	r8, #3620864	; 0x374000
    822c:	mcr	6, 0, r4, cr7, cr9, {0}
    8230:			; <UNDEFINED> instruction: 0x46100a10
    8234:	bvc	243ad8 <pclose@plt+0x241a90>
    8238:	bvc	ff203d1c <pclose@plt+0xff201cd4>
    823c:	blvc	143878 <pclose@plt+0x141830>
    8240:	cdp2	0, 5, cr15, cr14, cr9, {0}
    8244:	beq	443a68 <pclose@plt+0x441a20>
    8248:	ldrdeq	lr, [lr, -sp]
    824c:	bvc	243af0 <pclose@plt+0x241aa8>
    8250:	bvc	ff203d34 <pclose@plt+0xff201cec>
    8254:	blvc	c3890 <pclose@plt+0xc1848>
    8258:	cdp2	0, 5, cr15, cr2, cr9, {0}
    825c:	mrrc	6, 4, r4, r3, cr9
    8260:	vmov.32	d7[0], r2
    8264:			; <UNDEFINED> instruction: 0x46200a10
    8268:	bhi	243b0c <pclose@plt+0x241ac4>
    826c:	bhi	ff243d50 <pclose@plt+0xff241d08>
    8270:	blhi	438ac <pclose@plt+0x41864>
    8274:	blx	5c6268 <pclose@plt+0x5c4220>
    8278:	ldrtmi	r4, [r0], -r1, lsl #12
    827c:	stc2	7, cr15, [ip], #1020	; 0x3fc
    8280:			; <UNDEFINED> instruction: 0xf7f9e770
    8284:	andcs	lr, r1, ip, ror #25
    8288:	ldfs	f2, [pc]	; 8290 <pclose@plt+0x6248>
    828c:	stmib	sp, {r1, r9, fp, pc}^
    8290:			; <UNDEFINED> instruction: 0xe6d50114
    8294:	sbcmi	r0, r8, #0
    8298:	strdeq	sp, [r1], -lr
    829c:	strdeq	r0, [r0], -ip
    82a0:			; <UNDEFINED> instruction: 0x0001eab2
    82a4:	andeq	pc, r1, ip, asr fp	; <UNPREDICTABLE>
    82a8:	andeq	sp, r1, r0, lsl #23
    82ac:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    82b0:			; <UNDEFINED> instruction: 0x0001faba
    82b4:	strdeq	sl, [r0], -lr
    82b8:	andeq	sp, r1, r4, lsr #24
    82bc:	ldrbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    82c0:	svcmi	0x00f0e92d
    82c4:	cfstrs	mvf4, [sp, #-488]!	; 0xfffffe18
    82c8:			; <UNDEFINED> instruction: 0xf8df8b02
    82cc:			; <UNDEFINED> instruction: 0xf8df1470
    82d0:	ldrbtmi	r3, [r9], #-1136	; 0xfffffb90
    82d4:			; <UNDEFINED> instruction: 0xf5ad6955
    82d8:			; <UNDEFINED> instruction: 0xf8df7d69
    82dc:	stmiapl	fp, {r3, r5, r6, sl, sp, pc}^
    82e0:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    82e4:			; <UNDEFINED> instruction: 0xf04f93e7
    82e8:			; <UNDEFINED> instruction: 0xf8d50300
    82ec:	ldrbeq	r3, [ip], #-204	; 0xffffff34
    82f0:			; <UNDEFINED> instruction: 0xf8dfd50b
    82f4:			; <UNDEFINED> instruction: 0xf8d20454
    82f8:	ldrbtmi	r1, [r8], #-4092	; 0xfffff004
    82fc:			; <UNDEFINED> instruction: 0xf8d03901
    8300:	andcc	r0, r1, r0, asr #4
    8304:	vsubl.s8	q10, d16, d8
    8308:	ldreq	r8, [r9], #670	; 0x29e
    830c:			; <UNDEFINED> instruction: 0xf8dfd537
    8310:			; <UNDEFINED> instruction: 0xf8df143c
    8314:	ldrbtmi	r3, [r9], #-1084	; 0xfffffbc4
    8318:			; <UNDEFINED> instruction: 0xf8d1447b
    831c:			; <UNDEFINED> instruction: 0xf8d32240
    8320:	andcc	r3, r2, #252, 30	; 0x3f0
    8324:	addsmi	r3, sl, #1024	; 0x400
    8328:	orrshi	pc, r0, r0, asr #5
    832c:	strtcs	pc, [r4], #-2271	; 0xfffff721
    8330:	strcc	pc, [ip], #-2271	; 0xfffff721
    8334:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8338:	blls	ff9e23a8 <pclose@plt+0xff9e0360>
    833c:			; <UNDEFINED> instruction: 0xf040405a
    8340:			; <UNDEFINED> instruction: 0xf50d8520
    8344:	ldc	13, cr7, [sp], #420	; 0x1a4
    8348:	pop	{r1, r8, r9, fp, pc}
    834c:			; <UNDEFINED> instruction: 0xf8df8ff0
    8350:	adccs	r3, r0, r8, lsl #8
    8354:	strmi	pc, [r4], #-2271	; 0xfffff721
    8358:	teqne	r8, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
    835c:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    8360:			; <UNDEFINED> instruction: 0xf8d4447c
    8364:	ldmdavs	r2, {r4, r8, r9, sl, ip, sp}
    8368:	andcc	pc, r2, r0, lsl #22
    836c:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    8370:	ldrdcc	pc, [ip], #133	; 0x85
    8374:	subcs	pc, r0, #212, 16	; 0xd40000
    8378:			; <UNDEFINED> instruction: 0xf8c43201
    837c:	ldrbeq	r2, [fp], #576	; 0x240
    8380:	bmi	ffdfdad8 <pclose@plt+0xffdfba90>
    8384:	ldrbtmi	r4, [sl], #-3063	; 0xfffff409
    8388:			; <UNDEFINED> instruction: 0xf8d2447b
    838c:			; <UNDEFINED> instruction: 0xf8d32240
    8390:	andcc	r3, r2, #252, 30	; 0x3f0
    8394:	addsmi	r3, sl, #1024	; 0x400
    8398:	blmi	ffcfeec0 <pclose@plt+0xffcfce78>
    839c:			; <UNDEFINED> instruction: 0xf8d3447b
    83a0:	bcs	11978 <pclose@plt+0xf930>
    83a4:	addhi	pc, r3, #0
    83a8:			; <UNDEFINED> instruction: 0xf85a4bf0
    83ac:	blmi	ffc343c0 <pclose@plt+0xffc32378>
    83b0:	ldrsbpl	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
    83b4:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    83b8:	mcr	8, 0, r6, cr7, cr10, {1}
    83bc:			; <UNDEFINED> instruction: 0xeeb82a90
    83c0:	vstrcs	s10, [r0, #-412]	; 0xfffffe64
    83c4:	rscshi	pc, r4, #0
    83c8:	blvc	ff603a4c <pclose@plt+0xff601a04>
    83cc:	stmibmi	sl!, {r0, r3, r5, r6, r7, r8, r9, fp, lr}^
    83d0:	bcc	ff603b54 <pclose@plt+0xff601b0c>
    83d4:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    83d8:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    83dc:	bpl	ff183ec0 <pclose@plt+0xff181e78>
    83e0:	stmdavs	r1, {r0, r1, r3, fp, sp, lr}
    83e4:	bne	1499450 <pclose@plt+0x1497408>
    83e8:	blmi	183e0c <pclose@plt+0x181dc4>
    83ec:	bcs	443c0c <pclose@plt+0x441bc4>
    83f0:	bcc	fe443c14 <pclose@plt+0xfe441bcc>
    83f4:	bvs	11c3edc <pclose@plt+0x11c1e94>
    83f8:	bvc	1a03ee0 <pclose@plt+0x1a01e98>
    83fc:	bvs	ff1c3ee0 <pclose@plt+0xff1c1e98>
    8400:	bvc	ff203ee4 <pclose@plt+0xff201e9c>
    8404:	blvs	143ca4 <pclose@plt+0x141c5c>
    8408:	blvc	143cac <pclose@plt+0x141c64>
    840c:	blvs	ff1c3ef0 <pclose@plt+0xff1c1ea8>
    8410:	blvc	ff203ef4 <pclose@plt+0xff201eac>
    8414:	bhi	1c3df8 <pclose@plt+0x1c1db0>
    8418:	bhi	ff903ff0 <pclose@plt+0xff901fa8>
    841c:	blx	443fe8 <pclose@plt+0x441fa0>
    8420:	rsbhi	pc, r1, #0, 6
    8424:	bvs	ff043f00 <pclose@plt+0xff041eb8>
    8428:	blx	443ff4 <pclose@plt+0x441fac>
    842c:	subshi	pc, fp, #0, 2
    8430:	vldr	d4, [pc, #840]	; 8780 <pclose@plt+0x6738>
    8434:			; <UNDEFINED> instruction: 0xf85a8ac0
    8438:			; <UNDEFINED> instruction: 0xf8d99003
    843c:			; <UNDEFINED> instruction: 0xb1b33000
    8440:	bcc	fe443c64 <pclose@plt+0xfe441c1c>
    8444:	vldr	d4, [pc, #824]	; 8784 <pclose@plt+0x673c>
    8448:			; <UNDEFINED> instruction: 0xf85a3bb8
    844c:	cdp	0, 11, cr3, cr8, cr3, {0}
    8450:	vldr	s10, [r3, #412]	; 0x19c
    8454:	vmov.f32	s16, #112	; 0x3f800000  1.0
    8458:			; <UNDEFINED> instruction: 0xee835ac5
    845c:	vmov.f64	d4, #133	; 0xc0280000 -2.625
    8460:	vrintx.f32	s10, s16
    8464:	vnmul.f32	s10, s11, s10
    8468:	vmov.f64	d5, #116	; 0x3fa00000  1.250
    846c:	blmi	ff16b388 <pclose@plt+0xff169340>
    8470:	stclmi	14, cr1, [r5, #420]	; 0x1a4
    8474:	ldrbtmi	sl, [fp], #-3655	; 0xfffff1b9
    8478:	cfldrd	mvd4, [r3, #500]	; 0x1f4
    847c:	bl	166d2c <pclose@plt+0x164ce4>
    8480:			; <UNDEFINED> instruction: 0xf8d31501
    8484:	blvs	b1471c <pclose@plt+0xb126d4>
    8488:	blpl	43f68 <pclose@plt+0x41f20>
    848c:	ldrsbtge	pc, [ip], -r5	; <UNPREDICTABLE>
    8490:	cfldrsge	mvf9, [r3], {-0}
    8494:	andge	pc, r8, sp, asr #17
    8498:	bvc	fe203d3c <pclose@plt+0xfe201cf4>
    849c:	bvs	fe1c3d40 <pclose@plt+0xfe1c1cf8>
    84a0:	bvc	ff203f84 <pclose@plt+0xff201f3c>
    84a4:	bvs	ff1c3f88 <pclose@plt+0xff1c1f40>
    84a8:	blvc	183d8c <pclose@plt+0x181d44>
    84ac:	blvs	183d8c <pclose@plt+0x181d44>
    84b0:	blvc	ff2040ac <pclose@plt+0xff202064>
    84b4:	bcs	fe443d18 <pclose@plt+0xfe441cd0>
    84b8:	blvc	ff1c40b4 <pclose@plt+0xff1c206c>
    84bc:	bhi	fe443d20 <pclose@plt+0xfe441cd8>
    84c0:	bl	acccc <pclose@plt+0xaac84>
    84c4:	addsmi	r0, r8, #8
    84c8:	bl	fe8f83f0 <pclose@plt+0xfe8f63a8>
    84cc:	bge	9ca4dc <pclose@plt+0x9c8494>
    84d0:	andls	r2, pc, #128, 6
    84d4:			; <UNDEFINED> instruction: 0x46104619
    84d8:			; <UNDEFINED> instruction: 0xf7f92201
    84dc:	blvs	1ac3b5c <pclose@plt+0x1ac1b14>
    84e0:	stmib	sp, {r7, r8, r9, sp}^
    84e4:	ldrmi	r8, [r9], -r1, lsl #20
    84e8:	andls	r4, r0, #48, 12	; 0x3000000
    84ec:			; <UNDEFINED> instruction: 0xf7f92201
    84f0:	stmdbls	pc, {r2, r4, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    84f4:	stmdavc	r7!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    84f8:	vst1.32	{d20-d21}, [pc :128], r4
    84fc:	strls	r7, [r2], -r0, lsl #7
    8500:	tstls	r1, sl, ror r4
    8504:	ldrmi	r9, [r9], -r0, lsl #4
    8508:	strbmi	r2, [r0], -r1, lsl #4
    850c:	stc	7, cr15, [r4, #996]	; 0x3e4
    8510:			; <UNDEFINED> instruction: 0xf8cd4a9f
    8514:	cdp	0, 11, cr10, cr6, cr8, {0}
    8518:	ldrbtmi	r6, [sl], #-2816	; 0xfffff500
    851c:	orrcs	r6, r0, #173056	; 0x2a400
    8520:	ldc	6, cr4, [r2, #192]	; 0xc0
    8524:	andcs	r7, r1, #172032	; 0x2a000
    8528:	ldrmi	r9, [r9], -r0, lsl #2
    852c:	ldrbtmi	r4, [sp], #-3481	; 0xfffff267
    8530:	bvc	203dd8 <pclose@plt+0x201d90>
    8534:	bvc	ff204018 <pclose@plt+0xff201fd0>
    8538:	blvc	1c3e1c <pclose@plt+0x1c1dd4>
    853c:	blvc	ff204038 <pclose@plt+0xff201ff0>
    8540:	bvc	83b7c <pclose@plt+0x81b34>
    8544:	stcl	7, cr15, [r8, #-996]!	; 0xfffffc1c
    8548:	andcs	r4, ip, #2408448	; 0x24c000
    854c:	sfmpl	f7, 3, [ip], #-20	; 0xffffffec
    8550:	cfldrd	mvd4, [r7, #484]	; 0x1e4
    8554:	movwcs	r7, #43520	; 0xaa00
    8558:			; <UNDEFINED> instruction: 0xf8d14620
    855c:			; <UNDEFINED> instruction: 0x4619725c
    8560:	bvc	1a04148 <pclose@plt+0x1a02100>
    8564:			; <UNDEFINED> instruction: 0xf707fb02
    8568:	ldrtmi	r2, [ip], #513	; 0x201
    856c:	smladxcs	ip, sp, r4, r4
    8570:	bvs	43ce8 <pclose@plt+0x41ca0>
    8574:	bvc	fe9c3f98 <pclose@plt+0xfe9c1f50>
    8578:	bvc	ff20405c <pclose@plt+0xff202014>
    857c:	blvc	c3bb8 <pclose@plt+0xc1b70>
    8580:	ldrbpl	pc, [r0, #-2261]!	; 0xfffff72b	; <UNPREDICTABLE>
    8584:			; <UNDEFINED> instruction: 0xf10d9500
    8588:			; <UNDEFINED> instruction: 0xf7f90556
    858c:	stmibmi	r3, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
    8590:	bvc	43cfc <pclose@plt+0x41cb4>
    8594:	bmi	fe099780 <pclose@plt+0xfe097738>
    8598:	subsne	pc, ip, #13697024	; 0xd10000
    859c:	mrc	4, 7, r4, cr8, cr10, {3}
    85a0:	vpmax.s8	<illegal reg q3.5>, q1, <illegal reg q11.5>
    85a4:	blx	1df75e <pclose@plt+0x1dd716>
    85a8:	ldrtmi	pc, [ip], #1793	; 0x701	; <UNPREDICTABLE>
    85ac:	andcs	r4, r1, #385875968	; 0x17000000
    85b0:	bvs	43d28 <pclose@plt+0x41ce0>
    85b4:	bvc	fe9c3fd8 <pclose@plt+0xfe9c1f90>
    85b8:	strtmi	r2, [r8], -r9, lsl #16
    85bc:			; <UNDEFINED> instruction: 0x232bbfc4
    85c0:	movwcs	r7, #41507	; 0xa223
    85c4:	mrc	6, 5, r4, cr7, cr9, {0}
    85c8:	vstr	s14, [sp, #796]	; 0x31c
    85cc:			; <UNDEFINED> instruction: 0xf8d77b02
    85d0:	smlsdxls	r0, r0, r5, r7
    85d4:			; <UNDEFINED> instruction: 0xf7f9270c
    85d8:	bmi	1cc3a60 <pclose@plt+0x1cc1a18>
    85dc:			; <UNDEFINED> instruction: 0xeeb74972
    85e0:	ldrbtmi	r6, [sl], #-2760	; 0xfffff538
    85e4:	mrc	4, 5, r4, cr7, cr9, {3}
    85e8:	stmdacs	r9, {r3, r5, r6, r7, r9, fp, ip, sp, lr}
    85ec:	subseq	pc, ip, #13762560	; 0xd20000
    85f0:			; <UNDEFINED> instruction: 0x232bbfc4
    85f4:	blx	1e588a <pclose@plt+0x1e3842>
    85f8:	blmi	1b0ca00 <pclose@plt+0x1b0a9b8>
    85fc:	teqcs	r0, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
    8600:	stmdami	fp!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8604:	ldrdcc	pc, [r4], r3	; <UNPREDICTABLE>
    8608:			; <UNDEFINED> instruction: 0xf8d14478
    860c:	cfstr32	mvfx1, [sp, #464]	; 0x1d0
    8610:	vldmiane	pc, {d6-d9}
    8614:	movwcc	r9, #17674	; 0x450a
    8618:	strvc	lr, [fp], -sp, asr #19
    861c:	teqpl	r4, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
    8620:	blvc	43c5c <pclose@plt+0x41c14>
    8624:	stmib	sp, {r0, r1, r8, r9, ip, pc}^
    8628:			; <UNDEFINED> instruction: 0xf8cd1505
    862c:	strls	r8, [r2], #-16
    8630:			; <UNDEFINED> instruction: 0xf838f7fb
    8634:	andcs	r4, r0, r1, lsl #12
    8638:	blx	ff3c663c <pclose@plt+0xff3c45f4>
    863c:	ldrbtmi	r4, [sl], #-2653	; 0xfffff5a3
    8640:	subcc	pc, r0, #13762560	; 0xd20000
    8644:			; <UNDEFINED> instruction: 0xf8c23302
    8648:	strbt	r3, [pc], -r0, asr #4
    864c:			; <UNDEFINED> instruction: 0xf8d14b5a
    8650:			; <UNDEFINED> instruction: 0xf85a2130
    8654:	bvs	1614668 <pclose@plt+0x1612620>
    8658:			; <UNDEFINED> instruction: 0xf85a4b44
    865c:	bcs	34670 <pclose@plt+0x32628>
    8660:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    8664:	ldrsbne	pc, [r0, #-139]	; 0xffffff75	; <UNPREDICTABLE>
    8668:	mrcmi	12, 2, r4, cr5, cr4, {2}
    866c:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    8670:			; <UNDEFINED> instruction: 0x272fe9d4
    8674:	ldrdcc	pc, [r8], #132	; 0x84
    8678:	ldmvs	r2!, {r1, r9, ip, pc}
    867c:			; <UNDEFINED> instruction: 0xf8d49701
    8680:	strls	r7, [r0, -r4, asr #1]
    8684:			; <UNDEFINED> instruction: 0xf80ef7fb
    8688:	andcs	r4, r0, r1, lsl #12
    868c:	blx	fe946690 <pclose@plt+0xfe944648>
    8690:	subcc	pc, r0, #212, 16	; 0xd40000
    8694:			; <UNDEFINED> instruction: 0xf8c43301
    8698:			; <UNDEFINED> instruction: 0xf7ff3240
    869c:			; <UNDEFINED> instruction: 0xf8d6f813
    86a0:	blcs	17738 <pclose@plt+0x156f0>
    86a4:	msrhi	CPSR_s, r0
    86a8:	ldrdcc	pc, [ip], #133	; 0x85
    86ac:			; <UNDEFINED> instruction: 0xf140025a
    86b0:			; <UNDEFINED> instruction: 0xf8df8121
    86b4:	ldrbtmi	r9, [r9], #272	; 0x110
    86b8:	addscc	pc, r0, #14221312	; 0xd90000
    86bc:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    86c0:	movwls	r8, #4862	; 0x12fe
    86c4:	stmiavc	lr, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    86c8:	ldrdvs	pc, [r0], #139	; 0x8b	; <UNPREDICTABLE>
    86cc:	orrvc	pc, r0, #1325400064	; 0x4f000000
    86d0:	andcs	r4, r1, #26214400	; 0x1900000
    86d4:	strls	r4, [r0], -r0, asr #12
    86d8:			; <UNDEFINED> instruction: 0xf7f94e1f
    86dc:			; <UNDEFINED> instruction: 0xf8d9ec9e
    86e0:	umlalcs	r2, r0, r0, r2
    86e4:			; <UNDEFINED> instruction: 0x3710f8d4
    86e8:			; <UNDEFINED> instruction: 0xf85a4641
    86ec:	ldmdavs	r6!, {r1, r2, sp, lr}
    86f0:	blx	997c2 <pclose@plt+0x9777a>
    86f4:	ldrmi	r0, [r8], #-0
    86f8:	blx	ff0466fe <pclose@plt+0xff0446b6>
    86fc:			; <UNDEFINED> instruction: 0x271cf8d4
    8700:	subcc	pc, r0, #212, 16	; 0xd40000
    8704:			; <UNDEFINED> instruction: 0xf1032a00
    8708:			; <UNDEFINED> instruction: 0xf8c40301
    870c:			; <UNDEFINED> instruction: 0xf8d53240
    8710:			; <UNDEFINED> instruction: 0xf77f30cc
    8714:	bmi	b33fec <pclose@plt+0xb31fa4>
    8718:	stmib	sp, {r8, r9, sl, sp}^
    871c:	ldrbtmi	r5, [sl], #-2575	; 0xfffff5f1
    8720:			; <UNDEFINED> instruction: 0xe05b4692
    8724:	andhi	pc, r0, pc, lsr #7
    8728:	andeq	r0, r0, r0
    872c:	subsmi	r0, r9, r0
    8730:	sbcmi	r0, r8, #0
    8734:	andeq	r0, r0, r0
    8738:	andeq	lr, r1, r0, lsr r8
    873c:			; <UNDEFINED> instruction: 0x0001daba
    8740:	strdeq	r0, [r0], -ip
    8744:	andeq	sp, r1, ip, lsr #21
    8748:	strdeq	pc, [r1], -r2
    874c:	ldrdeq	pc, [r1], -r6
    8750:	ldrdeq	lr, [r1], -ip
    8754:	andeq	sp, r1, r8, asr sl
    8758:	andeq	r0, r0, r0, ror #4
    875c:	andeq	pc, r1, ip, lsl #17
    8760:	andeq	pc, r1, r6, ror #16
    8764:	andeq	lr, r1, ip, ror #14
    8768:	andeq	sp, r1, r8, lsl #30
    876c:	andeq	r0, r0, r0, lsr #4
    8770:	andeq	r0, r0, ip, ror #4
    8774:	andeq	r0, r0, ip, lsl r2
    8778:	andeq	r0, r0, r4, asr #4
    877c:	andeq	r0, r0, ip, asr r2
    8780:	andeq	r0, r0, r8, lsr #4
    8784:	andeq	pc, r1, r6, ror r7	; <UNPREDICTABLE>
    8788:			; <UNDEFINED> instruction: 0x0001d7b4
    878c:			; <UNDEFINED> instruction: 0x0000abb4
    8790:	ldrdeq	pc, [r1], -r2
    8794:	andeq	sp, r1, r6, ror sp
    8798:			; <UNDEFINED> instruction: 0x0001dab4
    879c:	andeq	sp, r1, r0, ror sl
    87a0:	andeq	sp, r1, r8, lsl #26
    87a4:	andeq	sp, r1, r2, lsr #20
    87a8:	andeq	sp, r1, r0, asr #25
    87ac:	andeq	pc, r1, ip, ror #11
    87b0:	andeq	r9, r0, r0, ror lr
    87b4:	andeq	pc, r1, lr, lsr #11
    87b8:	andeq	r0, r0, r4, lsl #4
    87bc:	andeq	pc, r1, r0, lsl #11
    87c0:	andeq	lr, r1, r6, lsl #9
    87c4:	andeq	sp, r1, lr, asr #18
    87c8:	ldrdeq	lr, [r1], -r6
    87cc:	strcc	r4, [r1, -pc, ror #20]
    87d0:			; <UNDEFINED> instruction: 0xf8d2447a
    87d4:	adcsmi	r2, sl, #28, 14	; 0x700000
    87d8:	sbchi	pc, pc, #64, 6
    87dc:			; <UNDEFINED> instruction: 0xf8d426a0
    87e0:	blx	19242a <pclose@plt+0x1903e2>
    87e4:			; <UNDEFINED> instruction: 0xf8d9f607
    87e8:	ldrtmi	r1, [r2], #-656	; 0xfffffd70
    87ec:			; <UNDEFINED> instruction: 0x009cf8d2
    87f0:	mvnle	r4, r8, lsl #5
    87f4:	cmnmi	pc, r3, lsr r0	; <UNPREDICTABLE>
    87f8:	adcshi	pc, pc, #0
    87fc:	subeq	pc, r0, #212, 16	; 0xd40000
    8800:	svcne	0x00fcf8da
    8804:	stmdbcc	r1, {r0, ip, sp}
    8808:	vsubl.s8	q2, d16, d8
    880c:			; <UNDEFINED> instruction: 0xf8d282b6
    8810:			; <UNDEFINED> instruction: 0x46403098
    8814:	movwls	r2, #4609	; 0x1201
    8818:	orrvc	pc, r0, #1325400064	; 0x4f000000
    881c:	ldrdpl	pc, [r0, #-139]	; 0xffffff75
    8820:	strls	r4, [r0, #-1561]	; 0xfffff9e7
    8824:	bl	ffe46810 <pclose@plt+0xffe447c8>
    8828:			; <UNDEFINED> instruction: 0x0710f8d4
    882c:	ldrtmi	r4, [r0], #-1601	; 0xfffff9bf
    8830:	blx	946836 <pclose@plt+0x9447ee>
    8834:			; <UNDEFINED> instruction: 0xf8d49b0f
    8838:			; <UNDEFINED> instruction: 0xf8d32240
    883c:	andcc	r3, r1, #204	; 0xcc
    8840:	subcs	pc, r0, #196, 16	; 0xc40000
    8844:	ldmdbmi	r2, {r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    8848:	stmibvs	ip, {r0, r3, r4, r5, r6, sl, lr}
    884c:			; <UNDEFINED> instruction: 0x06d8b1f4
    8850:	addshi	pc, r6, r0, asr #2
    8854:	ldrbtmi	r4, [ip], #-3151	; 0xfffff3b1
    8858:			; <UNDEFINED> instruction: 0xf7f92000
    885c:			; <UNDEFINED> instruction: 0xf505eba2
    8860:	strmi	r7, [r2], -fp, asr #2
    8864:			; <UNDEFINED> instruction: 0xf7fa4620
    8868:			; <UNDEFINED> instruction: 0x4601ff1d
    886c:			; <UNDEFINED> instruction: 0xf7ff2000
    8870:	stmdbmi	r9, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    8874:	ldrdcc	pc, [ip], #133	; 0x85
    8878:			; <UNDEFINED> instruction: 0xf8d14479
    887c:	andcc	r2, r1, #64, 4
    8880:	subcs	pc, r0, #12648448	; 0xc10000
    8884:			; <UNDEFINED> instruction: 0xf8dbe541
    8888:	usat	r1, #13, r4, asr #2
    888c:	svcne	0x00acf8d2
    8890:	tstls	pc, r0, lsr #12
    8894:	bl	fe146880 <pclose@plt+0xfe144838>
    8898:	strmi	r9, [r2], -pc, lsl #18
    889c:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
    88a0:			; <UNDEFINED> instruction: 0xff00f7fa
    88a4:	strtmi	r4, [r0], -r1, lsl #12
    88a8:			; <UNDEFINED> instruction: 0xf996f7ff
    88ac:	bmi	f42838 <pclose@plt+0xf407f0>
    88b0:	andlt	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    88b4:	ldrdcs	pc, [r8], -fp
    88b8:	ldrbcs	pc, [r4, #-2243]!	; 0xfffff73d	; <UNPREDICTABLE>
    88bc:	ldrdcs	pc, [ip], -fp
    88c0:	strcs	pc, [r0, #2243]	; 0x8c3
    88c4:	ldrdcs	pc, [r4], -fp
    88c8:	strcs	pc, [ip, #2243]	; 0x8c3
    88cc:			; <UNDEFINED> instruction: 0x2014f8db
    88d0:	ldrcs	pc, [r8, #2243]	; 0x8c3
    88d4:			; <UNDEFINED> instruction: 0x2010f8db
    88d8:	strcs	pc, [r4, #2243]!	; 0x8c3
    88dc:	ldrdcs	pc, [r0], -fp
    88e0:	ldrcs	pc, [r0, #2243]!	; 0x8c3
    88e4:	cfldr32	mvfx14, [pc, #396]	; 8a78 <pclose@plt+0x6a30>
    88e8:	vadd.f32	s13, s14, s17
    88ec:	ldr	r8, [pc, #2566]	; 92fa <pclose@plt+0x72b2>
    88f0:	ldrdcc	pc, [ip], #133	; 0x85
    88f4:	smuadmi	r0, r3, r4
    88f8:	cfstrsge	mvf15, [r9, #-508]!	; 0xfffffe04
    88fc:	ldrbtmi	r4, [ip], #-3113	; 0xfffff3d7
    8900:			; <UNDEFINED> instruction: 0x271cf8d4
    8904:			; <UNDEFINED> instruction: 0xf77f2a00
    8908:			; <UNDEFINED> instruction: 0xf8dfad3a
    890c:			; <UNDEFINED> instruction: 0xf50d909c
    8910:	ldrtmi	r7, [lr], -lr, asr #17
    8914:	ldrbtmi	r9, [r9], #1295	; 0x50f
    8918:			; <UNDEFINED> instruction: 0xf8d9e00b
    891c:	andcc	r1, r2, #252, 30	; 0x3f0
    8920:	addmi	r3, sl, #16384	; 0x4000
    8924:			; <UNDEFINED> instruction: 0xf8d4da27
    8928:	smladcc	r1, ip, r7, r2
    892c:	adcsmi	r3, sl, #160, 12	; 0xa000000
    8930:			; <UNDEFINED> instruction: 0xf8d4dd21
    8934:	vst1.8	{d16}, [pc :64], r0
    8938:	ldrmi	r7, [r9], -r0, lsl #7
    893c:	bl	11148 <pclose@plt+0xf100>
    8940:	strbmi	r0, [r0], -r6, lsl #24
    8944:			; <UNDEFINED> instruction: 0x5098f8dc
    8948:			; <UNDEFINED> instruction: 0xf8db9501
    894c:	strls	r5, [r0, #-320]	; 0xfffffec0
    8950:	bl	18c693c <pclose@plt+0x18c48f4>
    8954:			; <UNDEFINED> instruction: 0x0710f8d4
    8958:	ldrtmi	r4, [r0], #-1601	; 0xfffff9bf
    895c:	blx	fe3c6960 <pclose@plt+0xfe3c4918>
    8960:			; <UNDEFINED> instruction: 0xf8d49b0f
    8964:			; <UNDEFINED> instruction: 0xf8d32240
    8968:	mrrcne	0, 12, r3, r1, cr12
    896c:	subne	pc, r0, #196, 16	; 0xc40000
    8970:	cmnmi	pc, r3, lsr r0	; <UNPREDICTABLE>
    8974:	ldrbeq	sp, [fp], #465	; 0x1d1
    8978:			; <UNDEFINED> instruction: 0xf57f9d0f
    897c:	str	sl, [r0, #-3287]	; 0xfffff329
    8980:	ldrbtmi	r4, [ip], #-3082	; 0xfffff3f6
    8984:	svclt	0x0000e768
    8988:	andeq	r0, r0, r0
    898c:	andeq	pc, r1, ip, lsl r4	; <UNPREDICTABLE>
    8990:			; <UNDEFINED> instruction: 0x0001d7bc
    8994:	andeq	r9, r0, r6, lsl ip
    8998:	andeq	pc, r1, r4, ror r3	; <UNPREDICTABLE>
    899c:	andeq	r9, r0, r6, asr #23
    89a0:	andeq	r0, r0, r0, lsr #4
    89a4:	andeq	pc, r1, lr, ror #5
    89a8:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    89ac:	andeq	r9, r0, r2, ror #21
    89b0:			; <UNDEFINED> instruction: 0x260c49f5
    89b4:			; <UNDEFINED> instruction: 0xac134af5
    89b8:	ldmmi	r5!, {r0, r3, r4, r5, r6, sl, lr}^
    89bc:	movwcs	r4, #42106	; 0xa47a
    89c0:	subspl	pc, ip, #13697024	; 0xd10000
    89c4:	msrpl	(UNDEF: 108), r2
    89c8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    89cc:	stmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    89d0:	ldmibeq	r2, {r0, r2, r3, r8, ip, sp, lr, pc}
    89d4:			; <UNDEFINED> instruction: 0xf605fb06
    89d8:	stmdavs	r7, {r1, r2, r3, r5, r6, r7, r8, sl, fp, lr}
    89dc:	ldrtmi	r4, [r1], #-1568	; 0xfffff9e0
    89e0:	andpl	pc, r5, sl, asr r8	; <UNPREDICTABLE>
    89e4:	andcs	r4, r1, #369098752	; 0x16000000
    89e8:	bvc	44134 <pclose@plt+0x420ec>
    89ec:	stmdavs	sp!, {r0, r3, r4, r9, sl, lr}
    89f0:	cdp	4, 8, cr4, cr5, cr15, {1}
    89f4:			; <UNDEFINED> instruction: 0xeeb77a27
    89f8:	vstr	s14, [sp, #796]	; 0x31c
    89fc:			; <UNDEFINED> instruction: 0xf8d67b02
    8a00:			; <UNDEFINED> instruction: 0x260c5570
    8a04:			; <UNDEFINED> instruction: 0xf10d9500
    8a08:			; <UNDEFINED> instruction: 0xf7f90556
    8a0c:	stmibmi	r2!, {r1, r2, r8, r9, fp, sp, lr, pc}^
    8a10:	ldrbtmi	r4, [sl], #-2786	; 0xfffff51e
    8a14:	sfmpl	f7, 3, [ip], #-8
    8a18:	stmiami	r1!, {r0, r3, fp, sp}^
    8a1c:	svclt	0x00c44478
    8a20:	eorvc	r2, r3, #-1409286144	; 0xac000000
    8a24:			; <UNDEFINED> instruction: 0xf85a230a
    8a28:			; <UNDEFINED> instruction: 0xf8d01001
    8a2c:	lfm	f0, 2, [r1, #368]	; 0x170
    8a30:	ldrmi	r7, [r9], -r0, lsl #20
    8a34:			; <UNDEFINED> instruction: 0xf600fb06
    8a38:	cdp	6, 15, cr4, cr8, cr8, {1}
    8a3c:	ldrtmi	r7, [r4], #2663	; 0xa67
    8a40:	andcs	r4, r1, #369098752	; 0x16000000
    8a44:	bvs	441bc <pclose@plt+0x42174>
    8a48:	bvc	fe9c446c <pclose@plt+0xfe9c2424>
    8a4c:	bvc	ff204530 <pclose@plt+0xff2024e8>
    8a50:	blvc	c408c <pclose@plt+0xc2044>
    8a54:	ldrbvs	pc, [r0, #-2262]!	; 0xfffff72a	; <UNPREDICTABLE>
    8a58:	strcs	r9, [ip], -r0, lsl #12
    8a5c:	b	ff746a48 <pclose@plt+0xff744a00>
    8a60:	bmi	ff45b1a8 <pclose@plt+0xff459160>
    8a64:	vqshl.s8	q2, q13, q1
    8a68:	stmdacs	r9, {r2, r3, r5, r6, sl, fp, ip, lr}
    8a6c:	ldrbtmi	r4, [r8], #-2255	; 0xfffff731
    8a70:			; <UNDEFINED> instruction: 0x232bbfc4
    8a74:	blge	625d08 <pclose@plt+0x623cc0>
    8a78:	movwcs	r9, #41743	; 0xa30f
    8a7c:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    8a80:	subseq	pc, ip, #208, 16	; 0xd00000
    8a84:	bvc	441d0 <pclose@plt+0x42188>
    8a88:	blx	19a2f6 <pclose@plt+0x1982ae>
    8a8c:	stmdals	pc, {r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    8a90:	bvc	1a04678 <pclose@plt+0x1a02630>
    8a94:	ldrmi	r4, [r6], #-1204	; 0xfffffb4c
    8a98:	lfm	f2, 2, [ip, #4]
    8a9c:	vdiv.f32	s12, s14, s0
    8aa0:			; <UNDEFINED> instruction: 0xeeb77aa6
    8aa4:	vstr	s14, [sp, #796]	; 0x31c
    8aa8:			; <UNDEFINED> instruction: 0xf8d67b02
    8aac:			; <UNDEFINED> instruction: 0x96006570
    8ab0:			; <UNDEFINED> instruction: 0xf7f9260c
    8ab4:	ldmibmi	lr!, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    8ab8:			; <UNDEFINED> instruction: 0xee074abe
    8abc:	ldrbtmi	r7, [r9], #-2704	; 0xfffff570
    8ac0:	mrc	4, 7, r4, cr8, cr10, {3}
    8ac4:			; <UNDEFINED> instruction: 0xf8d17a67
    8ac8:	vqsub.s8	<illegal reg q0.5>, q1, q6
    8acc:	blx	19e886 <pclose@plt+0x19c83e>
    8ad0:	ldrtmi	pc, [r7], #-1537	; 0xfffff9ff	; <UNPREDICTABLE>
    8ad4:	andcs	r4, r1, #369098752	; 0x16000000
    8ad8:	bvs	4423c <pclose@plt+0x421f4>
    8adc:	cdp	7, 8, cr2, cr7, cr12, {0}
    8ae0:	stmdacs	r9, {r1, r2, r5, r7, r9, fp, ip, sp, lr}
    8ae4:	rsbeq	pc, sl, sp, lsl #2
    8ae8:	svclt	0x00c49010
    8aec:	strvc	r2, [r3, -fp, lsr #6]!
    8af0:	ldrmi	r2, [r9], -sl, lsl #6
    8af4:	bvc	ff2045d8 <pclose@plt+0xff202590>
    8af8:	blvc	c4134 <pclose@plt+0xc20ec>
    8afc:	ldrbvs	pc, [r0, #-2262]!	; 0xfffff72a	; <UNPREDICTABLE>
    8b00:	cfmsub32ge	mvax0, mvfx9, mvfx13, mvfx0
    8b04:	b	fe246af0 <pclose@plt+0xfe244aa8>
    8b08:	ldrls	r4, [r1], -fp, lsr #19
    8b0c:	ldrbtmi	r4, [sl], #-2731	; 0xfffff555
    8b10:	sfmpl	f7, 3, [ip], #-8
    8b14:	stmiami	sl!, {r0, r3, fp, sp}
    8b18:	svclt	0x00c44478
    8b1c:			; <UNDEFINED> instruction: 0xf884232b
    8b20:	movwcs	r3, #40998	; 0xa026
    8b24:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    8b28:	subseq	pc, ip, #208, 16	; 0xd00000
    8b2c:	bvc	44278 <pclose@plt+0x42230>
    8b30:	blx	1da39e <pclose@plt+0x1d8356>
    8b34:	ldrtmi	pc, [r0], -r0, lsl #14	; <UNPREDICTABLE>
    8b38:	bvc	1a04720 <pclose@plt+0x1a026d8>
    8b3c:	ldrmi	r4, [r7], #-1212	; 0xfffffb44
    8b40:	lfm	f2, 2, [ip, #4]
    8b44:	vdiv.f32	s12, s14, s0
    8b48:			; <UNDEFINED> instruction: 0xeeb77aa6
    8b4c:	vstr	s14, [sp, #796]	; 0x31c
    8b50:			; <UNDEFINED> instruction: 0xf8d77b02
    8b54:	smlsdxls	r0, r0, r5, r7
    8b58:	ldrbeq	pc, [lr, -sp, lsl #2]!	; <UNPREDICTABLE>
    8b5c:	b	1746b48 <pclose@plt+0x1744b00>
    8b60:			; <UNDEFINED> instruction: 0xf04f4998
    8b64:	bmi	fe60bb9c <pclose@plt+0xfe609b54>
    8b68:	vqshl.s8	q2, q13, q1
    8b6c:	stmdacs	r9, {r2, r3, r5, r6, r9, sl, fp, ip, lr}
    8b70:	ldrbtmi	r4, [r8], #-2198	; 0xfffff76a
    8b74:			; <UNDEFINED> instruction: 0x232bbfc4
    8b78:	eorscc	pc, r0, r4, lsl #17
    8b7c:			; <UNDEFINED> instruction: 0xf85a230a
    8b80:			; <UNDEFINED> instruction: 0xf8d01001
    8b84:	lfm	f0, 2, [r1, #368]	; 0x170
    8b88:	ldrmi	r7, [r9], -r0, lsl #20
    8b8c:	stc2	11, cr15, [r0], {12}	; <UNPREDICTABLE>
    8b90:	mrc	6, 7, r4, cr8, cr8, {1}
    8b94:	strbtmi	r7, [r6], #2663	; 0xa67
    8b98:	andcs	r4, r1, #148, 8	; 0x94000000
    8b9c:	bvs	4431c <pclose@plt+0x422d4>
    8ba0:	bvc	fe9c45c4 <pclose@plt+0xfe9c257c>
    8ba4:	bvc	ff204688 <pclose@plt+0xff202640>
    8ba8:	blvc	c41e4 <pclose@plt+0xc219c>
    8bac:	ldrbvs	pc, [r0, #-2268]!	; 0xfffff724	; <UNPREDICTABLE>
    8bb0:			; <UNDEFINED> instruction: 0xf7f99600
    8bb4:	stmibmi	r6, {r1, r4, r5, r9, fp, sp, lr, pc}
    8bb8:	stceq	0, cr15, [ip], {79}	; 0x4f
    8bbc:	ldrbtmi	r4, [sl], #-2693	; 0xfffff57b
    8bc0:	cdppl	2, 6, cr15, cr12, cr2, {0}
    8bc4:	stmmi	r4, {r0, r3, fp, sp}
    8bc8:	svclt	0x00c44478
    8bcc:			; <UNDEFINED> instruction: 0xf884232b
    8bd0:	movwcs	r3, #41018	; 0xa03a
    8bd4:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    8bd8:	subseq	pc, ip, #208, 16	; 0xd00000
    8bdc:	bvc	44328 <pclose@plt+0x422e0>
    8be0:	blx	31a44e <pclose@plt+0x318406>
    8be4:	strbmi	pc, [r0], -r0, lsl #24	; <UNPREDICTABLE>
    8be8:	bvc	1a047d0 <pclose@plt+0x1a02788>
    8bec:	ldrmi	r4, [r4], #1254	; 0x4e6
    8bf0:	lfm	f2, 2, [lr, #4]
    8bf4:	vdiv.f32	s12, s14, s0
    8bf8:			; <UNDEFINED> instruction: 0xeeb77aa6
    8bfc:	vstr	s14, [sp, #796]	; 0x31c
    8c00:			; <UNDEFINED> instruction: 0xf8dc7b02
    8c04:			; <UNDEFINED> instruction: 0x96006570
    8c08:	b	1c6bf4 <pclose@plt+0x1c4bac>
    8c0c:			; <UNDEFINED> instruction: 0xf04f4973
    8c10:	bmi	1ccbc48 <pclose@plt+0x1cc9c00>
    8c14:	vqshl.s8	q2, q13, q1
    8c18:	stmdacs	r9, {r2, r3, r5, r6, r9, sl, fp, ip, lr}
    8c1c:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
    8c20:			; <UNDEFINED> instruction: 0x232bbfc4
    8c24:	subcc	pc, r4, r4, lsl #17
    8c28:			; <UNDEFINED> instruction: 0xf85a230a
    8c2c:			; <UNDEFINED> instruction: 0xf8d01001
    8c30:	lfm	f0, 2, [r1, #368]	; 0x170
    8c34:	ldrmi	r7, [r9], -r0, lsl #20
    8c38:	stc2	11, cr15, [r0], {12}	; <UNPREDICTABLE>
    8c3c:	cdp	6, 15, cr4, cr8, cr8, {2}
    8c40:	strbtmi	r7, [r6], #2663	; 0xa67
    8c44:	andcs	r4, r1, #148, 8	; 0x94000000
    8c48:	bvs	443c8 <pclose@plt+0x42380>
    8c4c:	bvc	fe9c4670 <pclose@plt+0xfe9c2628>
    8c50:	bvc	ff204734 <pclose@plt+0xff2026ec>
    8c54:	blvc	c4290 <pclose@plt+0xc2248>
    8c58:	ldrbvs	pc, [r0, #-2268]!	; 0xfffff724	; <UNPREDICTABLE>
    8c5c:			; <UNDEFINED> instruction: 0xf7f99600
    8c60:	bmi	18833d8 <pclose@plt+0x1881390>
    8c64:			; <UNDEFINED> instruction: 0xf04f4961
    8c68:	ldrbtmi	r0, [sl], #-3084	; 0xfffff3f4
    8c6c:	ldrbtmi	r9, [r9], #-3600	; 0xfffff1f0
    8c70:	subscs	pc, ip, #13762560	; 0xd20000
    8c74:	tstne	r2, ip, lsl #22	; <UNPREDICTABLE>
    8c78:	ldrbne	pc, [r4, #-2257]!	; 0xfffff72f	; <UNPREDICTABLE>
    8c7c:	ldmdami	ip, {r0, r3, fp, sp}^
    8c80:			; <UNDEFINED> instruction: 0x232bbfc4
    8c84:	subcc	pc, lr, r4, lsl #17
    8c88:			; <UNDEFINED> instruction: 0xf85a4623
    8c8c:			; <UNDEFINED> instruction: 0xf8db0000
    8c90:	ldflss	f2, [r1], {48}	; 0x30
    8c94:	stmib	sp, {r8, fp, sp, lr}^
    8c98:	stmib	sp, {r3, r9, ip, pc}^
    8c9c:	strls	r7, [r5], #-2054	; 0xfffff7fa
    8ca0:	teqmi	r4, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
    8ca4:	strls	r9, [r2], -r3, lsl #2
    8ca8:	cfstrsls	mvf9, [pc], {4}
    8cac:	strpl	lr, [r0], #-2509	; 0xfffff633
    8cb0:	ldc2l	7, cr15, [r8], #1000	; 0x3e8
    8cb4:	andcs	r4, r0, r1, lsl #12
    8cb8:			; <UNDEFINED> instruction: 0xff8ef7fe
    8cbc:	blmi	1381fbc <pclose@plt+0x137ff74>
    8cc0:			; <UNDEFINED> instruction: 0xf8d420a0
    8cc4:			; <UNDEFINED> instruction: 0xf8db2710
    8cc8:			; <UNDEFINED> instruction: 0xf85a1138
    8ccc:			; <UNDEFINED> instruction: 0xf8d99003
    8cd0:	blx	14cda <pclose@plt+0x12c92>
    8cd4:			; <UNDEFINED> instruction: 0xf7ff2003
    8cd8:			; <UNDEFINED> instruction: 0xf8d6f8d1
    8cdc:			; <UNDEFINED> instruction: 0xf8d42c24
    8ce0:	bcs	155e8 <pclose@plt+0x135a0>
    8ce4:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    8ce8:	subcc	pc, r0, #196, 16	; 0xc40000
    8cec:	ldrdcc	pc, [ip], #133	; 0x85
    8cf0:	blge	1186af4 <pclose@plt+0x1184aac>
    8cf4:	strcs	r4, [r0, -r0, asr #20]
    8cf8:	ldrdhi	pc, [r0, -pc]
    8cfc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8d00:	ldrbtmi	r5, [r8], #2575	; 0xa0f
    8d04:	mul	r4, r2, r6
    8d08:	stccs	8, cr15, [r4], #-872	; 0xfffffc98
    8d0c:	adcsmi	r3, sl, #262144	; 0x40000
    8d10:			; <UNDEFINED> instruction: 0xf8d9dd33
    8d14:	adccs	r1, r0, #0
    8d18:			; <UNDEFINED> instruction: 0x5710f8d4
    8d1c:	blx	59e0a <pclose@plt+0x57dc2>
    8d20:	ldrmi	r2, [r5], #-514	; 0xfffffdfe
    8d24:	rsbsmi	pc, pc, #51	; 0x33
    8d28:			; <UNDEFINED> instruction: 0xf8d4d027
    8d2c:			; <UNDEFINED> instruction: 0xf8d81240
    8d30:	strdcc	r2, [r1, -ip]
    8d34:	addsmi	r3, r1, #4096	; 0x1000
    8d38:			; <UNDEFINED> instruction: 0xf8d5da1f
    8d3c:	bcs	10fa4 <pclose@plt+0xef5c>
    8d40:	bge	19fd0d0 <pclose@plt+0x19fb088>
    8d44:			; <UNDEFINED> instruction: 0xf8db9701
    8d48:	vst4.<illegal width 64>	{d22-d25}, [pc :128], r0
    8d4c:	cdp	3, 0, cr7, cr8, cr0, {4}
    8d50:			; <UNDEFINED> instruction: 0x46192a10
    8d54:	andcs	r4, r1, #16, 12	; 0x1000000
    8d58:			; <UNDEFINED> instruction: 0xf7f99600
    8d5c:			; <UNDEFINED> instruction: 0xee18e95e
    8d60:			; <UNDEFINED> instruction: 0x46281a10
    8d64:			; <UNDEFINED> instruction: 0xf88af7ff
    8d68:			; <UNDEFINED> instruction: 0xf8d49b0f
    8d6c:			; <UNDEFINED> instruction: 0xf8d32240
    8d70:	andcc	r3, r1, #204	; 0xcc
    8d74:	subcs	pc, r0, #196, 16	; 0xc40000
    8d78:	ldmib	sp, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    8d7c:			; <UNDEFINED> instruction: 0xf7ff5a0f
    8d80:			; <UNDEFINED> instruction: 0xf7f8bafe
    8d84:	svclt	0x0000ef6c
    8d88:	andeq	sp, r1, ip, asr #12
    8d8c:	andeq	sp, r1, r8, ror #17
    8d90:	andeq	r0, r0, r0, lsl r2
    8d94:	andeq	r0, r0, ip, lsr r2
    8d98:	andeq	r0, r0, r8, asr r2
    8d9c:	muleq	r1, r2, r8
    8da0:	andeq	sp, r1, r8, ror #11
    8da4:	andeq	r0, r0, r4, asr #4
    8da8:	andeq	sp, r1, r0, asr #16
    8dac:	muleq	r1, r6, r5
    8db0:	andeq	sp, r1, r6, asr #10
    8db4:	andeq	sp, r1, r4, ror #15
    8db8:	andeq	r0, r0, ip, asr r2
    8dbc:	muleq	r1, r6, r7
    8dc0:	andeq	sp, r1, ip, ror #9
    8dc4:	andeq	r0, r0, r4, asr r2
    8dc8:	andeq	sp, r1, ip, lsr r7
    8dcc:	muleq	r1, r2, r4
    8dd0:	andeq	r0, r0, r8, lsr #4
    8dd4:	andeq	sp, r1, r6, ror #13
    8dd8:	andeq	sp, r1, ip, lsr r4
    8ddc:	andeq	r0, r0, ip, lsl r2
    8de0:	muleq	r1, r0, r6
    8de4:	andeq	sp, r1, r6, ror #7
    8de8:	muleq	r1, sl, r3
    8dec:	andeq	sp, r1, r6, lsr r6
    8df0:	andeq	r0, r0, r4, lsl #4
    8df4:	andeq	r0, r0, r0, ror #4
    8df8:	strdeq	sp, [r1], -r8
    8dfc:	strdeq	sp, [r1], -r2
    8e00:	mvnsmi	lr, sp, lsr #18
    8e04:	stcne	6, cr15, [r8, #-692]!	; 0xfffffd4c
    8e08:			; <UNDEFINED> instruction: 0x46054c3d
    8e0c:			; <UNDEFINED> instruction: 0xae094a3d
    8e10:	ldrbtmi	r4, [ip], #-2877	; 0xfffff4c3
    8e14:			; <UNDEFINED> instruction: 0xf8df447a
    8e18:			; <UNDEFINED> instruction: 0xf8d480f4
    8e1c:	ldmpl	r3, {r7, ip}^
    8e20:	stmdbcc	r2, {r3, r4, r5, r6, r7, sl, lr}
    8e24:			; <UNDEFINED> instruction: 0xf8cd681b
    8e28:			; <UNDEFINED> instruction: 0xf04f3924
    8e2c:			; <UNDEFINED> instruction: 0xf7fd0300
    8e30:	bmi	e08c6c <pclose@plt+0xe06c24>
    8e34:	orrvc	pc, r0, #1325400064	; 0x4f000000
    8e38:	ldrbtmi	r9, [sl], #-1282	; 0xfffffafe
    8e3c:	andcs	r9, r1, #0, 4
    8e40:	ldrtmi	r4, [r0], -r1, lsl #12
    8e44:	ldrmi	r9, [r9], -r1, lsl #2
    8e48:	stmia	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e4c:			; <UNDEFINED> instruction: 0xf7fd4630
    8e50:	blmi	c48b44 <pclose@plt+0xc46afc>
    8e54:			; <UNDEFINED> instruction: 0xf8d3447b
    8e58:			; <UNDEFINED> instruction: 0x46053ff8
    8e5c:	cmple	r7, r0, lsl #22
    8e60:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    8e64:			; <UNDEFINED> instruction: 0xf44f4c2d
    8e68:	pushmi	{r8, r9, sp, lr}
    8e6c:			; <UNDEFINED> instruction: 0xf8df447c
    8e70:	ldrbtmi	ip, [r9], #-180	; 0xffffff4c
    8e74:	ldrbeq	pc, [r8, r4, lsr #3]	; <UNPREDICTABLE>
    8e78:	ldrdcs	pc, [r0], r4
    8e7c:	stmdbvs	r9, {r2, r3, r4, r5, r6, r7, sl, lr}^
    8e80:	svcge	0x00499707
    8e84:			; <UNDEFINED> instruction: 0xf8cd3a02
    8e88:	strtmi	ip, [sl], #-0
    8e8c:	tstvc	r3, r1, lsl #10	; <UNPREDICTABLE>
    8e90:	ldrtmi	r9, [r8], -r1
    8e94:	andne	lr, r2, #3358720	; 0x334000
    8e98:	tstvc	r1, r4, lsl #10	; <UNPREDICTABLE>
    8e9c:	subsvc	pc, sl, #4, 10	; 0x1000000
    8ea0:	andls	r9, r5, #-2147483647	; 0x80000001
    8ea4:	andcs	r4, r1, #26214400	; 0x1900000
    8ea8:			; <UNDEFINED> instruction: 0xf7f99604
    8eac:			; <UNDEFINED> instruction: 0x4638e8b6
    8eb0:	stmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8eb4:			; <UNDEFINED> instruction: 0xf8584b1c
    8eb8:	ldmdavs	r8, {r0, r1, ip, sp}
    8ebc:	mcr	7, 3, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    8ec0:			; <UNDEFINED> instruction: 0xf7f84630
    8ec4:			; <UNDEFINED> instruction: 0xf8d4efb8
    8ec8:	bmi	6150d0 <pclose@plt+0x613088>
    8ecc:	blne	101a0bc <pclose@plt+0x1018074>
    8ed0:	addsmi	r3, r8, #1
    8ed4:			; <UNDEFINED> instruction: 0xf103bfa8
    8ed8:	blmi	2d52dc <pclose@plt+0x2d3294>
    8edc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8ee0:	stmdbcc	r4!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8ee4:	qaddle	r4, sl, r9
    8ee8:	stcne	6, cr15, [r8, #-52]!	; 0xffffffcc
    8eec:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8ef0:	subne	pc, r0, #212, 16	; 0xd40000
    8ef4:			; <UNDEFINED> instruction: 0xf7fb2000
    8ef8:	sbfx	pc, r9, #23, #20
    8efc:	mcr	7, 5, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    8f00:	ldrdeq	lr, [r1], -sl
    8f04:	andeq	ip, r1, r8, ror pc
    8f08:	strdeq	r0, [r0], -ip
    8f0c:	andeq	ip, r1, ip, ror #30
    8f10:	andeq	r9, r0, lr, ror #10
    8f14:	andeq	sp, r1, r0, lsr #25
    8f18:	muleq	r0, sl, sl
    8f1c:	andeq	lr, r1, r0, lsl #27
    8f20:	andeq	sp, r1, r2, lsl #25
    8f24:	andeq	r9, r0, r8, asr #12
    8f28:	andeq	r0, r0, r4, lsr r2
    8f2c:	andeq	ip, r1, r0, asr #29
    8f30:	bmi	69bb9c <pclose@plt+0x699b54>
    8f34:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    8f38:	ldmdbvs	ip, {r4, r8, sl, ip, sp, pc}^
    8f3c:	stmdacs	r1!, {r3, r5, r6, r7, r8, ip, sp, pc}^
    8f40:	ldcle	0, cr13, [r0, #-156]	; 0xffffff64
    8f44:	svclt	0x00082877
    8f48:	ldrbmi	pc, [r0, #-2260]!	; 0xfffff72c	; <UNPREDICTABLE>
    8f4c:	tstcs	r1, r4, lsl sl
    8f50:	ldrdcc	pc, [ip, #-132]!	; 0xffffff7c
    8f54:			; <UNDEFINED> instruction: 0xf8c4447a
    8f58:	blcc	4d520 <pclose@plt+0x4b4d8>
    8f5c:	msrcc	SPSR_fs, r4, asr #17
    8f60:			; <UNDEFINED> instruction: 0x46206154
    8f64:	ldmdacc	r1!, {r4, r8, sl, fp, ip, sp, pc}
    8f68:	stmiale	pc!, {r0, r1, fp, sp}^	; <UNPREDICTABLE>
    8f6c:			; <UNDEFINED> instruction: 0xf2404c0d
    8f70:	ldrbtmi	r5, [ip], #-884	; 0xfffffc8c
    8f74:	strmi	pc, [r0], #-2819	; 0xfffff4fd
    8f78:	blmi	302f20 <pclose@plt+0x300ed8>
    8f7c:	ldcvs	8, cr5, [r8], {211}	; 0xd3
    8f80:			; <UNDEFINED> instruction: 0xff3ef7ff
    8f84:			; <UNDEFINED> instruction: 0xf7fd2001
    8f88:	stmdacs	r0, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    8f8c:	stmdacs	r1!, {r0, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
    8f90:			; <UNDEFINED> instruction: 0xf8d4d1d7
    8f94:	ldrb	r4, [r9, ip, ror #10]
    8f98:	andeq	sp, r1, r0, asr #23
    8f9c:	andeq	ip, r1, r6, asr lr
    8fa0:	andeq	sp, r1, r0, lsr #23
    8fa4:	andeq	r3, r4, r2, lsl #15
    8fa8:	andeq	r0, r0, r0, lsr #4
    8fac:	svcmi	0x00f0e92d
    8fb0:	stclmi	6, cr4, [r2], #24
    8fb4:	stclmi	0, cr11, [r2, #556]!	; 0x22c
    8fb8:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    8fbc:			; <UNDEFINED> instruction: 0x7720f8d4
    8fc0:			; <UNDEFINED> instruction: 0xf0002f00
    8fc4:	ldfmip	f0, [pc], {106}	; 0x6a
    8fc8:	ldrbtmi	r4, [ip], #-1584	; 0xfffff9d0
    8fcc:	strvc	pc, [r4, -r4, asr #17]!
    8fd0:			; <UNDEFINED> instruction: 0xff16f7ff
    8fd4:	andne	pc, r1, #64, 4
    8fd8:	strmi	r2, [r7], -r0, lsl #2
    8fdc:	rscvs	pc, r5, r4, lsl #10
    8fe0:	svc	0x0060f7f8
    8fe4:	stmdacc	ip!, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    8fe8:	rscseq	pc, r8, r4, lsr #3
    8fec:			; <UNDEFINED> instruction: 0xf504b10b
    8ff0:			; <UNDEFINED> instruction: 0xf7f8705a
    8ff4:			; <UNDEFINED> instruction: 0xf8dfef6a
    8ff8:	blmi	ff535d40 <pclose@plt+0xff533cf8>
    8ffc:	bmi	ff512804 <pclose@plt+0xff5107bc>
    9000:	ldmibmi	r4, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    9004:	bvs	ff986438 <pclose@plt+0xff9843f0>
    9008:	andls	r4, r6, #2046820352	; 0x7a000000
    900c:	tstls	r4, r9, ror r4
    9010:	andls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    9014:	mvnvs	pc, #8388608	; 0x800000
    9018:	blmi	ff3edc40 <pclose@plt+0xff3ebbf8>
    901c:	movwls	r4, #29819	; 0x747b
    9020:	mvnvs	pc, #4194304	; 0x400000
    9024:			; <UNDEFINED> instruction: 0xf8d99305
    9028:			; <UNDEFINED> instruction: 0xf7f80000
    902c:			; <UNDEFINED> instruction: 0x4650edb4
    9030:	svc	0x0000f7f8
    9034:	andcs	r4, r2, r5, lsl #12
    9038:	ldc2l	7, cr15, [r8], #1012	; 0x3f4
    903c:	strmi	r2, [r4], -fp, lsl #17
    9040:	stmcs	r0, {r1, r2, r3, r5, r6, sl, fp, ip, lr, pc}
    9044:			; <UNDEFINED> instruction: 0xf1a0dd5d
    9048:	blcs	289e54 <pclose@plt+0x287e0c>
    904c:	ldm	pc, {r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9050:	rscseq	pc, fp, r3, lsl r0	; <UNPREDICTABLE>
    9054:	ldrdeq	r0, [ip], #5
    9058:	rsbeq	r0, r7, r8, asr #1
    905c:	andeq	r0, fp, r7, rrx
    9060:	adcseq	r0, pc, r4, asr #1
    9064:	addseq	r0, fp, ip, lsr #1
    9068:			; <UNDEFINED> instruction: 0x260046b8
    906c:	ldrbtmi	r4, [fp], #-3003	; 0xfffff445
    9070:	svccc	0x00f8f8d3
    9074:	cmnle	lr, r0, lsl #22
    9078:	ldrbtmi	r4, [r9], #-2489	; 0xfffff647
    907c:	ldmmi	sl!, {r0, r3, r4, r5, r7, r8, sl, fp, lr}
    9080:			; <UNDEFINED> instruction: 0xf505447d
    9084:			; <UNDEFINED> instruction: 0xf1a563e5
    9088:	ldrbtmi	r0, [r8], #-728	; 0xfffffd28
    908c:	blx	2c707e <pclose@plt+0x2c5036>
    9090:	svc	0x001af7f8
    9094:	ldrbtmi	r4, [fp], #-2997	; 0xfffff44b
    9098:	svccc	0x00f8f8d3
    909c:	cmnle	r4, r0, lsl #22
    90a0:	ldrbtmi	r4, [r8], #-2227	; 0xfffff74d
    90a4:	svc	0x0010f7f8
    90a8:			; <UNDEFINED> instruction: 0xd1bc2c0a
    90ac:			; <UNDEFINED> instruction: 0x26004bb1
    90b0:			; <UNDEFINED> instruction: 0xf503447b
    90b4:			; <UNDEFINED> instruction: 0xf8d368e5
    90b8:	ldrmi	r9, [pc], -r0, lsr #14
    90bc:			; <UNDEFINED> instruction: 0xf8c3464c
    90c0:	and	r9, r7, r4, lsr #14
    90c4:	blcs	23158 <pclose@plt+0x21110>
    90c8:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    90cc:	ldrmi	r3, [ip], -r1, lsl #12
    90d0:	strcc	pc, [r4, -r7, asr #17]!
    90d4:	strbmi	r6, [r1], -r5, lsr #17
    90d8:			; <UNDEFINED> instruction: 0xf7f84628
    90dc:	stmdacs	r0, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    90e0:	fltcsdz	f1, sp
    90e4:	ldmib	r4, {r0, r1, r4, r8, sl, fp, ip, lr, pc}^
    90e8:	mrslt	r3, R11_fiq
    90ec:	stmdavs	r2!, {r1, r3, r4, r6, sp, lr}^
    90f0:			; <UNDEFINED> instruction: 0xf8d96013
    90f4:	subsvs	r3, ip, r0
    90f8:	stmdbcc	r0, {r2, r6, r7, r8, fp, sp, lr, pc}
    90fc:	andmi	pc, r0, r9, asr #17
    9100:	stmdacs	sl, {r0, r2, sp, lr, pc}
    9104:	ldmdacs	fp, {r1, r4, r6, r7, ip, lr, pc}
    9108:			; <UNDEFINED> instruction: 0xf88bd108
    910c:	ldmmi	sl, {r3, r5, r8, r9, sl, lr}
    9110:			; <UNDEFINED> instruction: 0xf5004478
    9114:	andlt	r6, fp, r5, ror #1
    9118:	svchi	0x00f0e8bd
    911c:	rscsle	r2, r4, r0, lsl #16
    9120:	mcr	7, 3, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    9124:	bl	194d20 <pclose@plt+0x192cd8>
    9128:	svclt	0x00cc0807
    912c:	movwcs	r2, #4864	; 0x1300
    9130:			; <UNDEFINED> instruction: 0xf8326802
    9134:	b	4d118c <pclose@plt+0x4cf144>
    9138:	umullsle	r3, r7, r2, r3
    913c:			; <UNDEFINED> instruction: 0xf1089a06
    9140:			; <UNDEFINED> instruction: 0xf8d20301
    9144:	addmi	r1, fp, #128	; 0x80
    9148:			; <UNDEFINED> instruction: 0xf8d2da90
    914c:	ldclne	8, cr2, [r3], #-176	; 0xffffff50
    9150:	svclt	0x00982dfd
    9154:			; <UNDEFINED> instruction: 0xf0002a00
    9158:	bls	1e94e4 <pclose@plt+0x1e749c>
    915c:	stmdaeq	r3, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    9160:			; <UNDEFINED> instruction: 0x461e4432
    9164:	strmi	pc, [r8, -r2, lsl #17]!
    9168:			; <UNDEFINED> instruction: 0xf8d5e780
    916c:	strbmi	r1, [r0], -r0, asr #4
    9170:	blx	fe747164 <pclose@plt+0xfe74511c>
    9174:	blmi	fe082fd4 <pclose@plt+0xfe080f8c>
    9178:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    917c:	subne	pc, r0, #13828096	; 0xd30000
    9180:	blx	fe547174 <pclose@plt+0xfe54512c>
    9184:	ldrb	r4, [r9, -r1, lsl #12]!
    9188:	ldclne	13, cr4, [r1], #-500	; 0xfffffe0c
    918c:	rscseq	pc, pc, #-2147483599	; 0x80000031
    9190:	stmdaeq	r7, {r1, r2, r8, r9, fp, sp, lr, pc}
    9194:			; <UNDEFINED> instruction: 0xf505447d
    9198:	strmi	r6, [r1], #-229	; 0xffffff1b
    919c:			; <UNDEFINED> instruction: 0xf7f84430
    91a0:	movwcs	lr, #3346	; 0xd12
    91a4:	stmdacc	r8!, {r0, r2, r7, fp, ip, sp, lr, pc}
    91a8:	ldmdami	r6!, {r5, r6, r8, r9, sl, sp, lr, pc}^
    91ac:	stmdaeq	r7, {r1, r2, r8, r9, fp, sp, lr, pc}
    91b0:			; <UNDEFINED> instruction: 0xf8d04478
    91b4:	blcs	1726c <pclose@plt+0x15224>
    91b8:	movwcs	fp, #7948	; 0x1f0c
    91bc:			; <UNDEFINED> instruction: 0xf8c02300
    91c0:	svclt	0x0014382c
    91c4:			; <UNDEFINED> instruction: 0xf50038f8
    91c8:			; <UNDEFINED> instruction: 0xf7f8705a
    91cc:	smlsldx	lr, sp, lr, lr
    91d0:	stclle	14, cr2, [lr], #-0
    91d4:	stmdaeq	r6, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    91d8:	bl	202f00 <pclose@plt+0x200eb8>
    91dc:	strtmi	r0, [lr], -r5, lsl #16
    91e0:	adcmi	lr, lr, #68, 14	; 0x1100000
    91e4:			; <UNDEFINED> instruction: 0x3601bfb8
    91e8:	mcrcs	7, 0, lr, cr0, cr4, {7}
    91ec:			; <UNDEFINED> instruction: 0xf106bfc4
    91f0:	bl	1d6df4 <pclose@plt+0x1d4dac>
    91f4:			; <UNDEFINED> instruction: 0xf73f0806
    91f8:			; <UNDEFINED> instruction: 0xe7ebaf39
    91fc:	andne	pc, r1, #64, 4
    9200:	stmdals	r5, {r8, sp}
    9204:	mcr	7, 2, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    9208:			; <UNDEFINED> instruction: 0xf8d29a04
    920c:	ldmdavs	r9, {r2, r5, r8, r9, sl, ip, sp}^
    9210:	rsble	r2, r2, r0, lsl #18
    9214:	strne	pc, [r4, -r2, asr #17]!
    9218:	vpmin.s8	q10, q0, <illegal reg q5.5>
    921c:	stmvs	lr, {r0, r8, r9, ip}
    9220:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    9224:			; <UNDEFINED> instruction: 0xf5024d59
    9228:			; <UNDEFINED> instruction: 0xf8d260e5
    922c:	ldrbtmi	r2, [sp], #-128	; 0xffffff80
    9230:	blne	ff4aea40 <pclose@plt+0xff4ac9f8>
    9234:	bcc	6e63c <pclose@plt+0x6c5f4>
    9238:	andcs	r9, r1, #268435456	; 0x10000000
    923c:	mcr	7, 7, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    9240:	stmdaeq	r0, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    9244:	ldr	r4, [r1, -r6, lsl #12]
    9248:	ldrbtmi	r4, [sp], #-3409	; 0xfffff2af
    924c:			; <UNDEFINED> instruction: 0x3724f8d5
    9250:	ldrdhi	pc, [r0], -r3
    9254:	svceq	0x0000f1b8
    9258:			; <UNDEFINED> instruction: 0xf505d0bc
    925c:	vmax.s8	q11, q8, <illegal reg q10.5>
    9260:	tstcs	r0, r1, lsl #4
    9264:	strhi	pc, [r4, -r5, asr #17]!
    9268:			; <UNDEFINED> instruction: 0xf7f84630
    926c:			; <UNDEFINED> instruction: 0xf8d5ee1c
    9270:			; <UNDEFINED> instruction: 0xf8d81080
    9274:	vhadd.s8	d18, d0, d8
    9278:	stclmi	3, cr1, [r6, #-4]
    927c:	stmdbcc	r1, {r0, r3, r6, r7, r8, r9, fp, ip}
    9280:	tstls	r1, r0, lsr r6
    9284:	andls	r4, r2, #2097152000	; 0x7d000000
    9288:	andcs	r4, r1, #26214400	; 0x1900000
    928c:			; <UNDEFINED> instruction: 0xf7f89500
    9290:	bl	204da8 <pclose@plt+0x202d60>
    9294:	strmi	r0, [r6], -r0, lsl #16
    9298:	andcs	lr, ip, r8, ror #13
    929c:	blx	a47292 <pclose@plt+0xa4524a>
    92a0:	ldmdami	sp!, {r0, r1, r2, r9, sl, lr}
    92a4:	strvc	pc, [r0, -r4, asr #17]!
    92a8:			; <UNDEFINED> instruction: 0xf7fb4478
    92ac:	adcsvs	pc, r8, r7, lsr fp	; <UNPREDICTABLE>
    92b0:	ldcmi	6, cr14, [sl, #-548]!	; 0xfffffddc
    92b4:			; <UNDEFINED> instruction: 0xf5c61e73
    92b8:	bl	1e5cc0 <pclose@plt+0x1e3c78>
    92bc:	ldrbtmi	r0, [sp], #-2051	; 0xfffff7fd
    92c0:			; <UNDEFINED> instruction: 0xf5059309
    92c4:	stmibne	r1, {r0, r2, r5, r6, r7, sp, lr}
    92c8:			; <UNDEFINED> instruction: 0xf7f84418
    92cc:	blls	2844c4 <pclose@plt+0x28247c>
    92d0:	movwcs	r4, #1566	; 0x61e
    92d4:	stmdacc	r8!, {r0, r2, r7, fp, ip, sp, lr, pc}
    92d8:	ldrmi	lr, [r9], -r8, asr #13
    92dc:	mrccs	7, 1, lr, cr1, cr12, {4}
    92e0:	stmdavs	r2!, {r0, r2, r4, r8, sl, fp, ip, lr, pc}^
    92e4:	andsvs	r4, r3, r8, lsr #12
    92e8:	ldcl	7, cr15, [r4], #-992	; 0xfffffc20
    92ec:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    92f0:	rscvs	pc, r5, r0, lsl #10
    92f4:	blx	4c72ea <pclose@plt+0x4c52a2>
    92f8:	ldrdcc	pc, [r0], -r9
    92fc:	adcvs	r6, r0, r3, lsr #32
    9300:	subsvs	fp, ip, r3, lsl #2
    9304:	andls	pc, r4, r4, asr #17
    9308:	andmi	pc, r0, r9, asr #17
    930c:	strdcs	lr, [ip], -pc	; <UNPREDICTABLE>
    9310:	blx	ffbc7304 <pclose@plt+0xffbc52bc>
    9314:			; <UNDEFINED> instruction: 0xf8c74604
    9318:	strb	r0, [r7, r4, lsr #14]!
    931c:	andcc	r1, r1, #1998848	; 0x1e8000
    9320:			; <UNDEFINED> instruction: 0xf77f4291
    9324:	stmdals	r8, {r1, r3, r4, r8, r9, sl, fp, sp, pc}
    9328:	rscseq	pc, pc, #-2147483599	; 0x80000031
    932c:	strmi	r9, [r1], -r9, lsl #6
    9330:	ldrtmi	r4, [r1], #-1048	; 0xfffffbe8
    9334:	mcrr	7, 15, pc, r6, cr8	; <UNPREDICTABLE>
    9338:	str	r9, [lr, -r9, lsl #22]
    933c:	andeq	lr, r1, r4, lsr ip
    9340:	ldrdeq	ip, [r1], -r2
    9344:	andeq	lr, r1, r2, lsr #24
    9348:	andeq	lr, r1, ip, ror #23
    934c:	andeq	r0, r0, r4, lsr r2
    9350:	andeq	lr, r1, r4, ror #23
    9354:	andeq	lr, r1, r0, ror #23
    9358:	ldrdeq	lr, [r1], -r0
    935c:	andeq	sp, r1, r6, lsl #21
    9360:	andeq	ip, r0, r2, lsl #17
    9364:	andeq	lr, r1, ip, ror #22
    9368:	andeq	r9, r0, sl, asr #8
    936c:	andeq	sp, r1, lr, asr sl
    9370:	andeq	ip, r0, sl, asr r8
    9374:	andeq	lr, r1, ip, lsr fp
    9378:	ldrdeq	lr, [r1], -ip
    937c:	andeq	lr, r1, r2, ror sl
    9380:	andeq	lr, r1, r8, asr sl
    9384:	andeq	lr, r1, ip, lsr sl
    9388:	andeq	lr, r1, sl, asr #19
    938c:	andeq	r9, r0, sl, ror r1
    9390:	andeq	lr, r1, r2, lsr #19
    9394:	andeq	r9, r0, r4, lsr #2
    9398:	andeq	ip, r0, r4, asr r6
    939c:	andeq	lr, r1, lr, lsr #18
    93a0:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    93a4:	push	{r0, r1, r3, r4, r5, r7, r9, fp, lr}
    93a8:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
    93ac:	blhi	144868 <pclose@plt+0x142820>
    93b0:	blmi	fee5abec <pclose@plt+0xfee58ba4>
    93b4:	ldrbtmi	r4, [fp], #-2489	; 0xfffff647
    93b8:	svcvs	0x00fcf8d2
    93bc:			; <UNDEFINED> instruction: 0xf6ad4ab8
    93c0:			; <UNDEFINED> instruction: 0xf8d30ddc
    93c4:	ldrbtmi	r7, [r9], #-128	; 0xffffff80
    93c8:	svcne	0x00339011
    93cc:	svccs	0x000a588a
    93d0:	mcr	12, 0, r4, cr9, cr4, {5}
    93d4:	ldmdavs	r2, {r4, r9, fp, ip, sp}
    93d8:	ldmcs	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}^
    93dc:	andeq	pc, r0, #79	; 0x4f
    93e0:	ldrsbtcs	fp, [sl], -r8
    93e4:	cfldrsle	mvf4, [r9, #-496]	; 0xfffffe10
    93e8:	mvncs	pc, #-1610612732	; 0xa0000004
    93ec:	orrvs	pc, fp, #203423744	; 0xc200000
    93f0:	stmiavc	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    93f4:	blx	fe0d14e6 <pclose@plt+0xfe0cf49e>
    93f8:	bl	ff21201c <pclose@plt+0xff20ffd4>
    93fc:	strbmi	r0, [r1], -r3, ror #16
    9400:	stc2	0, cr15, [r0], #32
    9404:	strbmi	r4, [r1], -r8, lsl #12
    9408:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    940c:	eorseq	pc, sl, pc, asr #32
    9410:			; <UNDEFINED> instruction: 0xf04fbf18
    9414:			; <UNDEFINED> instruction: 0xf0080801
    9418:	strbmi	pc, [r0], #-2891	; 0xfffff4b5	; <UNPREDICTABLE>
    941c:	bcc	444c88 <pclose@plt+0x442c40>
    9420:	vsubl.s8	q10, d16, d3
    9424:	mnfep	f0, #1.0
    9428:	eorscs	r1, sl, r0, lsl sl
    942c:	blx	1045456 <pclose@plt+0x104340e>
    9430:	bne	444c9c <pclose@plt+0x442c54>
    9434:	eorscs	r4, sl, r0, lsl #13
    9438:	stc2	0, cr15, [r4], {8}
    943c:			; <UNDEFINED> instruction: 0xf108b109
    9440:			; <UNDEFINED> instruction: 0xf1b80801
    9444:	vpmax.f32	d16, d0, d1
    9448:	strbmi	r8, [r1], -r1, ror #1
    944c:			; <UNDEFINED> instruction: 0xf0084638
    9450:	movwcs	pc, #47919	; 0xbb2f	; <UNPREDICTABLE>
    9454:	addsmi	r2, r0, #268435458	; 0x10000002
    9458:	ldrmi	fp, [r0], -r8, lsr #31
    945c:	andsls	r1, fp, r3, asr #21
    9460:			; <UNDEFINED> instruction: 0xf1009317
    9464:	ldmibmi	r0, {r0, r3, r8, pc}
    9468:	ldrbtmi	r4, [r9], #-2960	; 0xfffff470
    946c:			; <UNDEFINED> instruction: 0xf8d1447b
    9470:	ldmdbvs	fp, {r4, r5, fp, sp}^
    9474:	tstls	r6, #-1610612725	; 0xa000000b
    9478:			; <UNDEFINED> instruction: 0xf8d1d103
    947c:	addsmi	r3, lr, #52, 16	; 0x340000
    9480:	blmi	fe2fd4ac <pclose@plt+0xfe2fb464>
    9484:			; <UNDEFINED> instruction: 0xf503447b
    9488:			; <UNDEFINED> instruction: 0xf8c37042
    948c:			; <UNDEFINED> instruction: 0xf8c37830
    9490:			; <UNDEFINED> instruction: 0xf7f86834
    9494:	ldmdbls	r7, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
    9498:	andeq	pc, r1, #5
    949c:			; <UNDEFINED> instruction: 0xf10d4b85
    94a0:	stmdbcc	r2, {r2, r4, r6, r7, r8, fp}
    94a4:	bmi	fe12dd0c <pclose@plt+0xfe12bcc4>
    94a8:	cfmadd32	mvax0, mvfx2, mvfx8, mvfx0
    94ac:	stmibmi	r3, {r4, r9, fp, ip}
    94b0:	andsls	r4, sp, #2046820352	; 0x7a000000
    94b4:	tstls	r9, r9, ror r4
    94b8:			; <UNDEFINED> instruction: 0xf5029916
    94bc:	mvncc	r7, r1, lsr r2
    94c0:	stmiapl	r3!, {r1, r4, r8, ip, pc}^
    94c4:	bge	7edd18 <pclose@plt+0x7ebcd0>
    94c8:			; <UNDEFINED> instruction: 0xf10d9214
    94cc:	ldmdavs	r8, {r1, r2, r3, r4, r5, r6, r9}
    94d0:	bcs	fe444cf8 <pclose@plt+0xfe442cb0>
    94d4:	bl	17c74bc <pclose@plt+0x17c5474>
    94d8:	bmi	1e9b6c4 <pclose@plt+0x1e9967c>
    94dc:	blmi	1edbacc <pclose@plt+0x1ed9a84>
    94e0:			; <UNDEFINED> instruction: 0xf8544479
    94e4:	ldrbtmi	fp, [fp], #-0
    94e8:	teqvc	r1, r1, lsl #10	; <UNPREDICTABLE>
    94ec:	teqvc	r1, #12582912	; 0xc00000	; <UNPREDICTABLE>
    94f0:	stmiapl	r7!, {r2, r3, r4, r8, ip, pc}
    94f4:	eors	r9, r2, sl, lsl r3
    94f8:			; <UNDEFINED> instruction: 0xf5019916
    94fc:	ldmdbls	r1, {r0, r1, r6, r9, sl, fp, ip, sp, lr}
    9500:			; <UNDEFINED> instruction: 0xf00042b1
    9504:			; <UNDEFINED> instruction: 0xf8df80a0
    9508:	ldrbtmi	sl, [r1], -r8, asr #3
    950c:	strdcs	r4, [sl], -sl	; <UNPREDICTABLE>
    9510:	ldmdals	r7, {r0, r2, r4, ip, pc}
    9514:	stmib	sp, {r0, r9, sl, ip, sp}^
    9518:	ldrmi	r5, [r8], #-1286	; 0xfffffafa
    951c:	andls	r9, ip, sp
    9520:	blls	4ef578 <pclose@plt+0x4ed530>
    9524:	andls	r9, lr, r5, lsl sp
    9528:	stclmi	8, cr9, [sl], #-76	; 0xffffffb4
    952c:	vst2.8	{d25-d28}, [pc]
    9530:	stmib	sp, {r8, r9, sp, lr}^
    9534:	ldrbtmi	r2, [ip], #-8
    9538:	stmib	sp, {r0, r9, sp}^
    953c:			; <UNDEFINED> instruction: 0xf8cd180a
    9540:	ldrmi	lr, [r9], -ip
    9544:	strgt	lr, [r1, #-2509]	; 0xfffff633
    9548:	stmib	sp, {r3, r6, r9, sl, lr}^
    954c:	strls	r8, [r0], #-2564	; 0xfffff5fc
    9550:	stcl	7, cr15, [r2, #-992]!	; 0xfffffc20
    9554:			; <UNDEFINED> instruction: 0xf7f84648
    9558:	mrccs	12, 1, lr, cr10, cr8, {5}
    955c:	bls	47d744 <pclose@plt+0x47b6fc>
    9560:			; <UNDEFINED> instruction: 0xf8dd9b18
    9564:	adcsmi	r8, r2, #100	; 0x64
    9568:	movwcs	fp, #3860	; 0xf14
    956c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    9570:			; <UNDEFINED> instruction: 0xf8129a12
    9574:	andsls	sl, r2, #1, 30
    9578:	blls	5b59cc <pclose@plt+0x5b3984>
    957c:	ldmdavc	r3, {r0, r1, r8, sl, ip, sp, lr, pc}
    9580:	ldrbteq	pc, [pc], #-10	; 9588 <pclose@plt+0x7540>	; <UNPREDICTABLE>
    9584:	bne	444dec <pclose@plt+0x442da4>
    9588:	ldclmi	12, cr3, [r3, #-148]	; 0xffffff6c
    958c:	ldrbtmi	fp, [sp], #-740	; 0xfffffd1c
    9590:	eoreq	pc, r4, fp, asr r8	; <UNPREDICTABLE>
    9594:	blx	ff6c7592 <pclose@plt+0xff6c554a>
    9598:	eorcc	pc, r4, fp, asr r8	; <UNPREDICTABLE>
    959c:	strls	r2, [r0, #-513]	; 0xfffffdff
    95a0:	cmpcs	r8, #134217728	; 0x8000000
    95a4:	andls	r4, r1, r9, lsl r6
    95a8:			; <UNDEFINED> instruction: 0xf7f89814
    95ac:	tstcs	r7, r6, lsr sp
    95b0:	eoreq	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    95b4:	blx	ff2c75b2 <pclose@plt+0xff2c556a>
    95b8:	eorcs	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    95bc:	stmdami	r7, {r0, r9, sl, lr}^
    95c0:			; <UNDEFINED> instruction: 0xf7fa4478
    95c4:			; <UNDEFINED> instruction: 0xf7fdf86f
    95c8:			; <UNDEFINED> instruction: 0x4605fb7f
    95cc:	beq	fe444e34 <pclose@plt+0xfe442dec>
    95d0:	blx	1ec75ce <pclose@plt+0x1ec5586>
    95d4:	ldrbtmi	r4, [sl], #-2626	; 0xfffff5be
    95d8:	svccs	0x00f8f8d2
    95dc:	stmiblt	sl, {r0, r1, r9, sl, lr}^
    95e0:	ldrdgt	pc, [r0, -pc]
    95e4:			; <UNDEFINED> instruction: 0xf01a44fc
    95e8:			; <UNDEFINED> instruction: 0xf8570f80
    95ec:			; <UNDEFINED> instruction: 0xf1052024
    95f0:	orrle	r0, r1, r7, lsl #10
    95f4:	adcsmi	r9, r1, #278528	; 0x44000
    95f8:			; <UNDEFINED> instruction: 0xf8dfd01b
    95fc:			; <UNDEFINED> instruction: 0x2120a0ec
    9600:	ldrd	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    9604:			; <UNDEFINED> instruction: 0x911544fa
    9608:			; <UNDEFINED> instruction: 0xe7824651
    960c:	movwcs	r4, #42552	; 0xa638
    9610:	str	r2, [r0, -r0, lsr #4]!
    9614:			; <UNDEFINED> instruction: 0x46309015
    9618:	bne	444e84 <pclose@plt+0x442e3c>
    961c:	blx	fe4c5646 <pclose@plt+0xfe4c35fe>
    9620:	tstcc	r4, fp, lsl fp
    9624:			; <UNDEFINED> instruction: 0xf000fb03
    9628:			; <UNDEFINED> instruction: 0xf840f7fb
    962c:	pkhbtmi	r9, r4, r5, lsl #22
    9630:	ldmdbls	r6, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    9634:	ldrsbt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    9638:	bvc	506a44 <pclose@plt+0x5049fc>
    963c:	tstls	r5, r0, lsr #2
    9640:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
    9644:	ldmdbls	r6, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    9648:	bvc	506a54 <pclose@plt+0x504a0c>
    964c:			; <UNDEFINED> instruction: 0xe75e4671
    9650:			; <UNDEFINED> instruction: 0xf5039b1d
    9654:			; <UNDEFINED> instruction: 0xf7f87011
    9658:	bmi	984740 <pclose@plt+0x9826f8>
    965c:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    9660:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9664:	ldmcc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9668:	tstle	r0, sl, asr r0
    966c:	ldcleq	6, cr15, [ip, #52]	; 0x34
    9670:	blhi	14496c <pclose@plt+0x142924>
    9674:	svchi	0x00f0e8bd
    9678:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    967c:	stc	7, cr15, [r4], #-992	; 0xfffffc20
    9680:	stmiapl	r3!, {r0, r2, r3, r4, r8, r9, fp, lr}^
    9684:	ldrsbeq	pc, [r0, #-131]!	; 0xffffff7d	; <UNPREDICTABLE>
    9688:	ldc	7, cr15, [lr], {248}	; 0xf8
    968c:			; <UNDEFINED> instruction: 0xf7f8e7e5
    9690:	svclt	0x0000eae6
    9694:	andeq	sp, r1, sl, asr #14
    9698:	andeq	lr, r1, r6, lsr r8
    969c:	andeq	ip, r1, r6, asr #19
    96a0:	strdeq	r0, [r0], -ip
    96a4:	andeq	ip, r1, r8, lsr #19
    96a8:	andeq	lr, r1, r2, lsl #15
    96ac:	andeq	sp, r1, r8, lsl #13
    96b0:	andeq	lr, r1, r8, ror #14
    96b4:	andeq	r0, r0, r4, lsr r2
    96b8:	andeq	lr, r1, ip, lsr r7
    96bc:	andeq	ip, r0, r8, asr #8
    96c0:	andeq	r0, r0, r0, lsr r2
    96c4:	andeq	r0, r0, r8, asr #4
    96c8:	andeq	lr, r1, ip, lsl #14
    96cc:	andeq	lr, r1, r6, lsl #14
    96d0:	strdeq	ip, [r0], -r0
    96d4:	andeq	r8, r0, lr, lsr #31
    96d8:	andeq	r8, r0, lr, asr #30
    96dc:	andeq	r8, r0, r8, ror #27
    96e0:	andeq	sp, r1, lr, lsl r5
    96e4:	andeq	ip, r0, r8, lsl r3
    96e8:	strdeq	ip, [r0], -r8
    96ec:			; <UNDEFINED> instruction: 0x0000c2ba
    96f0:	andeq	ip, r1, lr, lsr #14
    96f4:	andeq	fp, r0, r6, lsl #31
    96f8:	andeq	r0, r0, r0, lsr #4
    96fc:	ldmdbmi	r4!, {r0, r1, r4, r5, r8, r9, fp, lr}
    9700:	ldrbtmi	r4, [fp], #-2612	; 0xfffff5cc
    9704:			; <UNDEFINED> instruction: 0xf8d34479
    9708:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    970c:			; <UNDEFINED> instruction: 0xf6ad43f0
    9710:	stmpl	sl, {r2, r3, r5, r8, sl, fp}
    9714:			; <UNDEFINED> instruction: 0xf8df4605
    9718:	ldmdavs	r2, {r6, r7, pc}
    971c:	stmdacs	r4!, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    9720:	andeq	pc, r0, #79	; 0x4f
    9724:	blcs	1ab0c <pclose@plt+0x18ac4>
    9728:			; <UNDEFINED> instruction: 0xf8dfd144
    972c:	ldrbtmi	r9, [r9], #176	; 0xb0
    9730:	strtmi	r4, [r8], -fp, lsr #24
    9734:	ldrbtmi	r4, [ip], #-2859	; 0xfffff4d5
    9738:	ldrbtmi	r4, [fp], #-3627	; 0xfffff1d5
    973c:	ldrdne	pc, [r0], r4
    9740:	ldmdbvs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    9744:			; <UNDEFINED> instruction: 0xf7fd3902
    9748:	strls	pc, [r4, #-2817]	; 0xfffff4ff
    974c:			; <UNDEFINED> instruction: 0xf44fad09
    9750:			; <UNDEFINED> instruction: 0xf1a46300
    9754:			; <UNDEFINED> instruction: 0xf50401d8
    9758:	tstls	r7, r1, lsl r2
    975c:	strbvc	pc, [r6, r7, lsl #10]!	; <UNPREDICTABLE>
    9760:	andls	r4, r6, #26214400	; 0x1900000
    9764:	strbtvc	pc, [r2], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    9768:	strls	r2, [r2, -r1, lsl #4]
    976c:	andls	pc, r4, sp, asr #17
    9770:	strls	r9, [r0], -r5, lsl #8
    9774:	strtmi	r9, [r8], -r3
    9778:	mcrr	7, 15, pc, lr, cr8	; <UNPREDICTABLE>
    977c:			; <UNDEFINED> instruction: 0xf7f84628
    9780:	blmi	6c4618 <pclose@plt+0x6c25d0>
    9784:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9788:			; <UNDEFINED> instruction: 0xf7f86818
    978c:	vpmax.s8	d30, d1, d4
    9790:	vshr.s64	q9, q0, #64
    9794:			; <UNDEFINED> instruction: 0xf7f80013
    9798:	bmi	584278 <pclose@plt+0x582230>
    979c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    97a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    97a4:	stmdacc	r4!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    97a8:	qaddle	r4, sl, ip
    97ac:	stceq	6, cr15, [ip, #-52]!	; 0xffffffcc
    97b0:	mvnshi	lr, #12386304	; 0xbd0000
    97b4:	andcs	r4, r0, pc, lsl #22
    97b8:			; <UNDEFINED> instruction: 0xf8d3447b
    97bc:			; <UNDEFINED> instruction: 0xf7fa1240
    97c0:			; <UNDEFINED> instruction: 0x4681ff75
    97c4:			; <UNDEFINED> instruction: 0xf7f8e7b4
    97c8:	svclt	0x0000ea4a
    97cc:	strdeq	sp, [r1], -r2
    97d0:	andeq	ip, r1, r8, lsl #13
    97d4:	strdeq	r0, [r0], -ip
    97d8:	andeq	ip, r1, r8, ror #12
    97dc:	andeq	ip, r0, lr, asr #3
    97e0:			; <UNDEFINED> instruction: 0x0001e4b6
    97e4:			; <UNDEFINED> instruction: 0x0001d3ba
    97e8:	andeq	r8, r0, r8, asr #27
    97ec:	andeq	r0, r0, r4, lsr r2
    97f0:	andeq	ip, r1, lr, ror #11
    97f4:	andeq	lr, r1, r4, lsr r4
    97f8:	strlt	r4, [r8, #-2311]	; 0xfffff6f9
    97fc:	bmi	1da9e8 <pclose@plt+0x1d89a0>
    9800:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    9804:	ldmdbvs	r9, {r1, r3, r7, fp, ip, lr}^
    9808:			; <UNDEFINED> instruction: 0xf5016d90
    980c:			; <UNDEFINED> instruction: 0xf7f9714b
    9810:	pop	{r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    9814:	ldrb	r4, [r1, -r8]!
    9818:	muleq	r1, r0, r5
    981c:	andeq	r0, r0, r0, lsr #4
    9820:	strdeq	sp, [r1], -r2
    9824:	blmi	79c0a0 <pclose@plt+0x79a058>
    9828:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    982c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    9830:	ldmdavs	fp, {r2, r3, r4, sl, fp, lr}
    9834:			; <UNDEFINED> instruction: 0xf04f9301
    9838:			; <UNDEFINED> instruction: 0xf7ff0300
    983c:	ldrbtmi	pc, [ip], #-2999	; 0xfffff449	; <UNPREDICTABLE>
    9840:	blcs	6e7854 <pclose@plt+0x6e580c>
    9844:	bmi	63d8bc <pclose@plt+0x63b874>
    9848:	ldmibvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    984c:	orrslt	fp, fp, r2, asr #19
    9850:			; <UNDEFINED> instruction: 0xf7fd4669
    9854:			; <UNDEFINED> instruction: 0xb1b8f869
    9858:	bvc	44fd4 <pclose@plt+0x42f8c>
    985c:	bvc	ffa05458 <pclose@plt+0xffa03410>
    9860:	beq	fe4450c4 <pclose@plt+0xfe44307c>
    9864:	blmi	39c0b0 <pclose@plt+0x39a068>
    9868:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    986c:	blls	638dc <pclose@plt+0x61894>
    9870:	tstle	r1, sl, asr r0
    9874:	ldclt	0, cr11, [r0, #-8]
    9878:	vaddl.s8	q9, d8, d2
    987c:	ldrb	r0, [r1, r0]!
    9880:	vaddl.s8	q9, d8, d1
    9884:	strb	r0, [sp, r0]!
    9888:	stmiapl	r3!, {r0, r3, r8, r9, fp, lr}^
    988c:			; <UNDEFINED> instruction: 0xf7ff69d8
    9890:			; <UNDEFINED> instruction: 0xf04fff35
    9894:	strb	r4, [r5, r0]!
    9898:	stmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    989c:	andeq	ip, r1, r4, ror #10
    98a0:	strdeq	r0, [r0], -ip
    98a4:	andeq	ip, r1, lr, asr #10
    98a8:	andeq	sp, r1, ip, lsr #5
    98ac:	andeq	ip, r1, r4, lsr #10
    98b0:	andeq	r0, r0, r0, lsr #4
    98b4:	stmdacs	r3, {r0, r1, r5, r6, r8, r9, fp, lr}^
    98b8:	ldrbtmi	r4, [fp], #-2659	; 0xfffff59d
    98bc:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    98c0:			; <UNDEFINED> instruction: 0xdc3c695c
    98c4:	ldcle	8, cr2, [r9, #-192]!	; 0xffffff40
    98c8:	ldmdacs	r2, {r0, r4, r5, fp, ip, sp}
    98cc:	ldm	pc, {r1, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    98d0:	strbvc	pc, [r6, #-0]!	; <UNPREDICTABLE>
    98d4:	ldrcc	r3, [r5, #-1290]!	; 0xfffffaf6
    98d8:	ldrcc	r3, [r5, #-1333]!	; 0xfffffacb
    98dc:	ldrcc	r3, [r5, #-1333]!	; 0xfffffacb
    98e0:	ldrcc	r3, [r5, #-1333]!	; 0xfffffacb
    98e4:	ldclmi	0, cr0, [r9, #-356]	; 0xfffffe9c
    98e8:			; <UNDEFINED> instruction: 0xf8d5447d
    98ec:	stmdbcs	r0, {r2, r5, sl, fp, ip}
    98f0:	addshi	pc, r8, r0
    98f4:	stmdbcc	r1, {r1, r2, r4, r6, r8, r9, fp, lr}
    98f8:			; <UNDEFINED> instruction: 0xf8d658d6
    98fc:			; <UNDEFINED> instruction: 0xf7f900dc
    9900:			; <UNDEFINED> instruction: 0xf7fffed1
    9904:	movwcs	pc, #16271	; 0x3f8f	; <UNPREDICTABLE>
    9908:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    990c:	blle	55a374 <pclose@plt+0x55832c>
    9910:	vmlal.s8	q9, d0, d0
    9914:			; <UNDEFINED> instruction: 0xf8d58091
    9918:	addmi	r3, r3, #36, 24	; 0x2400
    991c:	addhi	pc, ip, r0, asr #6
    9920:	ldrdcc	pc, [ip], #132	; 0x84
    9924:	vld1.16	{d4-d5}, [r3], fp
    9928:	ldrbtmi	r4, [sl], #-768	; 0xfffffd00
    992c:	orreq	pc, r0, #1124073472	; 0x43000000
    9930:	movwpl	pc, #1091	; 0x443	; <UNPREDICTABLE>
    9934:	sbccc	pc, ip, r4, asr #17
    9938:	addseq	pc, r0, #12713984	; 0xc20000
    993c:	stmdacs	sp!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    9940:	ldmdacs	r4!, {r1, r3, r4, r6, ip, lr, pc}^
    9944:			; <UNDEFINED> instruction: 0xf8d4d115
    9948:	ldreq	r3, [sl], #204	; 0xcc
    994c:			; <UNDEFINED> instruction: 0xf443bf5c
    9950:			; <UNDEFINED> instruction: 0xf8c45300
    9954:	ldrble	r3, [r1, #204]!	; 0xcc
    9958:	ldrsbcs	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    995c:	bcs	96168 <pclose@plt+0x94120>
    9960:			; <UNDEFINED> instruction: 0xf423bfc2
    9964:			; <UNDEFINED> instruction: 0xf8c45300
    9968:	andcs	r3, r0, #204	; 0xcc
    996c:	sbcscs	pc, r4, r4, asr #17
    9970:	stmdacs	ip!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    9974:			; <UNDEFINED> instruction: 0xf8d4d1e2
    9978:	vst1.8	{d3[6]}, [r3], ip
    997c:			; <UNDEFINED> instruction: 0xf8c44380
    9980:	ldcllt	0, cr3, [r0, #-816]!	; 0xfffffcd0
    9984:			; <UNDEFINED> instruction: 0xf8d44b34
    9988:	ldrbtmi	r2, [fp], #-204	; 0xffffff34
    998c:			; <UNDEFINED> instruction: 0xb10b699b
    9990:	strble	r0, [lr, #-1744]	; 0xfffff930
    9994:	andcs	pc, r0, #-2113929216	; 0x82000000
    9998:	sbccs	pc, ip, r4, asr #17
    999c:			; <UNDEFINED> instruction: 0xf8d4bd70
    99a0:	subseq	r3, lr, #204	; 0xcc
    99a4:			; <UNDEFINED> instruction: 0xf423bf4c
    99a8:	vst4.8	{d4[0],d5[0],d6[0],d7[0]}, [r3], r0
    99ac:	vld2.8	{d4-d7}, [r3], r0
    99b0:	vst2.32	{d16-d19}, [r3], r0
    99b4:			; <UNDEFINED> instruction: 0xf8c45300
    99b8:	ldcllt	0, cr3, [r0, #-816]!	; 0xfffffcd0
    99bc:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    99c0:	stccc	8, cr15, [r4], #-844	; 0xfffffcb4
    99c4:	bmi	9b6798 <pclose@plt+0x9b4750>
    99c8:	mvnscc	pc, pc, asr #32
    99cc:	ldrdcc	pc, [ip], #132	; 0x84
    99d0:			; <UNDEFINED> instruction: 0xf8d2447a
    99d4:	bcs	1241c <pclose@plt+0x103d4>
    99d8:	svclt	0x00b84a22
    99dc:	orreq	pc, r0, #-2097152000	; 0x83000000
    99e0:	ldrbtmi	r0, [sl], #-605	; 0xfffffda3
    99e4:			; <UNDEFINED> instruction: 0xf443bf58
    99e8:	vst2.8	{d20-d23}, [r3], r0
    99ec:			; <UNDEFINED> instruction: 0xf8c25300
    99f0:			; <UNDEFINED> instruction: 0xf8c41290
    99f4:	ldcllt	0, cr3, [r0, #-816]!	; 0xfffffcd0
    99f8:	ldrdcc	pc, [ip], #132	; 0x84
    99fc:	svclt	0x005c04d9
    9a00:	orrpl	pc, r0, #1124073472	; 0x43000000
    9a04:	sbccc	pc, ip, r4, asr #17
    9a08:			; <UNDEFINED> instruction: 0xf8d4d598
    9a0c:	andcc	r2, r1, #216	; 0xd8
    9a10:	svclt	0x00c22a02
    9a14:	orrpl	pc, r0, #587202560	; 0x23000000
    9a18:	sbccc	pc, ip, r4, asr #17
    9a1c:			; <UNDEFINED> instruction: 0xf8c42200
    9a20:	ldcllt	0, cr2, [r0, #-864]!	; 0xfffffca0
    9a24:	pop	{r1, r3, r8, r9, fp, lr}
    9a28:	ldmpl	r3, {r4, r5, r6, lr}^
    9a2c:	ldrdeq	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    9a30:	pop	{r2, r5, r6, r9, sl, sp, lr, pc}
    9a34:			; <UNDEFINED> instruction: 0xe6df4070
    9a38:	ldrsbeq	pc, [r8], #134	; 0x86	; <UNPREDICTABLE>
    9a3c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9a40:	svclt	0x0000e65c
    9a44:	andeq	sp, r1, sl, lsr r2
    9a48:	ldrdeq	ip, [r1], -r0
    9a4c:	andeq	sp, r1, ip, lsl #4
    9a50:	andeq	r0, r0, r0, lsr #4
    9a54:	ldrdeq	ip, [r1], -sl
    9a58:	andeq	ip, r1, sl, ror r6
    9a5c:	andeq	sp, r1, r6, lsr r1
    9a60:	andeq	ip, r1, r4, lsr r6
    9a64:	andeq	ip, r1, r2, lsr #12
    9a68:	ldrbmi	lr, [r0, sp, lsr #18]!
    9a6c:	eoreq	pc, r0, #32
    9a70:	stmdami	r1!, {r2, r9, sl, lr}^
    9a74:	bcs	13dc000 <pclose@plt+0x13d9fb8>
    9a78:	blmi	185ac60 <pclose@plt+0x1858c18>
    9a7c:			; <UNDEFINED> instruction: 0xf5ad4f61
    9a80:	stmdapl	r1, {r1, r2, r8, sl, fp, ip, sp, lr}^
    9a84:	ldrbtmi	r4, [pc], #-1147	; 9a8c <pclose@plt+0x7a44>
    9a88:	stmdavs	r9, {r0, r2, r3, r4, r6, r8, fp, sp, lr}
    9a8c:			; <UNDEFINED> instruction: 0xf04f9185
    9a90:	andle	r0, lr, r0, lsl #2
    9a94:	eorsle	r2, r6, pc, lsl #24
    9a98:	blmi	161c40c <pclose@plt+0x161a3c4>
    9a9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9aa0:	blls	fe163b10 <pclose@plt+0xfe161ac8>
    9aa4:			; <UNDEFINED> instruction: 0xf040405a
    9aa8:			; <UNDEFINED> instruction: 0xf50d80a5
    9aac:	pop	{r1, r2, r8, sl, fp, ip, sp, lr}
    9ab0:	blmi	15aba78 <pclose@plt+0x15a9a30>
    9ab4:			; <UNDEFINED> instruction: 0xf8d52c6f
    9ab8:	ldmpl	fp!, {r2, r3, r4, r6, r8, sl, ip}^
    9abc:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    9ac0:			; <UNDEFINED> instruction: 0xf8d3bf0c
    9ac4:			; <UNDEFINED> instruction: 0xf8d320f0
    9ac8:			; <UNDEFINED> instruction: 0xf8d320f4
    9acc:			; <UNDEFINED> instruction: 0xf7f90104
    9ad0:			; <UNDEFINED> instruction: 0xf7fffde9
    9ad4:	stmdavc	r3, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    9ad8:	svclt	0x00182b00
    9adc:	sbcsle	r2, fp, fp, lsl fp
    9ae0:	vmax.s8	d4, d5, d3
    9ae4:	andcs	r5, r1, ip, asr r1
    9ae8:	andls	r4, r0, r2, lsr #12
    9aec:	adcvs	pc, fp, r5, lsl #10
    9af0:			; <UNDEFINED> instruction: 0xf84cf7fc
    9af4:	cmnle	sl, r0, lsl #16
    9af8:	ldrdcc	pc, [ip], #133	; 0x85
    9afc:	movwne	pc, #1091	; 0x443	; <UNPREDICTABLE>
    9b00:	sbccc	pc, ip, r5, asr #17
    9b04:	blmi	10c3a2c <pclose@plt+0x10c19e4>
    9b08:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9b0c:			; <UNDEFINED> instruction: 0xf8d5b11b
    9b10:	ldrbeq	r3, [fp], ip, asr #1
    9b14:			; <UNDEFINED> instruction: 0xf8d5d55d
    9b18:			; <UNDEFINED> instruction: 0xf8d5055c
    9b1c:	andcc	r4, r1, r8, asr r5
    9b20:			; <UNDEFINED> instruction: 0xf7fa0080
    9b24:	strmi	pc, [r6], -r5, ror #29
    9b28:	subsle	r2, r5, r0, lsl #24
    9b2c:	ldrbeq	pc, [ip, #-2261]	; 0xfffff72b	; <UNPREDICTABLE>
    9b30:	movwcs	r1, #3889	; 0xf31
    9b34:	stmiavs	r2!, {r1, r2, sp, lr, pc}^
    9b38:	stmdavs	r4!, {r0, r8, r9, ip, sp}
    9b3c:	svccs	0x0004f841
    9b40:	subsle	r2, r0, r0, lsl #24
    9b44:	lfmle	f4, 2, [r6], #608	; 0x260
    9b48:	andcs	sl, r0, #320	; 0x140
    9b4c:	blcs	25bfc <pclose@plt+0x23bb4>
    9b50:	blcc	7dc68 <pclose@plt+0x7bc20>
    9b54:	eorcs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    9b58:	ldrsbthi	pc, [r8], pc	; <UNPREDICTABLE>
    9b5c:	streq	lr, [r3], #2822	; 0xb06
    9b60:	ldrsbtge	pc, [r4], pc	; <UNPREDICTABLE>
    9b64:	ldmibne	pc!, {r6, r9, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9b68:	ldrbtmi	r4, [sl], #1272	; 0x4f8
    9b6c:			; <UNDEFINED> instruction: 0xf854e001
    9b70:	strbmi	r2, [r1], -r4, lsl #26
    9b74:			; <UNDEFINED> instruction: 0xf7f94650
    9b78:	mulls	r3, r5, sp
    9b7c:			; <UNDEFINED> instruction: 0xf7f84628
    9b80:	stmdbls	r3, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
    9b84:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    9b88:	andeq	lr, r0, #173056	; 0x2a400
    9b8c:			; <UNDEFINED> instruction: 0xf7f74628
    9b90:	adcsmi	lr, r4, #204, 30	; 0x330
    9b94:	stmdavc	fp!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    9b98:	strbmi	fp, [r1], -r3, lsl #6
    9b9c:			; <UNDEFINED> instruction: 0xf7f84628
    9ba0:	blmi	6c44b0 <pclose@plt+0x6c2468>
    9ba4:	stmdane	r9!, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    9ba8:	ldrdeq	pc, [r8, -r3]
    9bac:	ldc2l	7, cr15, [sl, #-996]!	; 0xfffffc1c
    9bb0:			; <UNDEFINED> instruction: 0xf9fcf7ff
    9bb4:	blmi	45c420 <pclose@plt+0x45a3d8>
    9bb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9bbc:	blls	fe163c2c <pclose@plt+0xfe161be4>
    9bc0:	tstle	r7, sl, asr r0
    9bc4:			; <UNDEFINED> instruction: 0xf50d4630
    9bc8:	pop	{r1, r2, r8, sl, fp, ip, sp, lr}
    9bcc:			; <UNDEFINED> instruction: 0xf7f747f0
    9bd0:			; <UNDEFINED> instruction: 0xf7ffbfff
    9bd4:	smmul	pc, r1, lr	; <UNPREDICTABLE>
    9bd8:	andsmi	pc, r4, sp, lsl #17
    9bdc:	ldmpl	fp!, {r0, r1, r3, r8, r9, fp, lr}^
    9be0:	ldrdne	pc, [ip, #-131]	; 0xffffff7d
    9be4:	stcge	7, cr14, [r5, #-896]	; 0xfffffc80
    9be8:	eorvc	r3, ip, r1, lsl #22
    9bec:			; <UNDEFINED> instruction: 0xf7ffe7b4
    9bf0:	ldrb	pc, [r1, -r5, lsl #27]	; <UNPREDICTABLE>
    9bf4:	ldmda	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9bf8:	andeq	ip, r1, r4, lsl r3
    9bfc:	strdeq	r0, [r0], -ip
    9c00:	andeq	sp, r1, r0, ror r0
    9c04:	andeq	ip, r1, r6, lsl #6
    9c08:	strdeq	ip, [r1], -r0
    9c0c:	andeq	r0, r0, r0, lsr #4
    9c10:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    9c14:			; <UNDEFINED> instruction: 0x000089b4
    9c18:			; <UNDEFINED> instruction: 0x000089b6
    9c1c:	ldrdeq	ip, [r1], -r4
    9c20:	strbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    9c24:	andeq	pc, pc, #160, 2	; 0x28
    9c28:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
    9c2c:	ldrvs	pc, [r8, #2271]!	; 0x8df
    9c30:	ldmdbvs	sp, {r0, r1, r7, ip, sp, pc}^
    9c34:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    9c38:	vpmax.s8	q1, q0, <illegal reg q13.5>
    9c3c:	ldm	pc, {r1, r4, r7, pc}^	; <UNPREDICTABLE>
    9c40:	addseq	pc, r2, r2, lsl r0	; <UNPREDICTABLE>
    9c44:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c48:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c4c:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c50:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c54:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c58:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c5c:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c60:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c64:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c68:	umlaleq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c6c:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c70:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c74:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c78:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c7c:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c80:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c84:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c88:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c8c:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c90:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c94:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c98:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9c9c:	addseq	r0, r0, r8, lsr #2
    9ca0:	addseq	r0, r0, ip, ror #1
    9ca4:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9ca8:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9cac:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9cb0:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9cb4:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9cb8:	addseq	r0, r0, fp, lsl r1
    9cbc:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9cc0:	umullseq	r0, r2, r0, r0
    9cc4:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9cc8:	sbcseq	r0, r4, r4, asr #1
    9ccc:	mlseq	ip, r0, r0, r0
    9cd0:	addseq	r0, r0, r5, asr r1
    9cd4:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9cd8:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9cdc:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9ce0:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9ce4:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9ce8:	orreq	r0, fp, r8, ror r1
    9cec:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9cf0:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9cf4:			; <UNDEFINED> instruction: 0x01980090
    9cf8:			; <UNDEFINED> instruction: 0x009001bd
    9cfc:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9d00:	addseq	r0, r2, r0, lsr #1
    9d04:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9d08:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    9d0c:	mlseq	ip, r0, r0, r0
    9d10:	addseq	r0, r0, sl, asr #3
    9d14:	subeq	r0, r9, #268435457	; 0x10000001
    9d18:			; <UNDEFINED> instruction: 0xf8df025c
    9d1c:	ldrbtmi	r3, [fp], #-1232	; 0xfffffb30
    9d20:			; <UNDEFINED> instruction: 0xb123699b
    9d24:	ldrdcc	pc, [ip], #133	; 0x85
    9d28:			; <UNDEFINED> instruction: 0xf14006d8
    9d2c:			; <UNDEFINED> instruction: 0xf8df81fe
    9d30:	ldmpl	r3!, {r6, r7, sl, ip, sp}^
    9d34:	ldrsbteq	pc, [r8], r3	; <UNPREDICTABLE>
    9d38:			; <UNDEFINED> instruction: 0xf938f7ff
    9d3c:	blcs	6e7d50 <pclose@plt+0x6e5d08>
    9d40:	strmi	sp, [r1], -r7
    9d44:	strtmi	fp, [r8], -r2, ror #5
    9d48:	mrc2	7, 0, pc, cr6, cr9, {7}
    9d4c:			; <UNDEFINED> instruction: 0xf7ffb108
    9d50:			; <UNDEFINED> instruction: 0xf8d5fcd5
    9d54:	andcs	r3, r1, #108, 2
    9d58:	cmncs	r0, r5, asr #17	; <UNPREDICTABLE>
    9d5c:			; <UNDEFINED> instruction: 0xf8c53b01
    9d60:	andlt	r3, r3, ip, ror #2
    9d64:			; <UNDEFINED> instruction: 0xf8dfbdf0
    9d68:	ldrbtmi	r3, [fp], #-1164	; 0xfffffb74
    9d6c:			; <UNDEFINED> instruction: 0xb123699b
    9d70:	ldrdcc	pc, [ip], #133	; 0x85
    9d74:			; <UNDEFINED> instruction: 0xf14006de
    9d78:			; <UNDEFINED> instruction: 0x462081d8
    9d7c:	mrc2	7, 3, pc, cr4, cr15, {7}
    9d80:			; <UNDEFINED> instruction: 0xf8dfe7e7
    9d84:	ldrbtmi	r3, [fp], #-1140	; 0xfffffb8c
    9d88:			; <UNDEFINED> instruction: 0xb123699b
    9d8c:	ldrdcc	pc, [ip], #133	; 0x85
    9d90:			; <UNDEFINED> instruction: 0xf14006d9
    9d94:			; <UNDEFINED> instruction: 0xf8df81ca
    9d98:			; <UNDEFINED> instruction: 0xf8d53458
    9d9c:	ldmpl	r4!, {r4, r6, r7, ip}^
    9da0:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
    9da4:	ldc2l	7, cr15, [lr], #-996	; 0xfffffc1c
    9da8:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    9dac:	vsubw.s8	q9, q4, d3
    9db0:	addsmi	r0, r8, #0, 6
    9db4:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, r9, fp, ip, lr, pc}
    9db8:			; <UNDEFINED> instruction: 0xf8c5bfac
    9dbc:	bvs	80a104 <pclose@plt+0x8080bc>
    9dc0:	andlt	sp, r3, pc, asr #21
    9dc4:	ldrhtmi	lr, [r0], #141	; 0x8d
    9dc8:			; <UNDEFINED> instruction: 0xf8dfe498
    9dcc:			; <UNDEFINED> instruction: 0xf8d52430
    9dd0:	ldrbtmi	r3, [sl], #-204	; 0xffffff34
    9dd4:	bcs	24424 <pclose@plt+0x223dc>
    9dd8:	bichi	pc, sl, r0, asr #32
    9ddc:	movweq	pc, #16515	; 0x4083	; <UNPREDICTABLE>
    9de0:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    9de4:	sbccc	pc, ip, r5, asr #17
    9de8:			; <UNDEFINED> instruction: 0xf8dfe7bb
    9dec:			; <UNDEFINED> instruction: 0xf8d52414
    9df0:	ldrbtmi	r3, [sl], #-204	; 0xffffff34
    9df4:	bcs	24444 <pclose@plt+0x223fc>
    9df8:			; <UNDEFINED> instruction: 0x81b7f040
    9dfc:			; <UNDEFINED> instruction: 0xf0834afc
    9e00:			; <UNDEFINED> instruction: 0xf8c50340
    9e04:	ldrbeq	r3, [pc], -ip, asr #1
    9e08:			; <UNDEFINED> instruction: 0xf8d258b2
    9e0c:	svclt	0x004c0120
    9e10:	ldrdne	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
    9e14:	ldrdne	pc, [r8], #130	; 0x82	; <UNPREDICTABLE>
    9e18:	blmi	ffec2040 <pclose@plt+0xffebfff8>
    9e1c:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9e20:			; <UNDEFINED> instruction: 0xf0402b00
    9e24:			; <UNDEFINED> instruction: 0xf8d58187
    9e28:			; <UNDEFINED> instruction: 0xf105615c
    9e2c:			; <UNDEFINED> instruction: 0xf8d50064
    9e30:	cdpne	0, 7, cr4, cr2, cr8, {6}
    9e34:	addsmi	r4, r0, #33554432	; 0x2000000
    9e38:			; <UNDEFINED> instruction: 0x81b3f080
    9e3c:	and	r4, r3, r3, lsl r6
    9e40:	ldrmi	r4, [sl], -r3, lsl #5
    9e44:			; <UNDEFINED> instruction: 0x81adf000
    9e48:	blcc	5b6b8 <pclose@plt+0x59670>
    9e4c:	adcmi	r7, r1, #1114112	; 0x110000
    9e50:	ldmdavc	r3, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    9e54:	blcs	e9af1c <pclose@plt+0xe98ed4>
    9e58:	andcc	fp, r1, #148, 30	; 0x250
    9e5c:	addmi	r3, r2, #536870912	; 0x20000000
    9e60:	svcge	0x007ff4bf
    9e64:			; <UNDEFINED> instruction: 0xf8d57812
    9e68:			; <UNDEFINED> instruction: 0xf8c530cc
    9e6c:			; <UNDEFINED> instruction: 0xf02320c8
    9e70:			; <UNDEFINED> instruction: 0xf8c50302
    9e74:	ldrb	r3, [r4, -ip, asr #1]!
    9e78:			; <UNDEFINED> instruction: 0xf8d54ae3
    9e7c:	ldrbtmi	r3, [sl], #-204	; 0xffffff34
    9e80:	bcs	244d0 <pclose@plt+0x22488>
    9e84:	cmnhi	r7, r0, asr #32	; <UNPREDICTABLE>
    9e88:	movwcc	pc, #1155	; 0x483	; <UNPREDICTABLE>
    9e8c:	sbccc	pc, ip, r5, asr #17
    9e90:	blmi	ff7c3c34 <pclose@plt+0xff7c1bec>
    9e94:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9e98:			; <UNDEFINED> instruction: 0xf0402b00
    9e9c:			; <UNDEFINED> instruction: 0xf8d58141
    9ea0:			; <UNDEFINED> instruction: 0xf105315c
    9ea4:			; <UNDEFINED> instruction: 0xf8d50164
    9ea8:	blcc	4a1d0 <pclose@plt+0x48188>
    9eac:	addsmi	r4, r9, #184549376	; 0xb000000
    9eb0:	msrhi	SPSR_fsxc, r0, lsl #1
    9eb4:	and	r4, r2, lr, lsl #12
    9eb8:			; <UNDEFINED> instruction: 0xf0004299
    9ebc:	ldmdavc	sl, {r0, r1, r3, r5, r6, r8, pc}
    9ec0:	blcc	5b738 <pclose@plt+0x596f0>
    9ec4:	mvnsle	r4, r2, lsl #5
    9ec8:	stccs	8, cr15, [r1], {20}
    9ecc:	svclt	0x00882a3a
    9ed0:	addsmi	r1, r9, #2608	; 0xa30
    9ed4:	svcge	0x0045f63f
    9ed8:			; <UNDEFINED> instruction: 0xf8d5781a
    9edc:			; <UNDEFINED> instruction: 0xf8c530cc
    9ee0:			; <UNDEFINED> instruction: 0xf02320c8
    9ee4:			; <UNDEFINED> instruction: 0xf8c50302
    9ee8:	ldr	r3, [sl, -ip, asr #1]!
    9eec:			; <UNDEFINED> instruction: 0xf8d54ac8
    9ef0:	ldrbtmi	r4, [sl], #-204	; 0xffffff34
    9ef4:	bcs	24544 <pclose@plt+0x224fc>
    9ef8:	msrhi	CPSR_s, r0, asr #32
    9efc:	streq	pc, [r2], #-132	; 0xffffff7c
    9f00:	ldrsbcs	pc, [ip, #-133]	; 0xffffff7b	; <UNPREDICTABLE>
    9f04:	rsbeq	pc, r4, r5, lsl #2
    9f08:			; <UNDEFINED> instruction: 0xf8c52120
    9f0c:			; <UNDEFINED> instruction: 0xf7f740cc
    9f10:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    9f14:	svcge	0x0025f47f
    9f18:			; <UNDEFINED> instruction: 0x07a24bb5
    9f1c:			; <UNDEFINED> instruction: 0xf8d358f3
    9f20:	svclt	0x004c0098
    9f24:	ldrdne	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    9f28:	ldrdne	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    9f2c:	blx	feec7f1a <pclose@plt+0xfeec5ed2>
    9f30:	bmi	fee43c54 <pclose@plt+0xfee41c0c>
    9f34:	ldrdcc	pc, [ip], #133	; 0x85
    9f38:	vst1.16			; <UNDEFINED> instruction: 0xf483447a
    9f3c:			; <UNDEFINED> instruction: 0xf8c56380
    9f40:			; <UNDEFINED> instruction: 0xf85230cc
    9f44:	bcs	151ac <pclose@plt+0x13164>
    9f48:	svcge	0x000bf47f
    9f4c:	andlt	r4, r3, r8, lsr #12
    9f50:	ldrhtmi	lr, [r0], #141	; 0x8d
    9f54:	bllt	1ac7f48 <pclose@plt+0x1ac5f00>
    9f58:			; <UNDEFINED> instruction: 0xf8d54aaf
    9f5c:	ldrbtmi	r3, [sl], #-204	; 0xffffff34
    9f60:	bcs	245b0 <pclose@plt+0x22568>
    9f64:	rschi	pc, fp, r0, asr #32
    9f68:	orreq	pc, r0, #131	; 0x83
    9f6c:	sbccc	pc, ip, r5, asr #17
    9f70:	blmi	feac3b54 <pclose@plt+0xfeac1b0c>
    9f74:			; <UNDEFINED> instruction: 0xf8d3447b
    9f78:	adcmi	r2, sl, #56, 16	; 0x380000
    9f7c:			; <UNDEFINED> instruction: 0xf8c3bf1e
    9f80:	andcs	r5, r0, #56, 16	; 0x380000
    9f84:	ldmdacs	ip!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
    9f88:	ldrdcc	pc, [ip], #133	; 0x85
    9f8c:	eoreq	pc, r0, #19
    9f90:	rschi	pc, r1, r0, asr #32
    9f94:	ldrbtmi	r4, [r9], #-2466	; 0xfffff65e
    9f98:	ldmdaeq	ip!, {r0, r4, r6, r7, fp, ip, sp, lr, pc}
    9f9c:	ldmdacs	ip!, {r0, r6, r7, fp, ip, sp, lr, pc}
    9fa0:	msreq	SPSR_fs, r5, asr #17
    9fa4:	ldrbtmi	r4, [sl], #-2719	; 0xfffff561
    9fa8:			; <UNDEFINED> instruction: 0xb1126992
    9fac:			; <UNDEFINED> instruction: 0xf14006de
    9fb0:			; <UNDEFINED> instruction: 0xf08380bc
    9fb4:			; <UNDEFINED> instruction: 0xf8c50320
    9fb8:	ldrb	r3, [r2], ip, asr #1
    9fbc:			; <UNDEFINED> instruction: 0xf8d54a9a
    9fc0:	ldrbtmi	r3, [sl], #-204	; 0xffffff34
    9fc4:	bcs	24614 <pclose@plt+0x225cc>
    9fc8:	sbchi	pc, r2, r0, asr #32
    9fcc:	orrcs	pc, r0, #-2097152000	; 0x83000000
    9fd0:	sbccc	pc, ip, r5, asr #17
    9fd4:	blmi	fe583af0 <pclose@plt+0xfe581aa8>
    9fd8:	ldrdcs	pc, [ip], #133	; 0x85
    9fdc:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9fe0:			; <UNDEFINED> instruction: 0xf0402b00
    9fe4:			; <UNDEFINED> instruction: 0x079680b2
    9fe8:	mrcge	5, 5, APSR_nzcv, cr11, cr15, {3}
    9fec:			; <UNDEFINED> instruction: 0xf8d54b90
    9ff0:			; <UNDEFINED> instruction: 0xf8d5116c
    9ff4:	ldrbtmi	r2, [fp], #-1384	; 0xfffffa98
    9ff8:	stmdapl	r0, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    9ffc:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    a000:	ldmdavs	r6, {r8, sl, fp, sp}
    a004:	sbcshi	pc, r2, r0, asr #6
    a008:	stmdaeq	r4, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    a00c:	andcs	r4, r0, #116, 4	; 0x40000007
    a010:	and	r4, r5, r3, lsl #12
    a014:	andle	r4, sl, r1, lsr #5
    a018:	addsmi	r3, r5, #268435456	; 0x10000000
    a01c:	sbchi	pc, sl, r0
    a020:			; <UNDEFINED> instruction: 0xf853469c
    a024:	strtmi	r1, [r7], -r4, lsl #22
    a028:	ldrhle	r4, [r3, #33]!	; 0x21
    a02c:	addsmi	r4, r5, #57671680	; 0x3700000
    a030:	streq	pc, [r0, -r7, asr #3]
    a034:	svcne	0x0002bf18
    a038:	andvc	pc, r0, ip, asr #17
    a03c:	movwcs	fp, #3864	; 0xf18
    a040:	adcs	sp, r7, r3, lsl #2
    a044:	addsmi	r3, sp, #67108864	; 0x4000000
    a048:			; <UNDEFINED> instruction: 0xf852d006
    a04c:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    a050:	addsmi	sp, sp, #248, 26	; 0x3e00
    a054:	mcrge	4, 4, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    a058:	andcs	r4, r0, #120832	; 0x1d800
    a05c:			; <UNDEFINED> instruction: 0xf8c3447b
    a060:	ldrbt	r2, [lr], -r0, asr #16
    a064:	ldrbtmi	r4, [fp], #-2932	; 0xfffff48c
    a068:	blcs	246dc <pclose@plt+0x22694>
    a06c:	addhi	pc, ip, r0, asr #32
    a070:	ldrdne	pc, [r8], #133	; 0x85
    a074:	rsbeq	pc, r4, r5, lsl #2
    a078:	ldrsbcs	pc, [ip, #-133]	; 0xffffff7b	; <UNPREDICTABLE>
    a07c:			; <UNDEFINED> instruction: 0xf7f79101
    a080:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    a084:	mcrge	4, 3, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    a088:	ldrdmi	pc, [ip], #133	; 0x85
    a08c:	svcne	0x0040f414
    a090:	mcrge	4, 3, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    a094:	vst2.32	{d9[0],d10[0]}, [r4], r1
    a098:			; <UNDEFINED> instruction: 0xf8d57400
    a09c:	strtmi	r2, [r8], -r0, ror #2
    a0a0:	sbcmi	pc, ip, r5, asr #17
    a0a4:	svc	0x0022f7f7
    a0a8:	ldrdcc	pc, [r4, #-133]!	; 0xffffff7b
    a0ac:	addsmi	r1, r8, #64, 22	; 0x10000
    a0b0:	streq	sp, [r0, #2568]!	; 0xa08
    a0b4:	movwcc	fp, #12108	; 0x2f4c
    a0b8:	blcs	18cc8 <pclose@plt+0x16c80>
    a0bc:	movwcs	fp, #4024	; 0xfb8
    a0c0:	msrcc	SPSR_s, r5, asr #17
    a0c4:	ldrbtmi	r4, [fp], #-2909	; 0xfffff4a3
    a0c8:	ldccc	8, cr15, [r8], {83}	; 0x53
    a0cc:			; <UNDEFINED> instruction: 0xf43f2b00
    a0d0:			; <UNDEFINED> instruction: 0xe646af3d
    a0d4:			; <UNDEFINED> instruction: 0xf8d54a5a
    a0d8:	ldrbtmi	r3, [sl], #-204	; 0xffffff34
    a0dc:	bcs	2472c <pclose@plt+0x226e4>
    a0e0:	bmi	163e618 <pclose@plt+0x163c5d0>
    a0e4:	orrvc	pc, r0, #-2097152000	; 0x83000000
    a0e8:	sbccc	pc, ip, r5, asr #17
    a0ec:			; <UNDEFINED> instruction: 0xf852447a
    a0f0:	blcs	19358 <pclose@plt+0x17310>
    a0f4:	svcge	0x002af43f
    a0f8:	bmi	15039cc <pclose@plt+0x1501984>
    a0fc:	ldrdcc	pc, [ip], #133	; 0x85
    a100:	ldmibvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    a104:	teqle	ip, r0, lsl #20
    a108:	vst3.32			; <UNDEFINED> instruction: 0xf4834a50
    a10c:			; <UNDEFINED> instruction: 0xf8c56300
    a110:	ldrbtmi	r3, [sl], #-204	; 0xffffff34
    a114:	ldccc	8, cr15, [r8], {82}	; 0x52
    a118:			; <UNDEFINED> instruction: 0xf43f2b00
    a11c:	qadd16	sl, r0, r7
    a120:	ldrdcc	pc, [ip], #133	; 0x85
    a124:			; <UNDEFINED> instruction: 0xf53f06da
    a128:			; <UNDEFINED> instruction: 0xb003aeba
    a12c:	ldrhtmi	lr, [r0], #141	; 0x8d
    a130:	bllt	18c8134 <pclose@plt+0x18c60ec>
    a134:	ldrdcc	pc, [ip], #133	; 0x85
    a138:	ldrble	r0, [r6, #1755]!	; 0x6db
    a13c:			; <UNDEFINED> instruction: 0x06dfe673
    a140:			; <UNDEFINED> instruction: 0xe711d5f3
    a144:	ldrble	r0, [r0, #1761]!	; 0x6e1
    a148:			; <UNDEFINED> instruction: 0x06d7e6d8
    a14c:	strb	sp, [sl, -sp, ror #11]
    a150:	strble	r0, [sl, #1752]!	; 0x6d8
    a154:	bmi	fc3e44 <pclose@plt+0xfc1dfc>
    a158:			; <UNDEFINED> instruction: 0xf8d52000
    a15c:	ldrbtmi	r1, [sl], #-364	; 0xfffffe94
    a160:	msreq	SPSR_fs, r5, asr #17
    a164:	ldmdane	ip!, {r1, r6, r7, fp, ip, sp, lr, pc}
    a168:			; <UNDEFINED> instruction: 0x06dae71c
    a16c:			; <UNDEFINED> instruction: 0xe645d5dd
    a170:	ldrble	r0, [sl, #1753]	; 0x6d9
    a174:			; <UNDEFINED> instruction: 0x06dce632
    a178:	pkhtb	sp, r5, r7, asr #11
    a17c:	ldrble	r0, [r4, #1753]	; 0x6d9
    a180:	ldrbeq	lr, [sl], pc, lsr #15
    a184:	sbfx	sp, r1, #11, #32
    a188:	ldrdcc	pc, [ip], #133	; 0x85
    a18c:	strble	r0, [ip, #1756]	; 0x6dc
    a190:	ldrmi	lr, [lr], -lr, ror #14
    a194:	addmi	r7, r3, #3342336	; 0x330000
    a198:	cfstrdge	mvd15, [r3, #508]!	; 0x1fc
    a19c:			; <UNDEFINED> instruction: 0x46341e73
    a1a0:	ldmdavc	r3, {r1, r4, r7, r9, sl, sp, lr, pc}
    a1a4:			; <UNDEFINED> instruction: 0xf47f42a3
    a1a8:			; <UNDEFINED> instruction: 0xe652addc
    a1ac:	cfldrdge	mvd15, [r9, #508]	; 0x1fc
    a1b0:	stmdaeq	r4, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    a1b4:	ldrbtmi	r4, [ip], #-3111	; 0xfffff3d9
    a1b8:	stmdacc	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    a1bc:	ble	1dac38 <pclose@plt+0x1d8bf0>
    a1c0:			; <UNDEFINED> instruction: 0x1c6a4b25
    a1c4:	eorvs	pc, r5, r0, asr #16
    a1c8:			; <UNDEFINED> instruction: 0xf8c3447b
    a1cc:	strb	r2, [r8, #2112]	; 0x840
    a1d0:			; <UNDEFINED> instruction: 0xf8c43380
    a1d4:	addseq	r3, r9, r8, asr #16
    a1d8:	blx	febc81ca <pclose@plt+0xfebc6182>
    a1dc:	stmdaeq	r4, {r2, r6, r7, fp, ip, sp, lr, pc}^
    a1e0:	svclt	0x0000e7ee
    a1e4:	andeq	ip, r1, sl, asr #29
    a1e8:	andeq	ip, r1, r6, asr r1
    a1ec:	andeq	ip, r1, r6, ror #5
    a1f0:	andeq	r0, r0, r0, lsr #4
    a1f4:	muleq	r1, sl, r2
    a1f8:	andeq	ip, r1, lr, ror r2
    a1fc:	andeq	ip, r1, r2, lsr r2
    a200:	andeq	ip, r1, r2, lsl r2
    a204:	andeq	ip, r1, r8, ror #3
    a208:	andeq	ip, r1, r6, lsl #3
    a20c:	andeq	ip, r1, r0, ror r1
    a210:	andeq	ip, r1, r2, lsl r1
    a214:			; <UNDEFINED> instruction: 0x0001dcb4
    a218:	andeq	ip, r1, r6, lsr #1
    a21c:	andeq	sp, r1, r8, ror ip
    a220:	andeq	sp, r1, r6, asr ip
    a224:	andeq	ip, r1, lr, asr r0
    a228:	andeq	ip, r1, r2, asr #32
    a22c:	andeq	ip, r1, r8, lsr #32
    a230:	strdeq	sp, [r1], -r6
    a234:	muleq	r1, r0, fp
    a238:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    a23c:	andeq	sp, r1, r6, lsr #22
    a240:	andeq	fp, r1, sl, lsr #30
    a244:	andeq	sp, r1, r0, lsl #22
    a248:	andeq	fp, r1, r4, lsl #30
    a24c:	ldrdeq	sp, [r1], -sl
    a250:	andeq	sp, r1, lr, lsl #21
    a254:	andeq	sp, r1, r6, lsr sl
    a258:	andeq	sp, r1, r4, lsr #20
    a25c:	svcmi	0x00f0e92d
    a260:	bmi	fe65bac4 <pclose@plt+0xfe659a7c>
    a264:	stcleq	6, cr15, [r4, #-692]	; 0xfffffd4c
    a268:	stmdacs	lr!, {r3, r4, r7, r8, r9, fp, lr}^
    a26c:	stmdacs	r6!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    a270:	tstls	r6, sl, ror r4
    a274:	ldmpl	r3, {r1, r2, r4, r7, r8, sl, fp, lr}^
    a278:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    a27c:	ldmdacc	ip!, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    a280:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a284:	adchi	pc, r4, r0, asr #32
    a288:	ldrbtmi	r4, [fp], #-2962	; 0xfffff46e
    a28c:	stmdacc	ip, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    a290:	ldmdavc	fp, {r0, r1, r3, r4, r7, r8, fp, sp, lr}
    a294:			; <UNDEFINED> instruction: 0xf0002b00
    a298:	stmdacs	pc!, {r3, r4, r6, r7, pc}	; <UNPREDICTABLE>
    a29c:	stmdacs	ip, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    a2a0:	adcshi	pc, r0, r0
    a2a4:	stmiapl	ip!, {r2, r3, r7, r8, r9, fp, lr}^
    a2a8:	ldrdeq	pc, [r0, r4]!
    a2ac:			; <UNDEFINED> instruction: 0xf7fc940d
    a2b0:			; <UNDEFINED> instruction: 0xf8d4fd0b
    a2b4:			; <UNDEFINED> instruction: 0xf10031a0
    a2b8:	stmmi	r8, {r4, r6, r9}
    a2bc:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    a2c0:			; <UNDEFINED> instruction: 0xf9f0f7f9
    a2c4:	blmi	fe1dcce4 <pclose@plt+0xfe1dac9c>
    a2c8:	ldrbtmi	r2, [sl], #-259	; 0xfffffefd
    a2cc:			; <UNDEFINED> instruction: 0xf8d2447b
    a2d0:			; <UNDEFINED> instruction: 0xf8c32ff8
    a2d4:	strmi	r1, [r0], r0, asr #4
    a2d8:			; <UNDEFINED> instruction: 0xf0402a00
    a2dc:			; <UNDEFINED> instruction: 0xf8df80bd
    a2e0:	ldrbtmi	r9, [r9], #520	; 0x208
    a2e4:	strbmi	r4, [r0], -r1, lsl #23
    a2e8:	ldrbtmi	r4, [fp], #-3201	; 0xfffff37f
    a2ec:	ldmdbvs	fp, {r2, r3, r4, r5, r6, sl, lr}^
    a2f0:	ldrdne	pc, [r0], r4
    a2f4:	bvc	507708 <pclose@plt+0x5056c0>
    a2f8:	stc2	7, cr15, [r8, #-1008]!	; 0xfffffc10
    a2fc:	andshi	pc, r0, sp, asr #17
    a300:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    a304:	ldrdgt	pc, [ip, #143]!	; 0x8f
    a308:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    a30c:			; <UNDEFINED> instruction: 0xf1a44619
    a310:	ldrbtmi	r0, [ip], #728	; 0x2d8
    a314:			; <UNDEFINED> instruction: 0xf8cd9205
    a318:	andcs	ip, r1, #0
    a31c:	andge	pc, r8, sp, asr #17
    a320:	andls	pc, r4, sp, asr #17
    a324:	strbmi	r9, [r0], -r3
    a328:	mrc	7, 3, APSR_nzcv, cr6, cr7, {7}
    a32c:			; <UNDEFINED> instruction: 0xf7f74640
    a330:			; <UNDEFINED> instruction: 0xf504edcc
    a334:			; <UNDEFINED> instruction: 0xf7f77011
    a338:	blmi	1c05a60 <pclose@plt+0x1c03a18>
    a33c:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    a340:	stc	7, cr15, [r8], #-988	; 0xfffffc24
    a344:	svcvs	0x00a19a06
    a348:	ldmdavs	r0, {r0, r1, r3, r4, r5, fp, sp, lr}
    a34c:	smlabbls	sl, fp, r2, r4
    a350:	andls	r9, r8, r9, lsl #6
    a354:	addshi	pc, lr, r0, lsl #5
    a358:	stmdacs	ip, {r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    a35c:	svcvs	0x00634698
    a360:	strls	r4, [ip, -r3, lsl #13]
    a364:			; <UNDEFINED> instruction: 0x9018f8d2
    a368:	blmi	192ef8c <pclose@plt+0x192cf44>
    a36c:	mulge	r0, r9, r8
    a370:	movwls	r4, #46203	; 0xb47b
    a374:	svceq	0x0000f1ba
    a378:	blls	1fe408 <pclose@plt+0x1fc3c0>
    a37c:	bl	dbcc8 <pclose@plt+0xd9c80>
    a380:			; <UNDEFINED> instruction: 0xf8530288
    a384:	ldmdavs	r6, {r3, r5, lr}^
    a388:			; <UNDEFINED> instruction: 0x46201b35
    a38c:	strtmi	r3, [sl], -r1, lsl #26
    a390:	stc	7, cr15, [ip, #988]!	; 0x3dc
    a394:	ldrbmi	fp, [sp, #-416]	; 0xfffffe60
    a398:			; <UNDEFINED> instruction: 0xf814dd12
    a39c:	bl	1163d0 <pclose@plt+0x114388>
    a3a0:	cmplt	fp, fp, lsl #14
    a3a4:	ldrtmi	r4, [r8], -r9, asr #12
    a3a8:	bl	fe9c838c <pclose@plt+0xfe9c6344>
    a3ac:	cmple	r8, r0, lsl #16
    a3b0:			; <UNDEFINED> instruction: 0xf7f74638
    a3b4:	strmi	lr, [r3], #3392	; 0xd40
    a3b8:	bleq	867ec <pclose@plt+0x847a4>
    a3bc:	cfstr64le	mvdx4, [ip], #372	; 0x174
    a3c0:			; <UNDEFINED> instruction: 0xf1089b0a
    a3c4:	ldrmi	r0, [r8, #2049]	; 0x801
    a3c8:			; <UNDEFINED> instruction: 0xf04fda68
    a3cc:	ldrb	r0, [r1, r0, lsl #22]
    a3d0:	svclt	0x0018282f
    a3d4:	andsle	r2, r5, ip, asr #16
    a3d8:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
    a3dc:	stmdacc	ip, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    a3e0:	stmdavc	r3!, {r2, r3, r4, r7, r8, fp, sp, lr}
    a3e4:			; <UNDEFINED> instruction: 0xf47f2b00
    a3e8:	bmi	11b6164 <pclose@plt+0x11b411c>
    a3ec:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
    a3f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a3f4:	ldmdacc	ip!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a3f8:	qdsuble	r4, sl, r2
    a3fc:	stcleq	6, cr15, [r4, #-52]	; 0xffffffcc
    a400:	svchi	0x00f0e8bd
    a404:	stmiapl	fp!, {r2, r4, r5, r8, r9, fp, lr}^
    a408:	ldrdeq	pc, [r0], r3	; <UNPREDICTABLE>
    a40c:	stc2l	7, cr15, [lr, #1016]	; 0x3f8
    a410:	blcs	6e8424 <pclose@plt+0x6e63dc>
    a414:			; <UNDEFINED> instruction: 0xf8dfd0e9
    a418:			; <UNDEFINED> instruction: 0x460380f0
    a41c:	vst1.8	{d20-d21}, [pc :256], fp
    a420:	ldrbtmi	r7, [r8], #384	; 0x180
    a424:			; <UNDEFINED> instruction: 0xf8d8447a
    a428:	stmibvs	r0, {r2, r3, r6, fp}
    a42c:	stc	7, cr15, [r0, #-988]!	; 0xfffffc24
    a430:	stmdals	ip, {r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a434:			; <UNDEFINED> instruction: 0x4018f8d9
    a438:			; <UNDEFINED> instruction: 0xf7f74620
    a43c:	movwcs	lr, #3324	; 0xcfc
    a440:	ldmdacc	r0, {r3, r6, r7, fp, ip, sp, lr, pc}^
    a444:	andseq	pc, ip, r9, asr #17
    a448:	blmi	90437c <pclose@plt+0x902334>
    a44c:			; <UNDEFINED> instruction: 0xf8d358eb
    a450:			; <UNDEFINED> instruction: 0xf7ff0094
    a454:			; <UNDEFINED> instruction: 0xe7c8f953
    a458:			; <UNDEFINED> instruction: 0xf7fa2000
    a45c:	strmi	pc, [r1], r7, lsr #18
    a460:	addmi	lr, r6, #64, 14	; 0x1000000
    a464:	blne	40b1c <pclose@plt+0x3ead4>
    a468:	sfmle	f4, 4, [r9, #532]!	; 0x214
    a46c:	ldrmi	r9, [sl], -fp, lsl #22
    a470:			; <UNDEFINED> instruction: 0xf8c22301
    a474:	ldmib	sp, {r4, r6, fp, ip, sp}^
    a478:	addmi	r3, r3, #8, 4	; 0x80000000
    a47c:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
    a480:	svcls	0x000cd005
    a484:	andsvs	r9, r8, r6, lsl #22
    a488:	andhi	pc, r0, r7, asr #17
    a48c:			; <UNDEFINED> instruction: 0xf100e7ad
    a490:	strb	r0, [pc, -r1, lsl #22]!
    a494:	stmdacc	ip, {r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    a498:			; <UNDEFINED> instruction: 0x9018f8d3
    a49c:	bls	35d114 <pclose@plt+0x35b0cc>
    a4a0:			; <UNDEFINED> instruction: 0xf8d3447b
    a4a4:			; <UNDEFINED> instruction: 0xf8d23850
    a4a8:			; <UNDEFINED> instruction: 0xb13b0090
    a4ac:	teqne	ip, r2	; <illegal shifter operand>	; <UNPREDICTABLE>
    a4b0:			; <UNDEFINED> instruction: 0xf7f9464a
    a4b4:			; <UNDEFINED> instruction: 0xf7fff8f7
    a4b8:	ldr	pc, [r6, r1, lsr #18]
    a4bc:	ldrbtmi	r4, [r9], #-2325	; 0xfffff6eb
    a4c0:			; <UNDEFINED> instruction: 0xf7f7e7f6
    a4c4:	svclt	0x0000ebcc
    a4c8:	andeq	fp, r1, ip, lsl fp
    a4cc:	strdeq	r0, [r0], -ip
    a4d0:	andeq	fp, r1, r4, lsl fp
    a4d4:	andeq	sp, r1, r2, ror #18
    a4d8:	andeq	r0, r0, r0, lsr #4
    a4dc:	andeq	r8, r0, sl, ror #4
    a4e0:	andeq	ip, r1, sl, lsr #16
    a4e4:	andeq	sp, r1, r0, lsr #18
    a4e8:	andeq	fp, r0, sl, lsl r6
    a4ec:	andeq	ip, r1, sl, lsl #16
    a4f0:	andeq	sp, r1, r0, lsl #18
    a4f4:	andeq	r8, r0, lr, lsl r2
    a4f8:	andeq	r0, r0, r4, lsr r2
    a4fc:	andeq	sp, r1, ip, ror r8
    a500:	andeq	sp, r1, r2, lsl r8
    a504:	muleq	r1, lr, r9
    a508:	andeq	sp, r1, sl, asr #15
    a50c:	andeq	r8, r0, r4, asr #25
    a510:	andeq	sp, r1, ip, asr #14
    a514:	andeq	fp, r0, lr, lsr r4
    a518:	svcmi	0x00f0e92d
    a51c:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    a520:			; <UNDEFINED> instruction: 0xf8df8b0a
    a524:			; <UNDEFINED> instruction: 0xf8df3c90
    a528:			; <UNDEFINED> instruction: 0xf8df1c90
    a52c:	ldrbtmi	r2, [fp], #-3216	; 0xfffff370
    a530:	mcr	4, 0, r4, cr11, cr9, {3}
    a534:	ldmvs	r8, {r4, r9, fp}
    a538:	stclpl	6, cr15, [r4, #-692]	; 0xfffffd4c
    a53c:	stmdacs	r0, {r1, r3, r7, fp, ip, lr}
    a540:			; <UNDEFINED> instruction: 0xf8cd6812
    a544:			; <UNDEFINED> instruction: 0xf04f2d3c
    a548:			; <UNDEFINED> instruction: 0xf8df0200
    a54c:	ldrbtmi	r2, [sl], #-3188	; 0xfffff38c
    a550:	vqsub.u8	d25, d0, d9
    a554:	ldmdbvs	sl, {r1, r4, r6, r7, r8, r9, sl, pc}^
    a558:			; <UNDEFINED> instruction: 0xf8d22300
    a55c:	bcc	113b04 <pclose@plt+0x111abc>
    a560:	movwcc	lr, #4099	; 0x1003
    a564:			; <UNDEFINED> instruction: 0xf0004283
    a568:			; <UNDEFINED> instruction: 0xf85287c8
    a56c:	stmdavs	ip, {r2, r8, r9, sl, fp, ip}
    a570:	mvnsle	r4, ip, lsr #5
    a574:	andsvc	pc, r4, #4194304	; 0x400000
    a578:	mcrrcc	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    a57c:			; <UNDEFINED> instruction: 0xf50d9115
    a580:	vmov.32	d24[0], r7
    a584:			; <UNDEFINED> instruction: 0xf8df2a90
    a588:	ldrbtmi	r2, [fp], #-3136	; 0xfffff3c0
    a58c:	ldcmi	8, cr15, [ip], #-892	; 0xfffffc84
    a590:	cmpvc	sl, r3, lsl #10	; <UNPREDICTABLE>
    a594:			; <UNDEFINED> instruction: 0xf503447a
    a598:	ldrmi	r7, [sp], -r2, rrx
    a59c:	mcr	4, 0, r4, cr12, cr12, {3}
    a5a0:	tstls	r4, #144, 20	; 0x90000
    a5a4:	bpl	f46de0 <pclose@plt+0xf44d98>
    a5a8:	ldrls	r6, [r6], #-144	; 0xffffff70
    a5ac:	stc	7, cr15, [ip], {247}	; 0xf7
    a5b0:	msrvc	SPSR_fx, r5, lsl #10
    a5b4:	ldccs	8, cr15, [r8], {223}	; 0xdf
    a5b8:	ldccc	8, cr15, [r8], {223}	; 0xdf
    a5bc:	bne	fe445df0 <pclose@plt+0xfe443da8>
    a5c0:	bicseq	pc, r8, r4, lsr #3
    a5c4:	ldmdbls	r9, {r0, r1, r2, r4, r8, ip, pc}
    a5c8:	andls	r5, pc, #9043968	; 0x8a0000
    a5cc:	movwls	r5, #51403	; 0xc8cb
    a5d0:	beq	fe445e48 <pclose@plt+0xfe443e00>
    a5d4:	strmi	pc, [r0, -pc, rrx]
    a5d8:	ldcl	7, cr15, [r6], #-988	; 0xfffffc24
    a5dc:	blx	dc85cc <pclose@plt+0xdc6584>
    a5e0:	blcc	ffd48964 <pclose@plt+0xffd4691c>
    a5e4:			; <UNDEFINED> instruction: 0xf8d3447b
    a5e8:			; <UNDEFINED> instruction: 0xf8d303f0
    a5ec:			; <UNDEFINED> instruction: 0xf8d32854
    a5f0:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, r9, ip}
    a5f4:	mcrrne	11, 0, lr, r2, cr1
    a5f8:	strhi	pc, [r0, -r0, asr #6]!
    a5fc:	blmi	ff748980 <pclose@plt+0xff746938>
    a600:	movwcs	r4, #1546	; 0x60a
    a604:	movwcc	r4, #5244	; 0x147c
    a608:	addmi	r6, r3, #84, 2
    a60c:	eoreq	pc, r0, #-2147483648	; 0x80000000
    a610:			; <UNDEFINED> instruction: 0xf8dfdbf9
    a614:	andcs	r3, r0, #204, 22	; 0x33000
    a618:	blmi	ff24899c <pclose@plt+0xff246954>
    a61c:			; <UNDEFINED> instruction: 0xf8df4615
    a620:	ldrbtmi	r6, [fp], #-3016	; 0xfffff438
    a624:			; <UNDEFINED> instruction: 0xf8cc447c
    a628:	ldrbtmi	r3, [lr], #-20	; 0xffffffec
    a62c:			; <UNDEFINED> instruction: 0xf88b46b8
    a630:	and	r2, r1, r0
    a634:	mvnsne	pc, #14024704	; 0xd60000
    a638:	mcrrne	11, 0, lr, r5, cr1
    a63c:	ldrmi	r2, [r9], -r0, lsl #7
    a640:			; <UNDEFINED> instruction: 0xf8dc2201
    a644:			; <UNDEFINED> instruction: 0x46507014
    a648:	strls	r3, [r2, -r1, lsl #10]
    a64c:	ldrdvc	pc, [r8], -ip
    a650:	strmi	lr, [r0, -sp, asr #19]
    a654:	stcl	7, cr15, [r0], #988	; 0x3dc
    a658:			; <UNDEFINED> instruction: 0xf7f74658
    a65c:			; <UNDEFINED> instruction: 0xf44febec
    a660:	ldrbmi	r7, [r1], -r0, lsl #6
    a664:	rscsvc	pc, pc, #192, 10	; 0x30000000
    a668:	andcc	r4, r1, #88, 12	; 0x5800000
    a66c:	b	1748650 <pclose@plt+0x1746608>
    a670:	mvnscc	pc, #14024704	; 0xd60000
    a674:	lfmle	f4, 2, [sp], {171}	; 0xab
    a678:	cfmsub32	mvax2, mvfx4, mvfx11, mvfx7
    a67c:			; <UNDEFINED> instruction: 0xf7f70a90
    a680:	stmdals	pc, {r2, r5, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    a684:	bcs	fe445eec <pclose@plt+0xfe443ea4>
    a688:	mrc	6, 0, r4, cr11, cr11, {2}
    a68c:	bvs	ff010ed4 <pclose@plt+0xff00ee8c>
    a690:			; <UNDEFINED> instruction: 0xf808f7f9
    a694:	blmi	1548a18 <pclose@plt+0x15469d0>
    a698:			; <UNDEFINED> instruction: 0x4601447c
    a69c:			; <UNDEFINED> instruction: 0xf7fd2001
    a6a0:			; <UNDEFINED> instruction: 0x4620fa9b
    a6a4:			; <UNDEFINED> instruction: 0xf7fc940d
    a6a8:	blls	3892ec <pclose@plt+0x3872a4>
    a6ac:	subseq	pc, r0, #0, 2
    a6b0:	bleq	f48a34 <pclose@plt+0xf469ec>
    a6b4:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    a6b8:			; <UNDEFINED> instruction: 0xfff4f7f8
    a6bc:	blcc	d48a40 <pclose@plt+0xd469f8>
    a6c0:	tstcs	r3, r4, lsl sl
    a6c4:			; <UNDEFINED> instruction: 0xf8d3447b
    a6c8:			; <UNDEFINED> instruction: 0xf8c23ff8
    a6cc:	strmi	r1, [r5], -r0, asr #4
    a6d0:			; <UNDEFINED> instruction: 0xf0402b00
    a6d4:			; <UNDEFINED> instruction: 0xf8df8660
    a6d8:	ldrbtmi	r3, [fp], #-2848	; 0xfffff4e0
    a6dc:			; <UNDEFINED> instruction: 0xf8df930d
    a6e0:			; <UNDEFINED> instruction: 0x46288b1c
    a6e4:	blmi	648a68 <pclose@plt+0x646a20>
    a6e8:			; <UNDEFINED> instruction: 0xf8df44f8
    a6ec:	ldrbtmi	r6, [ip], #-2840	; 0xfffff4e8
    a6f0:			; <UNDEFINED> instruction: 0x3014f8d8
    a6f4:			; <UNDEFINED> instruction: 0xf8d4447e
    a6f8:			; <UNDEFINED> instruction: 0xf5031080
    a6fc:			; <UNDEFINED> instruction: 0xf7fc7913
    a700:	bls	38939c <pclose@plt+0x387354>
    a704:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    a708:	strls	r4, [r4, #-1561]	; 0xfffff9e7
    a70c:	andls	r9, r1, #0, 12
    a710:	stmib	sp, {r0, r9, sp}^
    a714:			; <UNDEFINED> instruction: 0xf1a49002
    a718:	ldrdls	r0, [r5], -r8
    a71c:			; <UNDEFINED> instruction: 0xf7f74650
    a720:			; <UNDEFINED> instruction: 0x4650ec7c
    a724:	bl	ff448708 <pclose@plt+0xff4466c0>
    a728:	andsvc	pc, r1, r4, lsl #10
    a72c:	bl	ff348710 <pclose@plt+0xff3466c8>
    a730:	ldmdavs	r8, {r2, r3, r8, r9, fp, ip, pc}
    a734:	b	bc8718 <pclose@plt+0xbc66d0>
    a738:			; <UNDEFINED> instruction: 0x3018f8d8
    a73c:			; <UNDEFINED> instruction: 0xf47f2b00
    a740:			; <UNDEFINED> instruction: 0xf06faf47
    a744:	addsmi	r4, pc, #0, 6
    a748:	adcshi	pc, r9, r0
    a74c:			; <UNDEFINED> instruction: 0xf73f2f88
    a750:	svccs	0x0070af3f
    a754:	bicshi	pc, sp, r0, asr #6
    a758:	cmneq	r1, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
    a75c:			; <UNDEFINED> instruction: 0xf63f2b17
    a760:	andge	sl, r2, #55, 30	; 0xdc
    a764:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    a768:			; <UNDEFINED> instruction: 0x4710441a
    a76c:	andeq	r0, r0, r7, ror #2
    a770:			; <UNDEFINED> instruction: 0xfffffe65
    a774:			; <UNDEFINED> instruction: 0xfffffe65
    a778:			; <UNDEFINED> instruction: 0xfffffe65
    a77c:			; <UNDEFINED> instruction: 0xfffffe65
    a780:			; <UNDEFINED> instruction: 0xfffffe65
    a784:			; <UNDEFINED> instruction: 0xfffffe65
    a788:			; <UNDEFINED> instruction: 0xfffffe65
    a78c:			; <UNDEFINED> instruction: 0xfffffe65
    a790:			; <UNDEFINED> instruction: 0xfffffe65
    a794:			; <UNDEFINED> instruction: 0xfffffe65
    a798:			; <UNDEFINED> instruction: 0xfffffe65
    a79c:			; <UNDEFINED> instruction: 0xfffffe65
    a7a0:			; <UNDEFINED> instruction: 0xfffffe65
    a7a4:			; <UNDEFINED> instruction: 0xfffffe65
    a7a8:			; <UNDEFINED> instruction: 0xfffffe65
    a7ac:			; <UNDEFINED> instruction: 0xfffffe65
    a7b0:			; <UNDEFINED> instruction: 0xfffffe65
    a7b4:	andeq	r0, r0, r1, rrx
    a7b8:	muleq	r0, r5, r2
    a7bc:			; <UNDEFINED> instruction: 0xfffffe65
    a7c0:			; <UNDEFINED> instruction: 0xfffffe65
    a7c4:	muleq	r0, sp, r1
    a7c8:	andeq	r0, r0, r5, lsr #5
    a7cc:	bmi	e48b50 <pclose@plt+0xe46b08>
    a7d0:			; <UNDEFINED> instruction: 0xf8d4447c
    a7d4:			; <UNDEFINED> instruction: 0xf8d43854
    a7d8:	blcc	4b7a0 <pclose@plt+0x49758>
    a7dc:	mvnsne	pc, #212, 16	; 0xd40000
    a7e0:			; <UNDEFINED> instruction: 0xf8c42b00
    a7e4:	vmov.i16	<illegal reg q9.5>, #4	; 0x0004
    a7e8:	stmdacs	r0, {r0, r1, r4, r8, pc}
    a7ec:	mcrrne	11, 0, lr, r3, cr1
    a7f0:	strmi	pc, [r0, -pc, rrx]
    a7f4:	svcge	0x0002f73f
    a7f8:	bcc	448b7c <pclose@plt+0x446b34>
    a7fc:	rsbvc	pc, sl, r4, lsl #10
    a800:			; <UNDEFINED> instruction: 0xf8df2700
    a804:	ldrbtmi	r5, [fp], #-2572	; 0xfffff5f4
    a808:	andscc	pc, r4, ip, asr #17
    a80c:	andvc	pc, r0, fp, lsl #17
    a810:	bl	16c87f4 <pclose@plt+0x16c67ac>
    a814:	ldrbmi	r9, [fp], -pc, lsl #16
    a818:	bcs	fe446080 <pclose@plt+0xfe444038>
    a81c:	mrc	4, 0, r4, cr11, cr13, {3}
    a820:	bvs	ff011068 <pclose@plt+0xff00f020>
    a824:			; <UNDEFINED> instruction: 0xff3ef7f8
    a828:	andcs	r4, r1, r1, lsl #12
    a82c:			; <UNDEFINED> instruction: 0xf9d4f7fd
    a830:	strls	r4, [sp, #-1576]	; 0xfffff9d8
    a834:	blx	124882c <pclose@plt+0x12467e4>
    a838:			; <UNDEFINED> instruction: 0xf8df9b0d
    a83c:	ldrbtmi	r5, [sp], #-2520	; 0xfffff628
    a840:	subseq	pc, r0, #0, 2
    a844:	ldmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a848:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    a84c:			; <UNDEFINED> instruction: 0xff2af7f8
    a850:	svccc	0x00f8f8d5
    a854:			; <UNDEFINED> instruction: 0xf8c42103
    a858:	strmi	r1, [r6], -r0, asr #4
    a85c:			; <UNDEFINED> instruction: 0xf0002b00
    a860:			; <UNDEFINED> instruction: 0x4638811d
    a864:	ldmibvc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a868:			; <UNDEFINED> instruction: 0xff20f7f9
    a86c:			; <UNDEFINED> instruction: 0xf8d4696b
    a870:	ldrbtmi	r1, [pc], #-128	; a878 <pclose@plt+0x8830>
    a874:	ldmdavc	r3, {r0, r1, r8, sl, ip, sp, lr, pc}
    a878:	ldrtmi	r4, [r0], -r1, lsl #13
    a87c:	blx	19c8874 <pclose@plt+0x19c682c>
    a880:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    a884:	ldfeqp	f7, [r8], {164}	; 0xa4
    a888:	andcs	r4, r1, #26214400	; 0x1900000
    a88c:	andsgt	pc, r4, sp, asr #17
    a890:	ldrbmi	r9, [r0], -r3
    a894:	stmdals	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    a898:	strls	r9, [r0, -r4, lsl #12]
    a89c:	bl	fef48880 <pclose@plt+0xfef46838>
    a8a0:			; <UNDEFINED> instruction: 0xf7f74650
    a8a4:			; <UNDEFINED> instruction: 0xf504eb12
    a8a8:			; <UNDEFINED> instruction: 0xf7f77011
    a8ac:	blls	3454ec <pclose@plt+0x3434a4>
    a8b0:			; <UNDEFINED> instruction: 0xf7f76818
    a8b4:	stmibvs	fp!, {r4, r5, r6, r8, fp, sp, lr, pc}
    a8b8:			; <UNDEFINED> instruction: 0xf47f2b00
    a8bc:	andcs	sl, r1, r9, lsl #29
    a8c0:			; <UNDEFINED> instruction: 0xf8b4f7fc
    a8c4:			; <UNDEFINED> instruction: 0xf73f1e07
    a8c8:	str	sl, [r1], r1, asr #30
    a8cc:			; <UNDEFINED> instruction: 0xf47f2f1b
    a8d0:	svccs	0x0071ae7f
    a8d4:	svccs	0x001bbf18
    a8d8:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    a8dc:	cfstrscs	mvf2, [r0], {-0}
    a8e0:	mrcge	4, 3, APSR_nzcv, cr14, cr15, {3}
    a8e4:	ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a8e8:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a8ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a8f0:			; <UNDEFINED> instruction: 0xf8dd681a
    a8f4:	subsmi	r3, sl, ip, lsr sp
    a8f8:	strhi	pc, [ip], -r0, asr #32
    a8fc:	stclpl	6, cr15, [r4, #-52]	; 0xffffffcc
    a900:	blhi	2c5bfc <pclose@plt+0x2c3bb4>
    a904:	svchi	0x00f0e8bd
    a908:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a90c:			; <UNDEFINED> instruction: 0xf8d3447b
    a910:			; <UNDEFINED> instruction: 0x460303f0
    a914:	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a918:	addmi	r3, r3, #67108864	; 0x4000000
    a91c:			; <UNDEFINED> instruction: 0xf8d4447c
    a920:			; <UNDEFINED> instruction: 0xf8c413f8
    a924:	vmov.i16	<illegal reg q9.5>, #4	; 0x0004
    a928:	strcs	r8, [r0, #-1345]	; 0xfffffabf
    a92c:			; <UNDEFINED> instruction: 0xf06f42a8
    a930:			; <UNDEFINED> instruction: 0xf8c44700
    a934:	svclt	0x00c85854
    a938:			; <UNDEFINED> instruction: 0xf73f468c
    a93c:			; <UNDEFINED> instruction: 0xf8dfae5f
    a940:			; <UNDEFINED> instruction: 0xf50438ec
    a944:			; <UNDEFINED> instruction: 0xf8df706a
    a948:	ldrbtmi	r6, [fp], #-2280	; 0xfffff718
    a94c:			; <UNDEFINED> instruction: 0xf88b614b
    a950:			; <UNDEFINED> instruction: 0xf7f75000
    a954:	stmdals	pc, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    a958:	mrc	6, 0, r4, cr8, cr11, {2}
    a95c:	ldrbtmi	r2, [lr], #-2704	; 0xfffff570
    a960:	bne	4461d4 <pclose@plt+0x44418c>
    a964:			; <UNDEFINED> instruction: 0xf7f86ac0
    a968:			; <UNDEFINED> instruction: 0xf8dffe9d
    a96c:	ldrbtmi	r7, [pc], #-2248	; a974 <pclose@plt+0x892c>
    a970:	andcs	r4, r1, r1, lsl #12
    a974:			; <UNDEFINED> instruction: 0xf930f7fd
    a978:			; <UNDEFINED> instruction: 0x960d4630
    a97c:			; <UNDEFINED> instruction: 0xf9a4f7fc
    a980:			; <UNDEFINED> instruction: 0xf1009b0d
    a984:			; <UNDEFINED> instruction: 0xf8df0250
    a988:			; <UNDEFINED> instruction: 0x461108b0
    a98c:			; <UNDEFINED> instruction: 0xf7f84478
    a990:			; <UNDEFINED> instruction: 0xf8d7fe89
    a994:	strdcs	r3, [r3, -r8]
    a998:	subne	pc, r0, #196, 16	; 0xc40000
    a99c:	blcs	1c1bc <pclose@plt+0x1a174>
    a9a0:			; <UNDEFINED> instruction: 0x4628d07c
    a9a4:	ldmpl	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a9a8:	mcr2	7, 4, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    a9ac:			; <UNDEFINED> instruction: 0xf8d4697b
    a9b0:	ldrbtmi	r1, [sp], #-128	; 0xffffff80
    a9b4:	ldmdavc	r3, {r0, r1, r8, sl, ip, sp, lr, pc}
    a9b8:	ldrtmi	r4, [r0], -r1, lsl #13
    a9bc:			; <UNDEFINED> instruction: 0xf9c6f7fc
    a9c0:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    a9c4:	ldfeqp	f7, [r8], {164}	; 0xa4
    a9c8:	andcs	r4, r1, #26214400	; 0x1900000
    a9cc:	andsgt	pc, r4, sp, asr #17
    a9d0:	stmdals	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    a9d4:	strls	r9, [r0, #-1540]	; 0xfffff9fc
    a9d8:	ldrbmi	r9, [r0], -r3
    a9dc:	bl	7489c0 <pclose@plt+0x746978>
    a9e0:			; <UNDEFINED> instruction: 0xf7f74650
    a9e4:			; <UNDEFINED> instruction: 0xf504ea72
    a9e8:			; <UNDEFINED> instruction: 0xf7f77011
    a9ec:	blls	3453ac <pclose@plt+0x343364>
    a9f0:			; <UNDEFINED> instruction: 0xf7f76818
    a9f4:	ldmibvs	fp!, {r4, r6, r7, fp, sp, lr, pc}
    a9f8:			; <UNDEFINED> instruction: 0xf43f2b00
    a9fc:	strb	sl, [r7, #3936]!	; 0xf60
    aa00:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    aa04:			; <UNDEFINED> instruction: 0xf8d3447b
    aa08:			; <UNDEFINED> instruction: 0xf8d303f0
    aa0c:			; <UNDEFINED> instruction: 0xe7813854
    aa10:	ldmdami	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    aa14:	strmi	pc, [r0, -pc, rrx]
    aa18:			; <UNDEFINED> instruction: 0xf8d4447c
    aa1c:			; <UNDEFINED> instruction: 0xf8d403f0
    aa20:	mcrne	3, 2, r1, cr3, cr8, {7}
    aa24:			; <UNDEFINED> instruction: 0xf8c42800
    aa28:	bl	58b80 <pclose@plt+0x56b38>
    aa2c:			; <UNDEFINED> instruction: 0xf73f1c43
    aa30:			; <UNDEFINED> instruction: 0xf8dfade5
    aa34:			; <UNDEFINED> instruction: 0xf5043814
    aa38:	strcs	r7, [r0, -sl, rrx]
    aa3c:	stmdapl	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    aa40:			; <UNDEFINED> instruction: 0xf8cc447b
    aa44:			; <UNDEFINED> instruction: 0xf88b3014
    aa48:			; <UNDEFINED> instruction: 0xf7f77000
    aa4c:	stmdals	pc, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    aa50:	mrc	6, 0, r4, cr8, cr11, {2}
    aa54:	ldrbtmi	r2, [sp], #-2704	; 0xfffff570
    aa58:	bne	4462cc <pclose@plt+0x444284>
    aa5c:			; <UNDEFINED> instruction: 0xf7f86ac0
    aa60:	strmi	pc, [r1], -r1, lsr #28
    aa64:			; <UNDEFINED> instruction: 0xf7fd2001
    aa68:			; <UNDEFINED> instruction: 0x4628f8b7
    aa6c:			; <UNDEFINED> instruction: 0xf7fc950d
    aa70:	blls	388f24 <pclose@plt+0x386edc>
    aa74:			; <UNDEFINED> instruction: 0x57d8f8df
    aa78:			; <UNDEFINED> instruction: 0xf100447d
    aa7c:			; <UNDEFINED> instruction: 0xf8df0250
    aa80:			; <UNDEFINED> instruction: 0x461107d4
    aa84:			; <UNDEFINED> instruction: 0xf7f84478
    aa88:			; <UNDEFINED> instruction: 0xf8d5fe0d
    aa8c:	strdcs	r3, [r3, -r8]
    aa90:	subne	pc, r0, #196, 16	; 0xc40000
    aa94:	blcs	1c2b4 <pclose@plt+0x1a26c>
    aa98:	ldrhi	pc, [lr, #-64]!	; 0xffffffc0
    aa9c:	sbfxhi	pc, pc, #17, #25
    aaa0:			; <UNDEFINED> instruction: 0xf8df4630
    aaa4:	ldrbtmi	r4, [r8], #1976	; 0x7b8
    aaa8:	sbfxvc	pc, pc, #17, #21
    aaac:			; <UNDEFINED> instruction: 0xf8df447c
    aab0:			; <UNDEFINED> instruction: 0xf8d857b4
    aab4:	ldrbtmi	r3, [pc], #-20	; aabc <pclose@plt+0x8a74>
    aab8:	ldrdne	pc, [r0], r4
    aabc:			; <UNDEFINED> instruction: 0xf503447d
    aac0:			; <UNDEFINED> instruction: 0xf7fc7913
    aac4:	vst2.16	{d31,d33}, [pc], r3
    aac8:			; <UNDEFINED> instruction: 0xf1a46300
    aacc:			; <UNDEFINED> instruction: 0x461902d8
    aad0:	strls	r9, [r4], -r5, lsl #4
    aad4:	strls	r2, [r1, -r1, lsl #4]
    aad8:	stmib	sp, {r8, sl, ip, pc}^
    aadc:	ldrbmi	r9, [r0], -r2
    aae0:	b	fe6c8ac4 <pclose@plt+0xfe6c6a7c>
    aae4:			; <UNDEFINED> instruction: 0xf7f74650
    aae8:			; <UNDEFINED> instruction: 0xf504e9f0
    aaec:			; <UNDEFINED> instruction: 0xf7f77011
    aaf0:	blls	3452a8 <pclose@plt+0x343260>
    aaf4:			; <UNDEFINED> instruction: 0xf7f76818
    aaf8:			; <UNDEFINED> instruction: 0xf8d8e84e
    aafc:	blcs	16b64 <pclose@plt+0x14b1c>
    ab00:	cfstrdge	mvd15, [r6, #-508]!	; 0xfffffe04
    ab04:			; <UNDEFINED> instruction: 0xf7fb2001
    ab08:	mcrne	15, 0, pc, cr7, cr1, {4}	; <UNPREDICTABLE>
    ab0c:	mrcge	7, 0, APSR_nzcv, cr14, cr15, {1}
    ab10:	svccs	0x000ae55e
    ab14:	mrcge	4, 6, APSR_nzcv, cr10, cr15, {3}
    ab18:			; <UNDEFINED> instruction: 0x474cf8df
    ab1c:			; <UNDEFINED> instruction: 0x574cf8df
    ab20:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    ab24:	ldmdacc	r4, {r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    ab28:	mvnsvs	pc, #212, 16	; 0xd40000
    ab2c:	bl	19c3d4 <pclose@plt+0x19a38c>
    ab30:	ldmdavs	r1!, {r0, r1, r6, r9, sl, ip}^
    ab34:	svc	0x00fef7f6
    ab38:			; <UNDEFINED> instruction: 0x3734f8df
    ab3c:	stmiapl	pc, {r0, r3, r4, r8, fp, ip, pc}^	; <UNPREDICTABLE>
    ab40:	stmdacs	r0, {r0, r1, r4, r8, r9, sl, ip, pc}
    ab44:	rsbcs	fp, r8, #12, 30	; 0x30
    ab48:			; <UNDEFINED> instruction: 0xf8572269
    ab4c:			; <UNDEFINED> instruction: 0xf7fc0022
    ab50:	ldmdavs	r1!, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}^
    ab54:	strtmi	r4, [r8], -r2, lsl #12
    ab58:	andls	r3, sp, #80, 4
    ab5c:	svc	0x00eaf7f6
    ab60:	ldrmi	r9, [r1], -sp, lsl #20
    ab64:			; <UNDEFINED> instruction: 0xf8df2800
    ab68:	svclt	0x000c070c
    ab6c:	cmncs	r9, #104, 6	; 0xa0000001
    ab70:	eorcc	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    ab74:			; <UNDEFINED> instruction: 0xf7f84478
    ab78:			; <UNDEFINED> instruction: 0xf8dffd95
    ab7c:	strdcs	r3, [r3, -ip]
    ab80:	subne	pc, r0, #196, 16	; 0xc40000
    ab84:			; <UNDEFINED> instruction: 0xf8d3447b
    ab88:			; <UNDEFINED> instruction: 0x46063ff8
    ab8c:			; <UNDEFINED> instruction: 0xf0402b00
    ab90:			; <UNDEFINED> instruction: 0xf8df845e
    ab94:	ldrbtmi	r5, [sp], #-1768	; 0xfffff918
    ab98:	usatcc	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    ab9c:			; <UNDEFINED> instruction: 0xf8df4630
    aba0:	bge	69c738 <pclose@plt+0x69a6f0>
    aba4:			; <UNDEFINED> instruction: 0xf8df447b
    aba8:	ldrbtmi	r1, [ip], #-1760	; 0xfffff920
    abac:	ldmdbvs	pc, {r0, r2, r3, r9, ip, pc}^	; <UNPREDICTABLE>
    abb0:	ldrbtmi	sl, [r9], #-3023	; 0xfffff431
    abb4:	ldmdbge	fp, {r4, r8, ip, pc}
    abb8:			; <UNDEFINED> instruction: 0xf8d4910e
    abbc:	cdp	0, 0, cr1, cr10, cr0, {4}
    abc0:			; <UNDEFINED> instruction: 0xf7fc3a90
    abc4:			; <UNDEFINED> instruction: 0xf8dff8c3
    abc8:	vst1.64	{d28-d30}, [pc], r4
    abcc:	andcs	r6, r1, #0, 6
    abd0:			; <UNDEFINED> instruction: 0x461944fc
    abd4:	andgt	pc, r0, sp, asr #17
    abd8:	ldrvc	pc, [r3, -r7, lsl #10]
    abdc:	cfldr32ge	mvfx9, [sp, #-4]
    abe0:	strls	r9, [r4], -r2, lsl #14
    abe4:	bpl	446410 <pclose@plt+0x4443c8>
    abe8:	andls	r9, r3, r8, lsl r4
    abec:	sbcseq	pc, r8, r4, lsr #3
    abf0:	ldrbmi	r9, [r0], -r5
    abf4:	b	448bd8 <pclose@plt+0x446b90>
    abf8:			; <UNDEFINED> instruction: 0xf7f74650
    abfc:			; <UNDEFINED> instruction: 0xf504e966
    ac00:			; <UNDEFINED> instruction: 0xf7f77011
    ac04:	blls	345194 <pclose@plt+0x34314c>
    ac08:			; <UNDEFINED> instruction: 0xf7f66818
    ac0c:			; <UNDEFINED> instruction: 0xf8d4efc4
    ac10:			; <UNDEFINED> instruction: 0xf8d43854
    ac14:	mrc	3, 0, r0, cr11, cr8, {7}
    ac18:	cmpeq	fp, r0, lsl sl
    ac1c:			; <UNDEFINED> instruction: 0xf8c418c2
    ac20:	stmiapl	r3, {r2, r3, r6, fp, sp}^
    ac24:	subvc	pc, sl, r4, lsl #10
    ac28:	beq	446460 <pclose@plt+0x444418>
    ac2c:			; <UNDEFINED> instruction: 0x479868d0
    ac30:	vdupvs.8	q0, sl
    ac34:	bcc	fe446460 <pclose@plt+0xfe444418>
    ac38:	vmla.f64	d10, d8, d31
    ac3c:			; <UNDEFINED> instruction: 0xf7fc3a10
    ac40:	bls	388d54 <pclose@plt+0x386d0c>
    ac44:	stmdbls	lr, {r8, r9, sp}
    ac48:	andvs	r6, fp, r3, lsl r0
    ac4c:	ldmdaeq	r8, {r2, r6, r7, fp, ip, sp, lr, pc}^
    ac50:	beq	4464c8 <pclose@plt+0x444480>
    ac54:	ldmdb	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac58:	mrc2	7, 7, pc, cr8, cr9, {7}
    ac5c:	bls	63189c <pclose@plt+0x62f854>
    ac60:	blls	364cc8 <pclose@plt+0x362c80>
    ac64:	ldmdavs	fp, {r1, r4, r7, r8, r9, sl, fp, sp, lr}
    ac68:	svclt	0x00bf2800
    ac6c:	strmi	r9, [r8], -lr, lsl #18
    ac70:	andvs	r2, r1, r0, lsl #2
    ac74:			; <UNDEFINED> instruction: 0x1618f8df
    ac78:	tstls	r2, r9, ror r4
    ac7c:	sfmle	f4, 4, [r2], {154}	; 0x9a
    ac80:	bls	3525d4 <pclose@plt+0x35058c>
    ac84:	blcs	22cd8 <pclose@plt+0x20c90>
    ac88:	blls	37ab8c <pclose@plt+0x378b44>
    ac8c:	movwcs	r4, #1562	; 0x61a
    ac90:	blls	422ce4 <pclose@plt+0x420c9c>
    ac94:	msrvc	SPSR_fx, #12582912	; 0xc00000
    ac98:	bcc	4464c8 <pclose@plt+0x444480>
    ac9c:			; <UNDEFINED> instruction: 0xf8d39b12
    aca0:	ldmib	r3, {r2, r3, r6, fp, ip, sp}^
    aca4:	bcs	54f4c4 <pclose@plt+0x54d47c>
    aca8:	mvnhi	pc, r0, lsl #6
    acac:	strbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    acb0:	cfmsub32	mvax0, mvfx4, mvfx10, mvfx11
    acb4:	vst1.32	{d16-d17}, [pc :64], r0
    acb8:	ldrbtmi	r7, [sl], #-256	; 0xffffff00
    acbc:	ldm	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acc0:	andcs	r9, r1, #21504	; 0x5400
    acc4:	ldrbmi	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    acc8:	movwcs	r6, #26648	; 0x6818
    accc:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
    acd0:	andls	r9, r1, r0, lsl #8
    acd4:	beq	446540 <pclose@plt+0x4444f8>
    acd8:	ldmib	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    acdc:	ldrcs	pc, [ip, #2271]!	; 0x8df
    ace0:	bcc	fe446548 <pclose@plt+0xfe444500>
    ace4:	ldrbtmi	r2, [sl], #-320	; 0xfffffec0
    ace8:	beq	fe446554 <pclose@plt+0xfe44450c>
    acec:	stmia	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acf0:	beq	446560 <pclose@plt+0x444518>
    acf4:	stmia	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acf8:	bls	3f1940 <pclose@plt+0x3ef8f8>
    acfc:	stmdacc	ip, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    ad00:	ldmibvs	fp, {r4, r8, r9, fp, sp, lr}
    ad04:	blcs	28d78 <pclose@plt+0x26d30>
    ad08:	movthi	pc, #8256	; 0x2040	; <UNPREDICTABLE>
    ad0c:	ldrcc	pc, [r0, #2271]	; 0x8df
    ad10:	mrc	4, 0, r4, cr9, cr11, {3}
    ad14:	vmov	r2, s19
    ad18:			; <UNDEFINED> instruction: 0xf7f81a10
    ad1c:			; <UNDEFINED> instruction: 0xf8dffcc3
    ad20:			; <UNDEFINED> instruction: 0xf8df6584
    ad24:	ldrbtmi	r9, [lr], #-1412	; 0xfffffa7c
    ad28:			; <UNDEFINED> instruction: 0x460144f9
    ad2c:			; <UNDEFINED> instruction: 0xf7fc2001
    ad30:			; <UNDEFINED> instruction: 0xf8dfff53
    ad34:	svcvs	0x00b42578
    ad38:	ldrbtmi	r2, [sl], #-896	; 0xfffffc80
    ad3c:	subeq	pc, r0, #14024704	; 0xd60000
    ad40:			; <UNDEFINED> instruction: 0xf8d24619
    ad44:	andcs	r5, r1, #252, 30	; 0x3f0
    ad48:	strls	lr, [r0], #-2509	; 0xfffff633
    ad4c:	stcls	8, cr1, [lr], {135}	; 0x87
    ad50:	vnmla.f64	d1, d24, d31
    ad54:	stmdavs	r5!, {r4, r9, fp}
    ad58:	stmdavs	r4!, {r0, r2, r3, sl, fp, ip, pc}
    ad5c:			; <UNDEFINED> instruction: 0xf7f79411
    ad60:			; <UNDEFINED> instruction: 0xf8d6e95c
    ad64:	orrcs	r2, r0, #128	; 0x80
    ad68:			; <UNDEFINED> instruction: 0xf8cd4619
    ad6c:	strtmi	r9, [sl], #-0
    ad70:	andcs	r9, r1, #268435456	; 0x10000000
    ad74:	cfmsub32	mvax4, mvfx4, mvfx8, mvfx0
    ad78:			; <UNDEFINED> instruction: 0xf7f70a10
    ad7c:	svcvs	0x0033e94e
    ad80:	stclne	15, cr6, [r6], #-708	; 0xfffffd3c
    ad84:	ldrmi	fp, [r9], -fp, lsl #18
    ad88:			; <UNDEFINED> instruction: 0xf8df461e
    ad8c:	cfstr64ne	mvdx9, [sl], #-144	; 0xffffff70
    ad90:	orrcs	r9, r0, #671088640	; 0x28000000
    ad94:	stmib	sp, {r0, r3, r4, r5, r6, r7, sl, lr}^
    ad98:	andls	r1, r8, r5
    ad9c:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
    ada0:			; <UNDEFINED> instruction: 0xf8cd6803
    ada4:			; <UNDEFINED> instruction: 0xf8d98008
    ada8:	ldcls	0, cr0, [r3], {128}	; 0x80
    adac:	strtmi	r9, [r8], #-519	; 0xfffffdf9
    adb0:	andcs	r9, r1, #9
    adb4:	stmdaeq	ip, {r0, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    adb8:			; <UNDEFINED> instruction: 0x419cf8d4
    adbc:	cdp	8, 1, cr6, cr8, cr6, {4}
    adc0:	stmib	sp, {r4, r9, fp}^
    adc4:			; <UNDEFINED> instruction: 0xf7f74600
    adc8:	vnmls.f16	s28, s16, s17
    adcc:			; <UNDEFINED> instruction: 0xf7fb0a10
    add0:	mrc	15, 0, APSR_nzcv, cr8, cr11, {3}
    add4:			; <UNDEFINED> instruction: 0xf1003a10
    add8:			; <UNDEFINED> instruction: 0xf8df0250
    addc:			; <UNDEFINED> instruction: 0x461104d8
    ade0:			; <UNDEFINED> instruction: 0xf7f84478
    ade4:			; <UNDEFINED> instruction: 0xf8dffc5f
    ade8:	ldrdcs	r3, [r3, -r0]
    adec:	subne	pc, r0, #13172736	; 0xc90000
    adf0:			; <UNDEFINED> instruction: 0xf8d3447b
    adf4:			; <UNDEFINED> instruction: 0x46063ff8
    adf8:			; <UNDEFINED> instruction: 0xf0402b00
    adfc:			; <UNDEFINED> instruction: 0xf8df82d2
    ae00:	ldrbtmi	r8, [r8], #1212	; 0x4bc
    ae04:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    ae08:	ldcls	6, cr4, [r6], {48}	; 0x30
    ae0c:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ae10:	ldrdne	pc, [r0], r4
    ae14:	ldmdbvc	r3, {r0, r1, r8, sl, ip, sp, lr, pc}
    ae18:			; <UNDEFINED> instruction: 0xff98f7fb
    ae1c:	strtgt	pc, [r4], #2271	; 0x8df
    ae20:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    ae24:	andcs	r4, r1, #26214400	; 0x1900000
    ae28:			; <UNDEFINED> instruction: 0x960444fc
    ae2c:	andgt	pc, r0, sp, asr #17
    ae30:	andhi	pc, r4, sp, asr #17
    ae34:	andls	lr, r2, sp, asr #19
    ae38:	andls	r9, r5, r7, lsl r8
    ae3c:			; <UNDEFINED> instruction: 0xf7f74650
    ae40:	ldrbmi	lr, [r0], -ip, ror #17
    ae44:	stmda	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ae48:	andsvc	pc, r1, r4, lsl #10
    ae4c:	ldmda	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae50:	ldmdavs	r8, {r2, r3, r8, r9, fp, ip, pc}
    ae54:	mrc	7, 4, APSR_nzcv, cr14, cr6, {7}
    ae58:	ldmdacc	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    ae5c:			; <UNDEFINED> instruction: 0xf0402b00
    ae60:			; <UNDEFINED> instruction: 0xf8df8293
    ae64:	ldrbtmi	r9, [r9], #1124	; 0x464
    ae68:			; <UNDEFINED> instruction: 0xf8dfb1c7
    ae6c:	cfldrsls	mvf6, [r1], {96}	; 0x60
    ae70:	ldrbhi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ae74:	strtmi	r4, [r7], #-1150	; 0xfffffb82
    ae78:	strd	r4, [r8], -r8
    ae7c:			; <UNDEFINED> instruction: 0xf7f74640
    ae80:	strtmi	lr, [r1], -r4, lsr #16
    ae84:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    ae88:	adcsmi	r4, ip, #200, 14	; 0x3200000
    ae8c:	svcvs	0x00b3d006
    ae90:	lfmle	f4, 2, [r3], #652	; 0x28c
    ae94:	subsvc	pc, r2, r6, lsl #10
    ae98:	ldmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae9c:	ldmdavs	r8, {r2, r3, r8, r9, fp, ip, pc}
    aea0:	mrc	7, 3, APSR_nzcv, cr8, cr6, {7}
    aea4:	strmi	r2, [r8], -r0, lsl #2
    aea8:	mcr	7, 3, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    aeac:	strtcc	pc, [r4], #-2271	; 0xfffff721
    aeb0:	ldmibvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    aeb4:			; <UNDEFINED> instruction: 0xf47f2c00
    aeb8:	andcs	sl, r1, fp, asr #29
    aebc:	ldc2	7, cr15, [r6, #1004]!	; 0x3ec
    aec0:			; <UNDEFINED> instruction: 0xf77f1e07
    aec4:			; <UNDEFINED> instruction: 0xf1a7aec5
    aec8:	blcs	1f8baf8 <pclose@plt+0x1f89ab0>
    aecc:	addshi	pc, r4, r0, lsl #4
    aed0:			; <UNDEFINED> instruction: 0xf013e8df
    aed4:	addseq	r0, r2, pc, ror r0
    aed8:	umullseq	r0, r2, r2, r0
    aedc:	umullseq	r0, r2, r2, r0
    aee0:	umullseq	r0, r2, r2, r0
    aee4:	umullseq	r0, r2, r2, r0
    aee8:	umullseq	r0, r2, r2, r0
    aeec:	umullseq	r0, r2, r2, r0
    aef0:	umullseq	r0, r2, r2, r0
    aef4:	subseq	r0, r3, #146	; 0x92
    aef8:	umullseq	r0, r2, r2, r0
    aefc:	umullseq	r0, r2, r2, r0
    af00:	addseq	r0, r2, r0, asr #4
    af04:	umullseq	r0, r2, r2, r0
    af08:	umullseq	r0, r2, r2, r0
    af0c:	addseq	r0, r2, sl, lsr #4
    af10:	umullseq	r0, r2, r2, r0
    af14:	umullseq	r0, r2, r2, r0
    af18:	umullseq	r0, r2, r2, r0
    af1c:	eoreq	r0, sl, #146	; 0x92
    af20:	umullseq	r0, r2, r2, r0
    af24:	umullseq	r0, r2, r2, r0
    af28:	umullseq	r0, r2, r2, r0
    af2c:	umullseq	r0, r2, r2, r0
    af30:	umullseq	r0, r2, r2, r0
    af34:	umullseq	r0, r2, r2, r0
    af38:	swpeq	r0, r2, [fp]
    af3c:	umullseq	r0, r2, r2, r0
    af40:	umullseq	r0, r2, r2, r0
    af44:	umullseq	r0, r2, r2, r0
    af48:	umullseq	r0, r2, r2, r0
    af4c:	smlalseq	r0, r8, r2, r0
    af50:	umullseq	r0, r2, r2, r0
    af54:	umullseq	r0, r2, r2, r0
    af58:	addseq	r0, r2, sl, lsr #4
    af5c:	umullseq	r0, r2, r2, r0
    af60:	umullseq	r0, r2, r2, r0
    af64:	umullseq	r0, r2, r2, r0
    af68:	umullseq	r0, r2, r2, r0
    af6c:	umullseq	r0, r2, r2, r0
    af70:	umullseq	r0, r2, r2, r0
    af74:	umullseq	r0, r2, r2, r0
    af78:	umullseq	r0, r2, r2, r0
    af7c:	umullseq	r0, r2, r2, r0
    af80:	umullseq	r0, r2, r2, r0
    af84:	addseq	r0, r2, r5, ror #1
    af88:	umullseq	r0, r2, r2, r0
    af8c:	smulleq	r0, r2, r2, r0
    af90:	umullseq	r0, r2, r2, r0
    af94:	umullseq	r0, r2, r2, r0
    af98:	umullseq	r0, r2, r2, r0
    af9c:	addseq	r0, r2, sl, lsr #4
    afa0:	subseq	r0, r3, #146	; 0x92
    afa4:	umullseq	r0, r2, r2, r0
    afa8:	umullseq	r0, r2, r2, r0
    afac:	umullseq	r0, r2, r2, r0
    afb0:	umullseq	r0, r2, r2, r0
    afb4:	umullseq	r0, r2, r2, r0
    afb8:	umullseq	r0, r2, r2, r0
    afbc:	umullseq	r0, r2, r2, r0
    afc0:	umlalseq	r0, r8, r2, r0
    afc4:	adceq	r0, r4, lr, lsr #1
    afc8:	smlaleq	r0, r5, sl, r0
    afcc:	sbceq	r0, r2, r0, asr #4
    afd0:	strcs	r0, [r1], #-248	; 0xffffff08
    afd4:	strmi	pc, [r0, -pc, rrx]
    afd8:	ldrbtmi	r4, [sp], #-3519	; 0xfffff241
    afdc:	subvc	pc, sl, r5, lsl #10
    afe0:	svc	0x0072f7f6
    afe4:			; <UNDEFINED> instruction: 0xf7f66ee8
    afe8:	svcvs	0x0068edf6
    afec:	ldcl	7, cr15, [r2, #984]!	; 0x3d8
    aff0:			; <UNDEFINED> instruction: 0xf47f2c00
    aff4:	ldrbt	sl, [r5], #-2805	; 0xfffff50b
    aff8:	bmi	fee31c38 <pclose@plt+0xfee2fbf0>
    affc:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    b000:	svcvs	0x00929b0d
    b004:			; <UNDEFINED> instruction: 0xe62f681b
    b008:	bmi	fed71448 <pclose@plt+0xfed6f400>
    b00c:	stmdavs	r8, {r0, r2, r3, r8, r9, fp, ip, pc}
    b010:	andcc	r4, r8, sl, ror r4
    b014:	svcvs	0x0092681b
    b018:	strt	r6, [r5], -r8
    b01c:	bmi	fec7145c <pclose@plt+0xfec6f414>
    b020:	stmdavs	r8, {r0, r2, r3, r8, r9, fp, ip, pc}
    b024:	stmdacc	r8, {r1, r3, r4, r5, r6, sl, lr}
    b028:	svcvs	0x0092681b
    b02c:	ldr	r6, [fp], -r8
    b030:	bmi	feb7146c <pclose@plt+0xfeb6f424>
    b034:	stmdavs	fp, {r1, r2, r3, fp, ip, pc}
    b038:	movwcc	r4, #5242	; 0x147a
    b03c:	svcvs	0x00926800
    b040:	ldr	r6, [r1], -fp
    b044:	bmi	fea71480 <pclose@plt+0xfea6f438>
    b048:	stmdavs	fp, {r1, r2, r3, fp, ip, pc}
    b04c:	blcc	5c23c <pclose@plt+0x5a1f4>
    b050:	svcvs	0x00926800
    b054:	str	r6, [r7], -fp
    b058:	blmi	fe971894 <pclose@plt+0xfe96f84c>
    b05c:	andcs	r4, r0, #17825792	; 0x1100000
    b060:	ldrbtmi	r6, [fp], #-10
    b064:	ldrmi	r9, [r1], -lr, lsl #20
    b068:	andvs	r2, sl, r0, lsl #4
    b06c:	bcs	26edc <pclose@plt+0x24e94>
    b070:	mcrge	7, 0, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    b074:			; <UNDEFINED> instruction: 0xf8d39b12
    b078:	ldmib	r3, {r2, r3, r6, fp, ip, sp}^
    b07c:	bcs	54f89c <pclose@plt+0x54d854>
    b080:	mrcge	7, 0, APSR_nzcv, cr4, cr15, {3}
    b084:			; <UNDEFINED> instruction: 0xf44f4c9b
    b088:	mrsls	r7, SP_irq
    b08c:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
    b090:	beq	fe446900 <pclose@plt+0xfe4448b8>
    b094:	strls	r4, [r0], #-1561	; 0xfffff9e7
    b098:	svc	0x00bef7f6
    b09c:	ldmmi	r6, {r4, r9, sl, sp, lr, pc}
    b0a0:	ldrbtmi	r4, [r8], #-2454	; 0xfffff66a
    b0a4:	ldrbtmi	r9, [r9], #-3341	; 0xfffff2f3
    b0a8:	subcs	pc, r0, #208, 16	; 0xd00000
    b0ac:	svcne	0x00fcf8d1
    b0b0:	svcvs	0x00821c54
    b0b4:	blne	2710f4 <pclose@plt+0x26f0ac>
    b0b8:	stmdbcc	r1, {r0, r1, r3, r5, fp, sp, lr}
    b0bc:	stmdavs	r0, {r0, r1, r3, r4, r6, r9, fp, ip}
    b0c0:	ldrb	r6, [r1, #43]	; 0x2b
    b0c4:	stmmi	lr, {r1, r2, r3, r9, fp, ip, pc}
    b0c8:	ldrbtmi	r4, [r8], #-2958	; 0xfffff472
    b0cc:	ldrbtmi	r4, [fp], #-1553	; 0xfffff9ef
    b0d0:	andvs	r2, sl, r0, lsl #4
    b0d4:	subcs	pc, r0, #208, 16	; 0xd00000
    b0d8:	svccc	0x00fcf8d3
    b0dc:	svcvs	0x00821c51
    b0e0:	stmdbls	sp, {r0, r1, r3, r4, r6, r9, fp, ip}
    b0e4:	ldrdvs	r1, [fp], -r3
    b0e8:	cfstr32mi	mvfx14, [r7], {200}	; 0xc8
    b0ec:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    b0f0:	ldrmi	r4, [r9], -r6, lsl #29
    b0f4:	andcs	r4, r1, #124, 8	; 0x7c000000
    b0f8:	beq	fe446968 <pclose@plt+0xfe444920>
    b0fc:			; <UNDEFINED> instruction: 0xf8d4447e
    b100:	ldmvs	sp!, {r2, r3, r6, fp, ip, sp, lr}^
    b104:	ldmdavs	sp!, {r1, r8, sl, ip, pc}^
    b108:	strvs	lr, [r0, #-2509]	; 0xfffff633
    b10c:	svc	0x0084f7f6
    b110:	beq	fe446980 <pclose@plt+0xfe444938>
    b114:	ldrdpl	pc, [r0], r4
    b118:	ldc2l	7, cr15, [r6, #1004]	; 0x3ec
    b11c:	bcc	fe44698c <pclose@plt+0xfe444944>
    b120:	ldmdami	fp!, {r1, r3, r5, fp, ip}^
    b124:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    b128:	blx	fef49110 <pclose@plt+0xfef470c8>
    b12c:	tstcs	r3, r9, ror fp
    b130:	subne	pc, r0, #196, 16	; 0xc40000
    b134:			; <UNDEFINED> instruction: 0xf8d3447b
    b138:			; <UNDEFINED> instruction: 0x46053ff8
    b13c:			; <UNDEFINED> instruction: 0xf0402b00
    b140:	mrcmi	1, 3, r8, cr5, cr7, {6}
    b144:	cfldrdmi	mvd4, [r5], #-504	; 0xfffffe08
    b148:	blmi	1d5c9f0 <pclose@plt+0x1d5a9a8>
    b14c:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    b150:	ldrdne	pc, [r0], r4
    b154:			; <UNDEFINED> instruction: 0xf7fb695f
    b158:			; <UNDEFINED> instruction: 0xf8dffdf9
    b15c:	vst4.<illegal width 64>	{d28,d30,d32,d34}, [pc], r8
    b160:	ldrmi	r6, [r9], -r0, lsl #6
    b164:	ldrbtmi	r2, [ip], #513	; 0x201
    b168:	ldrvc	pc, [r3, -r7, lsl #10]
    b16c:	andgt	pc, r0, sp, asr #17
    b170:	strls	r9, [r1], -r4, lsl #10
    b174:	andvc	lr, r2, sp, asr #19
    b178:	sbcseq	pc, r8, r4, lsr #3
    b17c:	ldrbmi	r9, [r0], -r5
    b180:	svc	0x004af7f6
    b184:			; <UNDEFINED> instruction: 0xf7f64650
    b188:			; <UNDEFINED> instruction: 0xf504eea0
    b18c:			; <UNDEFINED> instruction: 0xf7f67011
    b190:	blls	346c08 <pclose@plt+0x344bc0>
    b194:			; <UNDEFINED> instruction: 0xf7f66818
    b198:	strdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    b19c:	mcrr2	7, 15, pc, r6, cr11	; <UNPREDICTABLE>
    b1a0:			; <UNDEFINED> instruction: 0xf77f2800
    b1a4:	blls	3b6700 <pclose@plt+0x3b46b8>
    b1a8:	ldmdavs	r8, {r1, r5, r7, r8, r9, sl, fp, sp, lr}
    b1ac:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    b1b0:	svclt	0x0000e55a
    b1b4:	andeq	ip, r1, r6, asr #11
    b1b8:	andeq	fp, r1, ip, asr r8
    b1bc:	strdeq	r0, [r0], -ip
    b1c0:	andeq	fp, r1, lr, lsr r8
    b1c4:	andeq	sp, r1, r2, ror #12
    b1c8:	andeq	fp, r1, r0, lsl sp
    b1cc:	andeq	sp, r1, r0, asr r6
    b1d0:	andeq	r0, r0, r4, lsl #4
    b1d4:	andeq	r0, r0, r4, lsr r2
    b1d8:	andeq	sp, r1, r8, lsl #12
    b1dc:	andeq	r7, r0, r4, asr #30
    b1e0:	andeq	r7, r0, r2, lsr #30
    b1e4:	andeq	r7, r0, r8, lsr #30
    b1e8:	andeq	sp, r1, r2, asr #11
    b1ec:	andeq	r7, r0, r8, lsr #29
    b1f0:	andeq	r7, r0, r2, ror lr
    b1f4:	andeq	ip, r1, r0, lsr r4
    b1f8:	andeq	fp, r0, r2, lsr #4
    b1fc:	andeq	ip, r1, ip, lsl #8
    b200:	strdeq	sp, [r1], -lr
    b204:	andeq	r7, r0, ip, lsr lr
    b208:	andeq	sp, r1, ip, lsl r4
    b20c:	andeq	r7, r0, lr, lsr sp
    b210:	andeq	r7, r0, r4, lsr #26
    b214:			; <UNDEFINED> instruction: 0x0001c2b6
    b218:	ldrdeq	r7, [r0], -lr
    b21c:			; <UNDEFINED> instruction: 0x00007cbe
    b220:	andeq	fp, r1, r0, lsr #9
    b224:	andeq	sp, r1, r0, ror #5
    b228:	ldrdeq	sp, [r1], -r0
    b22c:	strdeq	r7, [r0], -sl
    b230:	andeq	r7, r0, r2, ror #23
    b234:	andeq	ip, r1, r6, lsl #3
    b238:	muleq	r0, ip, fp
    b23c:	andeq	r7, r0, lr, ror fp
    b240:	andeq	sp, r1, r8, ror #3
    b244:	ldrdeq	sp, [r1], -r4
    b248:	andeq	r7, r0, r4, lsl #22
    b24c:	andeq	r7, r0, sl, ror #21
    b250:	andeq	ip, r1, ip, ror r0
    b254:	andeq	r7, r0, r4, lsr #21
    b258:	andeq	ip, r1, lr, asr #32
    b25c:	andeq	sp, r1, r0, asr #2
    b260:	andeq	sl, r0, r6, asr #28
    b264:	andeq	r7, r0, r4, ror sl
    b268:	andeq	sp, r1, ip, asr #1
    b26c:	andeq	r7, r0, r2, lsr sl
    b270:	andeq	r0, r0, r0, lsr #4
    b274:			; <UNDEFINED> instruction: 0x000079b4
    b278:	andeq	fp, r1, r0, ror pc
    b27c:	andeq	sl, r0, r6, ror #26
    b280:	andeq	fp, r1, r0, asr pc
    b284:	andeq	sp, r1, r2, asr #32
    b288:	andeq	sp, r1, sl, lsr r0
    b28c:	andeq	r7, r0, r0, ror #18
    b290:	andeq	ip, r1, r4, ror pc
    b294:	andeq	r8, r0, lr, lsr #8
    b298:	muleq	r0, sl, r6
    b29c:	andeq	r8, r0, r2, lsl #8
    b2a0:	andeq	r7, r0, ip, lsr #16
    b2a4:	andeq	ip, r1, r6, asr #29
    b2a8:	andeq	r7, r0, r0, asr #12
    b2ac:			; <UNDEFINED> instruction: 0x0001bdba
    b2b0:	andeq	ip, r1, r8, asr lr
    b2b4:	andeq	r7, r0, r8, asr #14
    b2b8:	andeq	fp, r1, r4, lsl #26
    b2bc:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    b2c0:	andeq	fp, r1, r8, ror #25
    b2c4:	andeq	r7, r0, r8, lsl #14
    b2c8:	andeq	r1, r0, r7, ror r5
    b2cc:	andeq	ip, r1, r8, ror sp
    b2d0:	andeq	sl, r0, r8, lsl #15
    b2d4:	andeq	fp, r1, r4, asr #24
    b2d8:	andeq	ip, r1, r2, lsl ip
    b2dc:	andeq	ip, r1, lr, ror #23
    b2e0:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    b2e4:	andeq	ip, r1, r8, asr #23
    b2e8:			; <UNDEFINED> instruction: 0x0001cbb4
    b2ec:	andeq	ip, r1, r0, lsr #23
    b2f0:	andeq	ip, r1, sl, lsl #23
    b2f4:	andeq	r7, r0, lr, asr #9
    b2f8:	andeq	ip, r1, sl, asr #22
    b2fc:	andeq	fp, r1, lr, asr #20
    b300:	andeq	ip, r1, r2, lsr #22
    b304:	andeq	fp, r1, r6, lsr #20
    b308:	strdeq	ip, [r1], -r8
    b30c:	andeq	r7, r0, ip, ror #8
    b310:	andeq	r7, r0, r2, lsl #8
    b314:	andeq	fp, r1, r0, asr #19
    b318:			; <UNDEFINED> instruction: 0x0000a7b8
    b31c:	andeq	ip, r1, r0, lsr #21
    b320:	andeq	fp, r1, r6, lsr #19
    b324:	andeq	r7, r0, sl, asr #7
    b328:	ldrbtmi	r4, [sl], #-2691	; 0xfffff57d
    b32c:	ldmdacc	r8, {r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    b330:			; <UNDEFINED> instruction: 0xf0402b00
    b334:	ldmib	sp, {r1, r4, r7, pc}^
    b338:	ldrtmi	r2, [r8], -sp, lsl #2
    b33c:			; <UNDEFINED> instruction: 0xff8ef7fe
    b340:	blmi	1fde540 <pclose@plt+0x1fdc4f8>
    b344:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    b348:	rsbvc	pc, r2, r4, lsl #10
    b34c:			; <UNDEFINED> instruction: 0xf7f66098
    b350:			; <UNDEFINED> instruction: 0xe728edbc
    b354:	blmi	1f1d548 <pclose@plt+0x1f1b500>
    b358:	cfstrsls	mvf4, [sp, #-480]	; 0xfffffe20
    b35c:			; <UNDEFINED> instruction: 0xf8d0447b
    b360:			; <UNDEFINED> instruction: 0xf8d32240
    b364:	mrrcne	15, 15, r3, r4, cr12
    b368:	stmdals	lr, {r1, r7, r8, r9, sl, fp, sp, lr}
    b36c:	stmdavs	r9!, {r0, r1, r3, r4, r8, r9, fp, ip}
    b370:	strmi	r3, [fp], #-2817	; 0xfffff4ff
    b374:	eorvs	r6, fp, r0, lsl #16
    b378:	svccs	0x0071e476
    b37c:	svccs	0x001bbf18
    b380:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    b384:	strt	r2, [r7], -r0, lsl #8
    b388:	ldrdls	pc, [r0, #143]	; 0x8f
    b38c:	strb	r4, [fp, #-1273]!	; 0xfffffb07
    b390:	bcc	fe446c00 <pclose@plt+0xfe444bb8>
    b394:			; <UNDEFINED> instruction: 0x2000e4bd
    b398:			; <UNDEFINED> instruction: 0xf988f7f9
    b39c:			; <UNDEFINED> instruction: 0xf7ff900d
    b3a0:	mulcs	r0, lr, r9
    b3a4:			; <UNDEFINED> instruction: 0xf982f7f9
    b3a8:	str	r4, [fp, #-1664]!	; 0xfffff980
    b3ac:	bl	553b4 <pclose@plt+0x5336c>
    b3b0:			; <UNDEFINED> instruction: 0xf06f1c43
    b3b4:			; <UNDEFINED> instruction: 0xf73f4700
    b3b8:	blmi	1975844 <pclose@plt+0x19737fc>
    b3bc:	rsbvc	pc, sl, r4, lsl #10
    b3c0:	stclmi	7, cr2, [r4, #-0]
    b3c4:			; <UNDEFINED> instruction: 0xf8cc447b
    b3c8:			; <UNDEFINED> instruction: 0xf88b3014
    b3cc:			; <UNDEFINED> instruction: 0xf7f67000
    b3d0:	stmdals	pc, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    b3d4:	mrc	6, 0, r4, cr8, cr11, {2}
    b3d8:	ldrbtmi	r2, [sp], #-2704	; 0xfffff570
    b3dc:	bne	446c50 <pclose@plt+0x444c08>
    b3e0:			; <UNDEFINED> instruction: 0xf7f86ac0
    b3e4:			; <UNDEFINED> instruction: 0x4601f95f
    b3e8:			; <UNDEFINED> instruction: 0xf7fc2001
    b3ec:			; <UNDEFINED> instruction: 0x4628fbf5
    b3f0:			; <UNDEFINED> instruction: 0xf7fb950d
    b3f4:	blls	38a5a0 <pclose@plt+0x388558>
    b3f8:	ldrbtmi	r4, [sp], #-3415	; 0xfffff2a9
    b3fc:	subseq	pc, r0, #0, 2
    b400:			; <UNDEFINED> instruction: 0x46114856
    b404:			; <UNDEFINED> instruction: 0xf7f84478
    b408:			; <UNDEFINED> instruction: 0xf8d5f94d
    b40c:	strdcs	r3, [r3, -r8]
    b410:	subne	pc, r0, #196, 16	; 0xc40000
    b414:	blcs	1cc34 <pclose@plt+0x1abec>
    b418:	blge	104851c <pclose@plt+0x10464d4>
    b41c:	svcmi	0x00504638
    b420:			; <UNDEFINED> instruction: 0xf944f7f9
    b424:			; <UNDEFINED> instruction: 0xf8d4696b
    b428:	ldrbtmi	r1, [pc], #-128	; b430 <pclose@plt+0x93e8>
    b42c:	ldmdavc	r3, {r0, r1, r8, sl, ip, sp, lr, pc}
    b430:	ldrtmi	r4, [r0], -r1, lsl #13
    b434:	stc2	7, cr15, [sl], {251}	; 0xfb
    b438:	blt	8c943c <pclose@plt+0x8c73f4>
    b43c:	andcs	r4, r0, #74752	; 0x12400
    b440:			; <UNDEFINED> instruction: 0xf8cc447b
    b444:			; <UNDEFINED> instruction: 0xf88b3014
    b448:			; <UNDEFINED> instruction: 0xf7ff2000
    b44c:	andcs	fp, r0, r6, lsl r9
    b450:			; <UNDEFINED> instruction: 0xf92cf7f9
    b454:			; <UNDEFINED> instruction: 0xf7ff4605
    b458:	blls	37a2dc <pclose@plt+0x378294>
    b45c:	stmdbls	lr, {r1, r4, r6, r8, r9, sl, fp, sp, lr}
    b460:	stmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    b464:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    b468:			; <UNDEFINED> instruction: 0xb1bd7815
    b46c:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, fp, lr}
    b470:	ldrmi	r4, [sp], #-1147	; 0xfffffb85
    b474:	smlalscc	pc, ip, r5, r8	; <UNPREDICTABLE>
    b478:	streq	pc, [r0, #-79]	; 0xffffffb1
    b47c:	cdpmi	13, 3, cr13, cr11, cr14, {0}
    b480:	ldrbtmi	r4, [lr], #-1577	; 0xfffff9d7
    b484:	ldrtmi	lr, [r3], #-4
    b488:			; <UNDEFINED> instruction: 0xf8934288
    b48c:	strdle	r3, [r5], -ip
    b490:	ldrmi	r4, [sp], #-1050	; 0xfffffbe6
    b494:	ldmdavc	r3, {r0, r8, ip, sp}
    b498:	mvnsle	r2, r0, lsl #22
    b49c:	svcls	0x000d4638
    b4a0:	ldrls	sl, [ip, #-3612]	; 0xfffff1e4
    b4a4:			; <UNDEFINED> instruction: 0x4631463a
    b4a8:	mrc2	7, 6, pc, cr8, cr14, {7}
    b4ac:	ldmdavs	fp!, {r4, r5, r9, fp, lr}
    b4b0:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    b4b4:			; <UNDEFINED> instruction: 0xf8526f52
    b4b8:	ldmdavc	r1, {r0, r1, r5, sp}
    b4bc:	blmi	b77b68 <pclose@plt+0xb75b20>
    b4c0:	strmi	r4, [fp], #-1147	; 0xfffffb85
    b4c4:	smlalsne	pc, ip, r3, r8	; <UNPREDICTABLE>
    b4c8:	strmi	r4, [sl], #-648	; 0xfffffd78
    b4cc:	fstmdbxmi	sl!, {d13-d18}	;@ Deprecated
    b4d0:	and	r4, r6, sp, ror r4
    b4d4:			; <UNDEFINED> instruction: 0xf893442b
    b4d8:	ldrmi	r3, [r9], #-252	; 0xffffff04
    b4dc:	addmi	r4, r8, #436207616	; 0x1a000000
    b4e0:	ldmdavc	r3, {r0, r1, r8, r9, fp, ip, lr, pc}
    b4e4:	blcs	184f0 <pclose@plt+0x164a8>
    b4e8:	blls	3bfcc0 <pclose@plt+0x3bdc78>
    b4ec:			; <UNDEFINED> instruction: 0xe727601c
    b4f0:			; <UNDEFINED> instruction: 0xf7f92000
    b4f4:			; <UNDEFINED> instruction: 0x4606f8db
    b4f8:	bls	684d94 <pclose@plt+0x682d4c>
    b4fc:	vmov.32	r4, d11[0]
    b500:	ldmpl	r3, {r4, r9, fp, ip}^
    b504:			; <UNDEFINED> instruction: 0x0194f8d3
    b508:			; <UNDEFINED> instruction: 0xf8ccf7f8
    b50c:			; <UNDEFINED> instruction: 0xf8f6f7fe
    b510:	stmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b514:	bl	fe8c94f4 <pclose@plt+0xfe8c74ac>
    b518:	svcmi	0x00194638
    b51c:			; <UNDEFINED> instruction: 0xf8c6f7f9
    b520:			; <UNDEFINED> instruction: 0xf8d4696b
    b524:	ldrbtmi	r1, [pc], #-128	; b52c <pclose@plt+0x94e4>
    b528:	ldmdavc	r3, {r0, r1, r8, sl, ip, sp, lr, pc}
    b52c:	ldrtmi	r4, [r0], -r1, lsl #13
    b530:	stc2	7, cr15, [ip], {251}	; 0xfb
    b534:	stmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b538:	andeq	ip, r1, r2, asr #17
    b53c:	andeq	ip, r1, r8, lsr #17
    b540:	andeq	sl, r1, lr, asr pc
    b544:	muleq	r1, r4, r8
    b548:	muleq	r1, r8, r7
    b54c:			; <UNDEFINED> instruction: 0x000013b9
    b550:	andeq	r7, r0, r0, lsl #3
    b554:	andeq	r7, r0, r6, ror #2
    b558:	strdeq	fp, [r1], -sl
    b55c:	andeq	r7, r0, r4, lsr #2
    b560:	andeq	r7, r0, r6, lsl #2
    b564:	andeq	r7, r0, r4, lsl #2
    b568:	andeq	r7, r0, ip, lsl #6
    b56c:	strdeq	r7, [r0], -sl
    b570:	andeq	ip, r1, ip, lsr r7
    b574:			; <UNDEFINED> instruction: 0x000072bc
    b578:	andeq	r7, r0, ip, lsr #5
    b57c:	andeq	r0, r0, r0, lsr #4
    b580:	andeq	r7, r0, sl
    b584:			; <UNDEFINED> instruction: 0xf5adb5f0
    b588:	cdpmi	13, 2, cr7, cr12, cr5, {0}
    b58c:	stcmi	12, cr10, [ip, #-12]!
    b590:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    b594:	andls	r4, r0, lr, ror r4
    b598:	andcs	r9, r1, #1073741824	; 0x40000000
    b59c:			; <UNDEFINED> instruction: 0x46195975
    b5a0:	cfmadda32mi	mvax1, mvax4, mvfx8, mvfx0
    b5a4:	strls	r6, [r3, #2093]	; 0x82d
    b5a8:	streq	pc, [r0, #-79]	; 0xffffffb1
    b5ac:	ldc	7, cr15, [r4, #-984]!	; 0xfffffc28
    b5b0:	strtmi	r4, [r0], -r5, lsr #18
    b5b4:	svcmi	0x0025447e
    b5b8:			; <UNDEFINED> instruction: 0xf7f64479
    b5bc:			; <UNDEFINED> instruction: 0xf44fecf8
    b5c0:	andcs	r6, r0, #0, 6
    b5c4:			; <UNDEFINED> instruction: 0x673267f3
    b5c8:			; <UNDEFINED> instruction: 0x4604447f
    b5cc:			; <UNDEFINED> instruction: 0xf7f94618
    b5d0:	ldrbtvs	pc, [r0], pc, lsl #19	; <UNPREDICTABLE>
    b5d4:	strtmi	fp, [r0], -r4, lsr #3
    b5d8:			; <UNDEFINED> instruction: 0xf8c0f7fb
    b5dc:	strtmi	r4, [r0], -r5, lsl #12
    b5e0:	ldc	7, cr15, [r0], {246}	; 0xf6
    b5e4:			; <UNDEFINED> instruction: 0xf7f9bb35
    b5e8:	bmi	689cdc <pclose@plt+0x687c94>
    b5ec:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    b5f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b5f4:	subsmi	r9, sl, r3, lsl #23
    b5f8:			; <UNDEFINED> instruction: 0xf50dd11e
    b5fc:	ldcllt	13, cr7, [r0, #20]!
    b600:	blmi	51ce1c <pclose@plt+0x51add4>
    b604:	ldmpl	fp!, {r2, r4, sl, fp, lr}^
    b608:	svcvs	0x00e6447c
    b60c:	ldrdvc	pc, [ip, r3]
    b610:	stc	7, cr15, [r8], #-984	; 0xfffffc28
    b614:			; <UNDEFINED> instruction: 0xf7f66800
    b618:	strmi	lr, [r1], -r6, asr #23
    b61c:			; <UNDEFINED> instruction: 0xf7f84638
    b620:	bmi	3c972c <pclose@plt+0x3c76e4>
    b624:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    b628:	strtmi	r4, [r8], -r3, lsl #12
    b62c:	stc	7, cr15, [r0], #-984	; 0xfffffc28
    b630:	ldrb	r6, [r8, r0, lsr #14]
    b634:			; <UNDEFINED> instruction: 0xe7e46ef5
    b638:	bl	449618 <pclose@plt+0x4475d0>
    b63c:	strdeq	sl, [r1], -r8
    b640:	strdeq	r0, [r0], -ip
    b644:	andeq	ip, r1, r8, lsr r6
    b648:	andeq	r6, r0, ip, ror #27
    b64c:	andeq	sl, r1, r4, asr #15
    b650:	muleq	r1, lr, r7
    b654:	andeq	r0, r0, r0, lsr #4
    b658:	andeq	ip, r1, r4, ror #11
    b65c:	andeq	r7, r0, r2, asr #21
    b660:	svcmi	0x00f0e92d
    b664:	stc	8, cr3, [sp, #-192]!	; 0xffffff40
    b668:			; <UNDEFINED> instruction: 0xf8df8b02
    b66c:			; <UNDEFINED> instruction: 0xf8df1c38
    b670:	ldrbtmi	r2, [r9], #-3128	; 0xfffff3c8
    b674:	ldccc	8, cr15, [r4], #-892	; 0xfffffc84
    b678:	ldcvc	8, cr15, [r4], #-892	; 0xfffffc84
    b67c:	stmpl	sl, {r0, r4, r7, ip, sp, pc}
    b680:	ldrbtmi	r4, [pc], #-1147	; b688 <pclose@plt+0x9640>
    b684:	ldmdavs	r2, {r2, r3, r4, r6, r8, fp, sp, lr}
    b688:			; <UNDEFINED> instruction: 0xf04f920f
    b68c:	stmdacs	r3, {r9}^
    b690:	addhi	pc, r4, r0, lsl #4
    b694:			; <UNDEFINED> instruction: 0xf010e8df
    b698:	ldrdeq	r0, [r2], pc	; <UNPREDICTABLE>
    b69c:	addeq	r0, r2, r2, lsl #1
    b6a0:	addeq	r0, r2, r2, lsl #1
    b6a4:	addeq	r0, r2, r2, lsl #1
    b6a8:	addeq	r0, r2, r2, lsl #1
    b6ac:	addeq	r0, r2, r2, lsl #1
    b6b0:	addeq	r0, r2, r2, lsl #1
    b6b4:	addseq	r0, r2, r2, lsl #1
    b6b8:	addeq	r0, r2, r2, lsl #1
    b6bc:	strdeq	r0, [r2], r3
    b6c0:	cmneq	ip, #130	; 0x82
    b6c4:	addeq	r0, r2, r2, asr #2
    b6c8:	cmpeq	sp, #44, 6	; 0xb0000000
    b6cc:	addeq	r0, r2, r2, lsl #1
    b6d0:	addeq	r0, r2, r2, lsl #1
    b6d4:	addeq	r0, r2, r2, lsl #1
    b6d8:	addeq	r0, r2, r2, lsl #1
    b6dc:	addeq	r0, r2, r2, lsl #1
    b6e0:	addeq	r0, r2, r2, lsl #1
    b6e4:	addeq	r0, r2, r2, lsl #1
    b6e8:	movweq	r0, #21482	; 0x53ea
    b6ec:	strdeq	r0, [r2], r7
    b6f0:	addeq	r0, r2, r2, lsl #1
    b6f4:	addeq	r0, r2, r2, lsl #1
    b6f8:	addeq	r0, r2, r2, lsl #1
    b6fc:	addeq	r0, r2, r2, lsl #1
    b700:	orreq	r0, r8, #68	; 0x44
    b704:	orrseq	r0, r4, #-2147483632	; 0x80000010
    b708:	umulleq	r0, r2, r2, r0
    b70c:	mvneq	r0, r2, lsl #1
    b710:	addeq	r0, r2, r2, lsl #1
    b714:	addeq	r0, r2, r2, lsl #1
    b718:	addeq	r0, r2, r2, lsl #1
    b71c:	umaaleq	r0, r4, r8, r3
    b720:	blcc	fe449aa4 <pclose@plt+0xfe447a5c>
    b724:			; <UNDEFINED> instruction: 0xf8d3447b
    b728:	blcs	198a0 <pclose@plt+0x17858>
    b72c:			; <UNDEFINED> instruction: 0x81a3f040
    b730:	blmi	fe149ab4 <pclose@plt+0xfe147a6c>
    b734:	blcc	fe149ab8 <pclose@plt+0xfe147a70>
    b738:	cfldrd	mvd4, [r4, #496]	; 0x1f0
    b73c:	ldmpl	sp!, {r3, r9, fp, ip, sp, lr}^
    b740:	bvc	ffa07224 <pclose@plt+0xffa051dc>
    b744:	mrrc	12, 14, r6, r3, cr8
    b748:			; <UNDEFINED> instruction: 0xf7f72b17
    b74c:			; <UNDEFINED> instruction: 0xf7fdffab
    b750:	stmdavc	r3, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    b754:	eorle	r2, r1, fp, lsl fp
    b758:	blcs	1949adc <pclose@plt+0x1947a94>
    b75c:			; <UNDEFINED> instruction: 0xf383fab3
    b760:	ldmdbeq	fp, {r1, r3, r4, r5, r6, sl, lr}^
    b764:	bcs	25db4 <pclose@plt+0x23d6c>
    b768:	movwcs	fp, #7960	; 0x1f18
    b76c:	stmdbge	lr, {r0, r1, r4, r5, r7, r8, fp, ip, sp, pc}
    b770:			; <UNDEFINED> instruction: 0xff02f7f9
    b774:			; <UNDEFINED> instruction: 0xf0002800
    b778:	ldcl	6, cr8, [sp, #160]	; 0xa0
    b77c:	vmov.f32	s15, #94	; 0x3ef00000  0.4687500
    b780:	vsqrt.f32	s15, s0
    b784:			; <UNDEFINED> instruction: 0xf100fa10
    b788:	cdp	6, 11, cr8, cr15, cr0, {1}
    b78c:	vmov.f32	s15, #64	; 0x3e000000  0.125
    b790:	vsqrt.f32	s15, s14
    b794:	vstrle	s30, [r1, #-64]	; 0xffffffc0
    b798:	bvc	246eb0 <pclose@plt+0x244e68>
    b79c:	blcs	949b20 <pclose@plt+0x947ad8>
    b7a0:	blcc	149b24 <pclose@plt+0x147adc>
    b7a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b7a8:	blls	3e5818 <pclose@plt+0x3e37d0>
    b7ac:			; <UNDEFINED> instruction: 0xf040405a
    b7b0:	andslt	r8, r1, r1, lsl r6
    b7b4:	blhi	c6ab0 <pclose@plt+0xc4a68>
    b7b8:	svchi	0x00f0e8bd
    b7bc:	blvs	249b40 <pclose@plt+0x247af8>
    b7c0:	bvc	1308bd8 <pclose@plt+0x1306b90>
    b7c4:	blcc	149b48 <pclose@plt+0x147b00>
    b7c8:			; <UNDEFINED> instruction: 0xf8df447e
    b7cc:	ldrbtmi	r8, [fp], #-2820	; 0xfffff4fc
    b7d0:	subsvc	pc, sl, r6, lsl #10
    b7d4:	stmdbvc	sl, {r1, r2, r8, sl, ip, sp, lr, pc}^
    b7d8:			; <UNDEFINED> instruction: 0x609844f8
    b7dc:	bl	1d497bc <pclose@plt+0x1d47774>
    b7e0:	bne	ffc49b64 <pclose@plt+0xffc47b1c>
    b7e4:	strbvc	pc, [r2], -r6, lsl #10	; <UNPREDICTABLE>
    b7e8:	bcc	ffb49b6c <pclose@plt+0xffb47b24>
    b7ec:	bcs	ff349b70 <pclose@plt+0xff347b28>
    b7f0:	tstls	r7, r9, ror r8
    b7f4:	poppl	{r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    b7f8:	strbmi	r9, [r8], -r8, lsl #6
    b7fc:	bl	19497dc <pclose@plt+0x1947794>
    b800:			; <UNDEFINED> instruction: 0xf924f7f9
    b804:			; <UNDEFINED> instruction: 0xf8d49a07
    b808:	ldc	0, cr3, [r8, #816]	; 0x330
    b80c:	ldmvs	r0, {r3, r9, fp, ip, sp, lr}
    b810:			; <UNDEFINED> instruction: 0xf8df065f
    b814:	svclt	0x00482ac8
    b818:	ldrdcc	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
    b81c:	mrc	4, 5, r4, cr7, cr10, {3}
    b820:	svclt	0x00587ac7
    b824:	ldrdcc	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
    b828:	ldmdacs	ip, {r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    b82c:			; <UNDEFINED> instruction: 0xf0002a00
    b830:			; <UNDEFINED> instruction: 0xf8df8349
    b834:			; <UNDEFINED> instruction: 0xf8d51aac
    b838:	ldrbtmi	r2, [r9], #-236	; 0xffffff14
    b83c:	smlabtcs	r2, sp, r9, lr
    b840:			; <UNDEFINED> instruction: 0xf8df4652
    b844:	vstr	s2, [sp, #640]	; 0x280
    b848:	ldrbtmi	r7, [r9], #-2816	; 0xfffff500
    b84c:			; <UNDEFINED> instruction: 0xff2af7f7
    b850:	andcs	r4, r1, r1, lsl #12
    b854:			; <UNDEFINED> instruction: 0xf9c0f7fc
    b858:			; <UNDEFINED> instruction: 0xf7f64630
    b85c:	blls	24653c <pclose@plt+0x2444f4>
    b860:			; <UNDEFINED> instruction: 0xf7f66818
    b864:			; <UNDEFINED> instruction: 0xf8dfe998
    b868:	ldrbtmi	r3, [fp], #-2688	; 0xfffff580
    b86c:	blcs	25ee0 <pclose@plt+0x23e98>
    b870:	andcs	sp, r1, r3, asr #3
    b874:			; <UNDEFINED> instruction: 0xf8daf7fb
    b878:			; <UNDEFINED> instruction: 0x07fff010
    b87c:	svccs	0x0048d0bd
    b880:	stcle	0, cr13, [r4, #-36]	; 0xffffffdc
    b884:	andle	r2, r6, r8, ror #30
    b888:	addle	r2, r7, r1, ror pc
    b88c:	svccs	0x001be7b5
    b890:	svccs	0x003fd084
    b894:			; <UNDEFINED> instruction: 0xf8dfd1b1
    b898:			; <UNDEFINED> instruction: 0xf8df5a54
    b89c:	ldrbtmi	r6, [sp], #-2644	; 0xfffff5ac
    b8a0:	stmpl	sl, {r0, r2, r8, sl, ip, sp, lr, pc}
    b8a4:			; <UNDEFINED> instruction: 0xf108447e
    b8a8:			; <UNDEFINED> instruction: 0xf5060808
    b8ac:			; <UNDEFINED> instruction: 0xf7f6706a
    b8b0:	blls	2064e8 <pclose@plt+0x2044a0>
    b8b4:	rsceq	pc, ip, #1073741825	; 0x40000001
    b8b8:	bvs	fe61d204 <pclose@plt+0xfe61b1bc>
    b8bc:	bicscc	pc, r4, #5242880	; 0x500000
    b8c0:	stmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    b8c4:	bicvs	pc, ip, #20971520	; 0x1400000
    b8c8:	mcr2	7, 7, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    b8cc:	andcs	r4, r1, r1, lsl #12
    b8d0:			; <UNDEFINED> instruction: 0xf982f7fc
    b8d4:	subvc	pc, r2, r6, lsl #10
    b8d8:	b	ffdc98b8 <pclose@plt+0xffdc7870>
    b8dc:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
    b8e0:	ldmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b8e4:	bcc	349c68 <pclose@plt+0x347c20>
    b8e8:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b8ec:			; <UNDEFINED> instruction: 0xf0002b00
    b8f0:			; <UNDEFINED> instruction: 0xf7f982db
    b8f4:	svccs	0x001bf8ab
    b8f8:	svccs	0x000abf18
    b8fc:	subvc	pc, sl, r6, lsl #10
    b900:			; <UNDEFINED> instruction: 0xf04fbf14
    b904:			; <UNDEFINED> instruction: 0xf04f0901
    b908:			; <UNDEFINED> instruction: 0xf7f60900
    b90c:			; <UNDEFINED> instruction: 0xf1b9eade
    b910:			; <UNDEFINED> instruction: 0xf43f0f00
    b914:			; <UNDEFINED> instruction: 0xf504af43
    b918:	strb	r7, [r6, fp, asr #20]
    b91c:	smullcc	pc, r8, r4, r8	; <UNPREDICTABLE>
    b920:	ldmeq	r0!, {r2, r8, ip, sp, lr, pc}^
    b924:	streq	pc, [r5, #-259]!	; 0xfffffefd
    b928:	movwls	r4, #42560	; 0xa640
    b92c:			; <UNDEFINED> instruction: 0xf7f64629
    b930:	stmdacs	r0, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    b934:	strbthi	pc, [lr], #-0	; <UNPREDICTABLE>
    b938:	stmdaeq	r8, {r5, r7, r8, r9, fp, sp, lr, pc}
    b93c:	ldmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b940:	mvnspl	pc, pc, asr #12
    b944:	mvnsvc	pc, pc, asr #13
    b948:			; <UNDEFINED> instruction: 0xf8df910c
    b94c:			; <UNDEFINED> instruction: 0xf504398c
    b950:	ldmpl	sl!, {r0, r1, r3, r6, r9, fp, ip, sp, lr}
    b954:			; <UNDEFINED> instruction: 0xf8df2500
    b958:	ldrbmi	fp, [r6], -r0, lsr #19
    b95c:	ldrbtmi	r9, [fp], #519	; 0x207
    b960:	movwls	r5, #35067	; 0x88fb
    b964:	movtvc	pc, #42251	; 0xa50b	; <UNPREDICTABLE>
    b968:	blvc	1ac8d9c <pclose@plt+0x1ac6d54>
    b96c:	bcc	fe447194 <pclose@plt+0xfe44514c>
    b970:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b974:	blt	44719c <pclose@plt+0x445154>
    b978:	movwls	r4, #38011	; 0x947b
    b97c:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b980:	movwls	r4, #46203	; 0xb47b
    b984:			; <UNDEFINED> instruction: 0x462f463b
    b988:	mrc	6, 0, r4, cr8, cr9, {4}
    b98c:	ssatmi	r0, #3, r0, lsl #21
    b990:	b	fe6c9970 <pclose@plt+0xfe6c7928>
    b994:			; <UNDEFINED> instruction: 0xf7f946b3
    b998:	mcrne	8, 1, pc, cr12, cr9, {2}	; <UNPREDICTABLE>
    b99c:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    b9a0:			; <UNDEFINED> instruction: 0xf0002f00
    b9a4:	cdp	3, 1, cr8, cr8, cr5, {4}
    b9a8:			; <UNDEFINED> instruction: 0xf7f60a10
    b9ac:			; <UNDEFINED> instruction: 0xf8daea8e
    b9b0:	bls	1d7ce8 <pclose@plt+0x1d5ca0>
    b9b4:	ldmdavs	r0, {r0, r3, r4, r7, r8, r9, sl}^
    b9b8:	shsaxmi	fp, sl, r8
    b9bc:			; <UNDEFINED> instruction: 0xf8dfd505
    b9c0:			; <UNDEFINED> instruction: 0xf85938fc
    b9c4:			; <UNDEFINED> instruction: 0xf8d33003
    b9c8:			; <UNDEFINED> instruction: 0x4659209c
    b9cc:	mcr2	7, 3, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    b9d0:	andcs	r4, r1, r1, lsl #12
    b9d4:			; <UNDEFINED> instruction: 0xf900f7fc
    b9d8:	strbmi	r4, [r0], -r1, lsr #12
    b9dc:	stc2l	7, cr15, [r2], #1012	; 0x3f4
    b9e0:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
    b9e4:	ldm	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b9e8:	ldmibvs	ip, {r0, r3, r8, r9, fp, ip, pc}
    b9ec:			; <UNDEFINED> instruction: 0xf0402c00
    b9f0:	andcs	r8, r1, r5, lsr r4
    b9f4:			; <UNDEFINED> instruction: 0xf81af7fb
    b9f8:	vcge.f32	d17, d0, d6
    b9fc:	cdpcs	4, 8, cr8, cr8, cr15, {1}
    ba00:	cdpcs	12, 6, cr13, cr0, cr11, {6}
    ba04:	strthi	pc, [r0], #-832	; 0xfffffcc0
    ba08:	msreq	SPSR_c, #-2147483607	; 0x80000029
    ba0c:	vqdmulh.s<illegal width 8>	d2, d0, d23
    ba10:	ldm	pc, {r0, r2, r3, r8, r9, pc}^	; <UNPREDICTABLE>
    ba14:	msreq	SPSR_fsc, #19
    ba18:	movweq	r0, #45835	; 0xb30b
    ba1c:	movweq	r0, #45977	; 0xb399
    ba20:	movweq	r0, #45835	; 0xb30b
    ba24:	movweq	r0, #45835	; 0xb30b
    ba28:	movweq	r0, #45835	; 0xb30b
    ba2c:	movweq	r0, #45835	; 0xb30b
    ba30:	movweq	r0, #45835	; 0xb30b
    ba34:	movweq	r0, #45835	; 0xb30b
    ba38:	teqeq	r5, #738197504	; 0x2c000000
    ba3c:	movweq	r0, #45835	; 0xb30b
    ba40:	cmneq	sp, #738197504	; 0x2c000000
    ba44:	movweq	r0, #45835	; 0xb30b
    ba48:	movweq	r0, #45835	; 0xb30b
    ba4c:	movweq	r0, #45835	; 0xb30b
    ba50:	movweq	r0, #45835	; 0xb30b
    ba54:	tsteq	r3, #738197504	; 0x2c000000
    ba58:	movweq	r0, #41812	; 0xa354
    ba5c:	orrseq	r0, r0, #1409286146	; 0x54000002
    ba60:	orrseq	r0, r0, #738197506	; 0x2c000002
    ba64:			; <UNDEFINED> instruction: 0xf8df038b
    ba68:	ldrbtmi	r3, [fp], #-2204	; 0xfffff764
    ba6c:	ldmdacc	ip, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    ba70:			; <UNDEFINED> instruction: 0xf0002b00
    ba74:			; <UNDEFINED> instruction: 0xf8df8389
    ba78:	ldmpl	fp!, {r2, r6, fp, ip, sp}^
    ba7c:	ldrsbeq	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    ba80:	mrc2	7, 1, pc, cr12, cr13, {7}
    ba84:			; <UNDEFINED> instruction: 0xf8dfe68a
    ba88:			; <UNDEFINED> instruction: 0xf8573880
    ba8c:			; <UNDEFINED> instruction: 0xf8daa003
    ba90:	ldmvs	fp, {ip, sp}^
    ba94:			; <UNDEFINED> instruction: 0x301af9b3
    ba98:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    ba9c:			; <UNDEFINED> instruction: 0xf8df83c6
    baa0:			; <UNDEFINED> instruction: 0xf8d4386c
    baa4:	ldrbtmi	r2, [fp], #-204	; 0xffffff34
    baa8:	teqeq	r7, r4	; <illegal shifter operand>
    baac:	strvs	pc, [r0, #-1090]	; 0xfffffbbe
    bab0:	ldrdhi	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    bab4:	stmdacs	r0!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}^
    bab8:	sbcpl	pc, ip, r4, asr #17
    babc:	ldrdcs	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    bac0:	ldcpl	8, cr15, [r8], {83}	; 0x53
    bac4:	stmdaeq	r4!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}^
    bac8:	stmdane	r8!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}^
    bacc:	stmdacs	ip!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}^
    bad0:	ldmdahi	r0!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}^
    bad4:			; <UNDEFINED> instruction: 0x4620b915
    bad8:	stc2	7, cr15, [r8, #996]!	; 0x3e4
    badc:	ldmdals	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bae0:	strbeq	pc, [r8, #260]!	; 0x104	; <UNPREDICTABLE>
    bae4:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bae8:	strbvc	pc, [fp], -r4, lsl #10	; <UNPREDICTABLE>
    baec:	strls	r4, [sp, #-1273]	; 0xfffffb07
    baf0:	subvc	pc, sl, #37748736	; 0x2400000
    baf4:			; <UNDEFINED> instruction: 0xf509447b
    baf8:			; <UNDEFINED> instruction: 0xf509705a
    bafc:	vmls.f64	d7, d8, d26
    bb00:	addsvs	r2, r8, r0, lsl sl
    bb04:	stmib	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bb08:			; <UNDEFINED> instruction: 0x17c8f8df
    bb0c:	subscs	r9, r4, ip, lsl #10
    bb10:			; <UNDEFINED> instruction: 0xf509900a
    bb14:	ldmdapl	r9!, {r1, r6, r8, fp, ip, sp, lr}^
    bb18:	sbfxcc	pc, pc, #17, #29
    bb1c:			; <UNDEFINED> instruction: 0x279cf8df
    bb20:	ldmpl	fp!, {r0, r1, r2, r8, ip, pc}^
    bb24:			; <UNDEFINED> instruction: 0x464758bd
    bb28:			; <UNDEFINED> instruction: 0xf8df9308
    bb2c:	cdp	7, 1, cr3, cr8, cr12, {7}
    bb30:	ldrbtmi	r0, [fp], #-2576	; 0xfffff5f0
    bb34:			; <UNDEFINED> instruction: 0xf7f6930b
    bb38:			; <UNDEFINED> instruction: 0xf7f8e9c8
    bb3c:	strls	pc, [r9, -r7, lsl #31]
    bb40:			; <UNDEFINED> instruction: 0xf7f64658
    bb44:	blls	206254 <pclose@plt+0x20420c>
    bb48:	ldrdne	pc, [ip], #132	; 0x84
    bb4c:	smladeq	fp, r8, r8, r6
    bb50:			; <UNDEFINED> instruction: 0xf8d5bf4c
    bb54:			; <UNDEFINED> instruction: 0xf8d520ec
    bb58:	streq	r2, [pc, #-232]	; ba78 <pclose@plt+0x9a30>
    bb5c:	svclt	0x004c9f09
    bb60:	ldrdcc	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
    bb64:	ldrdcc	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
    bb68:			; <UNDEFINED> instruction: 0xf8da0549
    bb6c:	svclt	0x004c1000
    bb70:	ldrd	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
    bb74:	ldrd	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
    bb78:	strls	r9, [r4], -r3, lsl #14
    bb7c:	ldrdgt	pc, [ip], -r1
    bb80:	svcls	0x000a4631
    bb84:			; <UNDEFINED> instruction: 0xc01af9bc
    bb88:	andgt	pc, r8, sp, asr #17
    bb8c:	str	lr, [r0, -sp, asr #19]
    bb90:	stc2	7, cr15, [r8, #988]	; 0x3dc
    bb94:	andcs	r4, r1, r1, lsl #12
    bb98:			; <UNDEFINED> instruction: 0xf81ef7fc
    bb9c:			; <UNDEFINED> instruction: 0xf7f64648
    bba0:	blls	2461f8 <pclose@plt+0x2441b0>
    bba4:			; <UNDEFINED> instruction: 0xf7f56818
    bba8:	blls	307b88 <pclose@plt+0x305b40>
    bbac:	blcs	26220 <pclose@plt+0x241d8>
    bbb0:	msrhi	SPSR_sxc, #64	; 0x40
    bbb4:			; <UNDEFINED> instruction: 0xf7fa2001
    bbb8:			; <UNDEFINED> instruction: 0xf1b0ff39
    bbbc:	vsub.i8	d16, d0, d0
    bbc0:			; <UNDEFINED> instruction: 0xf1b88360
    bbc4:			; <UNDEFINED> instruction: 0xf0000f1b
    bbc8:			; <UNDEFINED> instruction: 0xf1a883d1
    bbcc:	blcs	148c894 <pclose@plt+0x148a84c>
    bbd0:	eorhi	pc, r3, #0, 4
    bbd4:			; <UNDEFINED> instruction: 0xf013e8df
    bbd8:	andseq	r0, r5, #1342177281	; 0x50000001
    bbdc:	andseq	r0, r5, #1342177281	; 0x50000001
    bbe0:	andseq	r0, r5, #1342177281	; 0x50000001
    bbe4:	andseq	r0, r5, #1342177281	; 0x50000001
    bbe8:	eoreq	r0, r1, #268435458	; 0x10000002
    bbec:	eoreq	r0, r1, #268435458	; 0x10000002
    bbf0:	eoreq	r0, r1, #268435458	; 0x10000002
    bbf4:	eoreq	r0, r1, #268435458	; 0x10000002
    bbf8:	eoreq	r0, r1, #268435458	; 0x10000002
    bbfc:	eoreq	r0, r1, #-536870912	; 0xe0000000
    bc00:	eoreq	r0, r1, #268435458	; 0x10000002
    bc04:	eoreq	r0, r1, #268435458	; 0x10000002
    bc08:	eoreq	r0, r1, #1342177280	; 0x50000000
    bc0c:	eoreq	r0, r1, #268435458	; 0x10000002
    bc10:	mvnseq	r0, r1, lsr #4
    bc14:	eoreq	r0, r1, #268435458	; 0x10000002
    bc18:	eoreq	r0, r1, #268435458	; 0x10000002
    bc1c:	mvnseq	r0, r1, lsr #4
    bc20:	eoreq	r0, r1, #-1073741766	; 0xc000003a
    bc24:	eoreq	r0, r1, #268435458	; 0x10000002
    bc28:	eoreq	r0, r1, #268435458	; 0x10000002
    bc2c:	eoreq	r0, r1, #268435458	; 0x10000002
    bc30:	eoreq	r0, r1, #268435458	; 0x10000002
    bc34:	eoreq	r0, r1, #268435458	; 0x10000002
    bc38:			; <UNDEFINED> instruction: 0x01bb0221
    bc3c:	eoreq	r0, r1, #180, 2	; 0x2d
    bc40:	eoreq	r0, r1, #268435458	; 0x10000002
    bc44:	eoreq	r0, r1, #268435458	; 0x10000002
    bc48:	eoreq	r0, r1, #268435458	; 0x10000002
    bc4c:	eoreq	r0, r1, #268435458	; 0x10000002
    bc50:	eoreq	r0, r1, #268435458	; 0x10000002
    bc54:	eoreq	r0, r1, #268435458	; 0x10000002
    bc58:	eoreq	r0, r1, #268435458	; 0x10000002
    bc5c:	eoreq	r0, r1, #268435458	; 0x10000002
    bc60:	eoreq	r0, r1, #268435458	; 0x10000002
    bc64:			; <UNDEFINED> instruction: 0x01bb0221
    bc68:	eoreq	r0, r1, #268435458	; 0x10000002
    bc6c:	eoreq	r0, r1, #1073741867	; 0x4000002b
    bc70:	eoreq	r0, r1, #268435458	; 0x10000002
    bc74:	eoreq	r0, r1, #268435458	; 0x10000002
    bc78:	orrseq	r0, lr, r1, lsr #4
    bc7c:			; <UNDEFINED> instruction: 0xf8df017b
    bc80:			; <UNDEFINED> instruction: 0xf8d4269c
    bc84:	ldrbtmi	r3, [sl], #-204	; 0xffffff34
    bc88:	movweq	pc, #32899	; 0x8083	; <UNPREDICTABLE>
    bc8c:	sbccc	pc, ip, r4, asr #17
    bc90:	ldccs	8, cr15, [r8], {82}	; 0x52
    bc94:			; <UNDEFINED> instruction: 0xf47f2a00
    bc98:	strtmi	sl, [r0], -r1, lsl #27
    bc9c:	stc2l	7, cr15, [r6], {249}	; 0xf9
    bca0:			; <UNDEFINED> instruction: 0xf8dfe57c
    bca4:	ldrbtmi	r3, [fp], #-1660	; 0xfffff984
    bca8:	mvnscc	pc, #13828096	; 0xd30000
    bcac:			; <UNDEFINED> instruction: 0xf0002b00
    bcb0:			; <UNDEFINED> instruction: 0xf8d48263
    bcb4:			; <UNDEFINED> instruction: 0xf8d4116c
    bcb8:			; <UNDEFINED> instruction: 0xf8df2568
    bcbc:			; <UNDEFINED> instruction: 0xf8523600
    bcc0:	ldmpl	fp!, {r0, r5, sp}^
    bcc4:			; <UNDEFINED> instruction: 0xf8d36814
    bcc8:			; <UNDEFINED> instruction: 0x46210198
    bccc:	stc2l	7, cr15, [sl], #988	; 0x3dc
    bcd0:	stc2	7, cr15, [r8, #1012]!	; 0x3f4
    bcd4:	vsubw.s8	q9, q4, d2
    bcd8:	addsmi	r0, r8, #0, 6
    bcdc:	ldclge	6, cr15, [lr, #-1020]	; 0xfffffc04
    bce0:	strtmi	fp, [r0], -r8, lsl #30
    bce4:			; <UNDEFINED> instruction: 0xf43f2800
    bce8:			; <UNDEFINED> instruction: 0xf7fead59
    bcec:	ldrb	pc, [r5, #-3093]	; 0xfffff3eb	; <UNPREDICTABLE>
    bcf0:			; <UNDEFINED> instruction: 0x3630f8df
    bcf4:	ldrdeq	pc, [ip], #132	; 0x84
    bcf8:			; <UNDEFINED> instruction: 0xf8d3447b
    bcfc:	blx	fec501c4 <pclose@plt+0xfec4e17c>
    bd00:	ldmdbeq	r2, {r0, r7, r9, ip, sp, lr, pc}^
    bd04:	teqcs	r0, r3, asr #17	; <UNPREDICTABLE>
    bd08:	strle	r0, [sp], #-1154	; 0xfffffb7e
    bd0c:	strcc	pc, [ip, #2271]!	; 0x8df
    bd10:			; <UNDEFINED> instruction: 0xf8d358fb
    bd14:	stmdbcs	r0, {r2, r3, r4, r8}
    bd18:	movthi	pc, #4160	; 0x1040	; <UNPREDICTABLE>
    bd1c:	ldrdne	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    bd20:	stc2l	7, cr15, [r0], {247}	; 0xf7
    bd24:	stc2l	7, cr15, [sl], #1012	; 0x3f4
    bd28:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    bd2c:	strbne	pc, [r8], #577	; 0x241	; <UNPREDICTABLE>
    bd30:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    bd34:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    bd38:	rscscc	pc, pc, pc, asr #32
    bd3c:	tstpl	sl, r9, ror r4
    bd40:	mrrccs	8, 12, pc, r4, cr3	; <UNPREDICTABLE>
    bd44:	strbtcs	pc, [r0], r3, asr #17	; <UNPREDICTABLE>
    bd48:	msrcs	SPSR_fs, r3, asr #17
    bd4c:	addeq	pc, ip, #12648448	; 0xc10000
    bd50:			; <UNDEFINED> instruction: 0xf8dfe524
    bd54:	ldmpl	fp!, {r2, r3, r4, r6, r7, r8, sl, ip, sp}^
    bd58:	blcs	65dcc <pclose@plt+0x63d84>
    bd5c:	rsbhi	pc, ip, #64, 6
    bd60:	ldrbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    bd64:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    bd68:	ldmibvs	r1, {r1, r3, r4, r5, r6, sl, lr}^
    bd6c:	svclt	0x000c2900
    bd70:	tstcs	r0, r1, lsl #2
    bd74:	ldmpl	fp!, {r0, r4, r6, r7, r8, sp, lr}^
    bd78:	ldrdeq	pc, [r0], #131	; 0x83
    bd7c:			; <UNDEFINED> instruction: 0xf8d3bf0c
    bd80:			; <UNDEFINED> instruction: 0xf8d310ec
    bd84:			; <UNDEFINED> instruction: 0xf7f710e8
    bd88:			; <UNDEFINED> instruction: 0xf7fdfc8d
    bd8c:	str	pc, [r5, #-3255]	; 0xfffff349
    bd90:	strcs	pc, [r4, #2271]!	; 0x8df
    bd94:			; <UNDEFINED> instruction: 0xf8d2447a
    bd98:	movwcc	r3, #4700	; 0x125c
    bd9c:	svclt	0x00c82b05
    bda0:			; <UNDEFINED> instruction: 0xf8c22300
    bda4:	ldrbt	r3, [r9], #604	; 0x25c
    bda8:	ldrcs	pc, [r0, #2271]	; 0x8df
    bdac:			; <UNDEFINED> instruction: 0xf8d2447a
    bdb0:	movwcc	r3, #4704	; 0x1260
    bdb4:	svclt	0x00c82b04
    bdb8:			; <UNDEFINED> instruction: 0xf8c22300
    bdbc:	strbt	r3, [sp], #608	; 0x260
    bdc0:			; <UNDEFINED> instruction: 0xf7fd2000
    bdc4:	strbt	pc, [r9], #2229	; 0x8b5	; <UNPREDICTABLE>
    bdc8:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    bdcc:			; <UNDEFINED> instruction: 0xf8d3447b
    bdd0:	blcs	19f48 <pclose@plt+0x17f00>
    bdd4:	mcrge	4, 2, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    bdd8:	ldrdne	pc, [ip, #-132]!	; 0xffffff7c
    bddc:	strbcs	pc, [r8, #-2260]!	; 0xfffff72c	; <UNPREDICTABLE>
    bde0:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    bde4:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    bde8:	ldmdavs	r6, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    bdec:	ldrsbteq	pc, [r0], r5	; <UNPREDICTABLE>
    bdf0:			; <UNDEFINED> instruction: 0xf7f74631
    bdf4:			; <UNDEFINED> instruction: 0xf7fdfc57
    bdf8:	movwcs	pc, #11541	; 0x2d15	; <UNPREDICTABLE>
    bdfc:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    be00:			; <UNDEFINED> instruction: 0x46044298
    be04:	stclge	6, cr15, [sl], {255}	; 0xff
    be08:	ldrtmi	fp, [r4], -r8, lsl #30
    be0c:	ldrdeq	pc, [r8], r5	; <UNPREDICTABLE>
    be10:			; <UNDEFINED> instruction: 0xf7f74621
    be14:			; <UNDEFINED> instruction: 0xf7fdfc47
    be18:	movwcs	pc, #15621	; 0x3d05	; <UNPREDICTABLE>
    be1c:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    be20:			; <UNDEFINED> instruction: 0x46064298
    be24:	ldcge	6, cr15, [sl], #1020	; 0x3fc
    be28:	strtmi	r4, [r1], -r2, lsl #12
    be2c:			; <UNDEFINED> instruction: 0xf7f52000
    be30:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    be34:	cfldrsge	mvf15, [r2], #252	; 0xfc
    be38:	ldmda	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    be3c:	stmdavs	r0, {r0, r2, r3, r5, r8, r9, sl, fp, sp, lr}
    be40:	svc	0x00b0f7f5
    be44:			; <UNDEFINED> instruction: 0x46214632
    be48:	strtmi	r4, [r8], -r3, lsl #12
    be4c:	stc2	7, cr15, [sl], #-988	; 0xfffffc24
    be50:	mrrc2	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    be54:			; <UNDEFINED> instruction: 0xf8dfe4a2
    be58:	ldrbtmi	r2, [sl], #-1260	; 0xfffffb14
    be5c:	rsbcc	pc, r4, #13762560	; 0xd20000
    be60:			; <UNDEFINED> instruction: 0xf383fab3
    be64:			; <UNDEFINED> instruction: 0xf8c2095b
    be68:	ldr	r3, [r7], #612	; 0x264
    be6c:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    be70:	ldrbmi	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    be74:	ldrbtmi	r5, [ip], #-2299	; 0xfffff705
    be78:	subsne	pc, r8, #212, 16	; 0xd40000
    be7c:	ldrdeq	pc, [r4, #-131]!	; 0xffffff7d
    be80:	ldc2	7, cr15, [r0], {247}	; 0xf7
    be84:	stc2l	7, cr15, [lr], {253}	; 0xfd
    be88:	vsubw.s8	q9, q4, d3
    be8c:	addsmi	r0, r8, #0, 6
    be90:	stcge	6, cr15, [r4], {255}	; 0xff
    be94:	svcvc	0x0000f5b0
    be98:			; <UNDEFINED> instruction: 0xf8c4bf92
    be9c:			; <UNDEFINED> instruction: 0xf04f0258
    bea0:			; <UNDEFINED> instruction: 0xf8c433ff
    bea4:	ldrbt	r3, [r9], #-600	; 0xfffffda8
    bea8:			; <UNDEFINED> instruction: 0xf7fa2001
    beac:			; <UNDEFINED> instruction: 0xf010fdbf
    beb0:			; <UNDEFINED> instruction: 0xf04007ff
    beb4:			; <UNDEFINED> instruction: 0xf7f881e8
    beb8:			; <UNDEFINED> instruction: 0xf506fdc9
    bebc:			; <UNDEFINED> instruction: 0xf7f6704a
    bec0:	ldrbt	lr, [r2], #2052	; 0x804
    bec4:			; <UNDEFINED> instruction: 0xf8d59907
    bec8:	stmiavs	r9, {r3, r5, r6, r7, sp}^
    becc:	blls	2851ac <pclose@plt+0x283164>
    bed0:	movwls	r3, #39681	; 0x9b01
    bed4:			; <UNDEFINED> instruction: 0xf8dad506
    bed8:	ldmvs	fp, {ip, sp}^
    bedc:			; <UNDEFINED> instruction: 0x701af9b3
    bee0:	movwls	r1, #40571	; 0x9e7b
    bee4:	bls	272b1c <pclose@plt+0x270ad4>
    bee8:			; <UNDEFINED> instruction: 0xf8df601a
    beec:	ldrbtmi	r3, [fp], #-1120	; 0xfffffba0
    bef0:	ldccc	8, cr15, [r8], {83}	; 0x53
    bef4:			; <UNDEFINED> instruction: 0xf47f2b00
    bef8:	strtmi	sl, [r0], -r3, lsr #28
    befc:	blx	fe5c9eea <pclose@plt+0xfe5c7ea2>
    bf00:	svceq	0x000af1b8
    bf04:			; <UNDEFINED> instruction: 0xf1b8bf18
    bf08:			; <UNDEFINED> instruction: 0xf0000f71
    bf0c:			; <UNDEFINED> instruction: 0xf504822b
    bf10:	ldr	r7, [r5], -fp, asr #12
    bf14:	ldrdcc	pc, [r0], -sl
    bf18:	ldmvs	fp, {r0, r3, r9, fp, ip, pc}^
    bf1c:	ldrmi	r3, [r1], -r1, lsl #4
    bf20:			; <UNDEFINED> instruction: 0x301af9b3
    bf24:	svclt	0x00a8429a
    bf28:	blls	314330 <pclose@plt+0x3122e8>
    bf2c:	andsvs	r9, r9, r9, lsl #2
    bf30:			; <UNDEFINED> instruction: 0xf8d4e7db
    bf34:	vst1.8	{d3[6]}, [r3], ip
    bf38:			; <UNDEFINED> instruction: 0xf8c46300
    bf3c:	ldrb	r3, [r4, ip, asr #1]
    bf40:	ldrdcc	pc, [ip], #132	; 0x84
    bf44:	orrvs	pc, r0, #-2097152000	; 0x83000000
    bf48:	sbccc	pc, ip, r4, asr #17
    bf4c:	strbmi	lr, [r0], -sp, asr #15
    bf50:			; <UNDEFINED> instruction: 0xf7fc4eff
    bf54:	ldrbtmi	pc, [lr], #-4077	; 0xfffff013	; <UNPREDICTABLE>
    bf58:	ldrdcc	pc, [ip], #128	; 0x80
    bf5c:	ldmib	r0, {r2, r9, sl, lr}^
    bf60:	vst1.8	{d17-d20}, [r3 :256], r7
    bf64:			; <UNDEFINED> instruction: 0xf8c06700
    bf68:			; <UNDEFINED> instruction: 0xf8c670cc
    bf6c:			; <UNDEFINED> instruction: 0xf8d03860
    bf70:			; <UNDEFINED> instruction: 0xf8d070e8
    bf74:			; <UNDEFINED> instruction: 0xf8c630e4
    bf78:			; <UNDEFINED> instruction: 0xf8561864
    bf7c:			; <UNDEFINED> instruction: 0x97091c98
    bf80:	stmdacs	r8!, {r1, r2, r6, r7, fp, ip, sp, lr, pc}^
    bf84:	stmdacc	ip!, {r1, r2, r6, r7, fp, ip, sp, lr, pc}^
    bf88:	ldmdavc	r0!, {r1, r2, r6, r7, fp, ip, sp, lr, pc}^
    bf8c:			; <UNDEFINED> instruction: 0xf7f9b931
    bf90:			; <UNDEFINED> instruction: 0xf8d4fb4d
    bf94:			; <UNDEFINED> instruction: 0xf85630e8
    bf98:	movwls	r1, #40088	; 0x9c98
    bf9c:	mvneq	pc, #4, 2
    bfa0:	movwls	r2, #53844	; 0xd254
    bfa4:	movwls	r9, #49674	; 0xc20a
    bfa8:	adcle	r2, r6, r0, lsl #18
    bfac:	blls	385e54 <pclose@plt+0x383e0c>
    bfb0:			; <UNDEFINED> instruction: 0xf8d4930c
    bfb4:	movwls	r3, #37096	; 0x90e8
    bfb8:	movwls	r2, #41812	; 0xa354
    bfbc:			; <UNDEFINED> instruction: 0xf104e795
    bfc0:	movwls	r0, #50140	; 0xc3dc
    bfc4:	ldrsbcc	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    bfc8:	cmpcs	r3, #603979776	; 0x24000000
    bfcc:	str	r9, [ip, sl, lsl #6]
    bfd0:	mvneq	pc, #4, 2
    bfd4:			; <UNDEFINED> instruction: 0xf8d4930c
    bfd8:	movwls	r3, #37088	; 0x90e0
    bfdc:	movwls	r2, #41805	; 0xa34d
    bfe0:			; <UNDEFINED> instruction: 0xf104e783
    bfe4:	movwls	r0, #50148	; 0xc3e4
    bfe8:	ldrdcc	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    bfec:	movtcs	r9, #33545	; 0x8309
    bff0:	ldrb	r9, [sl, -sl, lsl #6]!
    bff4:	ldrdcc	pc, [ip], #132	; 0x84
    bff8:	movweq	pc, #32899	; 0x8083	; <UNPREDICTABLE>
    bffc:	sbccc	pc, ip, r4, asr #17
    c000:	bmi	ff545dd4 <pclose@plt+0xff543d8c>
    c004:	movwls	r4, #38425	; 0x9619
    c008:	ldrbtmi	r9, [sl], #-2828	; 0xfffff4f4
    c00c:			; <UNDEFINED> instruction: 0xf8526019
    c010:	stmdbcs	r0, {r3, r4, r7, sl, fp, ip}
    c014:	svcge	0x0071f43f
    c018:	blmi	ff405de8 <pclose@plt+0xff403da0>
    c01c:			; <UNDEFINED> instruction: 0xf853447b
    c020:	stmdbcs	r0, {r3, r4, r7, sl, fp, ip}
    c024:	svcge	0x0069f43f
    c028:	strcs	lr, [r0, #-1898]	; 0xfffff896
    c02c:	svclt	0x00182e71
    c030:			; <UNDEFINED> instruction: 0xf43f2e1b
    c034:			; <UNDEFINED> instruction: 0xf50aabb3
    c038:	strt	r7, [lr], #2891	; 0xb4b
    c03c:	svceq	0x0000f1b8
    c040:	stcge	7, cr15, [fp], #508	; 0x1fc
    c044:	rscscc	pc, pc, #8, 2
    c048:			; <UNDEFINED> instruction: 0xf0002d00
    c04c:			; <UNDEFINED> instruction: 0xf8da810b
    c050:	bl	298388 <pclose@plt+0x296340>
    c054:	andcs	r0, r0, r2, lsl #2
    c058:	cmneq	r4, sl, asr #17	; <UNPREDICTABLE>
    c05c:	movwvc	pc, #1059	; 0x423	; <UNPREDICTABLE>
    c060:	sbccc	pc, ip, sl, asr #17
    c064:	mvneq	pc, #8, 2
    c068:	msreq	SPSR_s, sl, asr #17
    c06c:	smlalseq	pc, r0, r1, r8	; <UNPREDICTABLE>
    c070:	stmdavc	sl!, {r4, r7, r9, sl, lr}
    c074:	rscscs	pc, r0, r1, lsl #17
    c078:	bl	2a8120 <pclose@plt+0x2a60d8>
    c07c:	str	r0, [ip], #1283	; 0x503
    c080:			; <UNDEFINED> instruction: 0xf47f2d00
    c084:	bl	2b72b4 <pclose@plt+0x2b526c>
    c088:			; <UNDEFINED> instruction: 0xf8da0308
    c08c:	stmdbls	ip, {r2, r3, r6, r7, sp}
    c090:	smlalscc	pc, r0, r3, r8	; <UNPREDICTABLE>
    c094:			; <UNDEFINED> instruction: 0xf8ca400a
    c098:			; <UNDEFINED> instruction: 0xf0035174
    c09c:			; <UNDEFINED> instruction: 0xf8ca037f
    c0a0:	blcc	960638 <pclose@plt+0x95e5f0>
    c0a4:	sbccs	pc, ip, sl, asr #17
    c0a8:	movwls	fp, #41691	; 0xa2db
    c0ac:	sbccc	pc, r8, sl, asr #17
    c0b0:	bls	29ef60 <pclose@plt+0x29cf18>
    c0b4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    c0b8:	eorvc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    c0bc:			; <UNDEFINED> instruction: 0xf1b8e473
    c0c0:			; <UNDEFINED> instruction: 0xf73f0f38
    c0c4:			; <UNDEFINED> instruction: 0xf108ac6a
    c0c8:	sfmcs	f0, 4, [r0, #-4]
    c0cc:	sbchi	pc, sl, r0
    c0d0:	ldrdcc	pc, [ip], #138	; 0x8a
    c0d4:	bl	2940dc <pclose@plt+0x292094>
    c0d8:			; <UNDEFINED> instruction: 0xf8ca0102
    c0dc:	vld4.16	{d0,d2,d4,d6}, [r3 :256], r4
    c0e0:			; <UNDEFINED> instruction: 0xf8ca7300
    c0e4:			; <UNDEFINED> instruction: 0xf8ca0164
    c0e8:			; <UNDEFINED> instruction: 0xf10830cc
    c0ec:			; <UNDEFINED> instruction: 0xe7bd03f1
    c0f0:	strbcc	pc, [ip, #-2266]!	; 0xfffff726	; <UNPREDICTABLE>
    c0f4:	ldrbge	pc, [r0, #-2266]!	; 0xfffff726	; <UNPREDICTABLE>
    c0f8:	svclt	0x00082e61
    c0fc:	blls	2ddb6c <pclose@plt+0x2dbb24>
    c100:	ldmeq	r0!, {r1, r3, r8, ip, sp, lr, pc}^
    c104:	andsge	pc, r4, r3, asr #17
    c108:			; <UNDEFINED> instruction: 0xf89a4640
    c10c:			; <UNDEFINED> instruction: 0xf10330c8
    c110:	movwls	r0, #42021	; 0xa425
    c114:			; <UNDEFINED> instruction: 0xf7f54621
    c118:			; <UNDEFINED> instruction: 0x4607ee9a
    c11c:			; <UNDEFINED> instruction: 0xf0002800
    c120:	bl	fe9ec3b8 <pclose@plt+0xfe9ea370>
    c124:	strcs	r0, [r0, -r8, lsl #16]
    c128:			; <UNDEFINED> instruction: 0xe77f463d
    c12c:	svclt	0x00082d00
    c130:	ldmdaeq	r9!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c134:	stccs	7, cr14, [r0, #-488]	; 0xfffffe18
    c138:			; <UNDEFINED> instruction: 0xf04fbf08
    c13c:	ldrb	r0, [r5, -r0, lsl #16]!
    c140:	ldrbeq	pc, [r0, #264]!	; 0x108	; <UNPREDICTABLE>
    c144:	strt	r4, [r8], #-1109	; 0xfffffbab
    c148:			; <UNDEFINED> instruction: 0xf47f2d00
    c14c:	bl	2b7f10 <pclose@plt+0x2b5ec8>
    c150:	andcs	r0, r0, #8, 6	; 0x20000000
    c154:			; <UNDEFINED> instruction: 0xf8934615
    c158:			; <UNDEFINED> instruction: 0xf08110f0
    c15c:			; <UNDEFINED> instruction: 0xf8830180
    c160:			; <UNDEFINED> instruction: 0xf8da10f0
    c164:			; <UNDEFINED> instruction: 0xf8ca30cc
    c168:	vld4.16	{d2,d4,d6,d8}, [r3 :256], r4
    c16c:			; <UNDEFINED> instruction: 0xf8ca7300
    c170:			; <UNDEFINED> instruction: 0xf8ca2164
    c174:	ldrb	r3, [r9, -ip, asr #1]
    c178:	ldmpl	fp!, {r4, r6, r8, r9, fp, lr}^
    c17c:			; <UNDEFINED> instruction: 0x0190f8d3
    c180:			; <UNDEFINED> instruction: 0xff14f7fc
    c184:	bllt	2ca188 <pclose@plt+0x2c8140>
    c188:	ldrdne	pc, [ip, #-132]!	; 0xffffff7c
    c18c:	strbcs	pc, [r8, #-2260]!	; 0xfffff72c	; <UNPREDICTABLE>
    c190:			; <UNDEFINED> instruction: 0xf8524b4a
    c194:	ldmpl	sp!, {r0, r5, sp}^
    c198:			; <UNDEFINED> instruction: 0xf8d56814
    c19c:	strtmi	r0, [r1], -ip, lsr #1
    c1a0:	blx	fe04a184 <pclose@plt+0xfe04813c>
    c1a4:	blx	fca1a2 <pclose@plt+0xfc815a>
    c1a8:	vsubw.s8	q9, q4, d2
    c1ac:	addsmi	r0, r8, #0, 6
    c1b0:			; <UNDEFINED> instruction: 0xf6ff4606
    c1b4:	svclt	0x0008aaf3
    c1b8:	andcs	r4, pc, #39845888	; 0x2600000
    c1bc:			; <UNDEFINED> instruction: 0xf8d54631
    c1c0:			; <UNDEFINED> instruction: 0xf7f700b4
    c1c4:			; <UNDEFINED> instruction: 0xf7fcfa6f
    c1c8:	stmdavc	r3, {r0, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    c1cc:			; <UNDEFINED> instruction: 0xf43f2b1b
    c1d0:	blcs	36d6c <pclose@plt+0x34d24>
    c1d4:	rschi	pc, r6, r0, asr #32
    c1d8:	strcs	r4, [pc], #-2913	; c1e0 <pclose@plt+0xa198>
    c1dc:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c1e0:			; <UNDEFINED> instruction: 0xf47f2b00
    c1e4:			; <UNDEFINED> instruction: 0x4621aadb
    c1e8:			; <UNDEFINED> instruction: 0xf7f54630
    c1ec:	stmdacs	r0, {r9, sl, fp, sp, lr, pc}
    c1f0:	bge	ff5492f4 <pclose@plt+0xff5472ac>
    c1f4:	mrc	7, 1, APSR_nzcv, cr6, cr5, {7}
    c1f8:	stmdavs	r0, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}
    c1fc:	ldcl	7, cr15, [r2, #980]	; 0x3d4
    c200:	ldrtmi	r4, [r1], -r2, lsr #12
    c204:	strtmi	r4, [r8], -r3, lsl #12
    c208:	blx	134a1ec <pclose@plt+0x13481a4>
    c20c:	blx	1dca208 <pclose@plt+0x1dc81c0>
    c210:	blt	ff14a214 <pclose@plt+0xff1481cc>
    c214:	orreq	pc, r0, r5, asr #32
    c218:			; <UNDEFINED> instruction: 0xf7f54640
    c21c:	stmdacs	r0, {r3, r4, r9, sl, fp, sp, lr, pc}
    c220:	blge	fe2c9424 <pclose@plt+0xfe2c73dc>
    c224:			; <UNDEFINED> instruction: 0xf7ff4680
    c228:	blmi	93b054 <pclose@plt+0x93900c>
    c22c:	mrrcvs	8, 15, r5, r8, cr11
    c230:	blx	194a22c <pclose@plt+0x19481e4>
    c234:	blt	fecca238 <pclose@plt+0xfecc81f0>
    c238:	ldmpl	fp!, {r5, r8, r9, fp, lr}^
    c23c:	ldrsbeq	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    c240:	blx	174a23c <pclose@plt+0x17481f4>
    c244:	blt	feaca248 <pclose@plt+0xfeac8200>
    c248:			; <UNDEFINED> instruction: 0xf43f2e0a
    c24c:	cdpcs	14, 2, cr10, cr0, cr14, {7}
    c250:	mcrge	4, 7, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    c254:			; <UNDEFINED> instruction: 0xf47f2d00
    c258:	ldrb	sl, [r8, -r0, lsr #23]!
    c25c:			; <UNDEFINED> instruction: 0x465e4654
    c260:	bllt	fe50a264 <pclose@plt+0xfe50821c>
    c264:			; <UNDEFINED> instruction: 0xf7ff4690
    c268:			; <UNDEFINED> instruction: 0xf044bb98
    c26c:	strbmi	r0, [r0], -r0, lsl #3
    c270:	stcl	7, cr15, [ip, #980]!	; 0x3d4
    c274:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    c278:	svcge	0x0053f47f
    c27c:	strmi	r4, [r5], -r0, lsl #13
    c280:	svcls	0x0009e6d4
    c284:	svccs	0x000ae451
    c288:	svccs	0x001bbf18
    c28c:	svclt	0x00144638
    c290:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c294:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c298:	mcr2	7, 2, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    c29c:			; <UNDEFINED> instruction: 0xf7ff4604
    c2a0:	svclt	0x0000bb36
    c2a4:	andeq	sl, r1, sl, lsl r7
    c2a8:	strdeq	r0, [r0], -ip
    c2ac:	andeq	fp, r1, r4, ror r4
    c2b0:	andeq	sl, r1, sl, lsl #14
    c2b4:	andeq	ip, r1, r8, asr #9
    c2b8:	andeq	sl, r1, ip, asr #17
    c2bc:	andeq	r0, r0, r0, lsr #4
    c2c0:	muleq	r1, r4, r3
    c2c4:	andeq	sl, r1, r8, ror #11
    c2c8:	andeq	ip, r1, r4, lsr #8
    c2cc:	ldrdeq	sl, [r1], -r6
    c2d0:	andeq	sl, r1, ip, lsr #16
    c2d4:	andeq	r0, r0, r4, lsl #4
    c2d8:	andeq	r0, r0, r4, lsr r2
    c2dc:	ldrdeq	ip, [r1], -r0
    c2e0:	andeq	sl, r0, r2, asr #1
    c2e4:	andeq	r6, r0, r6, lsr #26
    c2e8:	andeq	fp, r1, sl, lsl #5
    c2ec:	andeq	r0, r4, r6, asr lr
    c2f0:	andeq	ip, r1, r8, asr #6
    c2f4:	andeq	fp, r1, ip, lsl #4
    c2f8:	andeq	ip, r1, lr, lsl #5
    c2fc:	andeq	fp, r1, ip, ror r1
    c300:	andeq	fp, r1, r4, ror r1
    c304:	andeq	ip, r1, r2, lsl #3
    c308:	andeq	r0, r0, r8, lsr r2
    c30c:	andeq	ip, r1, r6, asr #2
    c310:	andeq	ip, r1, r0, lsl #2
    c314:			; <UNDEFINED> instruction: 0x0001a7b0
    c318:	andeq	sl, r1, r2, asr #31
    c31c:	andeq	fp, r1, r6, ror #30
    c320:	andeq	fp, r1, r6, asr #30
    c324:	strdeq	fp, [r1], -r4
    c328:			; <UNDEFINED> instruction: 0x000409be
    c32c:	andeq	sl, r1, r8, asr #5
    c330:	andeq	r0, r0, r0, ror #4
    c334:	muleq	r1, ip, r2
    c338:	andeq	sl, r1, r0, ror r2
    c33c:	andeq	sl, r1, r8, asr r2
    c340:	andeq	fp, r1, r0, lsr #28
    c344:	andeq	sl, r1, sl, lsr #3
    c348:	andeq	sl, r1, lr, lsl #3
    c34c:	strdeq	fp, [r1], -lr
    c350:	muleq	r1, r6, ip
    c354:	andeq	fp, r1, r2, ror #23
    c358:	ldrdeq	fp, [r1], -r0
    c35c:	andeq	r0, r0, r8, asr #4
    c360:	andeq	sl, r1, r8, lsl r9
    c364:	svccs	0x00714647
    c368:	bge	64956c <pclose@plt+0x647524>
    c36c:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    c370:	stmdavs	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    c374:	stmdapl	r4!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    c378:	stmdaeq	r8!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    c37c:	stmdane	ip!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    c380:	ldmdacs	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    c384:	ldccc	8, cr15, [r8], {83}	; 0x53
    c388:	sbcvs	pc, ip, r4, asr #17
    c38c:	eorspl	lr, r7, r4, asr #19
    c390:	eorsne	lr, r9, #196, 18	; 0x310000
    c394:			; <UNDEFINED> instruction: 0xf43f2b00
    c398:			; <UNDEFINED> instruction: 0xf7ffac80
    c39c:			; <UNDEFINED> instruction: 0xf8d3b9ff
    c3a0:	ldrt	r1, [sp], #232	; 0xe8
    c3a4:	bl	fe8ca380 <pclose@plt+0xfe8c8338>
    c3a8:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    c3ac:			; <UNDEFINED> instruction: 0x4604699b
    c3b0:			; <UNDEFINED> instruction: 0xf47f2b00
    c3b4:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, fp, sp, pc}
    c3b8:	svcge	0x0015f73f
    c3bc:	stmibge	lr!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    c3c0:			; <UNDEFINED> instruction: 0xf7fd6b68
    c3c4:			; <UNDEFINED> instruction: 0xf7fff99b
    c3c8:	blvs	a3ab74 <pclose@plt+0xa38b2c>
    c3cc:			; <UNDEFINED> instruction: 0xf996f7fd
    c3d0:	stmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c3d4:	mcrr	7, 15, pc, r2, cr5	; <UNPREDICTABLE>
    c3d8:	andeq	fp, r1, lr, ror r8
    c3dc:	andeq	sl, r1, sl, asr #14
    c3e0:	svcmi	0x00f0e92d
    c3e4:	stfs	f3, [sp, #-4]!
    c3e8:	vstmiami	r0, {d24}
    c3ec:	ldrbtmi	r4, [ip], #-2752	; 0xfffff540
    c3f0:			; <UNDEFINED> instruction: 0xf6ad4bc0
    c3f4:	ldrbtmi	r2, [fp], #-3412	; 0xfffff2ac
    c3f8:	stmiapl	r2!, {r3, ip, pc}
    c3fc:			; <UNDEFINED> instruction: 0xf8d3008c
    c400:	ldmdavs	r2, {r7, sp, lr}
    c404:	bcs	134a740 <pclose@plt+0x13486f8>
    c408:	andeq	pc, r0, #79	; 0x4f
    c40c:	strls	r6, [r9], #-3930	; 0xfffff0a6
    c410:	strls	r3, [sl], #-3076	; 0xfffff3fc
    c414:	eorcc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    c418:	bne	16e2864 <pclose@plt+0x16e081c>
    c41c:	addmi	r3, r3, #1024	; 0x400
    c420:	cmphi	r0, r0, asr #6	; <UNPREDICTABLE>
    c424:	ldmdage	r3, {r1, r9, sl, lr}
    c428:	vst3.8	{d20-d22}, [pc :64], r1
    c42c:	andls	r7, fp, r0, lsl #4
    c430:	bl	ffbca40c <pclose@plt+0xffbc83c4>
    c434:	vcge.f32	d18, d0, d0
    c438:	blmi	febec678 <pclose@plt+0xfebea630>
    c43c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c440:	strbmi	r4, [r7], -lr, lsr #21
    c444:	movwls	r4, #54395	; 0xd47b
    c448:	cmneq	r4, #3145728	; 0x300000	; <UNPREDICTABLE>
    c44c:	uxtab16mi	r4, r3, sl, ror #8
    c450:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx4
    c454:			; <UNDEFINED> instruction: 0xf5023a90
    c458:	movwls	r7, #58129	; 0xe311
    c45c:	andls	r4, ip, #168, 22	; 0x2a000
    c460:	tstls	r1, #2063597568	; 0x7b000000
    c464:			; <UNDEFINED> instruction: 0xf8cd4ba7
    c468:	ldrbtmi	r8, [fp], #-28	; 0xffffffe4
    c46c:	bcc	447c94 <pclose@plt+0x445c4c>
    c470:	adcmi	lr, pc, #43	; 0x2b
    c474:	addhi	pc, r4, r0, asr #6
    c478:	vldrpl	d9, [lr, #-44]	; 0xffffffd4
    c47c:	rsble	r2, r4, sl, lsl #28
    c480:			; <UNDEFINED> instruction: 0xf2002e7e
    c484:	cdpcs	0, 1, cr8, cr15, cr8, {5}
    c488:	sbcshi	pc, r3, r0, asr #4
    c48c:	blcs	330b0 <pclose@plt+0x31068>
    c490:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
    c494:			; <UNDEFINED> instruction: 0xf10b9b0d
    c498:			; <UNDEFINED> instruction: 0xf8d30b01
    c49c:	ldrbmi	r3, [fp, #-128]	; 0xffffff80
    c4a0:	movwcs	fp, #4028	; 0xfbc
    c4a4:	vsubw.s8	<illegal reg q4.5>, q0, d7
    c4a8:	ldmibmi	r7, {r1, r3, r4, r5, r6, r7, pc}
    c4ac:	ldrbtmi	r9, [r9], #-2825	; 0xfffff4f7
    c4b0:	svcvs	0x004a980a
    c4b4:	ldmdapl	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    c4b8:	blcc	52f2c <pclose@plt+0x50ee4>
    c4bc:	sfmle	f4, 2, [r4, #-684]	; 0xfffffd54
    c4c0:	ldrdvs	pc, [r0], r1
    c4c4:	ldrbmi	r3, [lr, #-1025]	; 0xfffffbff
    c4c8:	blls	2439cc <pclose@plt+0x241984>
    c4cc:	svccs	0x0000191d
    c4d0:	blmi	fe3c0c14 <pclose@plt+0xfe3bebcc>
    c4d4:			; <UNDEFINED> instruction: 0xf8d3447b
    c4d8:			; <UNDEFINED> instruction: 0xf8d2284c
    c4dc:			; <UNDEFINED> instruction: 0xf89aa018
    c4e0:	stmdbcs	r0, {ip}
    c4e4:	adchi	pc, r2, r0
    c4e8:	bls	2a825c <pclose@plt+0x2a6214>
    c4ec:	bls	262770 <pclose@plt+0x260728>
    c4f0:	ldmpl	fp, {r3, r4, r5, r9, sl, lr}
    c4f4:	stmdbeq	r7, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    c4f8:			; <UNDEFINED> instruction: 0xf109930f
    c4fc:			; <UNDEFINED> instruction: 0x461a33ff
    c500:			; <UNDEFINED> instruction: 0xf7f54698
    c504:	stmdacs	r0, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    c508:	addshi	pc, r0, r0
    c50c:	vrshl.u8	d20, d24, d16
    c510:	strtmi	r8, [r9], sp, lsl #1
    c514:			; <UNDEFINED> instruction: 0xf8179610
    c518:	bl	1d4544 <pclose@plt+0x1d24fc>
    c51c:	cmplt	r2, r9, lsl #12
    c520:			; <UNDEFINED> instruction: 0x46304651
    c524:	b	ffa4a500 <pclose@plt+0xffa484b8>
    c528:			; <UNDEFINED> instruction: 0xf0402800
    c52c:	ldrtmi	r8, [r0], -lr, lsr #1
    c530:	stc	7, cr15, [r0], {245}	; 0xf5
    c534:			; <UNDEFINED> instruction: 0xf1094481
    c538:	strbmi	r0, [r8, #2305]	; 0x901
    c53c:	blls	3038f0 <pclose@plt+0x3018a8>
    c540:	strmi	pc, [r0, -pc, rrx]
    c544:	mcrcs	13, 0, r5, cr10, cr14, {0}
    c548:			; <UNDEFINED> instruction: 0xf8ddd19a
    c54c:			; <UNDEFINED> instruction: 0xf1b8801c
    c550:			; <UNDEFINED> instruction: 0xf0400f00
    c554:	stmdami	lr!, {r0, r6, r7, pc}^
    c558:	ldmcc	r8, {r3, r4, r5, r6, sl, lr}^
    c55c:	ldc	7, cr15, [r4], #980	; 0x3d4
    c560:	blmi	18def18 <pclose@plt+0x18dced0>
    c564:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c568:			; <UNDEFINED> instruction: 0xf8dd681a
    c56c:	subsmi	r3, sl, ip, asr #20
    c570:	adcshi	pc, r9, r0, asr #32
    c574:	ldclcs	6, cr15, [r4, #-52]	; 0xffffffcc
    c578:	blhi	c7874 <pclose@plt+0xc582c>
    c57c:	svchi	0x00f0e8bd
    c580:	vldrge	d9, [r3, #56]	; 0x38
    c584:	bl	fe99ef1c <pclose@plt+0xfe99ced4>
    c588:	stmdbmi	r4!, {r0, r1, r3, r9, sl}^
    c58c:	ldrbtmi	r9, [sl], #-772	; 0xfffffcfc
    c590:	ldrbtmi	r9, [r9], #-2828	; 0xfffff4f4
    c594:			; <UNDEFINED> instruction: 0xf8d36952
    c598:	vst2.16	{d16-d17}, [pc], ip
    c59c:			; <UNDEFINED> instruction: 0xf5026300
    c5a0:	stmibvs	r7, {r0, r1, r4, r9, ip, sp, lr}
    c5a4:	tstls	r0, r8, lsr #12
    c5a8:	andls	r4, r1, #26214400	; 0x1900000
    c5ac:	strls	r2, [r3, -r1, lsl #4]
    c5b0:			; <UNDEFINED> instruction: 0xf7f59602
    c5b4:			; <UNDEFINED> instruction: 0x4628ed32
    c5b8:	stc	7, cr15, [r6], {245}	; 0xf5
    c5bc:	andcs	r9, r0, #12, 22	; 0x3000
    c5c0:	ldrmi	r9, [r7], -r7, lsl #4
    c5c4:	stmdacc	ip, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    c5c8:			; <UNDEFINED> instruction: 0x1e5a69db
    c5cc:	blls	21d840 <pclose@plt+0x21b7f8>
    c5d0:	ldmdbne	sp, {r2, r4, sl, lr}
    c5d4:	ldmdami	r2, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    c5d8:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    c5dc:			; <UNDEFINED> instruction: 0xf862f7f7
    c5e0:	blcs	33204 <pclose@plt+0x311bc>
    c5e4:	blmi	1400b4c <pclose@plt+0x13feb04>
    c5e8:	ldmdbvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c5ec:	mvnvc	pc, r1, lsl #10
    c5f0:	vfnmage.f32	s8, s6, s26
    c5f4:	vst4.8	{d25-d28}, [pc], r3
    c5f8:	ldrbtmi	r6, [sl], #-768	; 0xfffffd00
    c5fc:	ldrdgt	pc, [ip, -pc]!	; <UNPREDICTABLE>
    c600:			; <UNDEFINED> instruction: 0xf8d24630
    c604:	ldrbtmi	r2, [ip], #128	; 0x80
    c608:	ldrmi	r9, [r9], -r1, lsl #2
    c60c:	andeq	lr, fp, #165888	; 0x28800
    c610:	andgt	pc, r0, sp, asr #17
    c614:	andcs	r9, r1, #536870912	; 0x20000000
    c618:	ldcl	7, cr15, [lr], #980	; 0x3d4
    c61c:			; <UNDEFINED> instruction: 0xf7f54630
    c620:			; <UNDEFINED> instruction: 0xf10bec54
    c624:	movwcs	r0, #6916	; 0x1b04
    c628:	ldr	r9, [lr, -r7, lsl #6]!
    c62c:	strmi	pc, [r0, -pc, rrx]
    c630:	mrc	7, 0, lr, cr8, cr15, {0}
    c634:			; <UNDEFINED> instruction: 0xf1060a10
    c638:			; <UNDEFINED> instruction: 0xf7f70140
    c63c:	blls	20a710 <pclose@plt+0x2086c8>
    c640:	teqle	ip, r0, lsl #22
    c644:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
    c648:			; <UNDEFINED> instruction: 0xf5016959
    c64c:	bmi	e68dec <pclose@plt+0xe66da4>
    c650:	mulls	r3, r3, lr
    c654:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    c658:			; <UNDEFINED> instruction: 0xf8df447a
    c65c:			; <UNDEFINED> instruction: 0x4630c0dc
    c660:	ldrdcs	pc, [r0], r2
    c664:	strdls	r4, [r1, -ip]
    c668:	bl	fe89ded4 <pclose@plt+0xfe89be8c>
    c66c:			; <UNDEFINED> instruction: 0xf8cd020b
    c670:	andls	ip, r2, #0
    c674:			; <UNDEFINED> instruction: 0xf7f52201
    c678:			; <UNDEFINED> instruction: 0x4630ecd0
    c67c:	stc	7, cr15, [r4], #-980	; 0xfffffc2c
    c680:	bleq	c8ab4 <pclose@plt+0xc6a6c>
    c684:	movwls	r2, #29441	; 0x7301
    c688:	ldmib	sp, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}^
    c68c:	addmi	r3, r3, #15728640	; 0xf00000
    c690:	svcge	0x0055f67f
    c694:	strbt	r1, [ip], r7, asr #23
    c698:	ldrbtmi	r4, [r9], #-2344	; 0xfffff6d8
    c69c:	blls	386544 <pclose@plt+0x3844fc>
    c6a0:	beq	fe447f08 <pclose@plt+0xfe445ec0>
    c6a4:	ldmdavs	r4!, {r0, r1, r7, fp, ip, sp, lr, pc}^
    c6a8:	stc	7, cr15, [lr], {245}	; 0xf5
    c6ac:	movwls	r2, #29440	; 0x7300
    c6b0:	blls	4862a4 <pclose@plt+0x48425c>
    c6b4:	andsvc	pc, r1, r3, lsl #10
    c6b8:	stc	7, cr15, [r6], {245}	; 0xf5
    c6bc:	stmdbmi	r0!, {r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    c6c0:			; <UNDEFINED> instruction: 0xe7c44479
    c6c4:	vmovcs.32	d0[0], sl
    c6c8:	ldrmi	r9, [sl], -fp, lsl #6
    c6cc:	movweq	pc, #41039	; 0xa04f	; <UNPREDICTABLE>
    c6d0:			; <UNDEFINED> instruction: 0xf73f7013
    c6d4:			; <UNDEFINED> instruction: 0xe73eaeb2
    c6d8:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    c6dc:	andsvc	pc, r1, r0, lsl #10
    c6e0:	bl	ffcca6bc <pclose@plt+0xffcc8674>
    c6e4:			; <UNDEFINED> instruction: 0xf7f5e737
    c6e8:	svclt	0x0000eaba
    c6ec:	muleq	r1, lr, r9
    c6f0:	strdeq	r0, [r0], -ip
    c6f4:	strdeq	fp, [r1], -r6
    c6f8:	andeq	fp, r1, r8, lsr #15
    c6fc:	andeq	fp, r1, r0, lsr #15
    c700:	andeq	fp, r1, ip, lsl #15
    c704:	andeq	r6, r0, sl, lsr #2
    c708:	andeq	fp, r1, lr, lsr r7
    c70c:	andeq	fp, r1, r8, lsl r7
    c710:	muleq	r1, r4, r6
    c714:	andeq	r9, r1, r8, lsr #16
    c718:	andeq	sl, r1, r6, ror #10
    c71c:	muleq	r0, r2, lr
    c720:	andeq	r5, r0, sl, lsr #31
    c724:	andeq	sl, r1, ip, lsl #10
    c728:	strdeq	fp, [r1], -r2
    c72c:	andeq	r5, r0, r6, lsl #31
    c730:	andeq	sl, r1, lr, lsr #9
    c734:	muleq	r1, r4, r5
    c738:	andeq	r5, r0, r8, lsr #30
    c73c:	andeq	r9, r0, r2, ror #4
    c740:	andeq	r9, r0, ip, lsr r2
    c744:	andeq	fp, r1, r2, lsl r5
    c748:	push	{r0, r1, r3, r4, r6, r7, r8, r9, fp, lr}
    c74c:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    c750:			; <UNDEFINED> instruction: 0xf5ad4dda
    c754:	svcvs	0x005f5d82
    c758:	ldclmi	0, cr11, [r9], {133}	; 0x85
    c75c:	addeq	r4, fp, sp, ror r4
    c760:	addpl	pc, r2, #54525952	; 0x3400000
    c764:	eorne	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    c768:	stmdbpl	ip!, {r2, r3, r9, ip, sp}
    c76c:	andsvs	r6, r4, r4, lsr #16
    c770:	streq	pc, [r0], #-79	; 0xffffffb1
    c774:	stmdavc	fp, {r0, r3, r8, r9, ip, pc}
    c778:			; <UNDEFINED> instruction: 0xf0002b00
    c77c:	ldfmip	f0, [r1, #556]	; 0x22c
    c780:	ldrbtmi	r2, [sp], #-2048	; 0xfffff800
    c784:			; <UNDEFINED> instruction: 0xf895441d
    c788:			; <UNDEFINED> instruction: 0xf04f30fc
    c78c:	cfstr32le	mvfx0, [pc, #-0]	; c794 <pclose@plt+0xa74c>
    c790:	strmi	r4, [sl], -sp, asr #29
    c794:	ldrbtmi	r4, [lr], #-1580	; 0xfffff9d4
    c798:	ldrtmi	lr, [r3], #-4
    c79c:			; <UNDEFINED> instruction: 0xf89342a0
    c7a0:	strdle	r3, [r5], -ip
    c7a4:	ldrmi	r4, [sp], #-1050	; 0xfffffbe6
    c7a8:	ldmdavc	r3, {r0, sl, ip, sp}
    c7ac:	mvnsle	r2, r0, lsl #22
    c7b0:	movwcc	r9, #19209	; 0x4b09
    c7b4:	ldmpl	fp!, {r0, r1, r3, r8, r9, ip, pc}^
    c7b8:	blcc	5312c <pclose@plt+0x510e4>
    c7bc:	blge	51d270 <pclose@plt+0x51b228>
    c7c0:	msrhi	SP_abt, r0
    c7c4:	ldmdage	r3, {r0, r3, r5, sl, lr}
    c7c8:	andvs	pc, r0, #1325400064	; 0x4f000000
    c7cc:			; <UNDEFINED> instruction: 0xf7f5930a
    c7d0:	blmi	fefc7058 <pclose@plt+0xfefc5010>
    c7d4:	bmi	fef95fdc <pclose@plt+0xfef93f94>
    c7d8:	ldrbtmi	r4, [fp], #-1713	; 0xfffff94f
    c7dc:	tstls	r0, #3096576	; 0x2f4000
    c7e0:	cmneq	r8, #3145728	; 0x300000	; <UNPREDICTABLE>
    c7e4:	ldrbtmi	r9, [sl], #-785	; 0xfffffcef
    c7e8:			; <UNDEFINED> instruction: 0x46344bbb
    c7ec:	andls	r4, lr, #2030043136	; 0x79000000
    c7f0:	tstls	r8, fp, ror r4
    c7f4:			; <UNDEFINED> instruction: 0xf602930c
    c7f8:	strls	r0, [r6, #-900]	; 0xfffffc7c
    c7fc:	blls	231440 <pclose@plt+0x22f3f8>
    c800:	ldrdvc	pc, [r0], r3
    c804:	cfldr64le	mvdx4, [r2, #-316]	; 0xfffffec4
    c808:	stmiane	r3!, {r1, r2, r8, r9, fp, ip, pc}^
    c80c:	cdpcs	3, 0, cr9, cr0, cr7, {0}
    c810:	sbchi	pc, r7, r0
    c814:	addsmi	r9, lr, #7168	; 0x1c00
    c818:	addshi	pc, fp, r0, asr #6
    c81c:			; <UNDEFINED> instruction: 0xf1049b0a
    c820:	bls	30e82c <pclose@plt+0x30c7e4>
    c824:			; <UNDEFINED> instruction: 0xf8151f1d
    c828:	bl	b4840 <pclose@plt+0xb27f8>
    c82c:			; <UNDEFINED> instruction: 0xf893030a
    c830:			; <UNDEFINED> instruction: 0xf1bbb0fc
    c834:	ldrbmi	r0, [r8], -r1, lsl #30
    c838:	stmdals	sl, {r0, r2, r3, r8, sl, fp, ip, lr, pc}
    c83c:	ldrbmi	r1, [sl], -r9, lsr #18
    c840:			; <UNDEFINED> instruction: 0xf7f53808
    c844:	stmdals	sl, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    c848:	stceq	8, cr15, [r8], {80}	; 0x50
    c84c:	stmib	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c850:	svclt	0x00b82801
    c854:			; <UNDEFINED> instruction: 0xf10b2001
    c858:			; <UNDEFINED> instruction: 0xf1bb3bff
    c85c:	vmax.f32	d0, d0, d3
    c860:	ldm	pc, {r0, r2, r3, r4, r8, pc}^	; <UNPREDICTABLE>
    c864:	rsbpl	pc, r2, fp
    c868:	sfmne	f0, 2, [r2], #232	; 0xe8
    c86c:	strmi	r1, [r1], #2347	; 0x92b
    c870:	andne	pc, r8, r5, lsl r8	; <UNPREDICTABLE>
    c874:	strbmi	r9, [pc, #-2062]	; c06e <pclose@plt+0xa026>
    c878:			; <UNDEFINED> instruction: 0xf1045caa
    c87c:	ldmvc	fp, {r2, sl}
    c880:	stmne	r5, {r7, fp, ip, sp, lr, pc}
    c884:	stmge	r4, {r7, fp, ip, sp, lr, pc}
    c888:	stmcs	r7, {r7, fp, ip, sp, lr, pc}
    c88c:	stmcc	r6, {r7, fp, ip, sp, lr, pc}
    c890:	sbchi	pc, r3, r0, lsl #5
    c894:	stmdals	r9, {r0, r4, r7, r8, r9, fp, lr}
    c898:	bls	19da8c <pclose@plt+0x19ba44>
    c89c:	stmiane	r2!, {r0, r3, r4, r6, r8, r9, sl, fp, sp, lr}
    c8a0:	stmiapl	fp, {r0, r1, r3, r8, r9, fp, ip, pc}^
    c8a4:	bne	16e28d0 <pclose@plt+0x16e0888>
    c8a8:	addsmi	r3, sl, #1024	; 0x400
    c8ac:	stmmi	ip, {r0, r1, r2, r5, r7, r8, r9, fp, ip, lr, pc}
    c8b0:	ldmcc	r8, {r3, r4, r5, r6, sl, lr}^
    c8b4:	bl	24a890 <pclose@plt+0x248848>
    c8b8:	bmi	fe05eee8 <pclose@plt+0xfe05cea0>
    c8bc:	orrpl	pc, r2, #54525952	; 0x3400000
    c8c0:	movwcc	r4, #50297	; 0xc479
    c8c4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    c8c8:	subsmi	r6, r1, sl, lsl r8
    c8cc:	rschi	pc, r4, r0, asr #32
    c8d0:	cfstr32pl	mvfx15, [r2, #52]	; 0x34
    c8d4:	pop	{r0, r2, ip, sp, pc}
    c8d8:	stcne	15, cr8, [r3], #960	; 0x3c0
    c8dc:	stmmi	r2, {r0, r7, sl, lr}
    c8e0:			; <UNDEFINED> instruction: 0xf815454f
    c8e4:			; <UNDEFINED> instruction: 0xf1042008
    c8e8:	cfstrdpl	mvd0, [fp], #12
    c8ec:			; <UNDEFINED> instruction: 0xf8804478
    c8f0:			; <UNDEFINED> instruction: 0xf8802881
    c8f4:			; <UNDEFINED> instruction: 0xf880a880
    c8f8:	blle	ff2dab08 <pclose@plt+0xff2d8ac0>
    c8fc:	andvs	pc, r8, r0, lsl #10
    c900:	b	ff8ca8dc <pclose@plt+0xff8c8894>
    c904:	strmi	lr, [r1], #1990	; 0x7c6
    c908:			; <UNDEFINED> instruction: 0xf8154878
    c90c:	strbmi	r3, [pc, #-8]	; c90c <pclose@plt+0xa8c4>
    c910:			; <UNDEFINED> instruction: 0xf1044478
    c914:			; <UNDEFINED> instruction: 0xf8800402
    c918:			; <UNDEFINED> instruction: 0xf880387d
    c91c:	blle	fee76b14 <pclose@plt+0xfee74acc>
    c920:	rsbseq	pc, ip, r0, lsl #12
    c924:	b	ff44a900 <pclose@plt+0xff4488b8>
    c928:			; <UNDEFINED> instruction: 0xf1bae7b4
    c92c:	andle	r0, lr, sl, lsl #30
    c930:	svceq	0x001ff1ba
    c934:			; <UNDEFINED> instruction: 0xf1bad975
    c938:	strmi	r0, [r1], #3967	; 0xf7f
    c93c:	addshi	pc, fp, r0
    c940:	strbmi	r4, [pc, #-2155]	; c0dd <pclose@plt+0xa095>
    c944:			; <UNDEFINED> instruction: 0xf8804478
    c948:	vmvn.i16	q5, #8	; 0x0008
    c94c:			; <UNDEFINED> instruction: 0x4644809d
    c950:	stclmi	7, cr14, [r8, #-640]!	; 0xfffffd80
    c954:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    c958:	bl	fe9deefc <pclose@plt+0xfe9dceb4>
    c95c:	ldrbtmi	r0, [sp], #-1801	; 0xfffff8f7
    c960:	andsvc	pc, r1, #20971520	; 0x1400000
    c964:			; <UNDEFINED> instruction: 0xf8d59204
    c968:	ldrbtmi	r6, [r9], #-2124	; 0xfffff7b4
    c96c:	stmdbvs	r8, {r0, r1, r5, r6, r9, fp, lr}^
    c970:			; <UNDEFINED> instruction: 0xf60d69b1
    c974:	ldrbtmi	r0, [sl], #-1612	; 0xfffff9b4
    c978:	andsvc	pc, r3, r0, lsl #10
    c97c:	andcs	r9, r1, #0, 4
    c980:	streq	lr, [r1, -sp, asr #19]
    c984:	tstls	r3, r0, lsr r6
    c988:			; <UNDEFINED> instruction: 0xf7f54619
    c98c:	ldrtmi	lr, [r0], -r6, asr #22
    c990:	b	fe6ca96c <pclose@plt+0xfe6c8924>
    c994:	stmdacc	ip, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    c998:	ldmibvs	fp, {r9, sl, sp}^
    c99c:	ldrmi	r4, [r9], #1052	; 0x41c
    c9a0:	bls	246788 <pclose@plt+0x244740>
    c9a4:	stmdacc	ip, {r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    c9a8:			; <UNDEFINED> instruction: 0xa018f8d3
    c9ac:	mulne	r0, sl, r8
    c9b0:	svcvs	0x0053b329
    c9b4:	ldmpl	sp, {r0, r3, r9, fp, ip, pc}
    c9b8:	strtmi	r9, [r8], -fp, lsl #20
    c9bc:	blne	17a2c30 <pclose@plt+0x17a0be8>
    c9c0:	movwls	r3, #56833	; 0xde01
    c9c4:			; <UNDEFINED> instruction: 0xf7f54632
    c9c8:			; <UNDEFINED> instruction: 0xb1c0ea92
    c9cc:	addsmi	r9, lr, #7168	; 0x1c00
    c9d0:			; <UNDEFINED> instruction: 0x469bdd15
    c9d4:	andcc	pc, fp, r5, lsl r8	; <UNPREDICTABLE>
    c9d8:	stmdaeq	fp, {r0, r2, r8, r9, fp, sp, lr, pc}
    c9dc:	ldrbmi	fp, [r1], -r3, asr #2
    c9e0:			; <UNDEFINED> instruction: 0xf7f54640
    c9e4:	stmdblt	r8!, {r1, r3, r7, fp, sp, lr, pc}^
    c9e8:			; <UNDEFINED> instruction: 0xf7f54640
    c9ec:	strmi	lr, [r3], #2596	; 0xa24
    c9f0:	bleq	88e24 <pclose@plt+0x86ddc>
    c9f4:	cfstr64le	mvdx4, [sp], #376	; 0x178
    c9f8:	strmi	pc, [r0], -pc, rrx
    c9fc:			; <UNDEFINED> instruction: 0xf06fe70e
    ca00:	str	r4, [r7, -r0, lsl #12]
    ca04:	addmi	r9, r3, #13312	; 0x3400
    ca08:	blne	11c31e8 <pclose@plt+0x11c11a0>
    ca0c:	ldrmi	lr, [sl], -r2, lsl #14
    ca10:	movwcs	r9, #41738	; 0xa30a
    ca14:	stccc	8, cr15, [r4], {2}
    ca18:	stmdals	pc, {r0, r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    ca1c:	b	154a9f8 <pclose@plt+0x15489b0>
    ca20:	ldmdami	r7!, {r3, r4, r5, r8, r9, sl, sp, lr, pc}
    ca24:	cmpeq	r0, sl, lsl #2	; <UNPREDICTABLE>
    ca28:			; <UNDEFINED> instruction: 0x46444d36
    ca2c:			; <UNDEFINED> instruction: 0xf7f64478
    ca30:	ldrbtmi	pc, [sp], #-3641	; 0xfffff1c7	; <UNPREDICTABLE>
    ca34:	vst1.8	{d20-d21}, [pc :256], r4
    ca38:	ldmdbmi	r4!, {r8, r9, sp, lr}
    ca3c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    ca40:	stmdbvs	sp!, {r0, r1, ip, pc}^
    ca44:	ldrdeq	pc, [r0], r2
    ca48:	andsvc	pc, r1, #8388608	; 0x800000
    ca4c:			; <UNDEFINED> instruction: 0xf5059204
    ca50:			; <UNDEFINED> instruction: 0xf60d72e6
    ca54:	bl	fe80df8c <pclose@plt+0xfe80bf44>
    ca58:	tstls	r0, r9
    ca5c:	andls	r4, r2, r9, lsl r6
    ca60:	andls	r4, r1, #40, 12	; 0x2800000
    ca64:			; <UNDEFINED> instruction: 0xf7f52201
    ca68:			; <UNDEFINED> instruction: 0x4628ead8
    ca6c:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    ca70:	b	acaa4c <pclose@plt+0xac8a04>
    ca74:	stmdami	r6!, {r1, r2, r3, r8, r9, sl, sp, lr, pc}
    ca78:			; <UNDEFINED> instruction: 0xf04f454f
    ca7c:	ldrbtmi	r0, [r8], #-800	; 0xfffffce0
    ca80:	ldmdacc	r8!, {r7, fp, ip, sp, lr, pc}^
    ca84:	svcge	0x0063f6ff
    ca88:	rsbseq	pc, r8, r0, lsl #12
    ca8c:			; <UNDEFINED> instruction: 0xf7f54644
    ca90:	usat	lr, #31, ip, lsl #20
    ca94:	pkhbt	r4, fp, sp, lsl #12
    ca98:	stmia	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ca9c:	strmi	r9, [r1], #2576	; 0xa10
    caa0:			; <UNDEFINED> instruction: 0xf04f454f
    caa4:			; <UNDEFINED> instruction: 0xf8820320
    caa8:			; <UNDEFINED> instruction: 0xf6ff3878
    caac:	ldmdals	r1, {r4, r6, r8, r9, sl, fp, sp, pc}
    cab0:			; <UNDEFINED> instruction: 0xf7f54644
    cab4:	strbt	lr, [sp], sl, lsl #20
    cab8:	muleq	r1, lr, r4
    cabc:	andeq	r9, r1, r0, lsr r6
    cac0:	strdeq	r0, [r0], -ip
    cac4:	strdeq	r5, [r0], -sl
    cac8:	andeq	r5, r0, r6, ror #31
    cacc:	andeq	fp, r1, r2, lsl r4
    cad0:	andeq	fp, r1, r6, lsl #8
    cad4:	andeq	fp, r1, r0, lsl #8
    cad8:	andeq	r5, r0, ip, lsl #31
    cadc:	andeq	fp, r1, r4, asr r3
    cae0:	andeq	fp, r1, ip, lsr r3
    cae4:	andeq	r9, r1, ip, asr #9
    cae8:	andeq	fp, r1, r0, lsl #6
    caec:	ldrdeq	fp, [r1], -ip
    caf0:	andeq	fp, r1, r8, lsr #5
    caf4:	andeq	fp, r1, lr, lsl #5
    caf8:	andeq	sl, r1, sl, lsl #3
    cafc:	andeq	r5, r0, lr, lsr #21
    cb00:	andeq	r5, r0, r8, ror #22
    cb04:	andeq	sl, r1, r2, asr #1
    cb08:			; <UNDEFINED> instruction: 0x0001b1b0
    cb0c:	andeq	r5, r0, r6, ror #19
    cb10:	andeq	fp, r1, lr, ror #2
    cb14:	svcmi	0x00f0e92d
    cb18:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
    cb1c:			; <UNDEFINED> instruction: 0xf8df8b02
    cb20:			; <UNDEFINED> instruction: 0xf8df3870
    cb24:			; <UNDEFINED> instruction: 0xf8d04870
    cb28:	ldrbtmi	r2, [fp], #-1384	; 0xfffffa98
    cb2c:	stmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    cb30:			; <UNDEFINED> instruction: 0xf6ad447c
    cb34:	ldmdbvs	fp, {r2, r4, r6, r8, sl, fp}^
    cb38:	eorge	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    cb3c:	ldrbmi	r5, [fp, #-2080]	; 0xfffff7e0
    cb40:			; <UNDEFINED> instruction: 0xf8cd6800
    cb44:			; <UNDEFINED> instruction: 0xf04f084c
    cb48:	b	13ccb50 <pclose@plt+0x13cab08>
    cb4c:	andls	r0, sl, r1, lsl #1
    cb50:	stmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    cb54:	andls	r4, r7, r8, ror r4
    cb58:	strhi	pc, [r8, r1]!
    cb5c:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    cb60:			; <UNDEFINED> instruction: 0xf8df2100
    cb64:	ldrbtmi	r2, [fp], #-2112	; 0xfffff7c0
    cb68:	ldmibvs	fp, {r1, r3, r4, r5, r6, sl, lr}
    cb6c:	stmeq	ip, {r1, r9, sl, ip, sp, lr, pc}
    cb70:	stmne	ip, {r1, r7, fp, ip, sp, lr, pc}
    cb74:			; <UNDEFINED> instruction: 0xf8dfb173
    cb78:			; <UNDEFINED> instruction: 0xf6021830
    cb7c:	eorcs	r0, r0, #140, 16	; 0x8c0000
    cb80:	and	r4, r2, r9, ror r4
    cb84:	svccs	0x0001f811
    cb88:			; <UNDEFINED> instruction: 0x46434698
    cb8c:	blcs	8aba0 <pclose@plt+0x88b58>
    cb90:	mvnsle	r2, r0, lsl #20
    cb94:	ldrsbcs	pc, [ip, #-139]	; 0xffffff75	; <UNPREDICTABLE>
    cb98:	vldmdble	r5!, {s5-s4}
    cb9c:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    cba0:	stmdbeq	r3!, {r0, r1, r3, r8, ip, sp, lr, pc}^
    cba4:	stmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    cba8:	tstpl	pc, r8, asr #4	; <UNPREDICTABLE>
    cbac:	vmvn.i32	q10, #5963776	; 0x005b0000
    cbb0:			; <UNDEFINED> instruction: 0xf60311eb
    cbb4:	ldrbtmi	r4, [r8], #-780	; 0xfffffcf4
    cbb8:	vrhadd.s8	d25, d12, d11
    cbbc:	movwls	r1, #37241	; 0x9179
    cbc0:	smlabtvc	r3, r4, r2, pc	; <UNPREDICTABLE>
    cbc4:	msrpl	CPSR_sxc, #536870916	; 0x20000004
    cbc8:			; <UNDEFINED> instruction: 0xf6cf9008
    cbcc:	smlabbls	sp, sp, r3, r0
    cbd0:			; <UNDEFINED> instruction: 0xf819930c
    cbd4:	ldccs	15, cr4, [ip], #-4
    cbd8:	ldm	pc, {r0, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    cbdc:	beq	fe248c34 <pclose@plt+0xfe246bec>
    cbe0:	ldmdbeq	sp!, {r1, r2, r5, r6, r7, r8, fp}
    cbe4:	stcleq	8, cr0, [r9], {255}	; 0xff
    cbe8:	ldcleq	12, cr0, [ip], #-244	; 0xffffff0c
    cbec:	bleq	178f72c <pclose@plt+0x178d6e4>
    cbf0:	bleq	febcf870 <pclose@plt+0xfebcd828>
    cbf4:	teqeq	r6, #2244608	; 0x224000
    cbf8:	rsceq	r0, pc, #-805306358	; 0xd000000a
    cbfc:			; <UNDEFINED> instruction: 0x0771025e
    cc00:	eoreq	r0, r0, #10747904	; 0xa40000
    cc04:	rsceq	r0, sp, sp, ror #1
    cc08:	ldrbeq	r0, [r4], #1257	; 0x4e9
    cc0c:	strteq	r0, [lr], #1219	; 0x4c3
    cc10:	streq	r0, [r4], #1177	; 0x499
    cc14:	biceq	r0, r5, #1862270976	; 0x6f000000
    cc18:	smladeq	r9, r9, r7, r0
    cc1c:	streq	r0, [lr, #-1415]	; 0xfffffa79
    cc20:	ldreq	r0, [r6, #1555]!	; 0x613
    cc24:	cmneq	r8, #189792256	; 0xb500000
    cc28:	bleq	ffd90304 <pclose@plt+0xffd8e2bc>
    cc2c:	beq	b10088 <pclose@plt+0xb0e040>
    cc30:	bleq	3901d0 <pclose@plt+0x38e188>
    cc34:			; <UNDEFINED> instruction: 0x07b8003d
    cc38:	rsbseq	r0, r1, r1, ror r0
    cc3c:	rsbseq	r0, r1, r1, ror r0
    cc40:	rsbseq	r0, r1, r1, ror r0
    cc44:	strbeq	r0, [pc, r1, lsl #16]!
    cc48:			; <UNDEFINED> instruction: 0x07cb07dd
    cc4c:	stmdaeq	ip, {r0, r2, r3, r5, r6, r7, fp}^
    cc50:			; <UNDEFINED> instruction: 0x0050089f
    cc54:			; <UNDEFINED> instruction: 0x019a019a
    cc58:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
    cc5c:	ldrdcs	pc, [ip], #139	; 0x8b
    cc60:			; <UNDEFINED> instruction: 0xf8da447b
    cc64:	vst4.8	{d0-d3}, [r2], ip
    cc68:			; <UNDEFINED> instruction: 0xf8d33200
    cc6c:			; <UNDEFINED> instruction: 0xf7f71368
    cc70:	strmi	pc, [r6], -pc, lsl #22
    cc74:			; <UNDEFINED> instruction: 0xf0402e00
    cc78:			; <UNDEFINED> instruction: 0xf8db8089
    cc7c:	bl	fea551f4 <pclose@plt+0xfea531ac>
    cc80:	blcc	18cd8b4 <pclose@plt+0x18cb86c>
    cc84:	sfmle	f4, 4, [r4], #616	; 0x268
    cc88:	ldrdcc	pc, [ip], #139	; 0x8b
    cc8c:			; <UNDEFINED> instruction: 0xf14003da
    cc90:			; <UNDEFINED> instruction: 0xf8df8176
    cc94:	ldrbtmi	r0, [r8], #-1828	; 0xfffff8dc
    cc98:	addeq	pc, ip, r0, lsl #12
    cc9c:			; <UNDEFINED> instruction: 0x271cf8df
    cca0:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    cca4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cca8:			; <UNDEFINED> instruction: 0xf8dd681a
    ccac:	subsmi	r3, sl, ip, asr #16
    ccb0:	cmphi	r2, #66	; 0x42	; <UNPREDICTABLE>
    ccb4:	ldcleq	6, cr15, [r4, #-52]	; 0xffffffcc
    ccb8:	blhi	c7fb4 <pclose@plt+0xc5f6c>
    ccbc:	svchi	0x00f0e8bd
    ccc0:	usatcc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    ccc4:	orreq	pc, fp, r4, lsl #2
    ccc8:	usatcs	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    cccc:	ldrbtmi	r2, [fp], #-1300	; 0xfffffaec
    ccd0:	eorne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    ccd4:			; <UNDEFINED> instruction: 0xf8df447a
    ccd8:	blx	16a8a2 <pclose@plt+0x16885a>
    ccdc:	blx	fec598f4 <pclose@plt+0xfec578ac>
    cce0:			; <UNDEFINED> instruction: 0xf8d2f581
    cce4:	andcs	r2, r0, r4, ror #4
    cce8:	ldrbtmi	r0, [pc], #-2413	; ccf0 <pclose@plt+0xaca8>
    ccec:	svclt	0x00084282
    ccf0:			; <UNDEFINED> instruction: 0xf8db4605
    ccf4:			; <UNDEFINED> instruction: 0xf88720cc
    ccf8:	ldmvs	lr, {r2, r3, r9, sl, fp}^
    ccfc:	movwcc	pc, #1026	; 0x402	; <UNPREDICTABLE>
    cd00:	bllt	571940 <pclose@plt+0x56f8f8>
    cd04:			; <UNDEFINED> instruction: 0xc6c4f8df
    cd08:	smlabbls	r1, r0, r3, r2
    cd0c:	andvs	pc, ip, r7, lsl #12
    cd10:			; <UNDEFINED> instruction: 0x461944fc
    cd14:			; <UNDEFINED> instruction: 0xf8cd2201
    cd18:			; <UNDEFINED> instruction: 0xf7f5c000
    cd1c:	addmi	lr, r6, #2064384	; 0x1f8000
    cd20:			; <UNDEFINED> instruction: 0x1e73da13
    cd24:	addeq	lr, r4, #7168	; 0x1c00
    cd28:			; <UNDEFINED> instruction: 0xf04f2b7e
    cd2c:	svclt	0x0084002b
    cd30:			; <UNDEFINED> instruction: 0x267f237e
    cd34:	ldmibne	r9!, {r0, r1, r3, r4, r5, sl, lr}
    cd38:	cdpeq	8, 0, cr15, cr12, cr3, {4}
    cd3c:			; <UNDEFINED> instruction: 0xf8812301
    cd40:			; <UNDEFINED> instruction: 0xf8c25e0c
    cd44:			; <UNDEFINED> instruction: 0xf8c73f14
    cd48:	blls	39c990 <pclose@plt+0x39a948>
    cd4c:			; <UNDEFINED> instruction: 0xf0412b00
    cd50:			; <UNDEFINED> instruction: 0xf8df86d5
    cd54:	ldrbtmi	r7, [pc], #-1660	; cd5c <pclose@plt+0xad14>
    cd58:			; <UNDEFINED> instruction: 0xf8df3708
    cd5c:	vst1.16	{d16-d18}, [pc :256], r8
    cd60:			; <UNDEFINED> instruction: 0xf8df7300
    cd64:			; <UNDEFINED> instruction: 0x46192674
    cd68:			; <UNDEFINED> instruction: 0x5670f8df
    cd6c:			; <UNDEFINED> instruction: 0xf6004478
    cd70:	ldrbtmi	r4, [sl], #-172	; 0xffffff54
    cd74:	andvs	pc, ip, #2097152	; 0x200000
    cd78:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    cd7c:	strmi	r6, [r6], -r1, lsl #12
    cd80:	strcs	lr, [r3, #-2509]	; 0xfffff633
    cd84:	strls	r2, [r0, -r1, lsl #4]
    cd88:	stmdb	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd8c:	ldrbcc	pc, [ip, #-2267]	; 0xfffff725	; <UNPREDICTABLE>
    cd90:			; <UNDEFINED> instruction: 0xf0402b00
    cd94:			; <UNDEFINED> instruction: 0xf89880d4
    cd98:	tstlt	fp, r0
    cd9c:	svccc	0x0001f818
    cda0:	mvnsle	r2, r0, lsl #22
    cda4:			; <UNDEFINED> instruction: 0xf8164642
    cda8:	ldrmi	r3, [r0], r1, lsl #22
    cdac:			; <UNDEFINED> instruction: 0xf8023201
    cdb0:	blcs	1bdbc <pclose@plt+0x19d74>
    cdb4:			; <UNDEFINED> instruction: 0xe760d1f7
    cdb8:	andseq	pc, r8, sl, lsl #2
    cdbc:	stmne	r0, {r0, r1, r2, r3, fp, lr, pc}
    cdc0:	ldrdcs	pc, [ip], #139	; 0x8b
    cdc4:	tsteq	r1, r3, asr #22
    cdc8:	ldrmi	r9, [r3], -lr, lsl #4
    cdcc:	strle	r0, [fp, #-1626]	; 0xfffff9a6
    cdd0:	strcs	lr, [fp, #-2522]	; 0xfffff626
    cdd4:	ldrdcc	pc, [r8], -sl	; <UNPREDICTABLE>
    cdd8:	ldrsbtvs	pc, [r4], -sl	; <UNPREDICTABLE>
    cddc:	bl	1193350 <pclose@plt+0x1191308>
    cde0:	stmiane	r0, {r1, r9}^
    cde4:	tsteq	r1, r2, asr #22
    cde8:			; <UNDEFINED> instruction: 0xf8df1803
    cdec:			; <UNDEFINED> instruction: 0xf8df55f4
    cdf0:	bl	10565c8 <pclose@plt+0x1054580>
    cdf4:	ldmdane	fp, {r0, r9, sl}
    cdf8:	bl	105dff4 <pclose@plt+0x105bfac>
    cdfc:	ldrbtmi	r0, [sl], #-1542	; 0xfffff9fa
    ce00:	cdpeq	0, 1, cr15, cr4, cr15, {2}
    ce04:	strbgt	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    ce08:	cmpeq	sl, r7, lsl r6
    ce0c:	strpl	pc, [r4, #-2830]	; 0xfffff4f2
    ce10:	vmlsne.f32	s29, s12, s30
    ce14:	b	1393084 <pclose@plt+0x139103c>
    ce18:			; <UNDEFINED> instruction: 0x463b6ed3
    ce1c:			; <UNDEFINED> instruction: 0xf04f970f
    ce20:			; <UNDEFINED> instruction: 0xf8830700
    ce24:	blls	1e943c <pclose@plt+0x1e73f4>
    ce28:	streq	lr, [lr], -r6, asr #22
    ce2c:	bls	392e74 <pclose@plt+0x390e2c>
    ce30:	tsteq	r1, r6, asr #22
    ce34:			; <UNDEFINED> instruction: 0xf85368ef
    ce38:	vst4.8	{d3-d6}, [r2], ip
    ce3c:	strls	r3, [lr], -r0, lsl #12
    ce40:	movwcs	lr, #2515	; 0x9d3
    ce44:			; <UNDEFINED> instruction: 0xf8eaf005
    ce48:	strcs	pc, [r0, #2271]!	; 0x8df
    ce4c:			; <UNDEFINED> instruction: 0xf8d2447a
    ce50:	blx	fec157e8 <pclose@plt+0xfec137a0>
    ce54:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
    ce58:	svclt	0x00082a00
    ce5c:	blcs	15a64 <pclose@plt+0x13a1c>
    ce60:			; <UNDEFINED> instruction: 0x4601d13b
    ce64:	stmdals	fp, {r4, ip, pc}
    ce68:	cdpeq	0, 6, cr15, cr4, cr15, {2}
    ce6c:	strcs	pc, [r0, #2271]	; 0x8df
    ce70:	blx	fe833ab6 <pclose@plt+0xfe831a6e>
    ce74:			; <UNDEFINED> instruction: 0xf6485c01
    ce78:			; <UNDEFINED> instruction: 0xf6c80589
    ce7c:	ldrbtmi	r0, [sl], #-1416	; 0xfffffa78
    ce80:			; <UNDEFINED> instruction: 0xf5039200
    ce84:	strtmi	r7, [sl], -r2, asr #1
    ce88:	orrcs	r9, r0, #71303168	; 0x4400000
    ce8c:	beq	4486b4 <pclose@plt+0x44666c>
    ce90:	mrrcne	10, 4, lr, ip, cr15
    ce94:	blx	fe89e702 <pclose@plt+0xfe89c6ba>
    ce98:	bls	4226d0 <pclose@plt+0x420688>
    ce9c:	andscs	pc, ip, #14336	; 0x3800
    cea0:	strls	r0, [r1, #-2421]	; 0xfffff68b
    cea4:	ldrcs	r4, [ip, #-1582]!	; 0xfffff9d2
    cea8:	ldrgt	pc, [r6, #-2821]	; 0xfffff4fb
    ceac:	andcs	r9, r1, #805306368	; 0x30000000
    ceb0:			; <UNDEFINED> instruction: 0xf7f59502
    ceb4:	addmi	lr, r7, #11665408	; 0xb20000
    ceb8:			; <UNDEFINED> instruction: 0xf8dfda0f
    cebc:	orrcs	r0, r0, #56, 10	; 0xe000000
    cec0:	andcs	r4, r1, #26214400	; 0x1900000
    cec4:	strls	r4, [r2, #-1144]	; 0xfffffb88
    cec8:	strls	r9, [r1], -r0
    cecc:	beq	448734 <pclose@plt+0x4466ec>
    ced0:	stmia	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ced4:	vsubl.s8	q10, d18, d7
    ced8:	blls	3ad4f4 <pclose@plt+0x3ab4ac>
    cedc:			; <UNDEFINED> instruction: 0xf0012b00
    cee0:			; <UNDEFINED> instruction: 0xf8df863d
    cee4:	ldrbtmi	r6, [lr], #-1300	; 0xfffffaec
    cee8:	ldreq	pc, [r0, #-2271]	; 0xfffff721
    ceec:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    cef0:	strcs	pc, [ip, #-2271]	; 0xfffff721
    cef4:			; <UNDEFINED> instruction: 0xf8df4619
    cef8:	ldrbtmi	r5, [r8], #-1292	; 0xfffffaf4
    cefc:			; <UNDEFINED> instruction: 0xf600447a
    cf00:	ldrbtmi	r4, [sp], #-172	; 0xffffff54
    cf04:	sbcvc	pc, r2, #8388608	; 0x800000
    cf08:	strvc	lr, [r1, -sp, asr #19]
    cf0c:			; <UNDEFINED> instruction: 0xf0019600
    cf10:			; <UNDEFINED> instruction: 0xf8dbb8e6
    cf14:			; <UNDEFINED> instruction: 0xf41330cc
    cf18:			; <UNDEFINED> instruction: 0xf47f1f44
    cf1c:			; <UNDEFINED> instruction: 0xf89aaeb0
    cf20:	ldmdbcs	r2, {r2, r4, ip}^
    cf24:	mvnshi	pc, r2
    cf28:	ldrbcc	pc, [ip, #-2267]	; 0xfffff725	; <UNPREDICTABLE>
    cf2c:	svclt	0x000c2c3b
    cf30:	strtvc	pc, [r3], -fp, lsl #10
    cf34:	ldrtvc	pc, [r3], -fp, lsl #10	; <UNPREDICTABLE>
    cf38:			; <UNDEFINED> instruction: 0xf43f2b00
    cf3c:			; <UNDEFINED> instruction: 0xf8dbaf2c
    cf40:	stmdblt	r5!, {r3, r4, r6, r8, sl, ip, lr}
    cf44:	stmdavs	sp!, {r0, r1, r2, r5, r8, r9, sl, sp, lr, pc}
    cf48:			; <UNDEFINED> instruction: 0xf43f2d00
    cf4c:	stmibvs	fp!, {r2, r5, r8, r9, sl, fp, sp, pc}^
    cf50:			; <UNDEFINED> instruction: 0xd1f8429c
    cf54:	movwne	lr, #18901	; 0x49d5
    cf58:			; <UNDEFINED> instruction: 0xf0012b3c
    cf5c:	blcs	fae5a0 <pclose@plt+0xfac558>
    cf60:	ldrhi	pc, [r8, #1]
    cf64:	ldrtmi	r6, [r0], -fp, lsr #17
    cf68:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    cf6c:	strhi	pc, [ip, #1]
    cf70:	blcs	27624 <pclose@plt+0x255dc>
    cf74:			; <UNDEFINED> instruction: 0xf8dfd1e7
    cf78:	ldrbtmi	r0, [r8], #-1168	; 0xfffffb70
    cf7c:	ldrbeq	lr, [fp, #1678]	; 0x68e
    cf80:	strhi	pc, [r0, #257]!	; 0x101
    cf84:	ldrvc	pc, [r3, -fp, lsl #10]!
    cf88:	strbne	pc, [r0, #-2267]!	; 0xfffff725	; <UNPREDICTABLE>
    cf8c:	cmplt	fp, fp, lsl #16
    cf90:	ldrbtpl	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    cf94:			; <UNDEFINED> instruction: 0xf605447d
    cf98:	strtmi	r0, [r0], -ip, lsl #9
    cf9c:	stc	7, cr15, [ip, #976]!	; 0x3d0
    cfa0:	blne	1393e8 <pclose@plt+0x1373a0>
    cfa4:	rsbshi	pc, r5, r2, asr #2
    cfa8:	strbtmi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    cfac:			; <UNDEFINED> instruction: 0xf8dfae13
    cfb0:	vst3.16	{d18-d20}, [pc :128], r4
    cfb4:	ldrbtmi	r6, [ip], #-768	; 0xfffffd00
    cfb8:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    cfbc:	cmnvc	r2, r4, lsl #10	; <UNPREDICTABLE>
    cfc0:			; <UNDEFINED> instruction: 0xf6049200
    cfc4:	smlabbls	r3, ip, r2, r0
    cfc8:	andls	r4, r2, #26214400	; 0x1900000
    cfcc:	strls	r2, [r1, -r1, lsl #4]
    cfd0:	stmda	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cfd4:	ldccc	8, cr15, [r8], {84}	; 0x54
    cfd8:			; <UNDEFINED> instruction: 0xf0012b00
    cfdc:	stmdacs	r0, {r2, r4, r5, r6, r9, sl, pc}
    cfe0:			; <UNDEFINED> instruction: 0x4633bfb8
    cfe4:	vpadd.i8	d29, d0, d0
    cfe8:	addsmi	r7, r8, #-67108861	; 0xfc000003
    cfec:	ldmdane	r3!, {r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
    cff0:	adcsmi	r1, r3, #15925248	; 0xf30000
    cff4:	and	sp, r7, r2, lsl #16
    cff8:	mulle	r5, lr, r2
    cffc:			; <UNDEFINED> instruction: 0xf8134619
    d000:	bcs	81840c <pclose@plt+0x8163c4>
    d004:			; <UNDEFINED> instruction: 0x460bd0f8
    d008:	ldrtmi	r2, [r0], -r0, lsl #4
    d00c:			; <UNDEFINED> instruction: 0xf7f4701a
    d010:			; <UNDEFINED> instruction: 0xf8dfef5c
    d014:	ldrbtmi	r0, [r8], #-1028	; 0xfffffbfc
    d018:	addeq	pc, ip, r0, lsl #12
    d01c:	blmi	691c <pclose@plt+0x48d4>
    d020:	bvc	148790 <pclose@plt+0x146748>
    d024:			; <UNDEFINED> instruction: 0xf8db447b
    d028:	ldmdbvs	fp, {r2, r3, r6, r7, ip}^
    d02c:	bvc	1a08c14 <pclose@plt+0x1a06bcc>
    d030:			; <UNDEFINED> instruction: 0xf002455b
    d034:	blmi	ffead0ac <pclose@plt+0xffeab064>
    d038:	mulscs	r6, sl, r8
    d03c:	bcs	1e1e230 <pclose@plt+0x1e1c1e8>
    d040:	bvc	bc8694 <pclose@plt+0xbc664c>
    d044:	bvc	fe2089e8 <pclose@plt+0xfe2069a0>
    d048:	ldc	0, cr13, [sl, #64]	; 0x40
    d04c:	vldr	s14, [pc, #672]	; d2f4 <pclose@plt+0xb2ac>
    d050:	vcvt.f64.s32	d5, s28
    d054:	vnmul.f64	d6, d22, d7
    d058:	vmov.f64	d6, #117	; 0x3fa80000  1.3125000
    d05c:	vcmpe.f32	s10, s15
    d060:	vsqrt.f64	d21, d6
    d064:	svclt	0x00c8fa10
    d068:	blvc	ff1c8c4c <pclose@plt+0xff1c6c04>
    d06c:			; <UNDEFINED> instruction: 0xf4014bed
    d070:	bmi	ffb59478 <pclose@plt+0xffb57430>
    d074:			; <UNDEFINED> instruction: 0xf503447b
    d078:	ldrbtmi	r6, [sl], #-993	; 0xfffffc1f
    d07c:	beq	486d0 <pclose@plt+0x46688>
    d080:	ldrsbeq	pc, [r4, #-130]!	; 0xffffff7e	; <UNPREDICTABLE>
    d084:	beq	1a08b5c <pclose@plt+0x1a06b14>
    d088:	blx	448c54 <pclose@plt+0x446c0c>
    d08c:	mrc	15, 5, fp, cr0, cr8, {2}
    d090:			; <UNDEFINED> instruction: 0xf7f70a67
    d094:			; <UNDEFINED> instruction: 0x4606f99d
    d098:	bmi	ff946850 <pclose@plt+0xff944808>
    d09c:			; <UNDEFINED> instruction: 0xf8da2000
    d0a0:	blmi	ff8d1388 <pclose@plt+0xff8cf340>
    d0a4:	blx	fec5e294 <pclose@plt+0xfec5c24c>
    d0a8:	svcmi	0x00e2f581
    d0ac:			; <UNDEFINED> instruction: 0xf8d2447b
    d0b0:	stmdbeq	sp!, {r2, r5, r6, r9, sp}^
    d0b4:			; <UNDEFINED> instruction: 0xf8d3447f
    d0b8:	addmi	r6, r2, #56, 2
    d0bc:	strmi	fp, [r5], -r8, lsl #30
    d0c0:	ldrdcc	pc, [ip], #139	; 0x8b
    d0c4:	cdpeq	8, 0, cr15, cr12, cr7, {4}
    d0c8:	movwcc	pc, #1027	; 0x403	; <UNPREDICTABLE>
    d0cc:	ldmiblt	r5, {r1, r2, r3, r8, r9, ip, pc}^
    d0d0:	msrgt	SPSR_s, #14614528	; 0xdf0000
    d0d4:	smlabbls	r1, r0, r3, r2
    d0d8:	andvs	pc, ip, r7, lsl #12
    d0dc:			; <UNDEFINED> instruction: 0x461944fc
    d0e0:			; <UNDEFINED> instruction: 0xf8cd2201
    d0e4:			; <UNDEFINED> instruction: 0xf7f4c000
    d0e8:	addmi	lr, r6, #152, 30	; 0x260
    d0ec:	vaddne.f32	s27, s6, s22
    d0f0:	blcs	1f959a4 <pclose@plt+0x1f9395c>
    d0f4:	cmncs	lr, #132, 30	; 0x210
    d0f8:	ldrtmi	r2, [fp], #-1663	; 0xfffff981
    d0fc:			; <UNDEFINED> instruction: 0xf88319b9
    d100:			; <UNDEFINED> instruction: 0xf8812e0c
    d104:	blls	3a493c <pclose@plt+0x3a28f4>
    d108:			; <UNDEFINED> instruction: 0xf0412b00
    d10c:	svcmi	0x00cb84fc
    d110:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    d114:	vst2.<illegal width 64>	{d20-d21}, [pc], sl
    d118:	bmi	ff2a9d20 <pclose@plt+0xff2a7cd8>
    d11c:	stclmi	6, cr4, [sl, #100]	; 0x64
    d120:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    d124:	adcmi	pc, ip, r0, lsl #12
    d128:			; <UNDEFINED> instruction: 0xf602447d
    d12c:	stmib	sp, {r2, r3, r9, sp, lr}^
    d130:	strls	r6, [r0, -r1, lsl #12]
    d134:	svclt	0x00d3f000
    d138:	orrcs	r4, r0, #196, 26	; 0x3100
    d13c:	ldrmi	r4, [r9], -r4, asr #29
    d140:	addseq	pc, ip, #14286848	; 0xda0000
    d144:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    d148:	movwgt	pc, #35039	; 0x88df	; <UNPREDICTABLE>
    d14c:			; <UNDEFINED> instruction: 0x5110f8d5
    d150:			; <UNDEFINED> instruction: 0xf8db2201
    d154:	ldrbtmi	r7, [ip], #204	; 0xcc
    d158:			; <UNDEFINED> instruction: 0xf6069001
    d15c:			; <UNDEFINED> instruction: 0xf8cd600c
    d160:			; <UNDEFINED> instruction: 0xf04fc000
    d164:			; <UNDEFINED> instruction: 0xf8860c00
    d168:			; <UNDEFINED> instruction: 0xf407ce0c
    d16c:			; <UNDEFINED> instruction: 0xf7f43700
    d170:	addmi	lr, r5, #84, 30	; 0x150
    d174:	vmulne.f32	s27, s22, s26
    d178:	blcs	1f95a2c <pclose@plt+0x1f939e4>
    d17c:	stceq	0, cr15, [r0], {79}	; 0x4f
    d180:	cmncs	lr, #132, 30	; 0x210
    d184:	ldrtmi	r2, [r3], #-1407	; 0xfffffa81
    d188:			; <UNDEFINED> instruction: 0xf883442e
    d18c:			; <UNDEFINED> instruction: 0xf8862e0c
    d190:	svccs	0x0000ce0c
    d194:	ldrbthi	pc, [r7], #65	; 0x41	; <UNPREDICTABLE>
    d198:	ldrbtmi	r4, [pc], #-4015	; d1a0 <pclose@plt+0xb158>
    d19c:	stmiami	pc!, {r3, r8, r9, sl, ip, sp}	; <UNPREDICTABLE>
    d1a0:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    d1a4:	ldrmi	r4, [r9], -lr, lsr #29
    d1a8:	ldrbtmi	r4, [r8], #-2734	; 0xfffff552
    d1ac:			; <UNDEFINED> instruction: 0xf600447e
    d1b0:	ldrbtmi	r4, [sl], #-172	; 0xffffff54
    d1b4:	strpl	lr, [r1, #-2509]	; 0xfffff633
    d1b8:	ldmlt	fp!, {r0, ip, sp, lr, pc}
    d1bc:	ldrsbtcs	pc, [r4], sl	; <UNPREDICTABLE>
    d1c0:	submi	pc, sl, r0, asr #4
    d1c4:			; <UNDEFINED> instruction: 0xf1024ba8
    d1c8:			; <UNDEFINED> instruction: 0xf8db0663
    d1cc:	ldrbtmi	r1, [fp], #-204	; 0xffffff34
    d1d0:	vst1.32	{d4-d7}, [r1], r6
    d1d4:			; <UNDEFINED> instruction: 0xf8d33700
    d1d8:	vrhadd.s8	d21, d1, d20
    d1dc:	bmi	fe8ee69c <pclose@plt+0xfe8ec654>
    d1e0:	blmi	fe8d85ec <pclose@plt+0xfe8d65a4>
    d1e4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    d1e8:	b	13e7238 <pclose@plt+0x13e51f0>
    d1ec:			; <UNDEFINED> instruction: 0xf8a34112
    d1f0:			; <UNDEFINED> instruction: 0xf8832c0c
    d1f4:	ldcle	12, cr1, [r1], {14}
    d1f8:			; <UNDEFINED> instruction: 0x212b3d01
    d1fc:	svcvc	0x00fff5b5
    d200:	ldrbne	pc, [pc, #576]!	; d448 <pclose@plt+0xb400>	; <UNPREDICTABLE>
    d204:			; <UNDEFINED> instruction: 0xf44fbf8e
    d208:	andcs	r7, r0, #-268435441	; 0xf000000f
    d20c:	ldrmi	r2, [sl], #-1281	; 0xfffffaff
    d210:			; <UNDEFINED> instruction: 0xf882442b
    d214:	andcs	r1, r0, #12, 24	; 0xc00
    d218:	stccs	8, cr15, [ip], {131}	; 0x83
    d21c:			; <UNDEFINED> instruction: 0xf0412f00
    d220:	svcmi	0x009487c0
    d224:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    d228:	vst2.32	{d20-d21}, [pc :64], r3
    d22c:	bmi	fe4e9e34 <pclose@plt+0xfe4e7dec>
    d230:	mrcmi	6, 4, r4, cr3, cr9, {0}
    d234:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    d238:	adcmi	pc, ip, r0, lsl #12
    d23c:			; <UNDEFINED> instruction: 0xf602447e
    d240:	stmib	sp, {r2, r3, r9, lr}^
    d244:	strls	r5, [r0, -r1, lsl #10]
    d248:	sfmmi	f6, 1, [lr, #288]	; 0x120
    d24c:	cdpmi	3, 8, cr2, cr14, cr0, {4}
    d250:			; <UNDEFINED> instruction: 0xf8da4619
    d254:	ldrbtmi	r0, [sp], #-716	; 0xfffffd34
    d258:			; <UNDEFINED> instruction: 0xf8df447e
    d25c:			; <UNDEFINED> instruction: 0xf8d5c230
    d260:	andcs	r5, r1, #252	; 0xfc
    d264:	ldrdvc	pc, [ip], #139	; 0x8b
    d268:	strdls	r4, [r1], -ip
    d26c:	andvs	pc, ip, r6, lsl #12
    d270:	andgt	pc, r0, sp, asr #17
    d274:	stceq	0, cr15, [r0], {79}	; 0x4f
    d278:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    d27c:	strcc	pc, [r0, -r7, lsl #8]
    d280:	mcr	7, 6, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    d284:	ble	35dca0 <pclose@plt+0x35bc58>
    d288:	eorcs	r1, fp, #1712	; 0x6b0
    d28c:			; <UNDEFINED> instruction: 0xf04f2b7e
    d290:	svclt	0x00840c00
    d294:	ldrbcs	r2, [pc, #-894]!	; cf1e <pclose@plt+0xaed6>
    d298:	strtmi	r4, [lr], #-1075	; 0xfffffbcd
    d29c:	cdpcs	8, 0, cr15, cr12, cr3, {4}
    d2a0:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    d2a4:			; <UNDEFINED> instruction: 0xf0412f00
    d2a8:	svcmi	0x00798442
    d2ac:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    d2b0:	vst2.16	{d20-d21}, [pc :256], r8
    d2b4:	cdpmi	3, 7, cr7, cr8, cr0, {0}
    d2b8:	bmi	1e1eb24 <pclose@plt+0x1e1cadc>
    d2bc:	ldrbtmi	r4, [lr], #-1144	; 0xfffffb88
    d2c0:	adcmi	pc, ip, r0, lsl #12
    d2c4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    d2c8:			; <UNDEFINED> instruction: 0xf0015501
    d2cc:			; <UNDEFINED> instruction: 0xf8dbb832
    d2d0:			; <UNDEFINED> instruction: 0xf8db6174
    d2d4:			; <UNDEFINED> instruction: 0xf8da20cc
    d2d8:	vst4.16	{d3,d5,d7,d9}, [r2], r0
    d2dc:			; <UNDEFINED> instruction: 0xf8db2280
    d2e0:	andls	r5, lr, #120, 2
    d2e4:			; <UNDEFINED> instruction: 0xf0012e00
    d2e8:	ldrmi	r8, [r8], -pc, lsl #11
    d2ec:			; <UNDEFINED> instruction: 0xf7f4930f
    d2f0:	addmi	lr, r6, #10368	; 0x2880
    d2f4:	strbhi	pc, [r6, -r1, lsl #5]	; <UNPREDICTABLE>
    d2f8:	ldrtmi	r9, [r3], #-2831	; 0xfffff4f1
    d2fc:			; <UNDEFINED> instruction: 0xf44f4f68
    d300:	bmi	1a29708 <pclose@plt+0x1a276c0>
    d304:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    d308:	andmi	pc, ip, r7, lsl #12
    d30c:	ldc	7, cr15, [r0, #976]!	; 0x3d0
    d310:	lfmle	f4, 4, [r1, #-672]	; 0xfffffd60
    d314:	vceq.f32	<illegal reg q8.5>, q0, <illegal reg q13.5>
    d318:			; <UNDEFINED> instruction: 0xf5b312ff
    d31c:			; <UNDEFINED> instruction: 0xf04f7fff
    d320:	svclt	0x0084012b
    d324:	vst1.8	{d20-d22}, [pc :64], r5
    d328:	ldrtmi	r7, [fp], #-1023	; 0xfffffc01
    d32c:	andcs	r4, r0, #788529152	; 0x2f000000
    d330:	stcne	8, cr15, [ip], {131}	; 0x83
    d334:	stccs	8, cr15, [ip], {135}	; 0x87
    d338:	blcs	33f78 <pclose@plt+0x31f30>
    d33c:	strhi	pc, [r6, -r1, asr #32]!
    d340:	ldrbtmi	r4, [pc], #-3929	; d348 <pclose@plt+0xb300>
    d344:	ldmdami	r9, {r3, r8, r9, sl, ip, sp}^
    d348:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    d34c:			; <UNDEFINED> instruction: 0x46194a58
    d350:	ldrbtmi	r4, [r8], #-3672	; 0xfffff1a8
    d354:			; <UNDEFINED> instruction: 0xf600447a
    d358:	ldrbtmi	r4, [lr], #-172	; 0xffffff54
    d35c:	andmi	pc, ip, #2097152	; 0x200000
    d360:	strpl	lr, [r1, #-2509]	; 0xfffff633
    d364:			; <UNDEFINED> instruction: 0xe1b99700
    d368:			; <UNDEFINED> instruction: 0xf8db4b53
    d36c:	ldrbtmi	r2, [fp], #-204	; 0xffffff34
    d370:	ldrdeq	pc, [r4, -sl]!
    d374:	andcc	pc, r0, #33554432	; 0x2000000
    d378:	eorsne	pc, ip, #13828096	; 0xd30000
    d37c:			; <UNDEFINED> instruction: 0xff88f7f6
    d380:	ldrbt	r4, [r7], #-1542	; 0xfffff9fa
    d384:	andhi	pc, r0, pc, lsr #7
    d388:	andeq	r0, r0, r0
    d38c:	subsmi	r0, r9, r0
    d390:	andeq	r9, r1, sl, asr #31
    d394:	andeq	r9, r1, ip, asr r2
    d398:	strdeq	r0, [r0], -ip
    d39c:	andeq	r9, r1, r8, lsr r2
    d3a0:	muleq	r1, lr, r4
    d3a4:	andeq	fp, r1, r4, lsl #1
    d3a8:	andeq	r5, r0, r0, asr #19
    d3ac:	andeq	fp, r1, r0, asr #32
    d3b0:	andeq	r9, r1, lr, ror #13
    d3b4:	andeq	r9, r1, r4, asr #12
    d3b8:	andeq	sl, r1, r6, asr pc
    d3bc:	andeq	r9, r1, r8, ror #1
    d3c0:	ldrdeq	r9, [r1], -r6
    d3c4:	andeq	r9, r1, r0, lsr r3
    d3c8:	andeq	sl, r1, r2, lsl #30
    d3cc:			; <UNDEFINED> instruction: 0x000058b4
    d3d0:	andeq	r9, r1, lr, lsr #5
    d3d4:	andeq	r9, r1, r8, lsl #27
    d3d8:	andeq	sl, r1, sl, ror lr
    d3dc:	andeq	r5, r0, r8, asr #15
    d3e0:	andeq	r9, r1, ip, lsr #9
    d3e4:	andeq	fp, r1, r6, ror #29
    d3e8:	andeq	r0, r0, r8, ror #4
    d3ec:			; <UNDEFINED> instruction: 0x000191b8
    d3f0:	andeq	r5, r0, lr, asr r7
    d3f4:	andeq	r5, r0, r8, lsr #14
    d3f8:	andeq	r9, r1, lr, lsl r1
    d3fc:	strdeq	r9, [r1], -sl
    d400:	andeq	fp, r1, r8, ror #27
    d404:	andeq	r5, r0, lr, lsr r6
    d408:	andeq	r8, r0, r2, lsl #19
    d40c:	andeq	sl, r1, r8, asr ip
    d410:	andeq	sl, r1, r6, lsr ip
    d414:	andeq	r5, r0, r2, ror #12
    d418:	ldrdeq	sl, [r1], -r6
    d41c:	ldrdeq	r9, [r1], -r0
    d420:			; <UNDEFINED> instruction: 0x0001abb0
    d424:	andeq	sl, r1, r8, ror fp
    d428:	andeq	r9, r1, sl, lsr #4
    d42c:	andeq	r8, r1, r0, ror #30
    d430:	strdeq	r9, [r1], -r8
    d434:	andeq	sl, r1, r8, lsr fp
    d438:	andeq	r5, r0, r8, ror #9
    d43c:	strdeq	r8, [r1], -r4
    d440:	ldrdeq	r9, [r1], -r4
    d444:	andeq	sl, r1, sl, asr #21
    d448:	andeq	r5, r0, r8, lsl r4
    d44c:	andeq	r9, r1, r0, ror #2
    d450:	andeq	sl, r1, r6, lsr #21
    d454:	andeq	r5, r0, lr, ror #8
    d458:	andeq	r8, r1, sl, ror #28
    d45c:	andeq	r9, r1, sl, asr #18
    d460:	muleq	r0, r4, r3
    d464:	andeq	sl, r1, sl, lsr sl
    d468:	ldrdeq	r9, [r1], -r6
    d46c:	strdeq	r5, [r0], -r4
    d470:	andeq	sl, r1, r6, lsl #20
    d474:	andeq	r8, r1, r0, ror #27
    d478:	andeq	r9, r1, r0, asr #17
    d47c:			; <UNDEFINED> instruction: 0x0001a9b6
    d480:	andeq	r5, r0, r4, lsl #6
    d484:	andeq	r9, r1, lr, asr #32
    d488:	muleq	r1, r4, r9
    d48c:	andeq	r5, r0, ip, asr r3
    d490:	andeq	r8, r1, r8, asr sp
    d494:	andeq	r9, r1, r8, lsr r8
    d498:	andeq	r5, r0, r2, lsl #5
    d49c:	andeq	sl, r1, r8, lsr #18
    d4a0:	andeq	sl, r1, r8, ror #17
    d4a4:	andeq	r5, r0, r2, ror #27
    d4a8:	andeq	r8, r1, r2, asr #25
    d4ac:	andeq	r9, r1, r2, lsr #15
    d4b0:	muleq	r1, r8, r8
    d4b4:	andeq	r5, r0, r6, ror #3
    d4b8:	andeq	r8, r1, r6, lsr pc
    d4bc:	ldmmi	r5!, {r2, r4, r5, r6, r7, r8, r9, fp, lr}^
    d4c0:			; <UNDEFINED> instruction: 0xf8da447b
    d4c4:	ldrbtmi	r2, [r8], #-204	; 0xffffff34
    d4c8:	svcne	0x00b4f8d3
    d4cc:	ldrdcc	pc, [ip], #139	; 0x8b
    d4d0:			; <UNDEFINED> instruction: 0xf101fa02
    d4d4:	ldrdcs	lr, [sl], r0
    d4d8:	movwcc	pc, #1027	; 0x403	; <UNPREDICTABLE>
    d4dc:	mrc2	7, 2, pc, cr0, cr6, {7}
    d4e0:			; <UNDEFINED> instruction: 0xf7ff4606
    d4e4:	blmi	ffb3c408 <pclose@plt+0xffb3a3c0>
    d4e8:	ldrbtmi	r4, [fp], #-2284	; 0xfffff714
    d4ec:	ldrsbcs	pc, [r8], #138	; 0x8a	; <UNPREDICTABLE>
    d4f0:			; <UNDEFINED> instruction: 0xf8d34478
    d4f4:			; <UNDEFINED> instruction: 0xf8db1fb4
    d4f8:	blx	99830 <pclose@plt+0x977e8>
    d4fc:	ldmib	r0, {r0, r8, ip, sp, lr, pc}^
    d500:	vst4.32	{d2-d5}, [r3], r5
    d504:			; <UNDEFINED> instruction: 0xf7f63300
    d508:			; <UNDEFINED> instruction: 0x4606fe3b
    d50c:	bllt	feccb510 <pclose@plt+0xfecc94c8>
    d510:	stmiami	r4!, {r0, r1, r5, r6, r7, r8, r9, fp, lr}^
    d514:			; <UNDEFINED> instruction: 0xf8da447b
    d518:	ldrbtmi	r2, [r8], #-208	; 0xffffff30
    d51c:	svcne	0x00b4f8d3
    d520:	ldrdcc	pc, [ip], #139	; 0x8b
    d524:			; <UNDEFINED> instruction: 0xf101fa02
    d528:	ldrdcs	lr, [r0], r0
    d52c:	movwcc	pc, #1027	; 0x403	; <UNPREDICTABLE>
    d530:	mcr2	7, 1, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    d534:			; <UNDEFINED> instruction: 0xf7ff4606
    d538:	blmi	ff6fc3b4 <pclose@plt+0xff6fa36c>
    d53c:	ldrbtmi	r4, [fp], #-2267	; 0xfffff725
    d540:	ldrdcs	pc, [r8], #138	; 0x8a
    d544:			; <UNDEFINED> instruction: 0xf8d34478
    d548:			; <UNDEFINED> instruction: 0xf8db1fb4
    d54c:	blx	99884 <pclose@plt+0x9783c>
    d550:	ldmib	r0, {r0, r8, ip, sp, lr, pc}^
    d554:	vst4.16	{d2-d5}, [r3 :256], fp
    d558:			; <UNDEFINED> instruction: 0xf7f63300
    d55c:			; <UNDEFINED> instruction: 0x4606fe11
    d560:	bllt	fe24b564 <pclose@plt+0xfe24951c>
    d564:			; <UNDEFINED> instruction: 0xf8db48d2
    d568:	ldrbtmi	r3, [r8], #-204	; 0xffffff34
    d56c:	ldrdne	pc, [r0, -sl]
    d570:	movwcc	pc, #1027	; 0x403	; <UNPREDICTABLE>
    d574:	ldrsbcs	pc, [r8, #128]	; 0x80	; <UNPREDICTABLE>
    d578:	ldrsbeq	pc, [ip, #128]	; 0x80	; <UNPREDICTABLE>
    d57c:	mcr2	7, 0, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
    d580:			; <UNDEFINED> instruction: 0xf7ff4606
    d584:	blmi	ff2fc368 <pclose@plt+0xff2fa320>
    d588:	ldrbtmi	r4, [fp], #-2251	; 0xfffff735
    d58c:	ldrdcs	pc, [r4], #138	; 0x8a
    d590:			; <UNDEFINED> instruction: 0xf8d34478
    d594:			; <UNDEFINED> instruction: 0xf8db1fb4
    d598:	blx	998d0 <pclose@plt+0x97888>
    d59c:	ldmib	r0, {r0, r8, ip, sp, lr, pc}^
    d5a0:	vst4.16	{d2-d5}, [r3 :256], r1
    d5a4:			; <UNDEFINED> instruction: 0xf7f63300
    d5a8:	strmi	pc, [r6], -fp, ror #27
    d5ac:	bllt	18cb5b0 <pclose@plt+0x18c9568>
    d5b0:			; <UNDEFINED> instruction: 0xf8da4ac2
    d5b4:	ldrbtmi	r3, [sl], #-200	; 0xffffff38
    d5b8:	bvc	fed48c3c <pclose@plt+0xfed46bf4>
    d5bc:	svcne	0x00b4f8d2
    d5c0:			; <UNDEFINED> instruction: 0x408b4abf
    d5c4:	vmla.f16	s18, s14, s14
    d5c8:	blmi	fef9c010 <pclose@plt+0xfef99fc8>
    d5cc:	cdp	8, 15, cr5, cr8, cr10, {4}
    d5d0:			; <UNDEFINED> instruction: 0xf8db7a67
    d5d4:	ldrbtmi	r1, [fp], #-204	; 0xffffff34
    d5d8:	beq	48c28 <pclose@plt+0x46be0>
    d5dc:	tstcc	r0, r1, lsl #8	; <UNPREDICTABLE>
    d5e0:	asrseq	pc, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    d5e4:	bvc	fe208f88 <pclose@plt+0xfe206f40>
    d5e8:	beq	10490d0 <pclose@plt+0x1047088>
    d5ec:	beq	fe049010 <pclose@plt+0xfe046fc8>
    d5f0:	mcr2	7, 7, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    d5f4:			; <UNDEFINED> instruction: 0xf7ff4606
    d5f8:			; <UNDEFINED> instruction: 0xf8dbbb3d
    d5fc:	ldreq	r3, [lr], -ip, asr #1
    d600:			; <UNDEFINED> instruction: 0xf50abf52
    d604:			; <UNDEFINED> instruction: 0xf8da7614
    d608:	ldmdavs	r6, {r2, r4, r5, r8, sp}
    d60c:	ldrle	r0, [sp, #-1949]	; 0xfffff863
    d610:	mulscs	r7, sl, r8
    d614:	blmi	feb39d64 <pclose@plt+0xfeb37d1c>
    d618:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d61c:			; <UNDEFINED> instruction: 0xf001459b
    d620:	bcs	192f020 <pclose@plt+0x192cfd8>
    d624:	strbhi	pc, [r8, #577]	; 0x241	; <UNPREDICTABLE>
    d628:	vst2.32	{d20-d21}, [pc :128], r8
    d62c:	bmi	fea1a234 <pclose@plt+0xfea181ec>
    d630:	stcmi	6, cr4, [r8, #100]!	; 0x64
    d634:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    d638:	strcs	lr, [r1], -sp, asr #19
    d63c:	andcs	r4, r1, #2097152000	; 0x7d000000
    d640:	strmi	r9, [r6], -r0, lsl #10
    d644:	stcl	7, cr15, [r8], #976	; 0x3d0
    d648:	ldrdcc	pc, [ip], #139	; 0x8b
    d64c:	ldrsbvc	pc, [r4, #-139]!	; 0xffffff75	; <UNPREDICTABLE>
    d650:	orrcs	pc, r0, #50331648	; 0x3000000
    d654:	ldrsbpl	pc, [r8, #-139]!	; 0xffffff75	; <UNPREDICTABLE>
    d658:	svccs	0x0000930e
    d65c:	strbhi	pc, [r8], #1	; <UNPREDICTABLE>
    d660:			; <UNDEFINED> instruction: 0xf7f44630
    d664:	addmi	lr, r7, #232, 22	; 0x3a000
    d668:	ldmibne	r3!, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    d66c:	blmi	fe6c4278 <pclose@plt+0xfe6c2230>
    d670:	mrcmi	4, 4, r4, cr10, cr11, {3}
    d674:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    d678:	ldrbtmi	r4, [lr], #-2713	; 0xfffff567
    d67c:			; <UNDEFINED> instruction: 0xf606447a
    d680:			; <UNDEFINED> instruction: 0xf7f4400c
    d684:	adcmi	lr, r8, #251904	; 0x3d800
    d688:	mcrne	13, 3, sp, cr11, cr1, {0}
    d68c:	rscsne	pc, pc, #64, 4
    d690:	svcvc	0x00fff5b3
    d694:	msreq	CPSR_fxc, pc, asr #32
    d698:	ldrmi	fp, [r5], -r4, lsl #31
    d69c:	mvnsvc	pc, #1325400064	; 0x4f000000
    d6a0:	ldrtmi	r1, [r3], #-2416	; 0xfffff690
    d6a4:			; <UNDEFINED> instruction: 0xf8832200
    d6a8:			; <UNDEFINED> instruction: 0xf8801c0c
    d6ac:	blls	3986e4 <pclose@plt+0x39669c>
    d6b0:			; <UNDEFINED> instruction: 0xf0412b00
    d6b4:	svcmi	0x008b854f
    d6b8:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    d6bc:	vst2.32	{d20-d21}, [pc], sl
    d6c0:	bmi	fe2aa2c8 <pclose@plt+0xfe2a8280>
    d6c4:	mcrmi	6, 4, r4, cr10, cr9, {0}
    d6c8:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    d6cc:	adcmi	pc, ip, r0, lsl #12
    d6d0:			; <UNDEFINED> instruction: 0xf602447e
    d6d4:	stmib	sp, {r2, r3, r9, lr}^
    d6d8:	strls	r5, [r0, -r1, lsl #10]
    d6dc:	strcs	lr, [r3], -sp, asr #19
    d6e0:	strmi	r2, [r6], -r1, lsl #4
    d6e4:	ldc	7, cr15, [r8], {244}	; 0xf4
    d6e8:	bllt	144b6ec <pclose@plt+0x14496a4>
    d6ec:	mulseq	r4, sl, r8
    d6f0:			; <UNDEFINED> instruction: 0xf8db2380
    d6f4:	ldrmi	r5, [r9], -ip, asr #1
    d6f8:	andcs	r4, r1, #2016	; 0x7e0
    d6fc:	vst4.8	{d9-d12}, [r5], r1
    d700:	ldmdami	sp!, {r7, r8, sl, sp}^
    d704:	svcmi	0x007d447e
    d708:	ldrbtmi	r4, [pc], #-1144	; d710 <pclose@plt+0xb6c8>
    d70c:	addvc	pc, r2, r0, lsl #10
    d710:			; <UNDEFINED> instruction: 0xf8d69700
    d714:			; <UNDEFINED> instruction: 0xf7f46278
    d718:	stccs	12, cr14, [r0, #-512]	; 0xfffffe00
    d71c:	sbchi	pc, r9, #65	; 0x41
    d720:	ldrbtmi	r4, [pc], #-3959	; d728 <pclose@plt+0xb6e0>
    d724:	ldmdami	r7!, {r3, r8, r9, sl, ip, sp}^
    d728:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    d72c:			; <UNDEFINED> instruction: 0x46194a76
    d730:	ldrbtmi	r4, [r8], #-3446	; 0xfffff28a
    d734:			; <UNDEFINED> instruction: 0xf600447a
    d738:	ldrbtmi	r4, [sp], #-172	; 0xffffff54
    d73c:	addvc	pc, r2, #8388608	; 0x800000
    d740:	strvs	lr, [r1], -sp, asr #19
    d744:			; <UNDEFINED> instruction: 0xf0009700
    d748:			; <UNDEFINED> instruction: 0xf8dabcca
    d74c:	orrcs	r6, r0, #28, 2
    d750:	ldrmi	r4, [r9], -pc, ror #26
    d754:	andcs	r4, r1, #7274496	; 0x6f0000
    d758:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    d75c:	streq	lr, [r0], -sp, asr #19
    d760:	rsbvs	pc, r9, r5, lsl #10
    d764:	mrrc	7, 15, pc, r8, cr4	; <UNPREDICTABLE>
    d768:	mrccc	8, 4, APSR_nzcv, cr0, cr5, {4}
    d76c:	addsvs	pc, r1, #5242880	; 0x500000
    d770:	teqlt	fp, lr, lsr #2
    d774:	svclt	0x00082b30
    d778:	stcne	8, cr15, [r1], {2}
    d77c:	blcc	8b7cc <pclose@plt+0x89784>
    d780:	mvnsle	r2, r0, lsl #22
    d784:			; <UNDEFINED> instruction: 0xf44f4b64
    d788:	svcmi	0x00647100
    d78c:	bmi	191e980 <pclose@plt+0x191c938>
    d790:			; <UNDEFINED> instruction: 0xf8db447f
    d794:			; <UNDEFINED> instruction: 0xf8d350cc
    d798:			; <UNDEFINED> instruction: 0xf60762b4
    d79c:			; <UNDEFINED> instruction: 0xf507400c
    d7a0:	ldrbtmi	r6, [sl], #-873	; 0xfffffc97
    d7a4:	bl	194b77c <pclose@plt+0x1949734>
    d7a8:	strcs	pc, [r0, #1029]	; 0x405
    d7ac:	ble	45e1cc <pclose@plt+0x45c184>
    d7b0:			; <UNDEFINED> instruction: 0xf2401e73
    d7b4:			; <UNDEFINED> instruction: 0xf5b312ff
    d7b8:			; <UNDEFINED> instruction: 0xf04f7fff
    d7bc:	svclt	0x0084012b
    d7c0:	vst1.8	{d20-d22}, [pc :64], r6
    d7c4:	ldrtmi	r7, [fp], #-1023	; 0xfffffc01
    d7c8:	andcs	r4, r0, #922746880	; 0x37000000
    d7cc:	stcne	8, cr15, [ip], {131}	; 0x83
    d7d0:	stccs	8, cr15, [ip], {135}	; 0x87
    d7d4:			; <UNDEFINED> instruction: 0xf0412d00
    d7d8:	svcmi	0x005281a0
    d7dc:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    d7e0:	vst2.16	{d20-d21}, [pc :64], r1
    d7e4:	ldclmi	3, cr7, [r1, #-0]
    d7e8:	bmi	145f054 <pclose@plt+0x145d00c>
    d7ec:	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
    d7f0:	adcmi	pc, ip, r0, lsl #12
    d7f4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    d7f8:			; <UNDEFINED> instruction: 0xf6026601
    d7fc:	strls	r4, [r0, -ip, lsl #4]
    d800:	stcllt	0, cr15, [sp], #-0
    d804:	ldrdeq	pc, [r0], -sl
    d808:	b	54b7e0 <pclose@plt+0x549798>
    d80c:	svcls	0x00099a08
    d810:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    d814:	ldrdpl	pc, [ip], #139	; 0x8b
    d818:	adcvs	pc, r0, #13762560	; 0xd20000
    d81c:	vst1.16	{d4-d5}, [r5], r5
    d820:	ldrbtmi	r2, [sl], #-1408	; 0xfffffa80
    d824:	ldrtmi	r4, [r8], -r3, lsl #12
    d828:	bl	8cb800 <pclose@plt+0x8c97b8>
    d82c:	ble	61e24c <pclose@plt+0x61c204>
    d830:			; <UNDEFINED> instruction: 0xf6a71e72
    d834:			; <UNDEFINED> instruction: 0xf5b2430c
    d838:	vrecps.f32	<illegal reg q11.5>, q8, <illegal reg q15.5>
    d83c:			; <UNDEFINED> instruction: 0xf04f11ff
    d840:	svclt	0x0088002b
    d844:	bl	df084 <pclose@plt+0xdd03c>
    d848:	svclt	0x00880106
    d84c:	rscsvc	pc, pc, #1325400064	; 0x4f000000
    d850:	andcs	r5, r0, #184, 8	; 0xb8000000
    d854:	stccs	8, cr15, [ip], {129}	; 0x81
    d858:			; <UNDEFINED> instruction: 0xf8c32201
    d85c:			; <UNDEFINED> instruction: 0xf8c32f10
    d860:	stccs	15, cr2, [r0, #-608]	; 0xfffffda0
    d864:	cmphi	lr, r1, asr #32	; <UNPREDICTABLE>
    d868:	ldrbtmi	r4, [pc], #-3891	; d870 <pclose@plt+0xb828>
    d86c:	ldmdami	r3!, {r3, r8, r9, sl, ip, sp}
    d870:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    d874:			; <UNDEFINED> instruction: 0x46194d32
    d878:	ldrbtmi	r4, [r8], #-2610	; 0xfffff5ce
    d87c:			; <UNDEFINED> instruction: 0xf600447d
    d880:	ldrbtmi	r4, [sl], #-172	; 0xffffff54
    d884:	strvs	lr, [r1], -sp, asr #19
    d888:	svclt	0x0000e7b7
    d88c:	sbcmi	r0, r8, #0
    d890:	andeq	r9, r1, r4, lsr r6
    d894:	ldrdeq	r8, [r1], -lr
    d898:	andeq	r9, r1, sl, lsl #12
    d89c:			; <UNDEFINED> instruction: 0x00018db4
    d8a0:	andeq	r9, r1, r0, ror #11
    d8a4:	andeq	r8, r1, sl, lsl #27
    d8a8:			; <UNDEFINED> instruction: 0x000195b6
    d8ac:	andeq	r8, r1, r0, ror #26
    d8b0:	andeq	r8, r1, sl, lsr sp
    d8b4:	andeq	r9, r1, sl, ror #10
    d8b8:	andeq	r8, r1, r4, lsl sp
    d8bc:	andeq	r9, r1, lr, lsr r5
    d8c0:	andeq	r0, r0, ip, ror #4
    d8c4:	andeq	r8, r1, lr, asr #25
    d8c8:	ldrdeq	r9, [r1], -ip
    d8cc:	andeq	ip, r1, r0, asr #1
    d8d0:	andeq	r4, r0, lr, ror #30
    d8d4:	andeq	r4, r0, r0, ror pc
    d8d8:	andeq	r8, r0, ip, lsl #5
    d8dc:	andeq	sl, r1, r2, ror r5
    d8e0:	andeq	r5, r0, ip, ror #20
    d8e4:	andeq	r8, r1, ip, asr #18
    d8e8:	andeq	r9, r1, ip, lsr #8
    d8ec:	andeq	sl, r1, r2, lsr #10
    d8f0:	andeq	r4, r0, r0, ror lr
    d8f4:	andeq	r8, r1, r0, lsr #23
    d8f8:	ldrdeq	fp, [r1], -ip
    d8fc:	ldrdeq	r4, [r0], -lr
    d900:	andeq	r8, r1, r2, ror #17
    d904:	andeq	r9, r1, r2, asr #7
    d908:			; <UNDEFINED> instruction: 0x0001b5b0
    d90c:	andeq	r4, r0, r6, lsl #28
    d910:	muleq	r1, r4, r4
    d914:	andeq	r4, r0, lr, ror #28
    d918:	andeq	r8, r1, r8, lsl fp
    d91c:	andeq	sl, r1, ip, asr r4
    d920:	andeq	r5, r0, r6, asr #18
    d924:	andeq	r8, r1, r8, lsr #16
    d928:	andeq	r9, r1, r8, lsl #6
    d92c:	andeq	r4, r0, r2, asr sp
    d930:	strdeq	sl, [r1], -r8
    d934:	andeq	r5, r0, r6, asr #17
    d938:	muleq	r1, sl, r7
    d93c:	andeq	r9, r1, sl, ror r2
    d940:	andeq	r4, r0, r4, asr #25
    d944:	andeq	sl, r1, sl, ror #6
    d948:	teqcc	r8, sl	; <illegal shifter operand>	; <UNPREDICTABLE>
    d94c:	ldrsbvs	pc, [r4, #-139]!	; 0xffffff75	; <UNPREDICTABLE>
    d950:	ldrdcs	pc, [ip], #139	; 0x8b
    d954:	vst2.8	{d6-d7}, [r2 :64], fp
    d958:			; <UNDEFINED> instruction: 0xf8db2280
    d95c:	andls	r5, lr, #120, 2
    d960:			; <UNDEFINED> instruction: 0xf0012e00
    d964:			; <UNDEFINED> instruction: 0x461881f5
    d968:			; <UNDEFINED> instruction: 0xf7f4930f
    d96c:	addmi	lr, r6, #100, 20	; 0x64000
    d970:	strhi	pc, [r4], #-641	; 0xfffffd7f
    d974:	ldrtmi	r9, [r3], #-2831	; 0xfffff4f1
    d978:	mrcvc	8, 2, APSR_nzcv, cr12, cr15, {6}
    d97c:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    d980:	mrccs	8, 2, APSR_nzcv, cr8, cr15, {6}
    d984:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    d988:	andmi	pc, ip, r7, lsl #12
    d98c:	b	1c4b964 <pclose@plt+0x1c4991c>
    d990:	lfmle	f4, 4, [r1, #-672]	; 0xfffffd60
    d994:	vceq.f32	<illegal reg q8.5>, q0, <illegal reg q13.5>
    d998:			; <UNDEFINED> instruction: 0xf5b312ff
    d99c:			; <UNDEFINED> instruction: 0xf04f7fff
    d9a0:	svclt	0x0084012b
    d9a4:	vst1.8	{d20-d22}, [pc :64], r5
    d9a8:	ldrtmi	r7, [fp], #-1023	; 0xfffffc01
    d9ac:	andcs	r4, r0, #788529152	; 0x2f000000
    d9b0:	stcne	8, cr15, [ip], {131}	; 0x83
    d9b4:	stccs	8, cr15, [ip], {135}	; 0x87
    d9b8:	blcs	345f8 <pclose@plt+0x325b0>
    d9bc:	bicshi	pc, r2, #65	; 0x41
    d9c0:	mrcvc	8, 0, APSR_nzcv, cr12, cr15, {6}
    d9c4:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    d9c8:	mrceq	8, 0, APSR_nzcv, cr8, cr15, {6}
    d9cc:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    d9d0:	mrccs	8, 0, APSR_nzcv, cr4, cr15, {6}
    d9d4:			; <UNDEFINED> instruction: 0xf8df4619
    d9d8:	ldrbtmi	r6, [r8], #-3604	; 0xfffff1ec
    d9dc:			; <UNDEFINED> instruction: 0xf600447a
    d9e0:	ldrbtmi	r4, [lr], #-172	; 0xffffff54
    d9e4:	andmi	pc, ip, #2097152	; 0x200000
    d9e8:	strpl	lr, [r1, #-2509]	; 0xfffff633
    d9ec:	ldrbt	r9, [r5], -r0, lsl #14
    d9f0:	ldclcc	8, cr15, [ip, #892]!	; 0x37c
    d9f4:	ldrdcs	pc, [ip], #139	; 0x8b
    d9f8:			; <UNDEFINED> instruction: 0xf8da447b
    d9fc:	vst4.<illegal width 64>	{d0-d3}, [r2 :64], ip
    da00:			; <UNDEFINED> instruction: 0xf8d33200
    da04:			; <UNDEFINED> instruction: 0xf7f61264
    da08:	strmi	pc, [r6], -r3, asr #24
    da0c:	ldmdblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    da10:	stclcc	8, cr15, [r0, #892]!	; 0x37c
    da14:	ldrdcs	pc, [ip], #139	; 0x8b
    da18:			; <UNDEFINED> instruction: 0xf8da447b
    da1c:	vst4.8	{d0,d2,d4,d6}, [r2 :128], r0
    da20:			; <UNDEFINED> instruction: 0xf8d33200
    da24:			; <UNDEFINED> instruction: 0xf7f61250
    da28:			; <UNDEFINED> instruction: 0x4606fc33
    da2c:	stmdblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    da30:	stclpl	8, cr15, [r4, #892]	; 0x37c
    da34:			; <UNDEFINED> instruction: 0xf8df2380
    da38:	ldrmi	r6, [r9], -r4, asr #27
    da3c:	sbcseq	pc, r4, #14286848	; 0xda0000
    da40:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    da44:	ldcgt	8, cr15, [r8, #892]!	; 0x37c
    da48:	ldrdpl	pc, [r0, #-133]!	; 0xffffff7b
    da4c:			; <UNDEFINED> instruction: 0xf8db2201
    da50:	ldrbtmi	r7, [ip], #204	; 0xcc
    da54:			; <UNDEFINED> instruction: 0xf6069001
    da58:			; <UNDEFINED> instruction: 0xf8cd600c
    da5c:			; <UNDEFINED> instruction: 0xf04fc000
    da60:			; <UNDEFINED> instruction: 0xf8860c00
    da64:			; <UNDEFINED> instruction: 0xf407ce0c
    da68:			; <UNDEFINED> instruction: 0xf7f43700
    da6c:	addmi	lr, r5, #876544	; 0xd6000
    da70:	vmulne.f32	s27, s22, s26
    da74:	blcs	1f96328 <pclose@plt+0x1f942e0>
    da78:	stceq	0, cr15, [r0], {79}	; 0x4f
    da7c:	cmncs	lr, #132, 30	; 0x210
    da80:	ldrtmi	r2, [r3], #-1407	; 0xfffffa81
    da84:			; <UNDEFINED> instruction: 0xf883442e
    da88:			; <UNDEFINED> instruction: 0xf8862e0c
    da8c:	svccs	0x0000ce0c
    da90:	eorshi	pc, lr, r1, asr #32
    da94:	stclvc	8, cr15, [ip, #-892]!	; 0xfffffc84
    da98:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    da9c:	stcleq	8, cr15, [r8, #-892]!	; 0xfffffc84
    daa0:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    daa4:	stclvs	8, cr15, [r4, #-892]!	; 0xfffffc84
    daa8:			; <UNDEFINED> instruction: 0xf8df4619
    daac:	ldrbtmi	r2, [r8], #-3428	; 0xfffff29c
    dab0:			; <UNDEFINED> instruction: 0xf600447e
    dab4:	ldrbtmi	r4, [sl], #-172	; 0xffffff54
    dab8:	strpl	lr, [r1, #-2509]	; 0xfffff633
    dabc:	ldclt	0, cr15, [r9], #-0
    dac0:	ldclpl	8, cr15, [r0, #-892]	; 0xfffffc84
    dac4:			; <UNDEFINED> instruction: 0xf8df2380
    dac8:			; <UNDEFINED> instruction: 0x46196d50
    dacc:	adceq	pc, r0, #14286848	; 0xda0000
    dad0:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    dad4:	stclgt	8, cr15, [r4, #-892]	; 0xfffffc84
    dad8:	ldrdpl	pc, [ip, #-133]	; 0xffffff7b
    dadc:			; <UNDEFINED> instruction: 0xf8db2201
    dae0:	ldrbtmi	r7, [ip], #204	; 0xcc
    dae4:			; <UNDEFINED> instruction: 0xf6069001
    dae8:			; <UNDEFINED> instruction: 0xf8cd600c
    daec:			; <UNDEFINED> instruction: 0xf04fc000
    daf0:			; <UNDEFINED> instruction: 0xf8860c00
    daf4:			; <UNDEFINED> instruction: 0xf407ce0c
    daf8:			; <UNDEFINED> instruction: 0xf7f43700
    dafc:	addmi	lr, r5, #581632	; 0x8e000
    db00:	vmulne.f32	s27, s22, s26
    db04:	blcs	1f963b8 <pclose@plt+0x1f94370>
    db08:	stceq	0, cr15, [r0], {79}	; 0x4f
    db0c:	cmncs	lr, #132, 30	; 0x210
    db10:	ldrtmi	r2, [r3], #-1407	; 0xfffffa81
    db14:			; <UNDEFINED> instruction: 0xf883442e
    db18:			; <UNDEFINED> instruction: 0xf8862e0c
    db1c:	svccs	0x0000ce0c
    db20:	eorhi	pc, ip, r1, asr #32
    db24:	ldclvc	8, cr15, [r8], #892	; 0x37c
    db28:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    db2c:	ldcleq	8, cr15, [r4], #892	; 0x37c
    db30:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    db34:	ldclvs	8, cr15, [r0], #892	; 0x37c
    db38:			; <UNDEFINED> instruction: 0xf8df4619
    db3c:	ldrbtmi	r2, [r8], #-3312	; 0xfffff310
    db40:			; <UNDEFINED> instruction: 0xf600447e
    db44:	ldrbtmi	r4, [sl], #-172	; 0xffffff54
    db48:	strpl	lr, [r1, #-2509]	; 0xfffff633
    db4c:			; <UNDEFINED> instruction: 0xf8dfe3f1
    db50:			; <UNDEFINED> instruction: 0xf8db0ce0
    db54:			; <UNDEFINED> instruction: 0xf8da30cc
    db58:	ldrbtmi	r5, [r8], #-256	; 0xffffff00
    db5c:	ldrdne	pc, [r8], #138	; 0x8a	; <UNPREDICTABLE>
    db60:	movwcc	pc, #1027	; 0x403	; <UNPREDICTABLE>
    db64:	ldrsbcs	lr, [pc], #144	; <UNPREDICTABLE>
    db68:			; <UNDEFINED> instruction: 0xf7f64429
    db6c:	strmi	pc, [r6], -r9, lsl #22
    db70:	stmlt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    db74:	ldceq	8, cr15, [ip], #892	; 0x37c
    db78:	ldrdcc	pc, [ip], #139	; 0x8b
    db7c:			; <UNDEFINED> instruction: 0xf8da4478
    db80:	vst4.<illegal width 64>	{d1-d4}, [r3 :128], r4
    db84:			; <UNDEFINED> instruction: 0xf8d03300
    db88:			; <UNDEFINED> instruction: 0xf8d02444
    db8c:			; <UNDEFINED> instruction: 0xf7f60448
    db90:			; <UNDEFINED> instruction: 0x4606faf7
    db94:	stmdalt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    db98:	ldceq	8, cr15, [ip], {223}	; 0xdf
    db9c:	ldrdcc	pc, [ip], #139	; 0x8b
    dba0:			; <UNDEFINED> instruction: 0xf8da4478
    dba4:	vst4.<illegal width 64>	{d1-d4}, [r3 :256], r0
    dba8:			; <UNDEFINED> instruction: 0xf8d03300
    dbac:			; <UNDEFINED> instruction: 0xf8d02430
    dbb0:			; <UNDEFINED> instruction: 0xf7f60434
    dbb4:	strmi	pc, [r6], -r5, ror #21
    dbb8:	ldmdalt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dbbc:	ldcleq	8, cr15, [ip], #-892	; 0xfffffc84
    dbc0:	ldrdcc	pc, [ip], #139	; 0x8b
    dbc4:			; <UNDEFINED> instruction: 0xf8da4478
    dbc8:	vst4.<illegal width 64>	{d1-d4}, [r3 :128], ip
    dbcc:			; <UNDEFINED> instruction: 0xf8d03300
    dbd0:			; <UNDEFINED> instruction: 0xf8d0241c
    dbd4:			; <UNDEFINED> instruction: 0xf7f60420
    dbd8:			; <UNDEFINED> instruction: 0x4606fad3
    dbdc:	stmdalt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dbe0:	mrrccc	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    dbe4:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    dbe8:	mrrcvc	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    dbec:			; <UNDEFINED> instruction: 0xf8df447b
    dbf0:	ldrbtmi	r2, [pc], #-3160	; dbf8 <pclose@plt+0xbbb0>
    dbf4:	ldrdvs	pc, [ip], #139	; 0x8b
    dbf8:	strpl	pc, [r8], #-2259	; 0xfffff72d
    dbfc:	andmi	pc, ip, r7, lsl #12
    dc00:	tstcc	r4, #14286848	; 0xda0000	; <UNPREDICTABLE>
    dc04:			; <UNDEFINED> instruction: 0xf7f4447a
    dc08:	vst2.8	{d14,d16}, [r6 :256], r4
    dc0c:	addmi	r2, r5, #128, 12	; 0x8000000
    dc10:			; <UNDEFINED> instruction: 0x1e6bda16
    dc14:	rscsne	pc, pc, #64, 4
    dc18:	svcvc	0x00fff5b3
    dc1c:	msreq	CPSR_fxc, pc, asr #32
    dc20:			; <UNDEFINED> instruction: 0xf44fbf84
    dc24:			; <UNDEFINED> instruction: 0x461573ff
    dc28:	ldmdbne	sl!, {r0, r1, r3, r4, r5, sl, lr}^
    dc2c:	stcne	8, cr15, [ip], {131}	; 0x83
    dc30:			; <UNDEFINED> instruction: 0xf8822300
    dc34:	movwcs	r3, #7180	; 0x1c0c
    dc38:	svccc	0x0010f8c7
    dc3c:	svccc	0x00e0f8c7
    dc40:			; <UNDEFINED> instruction: 0xf0402e00
    dc44:			; <UNDEFINED> instruction: 0xf8df8796
    dc48:	ldrbtmi	r7, [pc], #-3076	; dc50 <pclose@plt+0xbc08>
    dc4c:			; <UNDEFINED> instruction: 0xf8df3708
    dc50:			; <UNDEFINED> instruction: 0xf44f0c00
    dc54:			; <UNDEFINED> instruction: 0xf8df7300
    dc58:			; <UNDEFINED> instruction: 0x46192bfc
    dc5c:	blvs	ffe4bfe0 <pclose@plt+0xffe49f98>
    dc60:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    dc64:	adcmi	pc, ip, r0, lsl #12
    dc68:			; <UNDEFINED> instruction: 0xf602447e
    dc6c:	stmib	sp, {r2, r3, r9, lr}^
    dc70:	strls	r5, [r0, -r1, lsl #10]
    dc74:			; <UNDEFINED> instruction: 0xf8dbe532
    dc78:			; <UNDEFINED> instruction: 0xf8db6174
    dc7c:			; <UNDEFINED> instruction: 0xf8da20cc
    dc80:	vst4.8	{d3,d5,d7,d9}, [r2 :256], ip
    dc84:			; <UNDEFINED> instruction: 0xf8db2280
    dc88:	andls	r5, lr, #120, 2
    dc8c:			; <UNDEFINED> instruction: 0xf0012e00
    dc90:			; <UNDEFINED> instruction: 0x46188173
    dc94:			; <UNDEFINED> instruction: 0xf7f4930f
    dc98:	addmi	lr, r6, #13500416	; 0xce0000
    dc9c:	rsbhi	pc, r6, #268435464	; 0x10000008
    dca0:	ldrtmi	r9, [r3], #-2831	; 0xfffff4f1
    dca4:	blvc	fed4c028 <pclose@plt+0xfed49fe0>
    dca8:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    dcac:	blcs	fec4c030 <pclose@plt+0xfec49fe8>
    dcb0:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    dcb4:	andmi	pc, ip, r7, lsl #12
    dcb8:	ldm	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dcbc:	ble	45e6d8 <pclose@plt+0x45c690>
    dcc0:	vceq.f32	<illegal reg q8.5>, q0, <illegal reg q13.5>
    dcc4:			; <UNDEFINED> instruction: 0xf5b312ff
    dcc8:			; <UNDEFINED> instruction: 0xf04f7fff
    dccc:	svclt	0x0084012b
    dcd0:	vst1.8	{d20-d22}, [pc :64], r5
    dcd4:	ldrtmi	r7, [fp], #-1023	; 0xfffffc01
    dcd8:	andcs	r4, r0, #788529152	; 0x2f000000
    dcdc:	stcne	8, cr15, [ip], {131}	; 0x83
    dce0:	stccs	8, cr15, [ip], {135}	; 0x87
    dce4:	blcs	34924 <pclose@plt+0x328dc>
    dce8:	eorshi	pc, r8, #65	; 0x41
    dcec:	blvc	1d4c070 <pclose@plt+0x1d4a028>
    dcf0:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    dcf4:	bleq	1c4c078 <pclose@plt+0x1c4a030>
    dcf8:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    dcfc:	blcs	1b4c080 <pclose@plt+0x1b4a038>
    dd00:			; <UNDEFINED> instruction: 0xf8df4619
    dd04:	ldrbtmi	r6, [r8], #-2924	; 0xfffff494
    dd08:			; <UNDEFINED> instruction: 0xf600447a
    dd0c:	ldrbtmi	r4, [lr], #-172	; 0xffffff54
    dd10:	andmi	pc, ip, #2097152	; 0x200000
    dd14:	strpl	lr, [r1, #-2509]	; 0xfffff633
    dd18:	ldrb	r9, [pc], #1792	; dd20 <pclose@plt+0xbcd8>
    dd1c:			; <UNDEFINED> instruction: 0xf8df9a07
    dd20:			; <UNDEFINED> instruction: 0xf8da3b54
    dd24:			; <UNDEFINED> instruction: 0xf8df02d4
    dd28:	ldmpl	r3, {r4, r6, r8, r9, fp, sp, lr}^
    dd2c:	blpl	134c0b0 <pclose@plt+0x134a068>
    dd30:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    dd34:			; <UNDEFINED> instruction: 0x4798447d
    dd38:	blgt	114c0bc <pclose@plt+0x114a074>
    dd3c:			; <UNDEFINED> instruction: 0xf8db2380
    dd40:			; <UNDEFINED> instruction: 0xf8d570cc
    dd44:	ldrbtmi	r5, [ip], #1152	; 0x480
    dd48:			; <UNDEFINED> instruction: 0xf8cd4619
    dd4c:			; <UNDEFINED> instruction: 0xf04fc000
    dd50:			; <UNDEFINED> instruction: 0xf4070c00
    dd54:	strmi	r3, [r2], -r0, lsl #14
    dd58:	andvs	pc, ip, r6, lsl #12
    dd5c:	andcs	r9, r1, #268435456	; 0x10000000
    dd60:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    dd64:	ldmdb	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd68:	ble	35e784 <pclose@plt+0x35c73c>
    dd6c:	eorcs	r1, fp, #1712	; 0x6b0
    dd70:			; <UNDEFINED> instruction: 0xf04f2b7e
    dd74:	svclt	0x00840c00
    dd78:	ldrbcs	r2, [pc, #-894]!	; da02 <pclose@plt+0xb9ba>
    dd7c:	strtmi	r4, [lr], #-1075	; 0xfffffbcd
    dd80:	cdpcs	8, 0, cr15, cr12, cr3, {4}
    dd84:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    dd88:			; <UNDEFINED> instruction: 0xf0402f00
    dd8c:			; <UNDEFINED> instruction: 0xf8df86ed
    dd90:	ldrbtmi	r7, [pc], #-2804	; dd98 <pclose@plt+0xbd50>
    dd94:			; <UNDEFINED> instruction: 0xf8df3708
    dd98:	vst1.64	{d16-d17}, [pc :256], r0
    dd9c:			; <UNDEFINED> instruction: 0xf8df7300
    dda0:	ldrmi	r6, [r9], -ip, ror #21
    dda4:	bcs	ffa4c128 <pclose@plt+0xffa4a0e0>
    dda8:	ldrbtmi	r4, [lr], #-1144	; 0xfffffb88
    ddac:	adcmi	pc, ip, r0, lsl #12
    ddb0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    ddb4:	adcs	r5, ip, #4194304	; 0x400000
    ddb8:	beq	ff64c13c <pclose@plt+0xff64a0f4>
    ddbc:	ldrdcc	pc, [ip], #139	; 0x8b
    ddc0:			; <UNDEFINED> instruction: 0xf8da4478
    ddc4:	vst4.<illegal width 64>	{d1-d4}, [r3 :256], r4
    ddc8:			; <UNDEFINED> instruction: 0xf8d03300
    ddcc:			; <UNDEFINED> instruction: 0xf8d02458
    ddd0:			; <UNDEFINED> instruction: 0xf7f6045c
    ddd4:			; <UNDEFINED> instruction: 0x4606f9d5
    ddd8:	svclt	0x004cf7fe
    dddc:	bcc	fee4c160 <pclose@plt+0xfee4a118>
    dde0:	strtvc	pc, [r4], sl, lsl #10
    dde4:	bne	fed4c168 <pclose@plt+0xfed4a120>
    dde8:			; <UNDEFINED> instruction: 0xf8db447b
    ddec:	ldrbtmi	r2, [r9], #-204	; 0xffffff34
    ddf0:	ldcvs	6, cr4, [sp], {48}	; 0x30
    ddf4:	ldrbvc	pc, [ip, r1, lsl #12]!	; <UNPREDICTABLE>
    ddf8:	orrcs	pc, r0, #33554432	; 0x2000000
    ddfc:	movwls	r9, #57616	; 0xe110
    de00:			; <UNDEFINED> instruction: 0xf7f8950f
    de04:			; <UNDEFINED> instruction: 0xf8dfff61
    de08:			; <UNDEFINED> instruction: 0x46332a98
    de0c:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    de10:	strmi	r4, [r5], #-1146	; 0xfffffb86
    de14:			; <UNDEFINED> instruction: 0xf7f44638
    de18:	addmi	lr, r5, #44, 16	; 0x2c0000
    de1c:	ldrbhi	pc, [r4, r0, asr #5]	; <UNPREDICTABLE>
    de20:	blcs	34a60 <pclose@plt+0x32a18>
    de24:	ldrthi	pc, [ip], r0, asr #32	; <UNPREDICTABLE>
    de28:	bvc	1e4c1ac <pclose@plt+0x1e4a164>
    de2c:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    de30:	beq	1d4c1b4 <pclose@plt+0x1d4a16c>
    de34:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    de38:	bcs	1c4c1bc <pclose@plt+0x1c4a174>
    de3c:			; <UNDEFINED> instruction: 0xf8df4619
    de40:	ldrbtmi	r6, [r8], #-2672	; 0xfffff590
    de44:			; <UNDEFINED> instruction: 0xf600447a
    de48:	ldrbtmi	r4, [lr], #-172	; 0xffffff54
    de4c:	rscsvc	pc, ip, #2097152	; 0x200000
    de50:	strpl	lr, [r1, #-2509]	; 0xfffff633
    de54:	strb	r9, [r1], #-1792	; 0xfffff900
    de58:	bpl	164c1dc <pclose@plt+0x164a194>
    de5c:			; <UNDEFINED> instruction: 0xf8df2380
    de60:			; <UNDEFINED> instruction: 0x46196a58
    de64:	adceq	pc, ip, #14286848	; 0xda0000
    de68:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    de6c:	bgt	134c1f0 <pclose@plt+0x134a1a8>
    de70:	andcs	r6, r1, #111616	; 0x1b400
    de74:	ldrdvc	pc, [ip], #139	; 0x8b
    de78:	strdls	r4, [r1], -ip
    de7c:	andvs	pc, ip, r6, lsl #12
    de80:	andgt	pc, r0, sp, asr #17
    de84:	stceq	0, cr15, [r0], {79}	; 0x4f
    de88:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    de8c:	strcc	pc, [r0, -r7, lsl #8]
    de90:	stmia	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    de94:	ble	4de8b0 <pclose@plt+0x4dc868>
    de98:	andcs	r1, r1, #1712	; 0x6b0
    de9c:			; <UNDEFINED> instruction: 0xf8c62b7e
    dea0:			; <UNDEFINED> instruction: 0xf8c62f10
    dea4:			; <UNDEFINED> instruction: 0xf04f2f1c
    dea8:	svclt	0x0084012b
    deac:	ldrbcs	r2, [pc, #-894]!	; db36 <pclose@plt+0xbaee>
    deb0:	strtmi	r4, [lr], #-1075	; 0xfffffbcd
    deb4:	stceq	0, cr15, [r0], {79}	; 0x4f
    deb8:	cdpne	8, 0, cr15, cr12, cr3, {4}
    debc:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    dec0:			; <UNDEFINED> instruction: 0xf0402f00
    dec4:			; <UNDEFINED> instruction: 0xf8df860d
    dec8:	ldrbtmi	r7, [pc], #-2552	; ded0 <pclose@plt+0xbe88>
    decc:			; <UNDEFINED> instruction: 0xf8df3708
    ded0:	vst2.<illegal width 64>	{d16,d18}, [pc :256], r4
    ded4:			; <UNDEFINED> instruction: 0xf8df7300
    ded8:			; <UNDEFINED> instruction: 0x461969f0
    dedc:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    dee0:	ldrbtmi	r4, [lr], #-1144	; 0xfffffb88
    dee4:	adcmi	pc, ip, r0, lsl #12
    dee8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    deec:	eor	r5, r0, #4194304	; 0x400000
    def0:			; <UNDEFINED> instruction: 0xf8dfab13
    def4:			; <UNDEFINED> instruction: 0xf8da59dc
    def8:	cdp	2, 0, cr2, cr8, cr8, {5}
    defc:	movwcs	r3, #6672	; 0x1a10
    df00:	ldrbtmi	r9, [sp], #-769	; 0xfffffcff
    df04:	ldrdvs	pc, [r0], -sl
    df08:			; <UNDEFINED> instruction: 0xf8d517d3
    df0c:	cdp	0, 1, cr1, cr8, cr8, {7}
    df10:			; <UNDEFINED> instruction: 0x96000a10
    df14:	ldmibvc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    df18:	ldcl	7, cr15, [ip, #972]	; 0x3cc
    df1c:	ldmibcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    df20:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    df24:	mrc	4, 0, r4, cr8, cr15, {3}
    df28:			; <UNDEFINED> instruction: 0xf6073a10
    df2c:	ldrbtmi	r4, [sl], #-12
    df30:	ldrdvs	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
    df34:	ldrdpl	pc, [ip], #139	; 0x8b
    df38:	svc	0x009af7f3
    df3c:	strcs	pc, [r0, #1029]	; 0x405
    df40:	ble	69e960 <pclose@plt+0x69c918>
    df44:			; <UNDEFINED> instruction: 0x46391e73
    df48:	svcvc	0x00fff5b3
    df4c:	rscsne	pc, pc, #64, 4
    df50:	andeq	pc, r1, pc, asr #32
    df54:	svceq	0x0010f8c7
    df58:	ldrmi	fp, [r6], -r8, lsl #31
    df5c:	streq	pc, [r1, -pc, asr #32]
    df60:			; <UNDEFINED> instruction: 0xf44fbf88
    df64:			; <UNDEFINED> instruction: 0xf8c173ff
    df68:	strmi	r7, [fp], #-3904	; 0xfffff0c0
    df6c:	eorcs	r1, fp, #2342912	; 0x23c000
    df70:	stccs	8, cr15, [ip], {131}	; 0x83
    df74:			; <UNDEFINED> instruction: 0xf8872300
    df78:	stccs	12, cr3, [r0, #-48]	; 0xffffffd0
    df7c:	strbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
    df80:	ldmdbvc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    df84:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    df88:	ldmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    df8c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    df90:	ldmdbpl	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    df94:			; <UNDEFINED> instruction: 0xf8df4619
    df98:	ldrbtmi	r2, [r8], #-2384	; 0xfffff6b0
    df9c:			; <UNDEFINED> instruction: 0xf600447d
    dfa0:	ldrbtmi	r4, [sl], #-172	; 0xffffff54
    dfa4:	strvs	lr, [r1], -sp, asr #19
    dfa8:			; <UNDEFINED> instruction: 0xf8dfe427
    dfac:	orrcs	r5, r0, #64, 18	; 0x100000
    dfb0:	ldmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dfb4:			; <UNDEFINED> instruction: 0xf8da4619
    dfb8:	ldrbtmi	r0, [sp], #-4
    dfbc:			; <UNDEFINED> instruction: 0xf8df447e
    dfc0:	bvs	b80498 <pclose@plt+0xb7e450>
    dfc4:			; <UNDEFINED> instruction: 0xf8db2201
    dfc8:	ldrbtmi	r7, [ip], #204	; 0xcc
    dfcc:			; <UNDEFINED> instruction: 0xf6069001
    dfd0:			; <UNDEFINED> instruction: 0xf8cd600c
    dfd4:			; <UNDEFINED> instruction: 0xf04fc000
    dfd8:			; <UNDEFINED> instruction: 0xf8860c00
    dfdc:			; <UNDEFINED> instruction: 0xf407ce0c
    dfe0:			; <UNDEFINED> instruction: 0xf7f43700
    dfe4:	addmi	lr, r5, #1703936	; 0x1a0000
    dfe8:	vmulne.f32	s27, s22, s26
    dfec:	blcs	1f968a0 <pclose@plt+0x1f94858>
    dff0:	stceq	0, cr15, [r0], {79}	; 0x4f
    dff4:	cmncs	lr, #132, 30	; 0x210
    dff8:	ldrtmi	r2, [r3], #-1407	; 0xfffffa81
    dffc:			; <UNDEFINED> instruction: 0xf883442e
    e000:			; <UNDEFINED> instruction: 0xf8862e0c
    e004:	svccs	0x0000ce0c
    e008:	ldrhi	pc, [lr, #64]	; 0x40
    e00c:	stmiavc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e010:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    e014:	stmiaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e018:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    e01c:	stmiavs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e020:			; <UNDEFINED> instruction: 0xf8df4619
    e024:	ldrbtmi	r2, [r8], #-2272	; 0xfffff720
    e028:			; <UNDEFINED> instruction: 0xf600447e
    e02c:	ldrbtmi	r4, [sl], #-172	; 0xffffff54
    e030:	strpl	lr, [r1, #-2509]	; 0xfffff633
    e034:			; <UNDEFINED> instruction: 0xf8dfe17d
    e038:	ldrdcs	r2, [r0], -r0
    e03c:	sbcsne	pc, r8, #14286848	; 0xda0000
    e040:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e044:	blx	fec5f234 <pclose@plt+0xfec5d1ec>
    e048:			; <UNDEFINED> instruction: 0xf8dff581
    e04c:	ldrbtmi	r7, [fp], #-2244	; 0xfffff73c
    e050:	rsbcs	pc, r4, #13762560	; 0xd20000
    e054:	ldrbtmi	r0, [pc], #-2413	; e05c <pclose@plt+0xc014>
    e058:	msrvs	CPSR_fs, #13828096	; 0xd30000
    e05c:	svclt	0x00084282
    e060:			; <UNDEFINED> instruction: 0xf8db4605
    e064:			; <UNDEFINED> instruction: 0xf88730cc
    e068:			; <UNDEFINED> instruction: 0xf4030e0c
    e06c:	movwls	r3, #58112	; 0xe300
    e070:			; <UNDEFINED> instruction: 0xf8dfb9d5
    e074:	orrcs	ip, r0, #160, 16	; 0xa00000
    e078:			; <UNDEFINED> instruction: 0xf6079101
    e07c:	ldrbtmi	r6, [ip], #12
    e080:	andcs	r4, r1, #26214400	; 0x1900000
    e084:	andgt	pc, r0, sp, asr #17
    e088:	svc	0x00c6f7f3
    e08c:	ble	2deaac <pclose@plt+0x2dca64>
    e090:	eorcs	r1, fp, #1840	; 0x730
    e094:	svclt	0x00842b7e
    e098:			; <UNDEFINED> instruction: 0x267f237e
    e09c:	ldmibne	r9!, {r0, r1, r3, r4, r5, sl, lr}
    e0a0:	cdpcs	8, 0, cr15, cr12, cr3, {4}
    e0a4:	cdppl	8, 0, cr15, cr12, cr1, {4}
    e0a8:	blcs	34ce8 <pclose@plt+0x32ca0>
    e0ac:	ldrhi	pc, [sp, #-64]	; 0xffffffc0
    e0b0:	stmdavc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e0b4:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    e0b8:	stmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e0bc:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    e0c0:	ldmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e0c4:			; <UNDEFINED> instruction: 0xf8df4619
    e0c8:	ldrbtmi	r5, [r8], #-2140	; 0xfffff7a4
    e0cc:			; <UNDEFINED> instruction: 0xf600447a
    e0d0:	ldrbtmi	r4, [sp], #-172	; 0xffffff54
    e0d4:	andvs	pc, ip, #2097152	; 0x200000
    e0d8:	strvs	lr, [r1], -sp, asr #19
    e0dc:	stmib	sp, {r8, r9, sl, ip, pc}^
    e0e0:	andcs	r2, r1, #12582912	; 0xc00000
    e0e4:			; <UNDEFINED> instruction: 0xf7f34606
    e0e8:			; <UNDEFINED> instruction: 0xf7feef98
    e0ec:			; <UNDEFINED> instruction: 0xf8dfbe4f
    e0f0:	orrcs	r5, r0, #56, 16	; 0x380000
    e0f4:	ldmdavs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e0f8:			; <UNDEFINED> instruction: 0xf8da4619
    e0fc:	ldrbtmi	r0, [sp], #-0
    e100:			; <UNDEFINED> instruction: 0xf8df447e
    e104:	stmiavs	sp!, {r2, r3, r5, fp, lr, pc}^
    e108:			; <UNDEFINED> instruction: 0xf8db2201
    e10c:	ldrbtmi	r7, [ip], #204	; 0xcc
    e110:			; <UNDEFINED> instruction: 0xf6069001
    e114:			; <UNDEFINED> instruction: 0xf8cd600c
    e118:			; <UNDEFINED> instruction: 0xf04fc000
    e11c:			; <UNDEFINED> instruction: 0xf8860c00
    e120:			; <UNDEFINED> instruction: 0xf407ce0c
    e124:			; <UNDEFINED> instruction: 0xf7f33700
    e128:	addmi	lr, r5, #120, 30	; 0x1e0
    e12c:	vmulne.f32	s27, s22, s26
    e130:	blcs	1f969e4 <pclose@plt+0x1f9499c>
    e134:	stceq	0, cr15, [r0], {79}	; 0x4f
    e138:	cmncs	lr, #132, 30	; 0x210
    e13c:	ldrtmi	r2, [r3], #-1407	; 0xfffffa81
    e140:			; <UNDEFINED> instruction: 0xf883442e
    e144:			; <UNDEFINED> instruction: 0xf8862e0c
    e148:	svccs	0x0000ce0c
    e14c:	ldrhi	pc, [r6, #64]!	; 0x40
    e150:	ubfxvc	pc, pc, #17, #1
    e154:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    e158:			; <UNDEFINED> instruction: 0x07dcf8df
    e15c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    e160:			; <UNDEFINED> instruction: 0x67d8f8df
    e164:			; <UNDEFINED> instruction: 0xf8df4619
    e168:	ldrbtmi	r2, [r8], #-2008	; 0xfffff828
    e16c:			; <UNDEFINED> instruction: 0xf600447e
    e170:	ldrbtmi	r4, [sl], #-172	; 0xffffff54
    e174:	strpl	lr, [r1, #-2509]	; 0xfffff633
    e178:			; <UNDEFINED> instruction: 0xf8dfe0db
    e17c:			; <UNDEFINED> instruction: 0xf50a37c8
    e180:			; <UNDEFINED> instruction: 0xf8df76c5
    e184:	ldrbtmi	r1, [fp], #-1988	; 0xfffff83c
    e188:	ldrdcs	pc, [ip], #139	; 0x8b
    e18c:			; <UNDEFINED> instruction: 0x46304479
    e190:			; <UNDEFINED> instruction: 0x5098f8d3
    e194:	ldrbvc	pc, [ip, r1, lsl #12]!	; <UNPREDICTABLE>
    e198:	orrcs	pc, r0, #33554432	; 0x2000000
    e19c:	movwls	r9, #57616	; 0xe110
    e1a0:			; <UNDEFINED> instruction: 0xf7f8950f
    e1a4:			; <UNDEFINED> instruction: 0xf8dffd91
    e1a8:	ldrtmi	r2, [r3], -r4, lsr #15
    e1ac:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    e1b0:	strmi	r4, [r5], #-1146	; 0xfffffb86
    e1b4:			; <UNDEFINED> instruction: 0xf7f34638
    e1b8:	addmi	lr, r5, #92, 28	; 0x5c0
    e1bc:	strbthi	pc, [r0], -r0, asr #5	; <UNPREDICTABLE>
    e1c0:	blcs	34e00 <pclose@plt+0x32db8>
    e1c4:	ldrbthi	pc, [r6], #64	; 0x40	; <UNPREDICTABLE>
    e1c8:			; <UNDEFINED> instruction: 0x7784f8df
    e1cc:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    e1d0:			; <UNDEFINED> instruction: 0x0780f8df
    e1d4:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    e1d8:			; <UNDEFINED> instruction: 0x277cf8df
    e1dc:			; <UNDEFINED> instruction: 0xf8df4619
    e1e0:	ldrbtmi	r6, [r8], #-1916	; 0xfffff884
    e1e4:			; <UNDEFINED> instruction: 0xf600447a
    e1e8:	ldrbtmi	r4, [lr], #-172	; 0xffffff54
    e1ec:	rscsvc	pc, ip, #2097152	; 0x200000
    e1f0:	strpl	lr, [r1, #-2509]	; 0xfffff633
    e1f4:			; <UNDEFINED> instruction: 0xf7ff9700
    e1f8:			; <UNDEFINED> instruction: 0xf8dfba71
    e1fc:			; <UNDEFINED> instruction: 0xf8db3764
    e200:	ldrbtmi	r2, [fp], #-204	; 0xffffff34
    e204:	ldrdeq	pc, [r8], -sl
    e208:	andcc	pc, r0, #33554432	; 0x2000000
    e20c:	cmpne	r4, #13828096	; 0xd30000	; <UNPREDICTABLE>
    e210:			; <UNDEFINED> instruction: 0xf83ef7f6
    e214:			; <UNDEFINED> instruction: 0xf7fe4606
    e218:			; <UNDEFINED> instruction: 0xf8dfbd2d
    e21c:	vabd.s8	<illegal reg q1.5>, q5, q4
    e220:			; <UNDEFINED> instruction: 0xf8df16ed
    e224:	ldrbtmi	r1, [fp], #-1860	; 0xfffff8bc
    e228:	ldrdcs	pc, [ip], #139	; 0x8b
    e22c:			; <UNDEFINED> instruction: 0x46304479
    e230:	ldrdpl	pc, [r0], #131	; 0x83
    e234:	ldrbvc	pc, [ip, r1, lsl #12]!	; <UNPREDICTABLE>
    e238:	orrcs	pc, r0, #33554432	; 0x2000000
    e23c:	movwls	r9, #57616	; 0xe110
    e240:			; <UNDEFINED> instruction: 0xf7f8950f
    e244:			; <UNDEFINED> instruction: 0xf8dffd41
    e248:	ldrtmi	r2, [r3], -r4, lsr #14
    e24c:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    e250:	strmi	r4, [r5], #-1146	; 0xfffffb86
    e254:			; <UNDEFINED> instruction: 0xf7f34638
    e258:	addmi	lr, r5, #12, 28	; 0xc0
    e25c:	ldrbhi	pc, [r8, #-704]	; 0xfffffd40	; <UNPREDICTABLE>
    e260:	blcs	34ea0 <pclose@plt+0x32e58>
    e264:	strthi	pc, [r1], #64	; 0x40
    e268:			; <UNDEFINED> instruction: 0x7704f8df
    e26c:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    e270:			; <UNDEFINED> instruction: 0x0700f8df
    e274:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    e278:	usatcs	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    e27c:			; <UNDEFINED> instruction: 0xf8df4619
    e280:	ldrbtmi	r6, [r8], #-1788	; 0xfffff904
    e284:			; <UNDEFINED> instruction: 0xf600447a
    e288:	ldrbtmi	r4, [lr], #-172	; 0xffffff54
    e28c:	rscsvc	pc, ip, #2097152	; 0x200000
    e290:	strpl	lr, [r1, #-2509]	; 0xfffff633
    e294:			; <UNDEFINED> instruction: 0xf7ff9700
    e298:			; <UNDEFINED> instruction: 0xf8dfba21
    e29c:	orrcs	r5, r0, #228, 12	; 0xe400000
    e2a0:	usatvs	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    e2a4:			; <UNDEFINED> instruction: 0xf8da4619
    e2a8:	ldrbtmi	r0, [sp], #-688	; 0xfffffd50
    e2ac:			; <UNDEFINED> instruction: 0xf8df447e
    e2b0:			; <UNDEFINED> instruction: 0xf8d5c6d8
    e2b4:	andcs	r5, r1, #172	; 0xac
    e2b8:	ldrdvc	pc, [ip], #139	; 0x8b
    e2bc:	strdls	r4, [r1], -ip
    e2c0:	andvs	pc, ip, r6, lsl #12
    e2c4:	andgt	pc, r0, sp, asr #17
    e2c8:	stceq	0, cr15, [r0], {79}	; 0x4f
    e2cc:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    e2d0:	strcc	pc, [r0, -r7, lsl #8]
    e2d4:	mcr	7, 5, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
    e2d8:	ble	4decf4 <pclose@plt+0x4dccac>
    e2dc:	andcs	r1, r1, #1712	; 0x6b0
    e2e0:			; <UNDEFINED> instruction: 0xf8c62b7e
    e2e4:			; <UNDEFINED> instruction: 0xf8c62f10
    e2e8:			; <UNDEFINED> instruction: 0xf04f2f34
    e2ec:	svclt	0x0084012b
    e2f0:	ldrbcs	r2, [pc, #-894]!	; df7a <pclose@plt+0xbf32>
    e2f4:	strtmi	r4, [lr], #-1075	; 0xfffffbcd
    e2f8:	stceq	0, cr15, [r0], {79}	; 0x4f
    e2fc:	cdpne	8, 0, cr15, cr12, cr3, {4}
    e300:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    e304:			; <UNDEFINED> instruction: 0xf0402f00
    e308:			; <UNDEFINED> instruction: 0xf8df83e7
    e30c:	ldrbtmi	r7, [pc], #-1664	; e314 <pclose@plt+0xc2cc>
    e310:			; <UNDEFINED> instruction: 0xf8df3708
    e314:	vst1.16	{d16-d18}, [pc :256], ip
    e318:			; <UNDEFINED> instruction: 0xf8df7300
    e31c:			; <UNDEFINED> instruction: 0x46196678
    e320:			; <UNDEFINED> instruction: 0x2674f8df
    e324:	ldrbtmi	r4, [lr], #-1144	; 0xfffffb88
    e328:	adcmi	pc, ip, r0, lsl #12
    e32c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e330:			; <UNDEFINED> instruction: 0xf6025501
    e334:	strls	r6, [r0, -ip, lsl #4]
    e338:	ldmiblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e33c:			; <UNDEFINED> instruction: 0x565cf8df
    e340:			; <UNDEFINED> instruction: 0xf8df2380
    e344:			; <UNDEFINED> instruction: 0x4619665c
    e348:	addseq	pc, r8, #14286848	; 0xda0000
    e34c:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    e350:			; <UNDEFINED> instruction: 0xc650f8df
    e354:	ldrsbpl	pc, [r4], #133	; 0x85	; <UNPREDICTABLE>
    e358:			; <UNDEFINED> instruction: 0xf8db2201
    e35c:	ldrbtmi	r7, [ip], #204	; 0xcc
    e360:			; <UNDEFINED> instruction: 0xf6069001
    e364:			; <UNDEFINED> instruction: 0xf8cd600c
    e368:			; <UNDEFINED> instruction: 0xf04fc000
    e36c:			; <UNDEFINED> instruction: 0xf8860c00
    e370:			; <UNDEFINED> instruction: 0xf407ce0c
    e374:			; <UNDEFINED> instruction: 0xf7f33700
    e378:	addmi	lr, r5, #80, 28	; 0x500
    e37c:	vmulne.f32	s27, s22, s26
    e380:	blcs	1f96c34 <pclose@plt+0x1f94bec>
    e384:	stceq	0, cr15, [r0], {79}	; 0x4f
    e388:	cmncs	lr, #132, 30	; 0x210
    e38c:	ldrtmi	r2, [r3], #-1407	; 0xfffffa81
    e390:			; <UNDEFINED> instruction: 0xf883442e
    e394:			; <UNDEFINED> instruction: 0xf8862e0c
    e398:	svccs	0x0000ce0c
    e39c:	bichi	pc, ip, #64	; 0x40
    e3a0:			; <UNDEFINED> instruction: 0x7604f8df
    e3a4:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    e3a8:			; <UNDEFINED> instruction: 0x0600f8df
    e3ac:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    e3b0:	ldrbvs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    e3b4:			; <UNDEFINED> instruction: 0xf8df4619
    e3b8:	ldrbtmi	r2, [r8], #-1532	; 0xfffffa04
    e3bc:			; <UNDEFINED> instruction: 0xf600447e
    e3c0:	ldrbtmi	r4, [sl], #-172	; 0xffffff54
    e3c4:	strpl	lr, [r1, #-2509]	; 0xfffff633
    e3c8:			; <UNDEFINED> instruction: 0xf8dfe7b3
    e3cc:	orrcs	r5, r0, #236, 10	; 0x3b000000
    e3d0:	strbvs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    e3d4:			; <UNDEFINED> instruction: 0xf8da4619
    e3d8:	ldrbtmi	r0, [sp], #-676	; 0xfffffd5c
    e3dc:			; <UNDEFINED> instruction: 0xf8df447e
    e3e0:			; <UNDEFINED> instruction: 0xf8d5c5e0
    e3e4:	andcs	r5, r1, #4, 6	; 0x10000000
    e3e8:	ldrdvc	pc, [ip], #139	; 0x8b
    e3ec:	strdls	r4, [r1], -ip
    e3f0:	andvs	pc, ip, r6, lsl #12
    e3f4:	andgt	pc, r0, sp, asr #17
    e3f8:	stceq	0, cr15, [r0], {79}	; 0x4f
    e3fc:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    e400:	strcc	pc, [r0, -r7, lsl #8]
    e404:	mcr	7, 0, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
    e408:	ble	35ee24 <pclose@plt+0x35cddc>
    e40c:	eorcs	r1, fp, #1712	; 0x6b0
    e410:			; <UNDEFINED> instruction: 0xf04f2b7e
    e414:	svclt	0x00840c00
    e418:	ldrbcs	r2, [pc, #-894]!	; e0a2 <pclose@plt+0xc05a>
    e41c:	strtmi	r4, [lr], #-1075	; 0xfffffbcd
    e420:	cdpcs	8, 0, cr15, cr12, cr3, {4}
    e424:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    e428:			; <UNDEFINED> instruction: 0xf0402f00
    e42c:			; <UNDEFINED> instruction: 0xf8df83b5
    e430:	ldrbtmi	r7, [pc], #-1428	; e438 <pclose@plt+0xc3f0>
    e434:			; <UNDEFINED> instruction: 0xf8df3708
    e438:	vst3.32	{d16,d18,d20}, [pc :64], r0
    e43c:			; <UNDEFINED> instruction: 0xf8df7300
    e440:	ldrmi	r6, [r9], -ip, lsl #11
    e444:	strcs	pc, [r8, #2271]	; 0x8df
    e448:	ldrbtmi	r4, [lr], #-1144	; 0xfffffb88
    e44c:	adcmi	pc, ip, r0, lsl #12
    e450:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e454:	strb	r5, [ip, -r1, lsl #10]!
    e458:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    e45c:	strbtne	pc, [r9], -sl, lsl #4	; <UNPREDICTABLE>
    e460:	ldrbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    e464:			; <UNDEFINED> instruction: 0xf8db447b
    e468:	ldrbtmi	r2, [r9], #-204	; 0xffffff34
    e46c:	svcvs	0x001d4630
    e470:	ldrbvc	pc, [ip, r1, lsl #12]!	; <UNPREDICTABLE>
    e474:	orrcs	pc, r0, #33554432	; 0x2000000
    e478:	movwls	r9, #57616	; 0xe110
    e47c:			; <UNDEFINED> instruction: 0xf7f8950f
    e480:			; <UNDEFINED> instruction: 0xf8dffc23
    e484:			; <UNDEFINED> instruction: 0x46332558
    e488:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    e48c:	strmi	r4, [r5], #-1146	; 0xfffffb86
    e490:			; <UNDEFINED> instruction: 0xf7f34638
    e494:	addmi	lr, r5, #60928	; 0xee00
    e498:	strbhi	pc, [lr, #-704]	; 0xfffffd40	; <UNPREDICTABLE>
    e49c:	blcs	350dc <pclose@plt+0x33094>
    e4a0:	orrhi	pc, sp, #64	; 0x40
    e4a4:	ldrvc	pc, [r8, #-2271]!	; 0xfffff721
    e4a8:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    e4ac:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
    e4b0:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    e4b4:	ldrcs	pc, [r0, #-2271]!	; 0xfffff721
    e4b8:			; <UNDEFINED> instruction: 0xf8df4619
    e4bc:	ldrbtmi	r6, [r8], #-1328	; 0xfffffad0
    e4c0:			; <UNDEFINED> instruction: 0xf600447a
    e4c4:	ldrbtmi	r4, [lr], #-172	; 0xffffff54
    e4c8:	rscsvc	pc, ip, #2097152	; 0x200000
    e4cc:	strpl	lr, [r1, #-2509]	; 0xfffff633
    e4d0:			; <UNDEFINED> instruction: 0xf7ff9700
    e4d4:			; <UNDEFINED> instruction: 0xf8dfb903
    e4d8:	orrcs	r5, r0, #24, 10	; 0x6000000
    e4dc:	ldrvs	pc, [r4, #-2271]	; 0xfffff721
    e4e0:			; <UNDEFINED> instruction: 0xf8da4619
    e4e4:	ldrbtmi	r0, [sp], #-700	; 0xfffffd44
    e4e8:			; <UNDEFINED> instruction: 0xf8df447e
    e4ec:			; <UNDEFINED> instruction: 0xf8d5c50c
    e4f0:	andcs	r5, r1, #132	; 0x84
    e4f4:	ldrdvc	pc, [ip], #139	; 0x8b
    e4f8:	strdls	r4, [r1], -ip
    e4fc:	andvs	pc, ip, r6, lsl #12
    e500:	andgt	pc, r0, sp, asr #17
    e504:	stceq	0, cr15, [r0], {79}	; 0x4f
    e508:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    e50c:	strcc	pc, [r0, -r7, lsl #8]
    e510:	stc	7, cr15, [r2, #972]	; 0x3cc
    e514:	ble	4def30 <pclose@plt+0x4dcee8>
    e518:	andcs	r1, r1, #1712	; 0x6b0
    e51c:			; <UNDEFINED> instruction: 0xf8c62b7e
    e520:			; <UNDEFINED> instruction: 0xf8c62f10
    e524:			; <UNDEFINED> instruction: 0xf04f2f2c
    e528:	svclt	0x0084012b
    e52c:	ldrbcs	r2, [pc, #-894]!	; e1b6 <pclose@plt+0xc16e>
    e530:	strtmi	r4, [lr], #-1075	; 0xfffffbcd
    e534:	stceq	0, cr15, [r0], {79}	; 0x4f
    e538:	cdpne	8, 0, cr15, cr12, cr3, {4}
    e53c:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    e540:			; <UNDEFINED> instruction: 0xf0402f00
    e544:			; <UNDEFINED> instruction: 0xf8df8325
    e548:	ldrbtmi	r7, [pc], #-1204	; e550 <pclose@plt+0xc508>
    e54c:			; <UNDEFINED> instruction: 0xf8df3708
    e550:	vst3.32	{d16-d18}, [pc :256], r0
    e554:			; <UNDEFINED> instruction: 0xf8df7300
    e558:	ldrmi	r6, [r9], -ip, lsr #9
    e55c:	strtcs	pc, [r8], #2271	; 0x8df
    e560:	ldrbtmi	r4, [lr], #-1144	; 0xfffffb88
    e564:	adcmi	pc, ip, r0, lsl #12
    e568:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e56c:	strbt	r5, [r0], r1, lsl #10
    e570:	ldrpl	pc, [r8], #2271	; 0x8df
    e574:			; <UNDEFINED> instruction: 0xf8df2380
    e578:			; <UNDEFINED> instruction: 0x46196498
    e57c:	adcseq	pc, r4, #14286848	; 0xda0000
    e580:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    e584:	strgt	pc, [ip], #2271	; 0x8df
    e588:	andcs	r6, r1, #15168	; 0x3b40
    e58c:	ldrdvc	pc, [ip], #139	; 0x8b
    e590:	strdls	r4, [r1], -ip
    e594:	andvs	pc, ip, r6, lsl #12
    e598:	andgt	pc, r0, sp, asr #17
    e59c:	stceq	0, cr15, [r0], {79}	; 0x4f
    e5a0:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    e5a4:	strcc	pc, [r0, -r7, lsl #8]
    e5a8:	ldc	7, cr15, [r6, #-972]!	; 0xfffffc34
    e5ac:	ble	4defc8 <pclose@plt+0x4dcf80>
    e5b0:	andcs	r1, r1, #1712	; 0x6b0
    e5b4:			; <UNDEFINED> instruction: 0xf8c62b7e
    e5b8:			; <UNDEFINED> instruction: 0xf8c62f10
    e5bc:			; <UNDEFINED> instruction: 0xf04f2f24
    e5c0:	svclt	0x0084012b
    e5c4:	ldrbcs	r2, [pc, #-894]!	; e24e <pclose@plt+0xc206>
    e5c8:	strtmi	r4, [lr], #-1075	; 0xfffffbcd
    e5cc:	stceq	0, cr15, [r0], {79}	; 0x4f
    e5d0:	cdpne	8, 0, cr15, cr12, cr3, {4}
    e5d4:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    e5d8:			; <UNDEFINED> instruction: 0xf0402f00
    e5dc:			; <UNDEFINED> instruction: 0xf8df82b1
    e5e0:	ldrbtmi	r7, [pc], #-1080	; e5e8 <pclose@plt+0xc5a0>
    e5e4:			; <UNDEFINED> instruction: 0xf8df3708
    e5e8:	vst3.8	{d16-d18}, [pc :256], r4
    e5ec:			; <UNDEFINED> instruction: 0xf8df7300
    e5f0:			; <UNDEFINED> instruction: 0x46196430
    e5f4:	strtcs	pc, [ip], #-2271	; 0xfffff721
    e5f8:	ldrbtmi	r4, [lr], #-1144	; 0xfffffb88
    e5fc:	adcmi	pc, ip, r0, lsl #12
    e600:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e604:	ldr	r5, [r4], r1, lsl #10
    e608:	ldrcs	pc, [ip], #-2271	; 0xfffff721
    e60c:			; <UNDEFINED> instruction: 0xf8da2000
    e610:			; <UNDEFINED> instruction: 0xf8df12dc
    e614:	ldrbtmi	r3, [sl], #-1048	; 0xfffffbe8
    e618:			; <UNDEFINED> instruction: 0xf581fab1
    e61c:	ldrvc	pc, [r0], #-2271	; 0xfffff721
    e620:			; <UNDEFINED> instruction: 0xf8d2447b
    e624:	stmdbeq	sp!, {r2, r5, r6, r9, sp}^
    e628:			; <UNDEFINED> instruction: 0xf8d3447f
    e62c:	addmi	r6, r2, #24, 6	; 0x60000000
    e630:	strmi	fp, [r5], -r8, lsl #30
    e634:	ldrdcc	pc, [ip], #139	; 0x8b
    e638:	cdpeq	8, 0, cr15, cr12, cr7, {4}
    e63c:	movwcc	pc, #1027	; 0x403	; <UNPREDICTABLE>
    e640:	ldmiblt	r5, {r1, r2, r3, r8, r9, ip, pc}^
    e644:	mvngt	pc, #14614528	; 0xdf0000
    e648:	smlabbls	r1, r0, r3, r2
    e64c:	andvs	pc, ip, r7, lsl #12
    e650:			; <UNDEFINED> instruction: 0x461944fc
    e654:			; <UNDEFINED> instruction: 0xf8cd2201
    e658:			; <UNDEFINED> instruction: 0xf7f3c000
    e65c:	addmi	lr, r6, #56832	; 0xde00
    e660:	vaddne.f32	s27, s6, s22
    e664:	blcs	1f96f18 <pclose@plt+0x1f94ed0>
    e668:	cmncs	lr, #132, 30	; 0x210
    e66c:	ldrtmi	r2, [fp], #-1663	; 0xfffff981
    e670:			; <UNDEFINED> instruction: 0xf88319b9
    e674:			; <UNDEFINED> instruction: 0xf8812e0c
    e678:	blls	3a5eb0 <pclose@plt+0x3a3e68>
    e67c:			; <UNDEFINED> instruction: 0xf0402b00
    e680:	svcmi	0x00ed8239
    e684:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    e688:	vst2.<illegal width 64>	{d20-d21}, [pc :128], ip
    e68c:	bmi	ffb2b294 <pclose@plt+0xffb2924c>
    e690:	stclmi	6, cr4, [ip, #100]!	; 0x64
    e694:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    e698:	adcmi	pc, ip, r0, lsl #12
    e69c:			; <UNDEFINED> instruction: 0xf602447d
    e6a0:	stmib	sp, {r2, r3, r9, sp, lr}^
    e6a4:	strls	r6, [r0, -r1, lsl #12]
    e6a8:			; <UNDEFINED> instruction: 0xf8dae519
    e6ac:			; <UNDEFINED> instruction: 0xf8db3130
    e6b0:			; <UNDEFINED> instruction: 0xf8db6174
    e6b4:	ldmdavs	fp, {r2, r3, r6, r7, sp}
    e6b8:	addcs	pc, r0, #33554432	; 0x2000000
    e6bc:	ldrsbpl	pc, [r8, #-139]!	; 0xffffff75	; <UNPREDICTABLE>
    e6c0:	cdpcs	2, 0, cr9, cr0, cr14, {0}
    e6c4:	mvnshi	pc, #0
    e6c8:	movwls	r4, #63000	; 0xf618
    e6cc:	bl	feccc6a0 <pclose@plt+0xfecca658>
    e6d0:	vsubl.s8	q2, d16, d6
    e6d4:	blls	3efc18 <pclose@plt+0x3edbd0>
    e6d8:	svcmi	0x00db4433
    e6dc:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    e6e0:	ldrbtmi	r4, [pc], #-2778	; e6e8 <pclose@plt+0xc6a0>
    e6e4:			; <UNDEFINED> instruction: 0xf607447a
    e6e8:			; <UNDEFINED> instruction: 0xf7f3400c
    e6ec:	adcmi	lr, r8, #198656	; 0x30800
    e6f0:	mcrne	13, 3, sp, cr11, cr1, {0}
    e6f4:	rscsne	pc, pc, #64, 4
    e6f8:	svcvc	0x00fff5b3
    e6fc:	msreq	CPSR_fxc, pc, asr #32
    e700:	ldrmi	fp, [r5], -r4, lsl #31
    e704:	mvnsvc	pc, #1325400064	; 0x4f000000
    e708:	strtmi	r4, [pc], #-1083	; e710 <pclose@plt+0xc6c8>
    e70c:			; <UNDEFINED> instruction: 0xf8832200
    e710:			; <UNDEFINED> instruction: 0xf8871c0c
    e714:	blls	39974c <pclose@plt+0x397704>
    e718:			; <UNDEFINED> instruction: 0xf0402b00
    e71c:	svcmi	0x00cc853b
    e720:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    e724:	vst2.<illegal width 64>	{d20-d21}, [pc], fp
    e728:	bmi	ff2eb330 <pclose@plt+0xff2e92e8>
    e72c:	mcrmi	6, 6, r4, cr11, cr9, {0}
    e730:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    e734:	adcmi	pc, ip, r0, lsl #12
    e738:			; <UNDEFINED> instruction: 0xf602447e
    e73c:	stmib	sp, {r2, r3, r9, lr}^
    e740:	strls	r5, [r0, -r1, lsl #10]
    e744:	svclt	0x00caf7fe
    e748:	ldrsbvs	pc, [r4, #-139]!	; 0xffffff75	; <UNPREDICTABLE>
    e74c:	ldrdpl	pc, [r4, #-138]	; 0xffffff76
    e750:			; <UNDEFINED> instruction: 0xf0002e00
    e754:			; <UNDEFINED> instruction: 0x46288238
    e758:	bl	1b4c72c <pclose@plt+0x1b4a6e4>
    e75c:	strtmi	r4, [r8], -r7, lsl #12
    e760:	blx	feccc748 <pclose@plt+0xfecca700>
    e764:	addmi	r1, r6, #56, 20	; 0x38000
    e768:	strbhi	pc, [ip, #704]	; 0x2c0	; <UNPREDICTABLE>
    e76c:	ldrbtmi	r4, [sp], #-3516	; 0xfffff244
    e770:	ldrsbvs	pc, [r8, #-139]!	; 0xffffff75	; <UNPREDICTABLE>
    e774:			; <UNDEFINED> instruction: 0xf8db4628
    e778:	strls	r3, [lr], -ip, asr #1
    e77c:	orrcs	pc, r0, #50331648	; 0x3000000
    e780:			; <UNDEFINED> instruction: 0xf7f8930f
    e784:	bmi	fee0d210 <pclose@plt+0xfee0b1c8>
    e788:	vst1.8	{d20-d22}, [pc :128], fp
    e78c:	ldrbtmi	r7, [sl], #-256	; 0xffffff00
    e790:	ldrbvc	pc, [ip, r2, lsl #12]!	; <UNPREDICTABLE>
    e794:	ldrbtmi	r4, [sl], #-2740	; 0xfffff54c
    e798:	ldrtmi	r4, [r8], -r6, lsl #8
    e79c:	bl	1a4c770 <pclose@plt+0x1a4a728>
    e7a0:	vsubl.s8	q10, d16, d6
    e7a4:	blls	3efe04 <pclose@plt+0x3eddbc>
    e7a8:			; <UNDEFINED> instruction: 0xf0402b00
    e7ac:	svcmi	0x00af84fe
    e7b0:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    e7b4:	vst2.32	{d20-d21}, [pc :128], lr
    e7b8:	bmi	febab3c0 <pclose@plt+0xfeba9378>
    e7bc:	stcmi	6, cr4, [lr, #100]!	; 0x64
    e7c0:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    e7c4:	adcmi	pc, ip, r0, lsl #12
    e7c8:			; <UNDEFINED> instruction: 0xf602447d
    e7cc:	stmib	sp, {r2, r3, r4, r5, r6, r7, r9, ip, sp, lr}^
    e7d0:	strls	r6, [r0, -r1, lsl #12]
    e7d4:	svclt	0x0000e483
    e7d8:	andeq	sl, r1, r8, ror #4
    e7dc:	andeq	r5, r0, r2, ror #14
    e7e0:	andeq	r8, r1, r0, asr #12
    e7e4:	andeq	r9, r1, sl, lsl r1
    e7e8:	andeq	sl, r1, r0, lsl r2
    e7ec:	andeq	r4, r0, lr, asr fp
    e7f0:	andeq	r8, r1, ip, lsr #17
    e7f4:	andeq	r8, r1, ip, lsl #17
    e7f8:	andeq	r8, r1, r4, ror #16
    e7fc:	andeq	sl, r1, sl, lsr #3
    e800:	andeq	r4, r0, r2, ror fp
    e804:	andeq	r8, r1, ip, ror #10
    e808:	andeq	r9, r1, r6, asr #32
    e80c:	muleq	r0, r0, sl
    e810:	andeq	sl, r1, r6, lsr r1
    e814:	ldrdeq	r8, [r1], -r4
    e818:	andeq	sl, r1, sl, lsl r1
    e81c:	andeq	r4, r0, r2, ror #21
    e820:	ldrdeq	r8, [r1], -ip
    e824:			; <UNDEFINED> instruction: 0x00018fb6
    e828:	andeq	r4, r0, r0, lsl #20
    e82c:	andeq	sl, r1, r6, lsr #1
    e830:	andeq	r8, r1, sl, asr #14
    e834:	andeq	r8, r1, r8, lsr #14
    e838:	andeq	r8, r1, r4, lsl #14
    e83c:	andeq	r8, r1, r0, ror #13
    e840:			; <UNDEFINED> instruction: 0x000186b8
    e844:	strdeq	r9, [r1], -sl
    e848:	andeq	r5, r0, r4, ror #9
    e84c:			; <UNDEFINED> instruction: 0x000183ba
    e850:	muleq	r1, r4, lr
    e854:	andeq	r9, r1, sl, lsl #31
    e858:	ldrdeq	r4, [r0], -r8
    e85c:	andeq	r9, r1, ip, lsr pc
    e860:	andeq	r5, r0, r6, lsr r4
    e864:	andeq	r8, r1, r4, lsl r3
    e868:	andeq	r8, r1, lr, ror #27
    e86c:	andeq	r9, r1, r4, ror #29
    e870:	andeq	r4, r0, r2, lsr r8
    e874:	strdeq	r0, [r0], -r4
    e878:			; <UNDEFINED> instruction: 0x00019ebc
    e87c:	andeq	r8, r1, r0, ror r5
    e880:	andeq	r4, r0, lr, ror r8
    e884:	andeq	r8, r1, r2, ror r2
    e888:	andeq	r8, r1, ip, asr #26
    e88c:	muleq	r0, r6, r7
    e890:	andeq	r9, r1, ip, lsr lr
    e894:	andeq	r8, r1, r4, ror #9
    e898:			; <UNDEFINED> instruction: 0x000184bc
    e89c:	strdeq	r9, [r1], -lr
    e8a0:	ldrdeq	r5, [r0], -r8
    e8a4:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    e8a8:			; <UNDEFINED> instruction: 0x00018cb2
    e8ac:	andeq	r9, r1, r8, lsr #27
    e8b0:	strdeq	r4, [r0], -r6
    e8b4:	andeq	r8, r1, ip, lsr r4
    e8b8:	andeq	r9, r1, r2, lsl #27
    e8bc:	andeq	r4, r0, ip, asr #14
    e8c0:	andeq	r8, r1, sl, lsr r1
    e8c4:	andeq	r8, r1, r4, lsl ip
    e8c8:	andeq	r4, r0, lr, asr r6
    e8cc:	andeq	r9, r1, r4, lsl #26
    e8d0:	andeq	r8, r1, r2, lsr #7
    e8d4:	andeq	r9, r1, r8, asr #25
    e8d8:			; <UNDEFINED> instruction: 0x000051ba
    e8dc:	andeq	r8, r1, r0, lsl #1
    e8e0:	andeq	r8, r1, sl, asr fp
    e8e4:	andeq	r4, r0, r4, lsr #11
    e8e8:	andeq	r9, r1, sl, asr #24
    e8ec:	andeq	r8, r1, sl, ror #5
    e8f0:	andeq	r9, r1, r0, lsr ip
    e8f4:	strdeq	r4, [r0], -sl
    e8f8:	strdeq	r7, [r1], -r4
    e8fc:	andeq	r8, r1, lr, asr #21
    e900:	andeq	r4, r0, r8, lsl r5
    e904:			; <UNDEFINED> instruction: 0x00019bbe
    e908:	andeq	r7, r1, r0, asr #31
    e90c:	andeq	r8, r1, r6, asr r2
    e910:	muleq	r1, r6, fp
    e914:	andeq	r4, r0, r6, asr #10
    e918:	andeq	r7, r1, r0, asr pc
    e91c:	andeq	r8, r1, sl, lsr #20
    e920:	andeq	r9, r1, r0, lsr #22
    e924:	andeq	r4, r0, lr, ror #8
    e928:	andeq	r8, r1, r6, lsr #3
    e92c:	andeq	r9, r1, ip, ror #21
    e930:			; <UNDEFINED> instruction: 0x000044b6
    e934:			; <UNDEFINED> instruction: 0x00017eb0
    e938:	andeq	r8, r1, sl, lsl #19
    e93c:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    e940:	andeq	r9, r1, sl, ror sl
    e944:	andeq	r8, r1, lr, lsl r1
    e948:	andeq	r9, r1, r0, ror #20
    e94c:	andeq	r4, r0, r8, lsr pc
    e950:	andeq	r7, r1, r8, lsr lr
    e954:	andeq	r8, r1, r2, lsl r9
    e958:	andeq	r9, r1, r8, lsl #20
    e95c:	andeq	r4, r0, r6, asr r3
    e960:	andeq	r8, r1, r2, lsr #1
    e964:	andeq	r8, r1, lr, ror r0
    e968:	andeq	r9, r1, r0, asr #19
    e96c:	muleq	r0, r8, lr
    e970:	muleq	r1, r8, sp
    e974:	andeq	r8, r1, r2, ror r8
    e978:	andeq	r9, r1, r8, ror #18
    e97c:			; <UNDEFINED> instruction: 0x000042b6
    e980:	strdeq	r7, [r1], -sl
    e984:	andeq	r9, r1, r0, asr #18
    e988:	andeq	r4, r0, r8, lsl #6
    e98c:	strdeq	r7, [r1], -r6
    e990:	ldrdeq	r8, [r1], -r0
    e994:	andeq	r4, r0, sl, lsl r2
    e998:	andeq	r9, r1, r0, asr #17
    e99c:	andeq	r7, r1, r8, asr pc
    e9a0:	muleq	r1, lr, r8
    e9a4:	andeq	r4, r0, r6, ror #4
    e9a8:	andeq	r7, r1, r0, ror #24
    e9ac:	andeq	r8, r1, sl, lsr r7
    e9b0:	andeq	r4, r0, r4, lsl #3
    e9b4:	andeq	r9, r1, sl, lsr #16
    e9b8:	andeq	r7, r1, sl, asr #29
    e9bc:	andeq	r9, r1, r0, lsl r8
    e9c0:	ldrdeq	r4, [r0], -r8
    e9c4:	ldrdeq	r7, [r1], -r2
    e9c8:	andeq	r8, r1, ip, lsr #13
    e9cc:	strdeq	r4, [r0], -r6
    e9d0:	muleq	r1, ip, r7
    e9d4:	andeq	r7, r1, r0, asr #28
    e9d8:	andeq	r9, r1, r2, lsl #15
    e9dc:	andeq	r4, r0, ip, asr ip
    e9e0:	andeq	r7, r1, ip, asr fp
    e9e4:	andeq	r8, r1, r6, lsr r6
    e9e8:	andeq	r9, r1, ip, lsr #14
    e9ec:	andeq	r4, r0, sl, ror r0
    e9f0:			; <UNDEFINED> instruction: 0x00017dbe
    e9f4:	andeq	r9, r1, r4, lsl #14
    e9f8:	andeq	r4, r0, ip, asr #1
    e9fc:			; <UNDEFINED> instruction: 0x00017aba
    ea00:	muleq	r1, r4, r5
    ea04:	ldrdeq	r3, [r0], -lr
    ea08:	andeq	r9, r1, r4, lsl #13
    ea0c:	andeq	r7, r1, r4, lsr #26
    ea10:	andeq	r9, r1, sl, ror #12
    ea14:	andeq	r4, r0, r4, lsr r0
    ea18:	andeq	r7, r1, r2, lsr #20
    ea1c:	strdeq	r8, [r1], -ip
    ea20:	andeq	r3, r0, r6, asr #30
    ea24:	andeq	r9, r1, ip, ror #11
    ea28:	andeq	r7, r1, lr, ror #19
    ea2c:	andeq	r7, r1, r4, lsl #25
    ea30:	andeq	r9, r1, r4, asr #11
    ea34:	andeq	r3, r0, r4, ror pc
    ea38:	andeq	r7, r1, r0, lsl #19
    ea3c:	andeq	r8, r1, r0, ror #8
    ea40:	andeq	r9, r1, r6, asr r5
    ea44:	andeq	r3, r0, r4, lsr #29
    ea48:	andeq	r9, r1, sl, lsl #10
    ea4c:	andeq	r4, r0, r4, lsl #20
    ea50:	andeq	r7, r1, r4, ror #17
    ea54:	andeq	r8, r1, r4, asr #7
    ea58:			; <UNDEFINED> instruction: 0x000194ba
    ea5c:	andeq	r3, r0, r8, lsl #28
    ea60:	andeq	r7, r0, lr, lsl #3
    ea64:	andeq	r9, r1, lr, asr r4
    ea68:	andeq	r4, r0, r2, asr r9
    ea6c:	andeq	r7, r1, r4, asr r8
    ea70:	andeq	r8, r1, r4, lsr r3
    ea74:	andeq	r9, r1, sl, lsr #8
    ea78:	andeq	r3, r0, r8, ror sp
    ea7c:	ldrtmi	r6, [r0], -fp, ror #16
    ea80:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    ea84:	bge	1d4c684 <pclose@plt+0x1d4a63c>
    ea88:	blcs	2913c <pclose@plt+0x270f4>
    ea8c:	bge	170bb8c <pclose@plt+0x1709b44>
    ea90:	blt	1c8ca90 <pclose@plt+0x1c8aa48>
    ea94:	ldrtmi	r6, [r0], -fp, ror #16
    ea98:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    ea9c:	bge	1a4c79c <pclose@plt+0x1a4a754>
    eaa0:	blcs	29154 <pclose@plt+0x2710c>
    eaa4:	bge	140bba4 <pclose@plt+0x1409b5c>
    eaa8:	blt	198caa8 <pclose@plt+0x198aa60>
    eaac:	ldrdcc	pc, [ip], #139	; 0x8b
    eab0:			; <UNDEFINED> instruction: 0xf57e0799
    eab4:			; <UNDEFINED> instruction: 0xf89aa853
    eab8:	blcs	1e9ab18 <pclose@plt+0x1e98ad0>
    eabc:	stmdage	lr, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    eac0:	blt	168cac0 <pclose@plt+0x168aa78>
    eac4:	mulscc	r4, sl, r8
    eac8:	svclt	0x00082b52
    eacc:	strvc	pc, [r3, -fp, lsl #10]!
    ead0:	bge	164bcd0 <pclose@plt+0x1649c88>
    ead4:	blt	164cad4 <pclose@plt+0x164aa8c>
    ead8:	stmvc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    eadc:	ldr	r4, [r8], #-1151	; 0xfffffb81
    eae0:	ldmdavc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    eae4:			; <UNDEFINED> instruction: 0xf7ff447f
    eae8:			; <UNDEFINED> instruction: 0xf8dfb9f2
    eaec:	ldrbtmi	r7, [pc], #-2168	; eaf4 <pclose@plt+0xcaac>
    eaf0:	blt	ff8ccaf4 <pclose@plt+0xff8caaac>
    eaf4:	ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    eaf8:	strb	r4, [r5, #1151]	; 0x47f
    eafc:	stmdavc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    eb00:			; <UNDEFINED> instruction: 0xf7fe447f
    eb04:			; <UNDEFINED> instruction: 0xf8dfb92a
    eb08:	ldrbtmi	r7, [pc], #-2152	; eb10 <pclose@plt+0xcac8>
    eb0c:	bllt	ccb0c <pclose@plt+0xcaac4>
    eb10:	stmdavc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    eb14:			; <UNDEFINED> instruction: 0xf7fe447f
    eb18:			; <UNDEFINED> instruction: 0xf8dfbfc1
    eb1c:	ldrbtmi	r7, [pc], #-2140	; eb24 <pclose@plt+0xcadc>
    eb20:	mrclt	7, 2, APSR_nzcv, cr14, cr14, {7}
    eb24:	ldmdavc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    eb28:			; <UNDEFINED> instruction: 0xf7fe447f
    eb2c:			; <UNDEFINED> instruction: 0xf8dfbea0
    eb30:	ldrbtmi	r7, [pc], #-2128	; eb38 <pclose@plt+0xcaf0>
    eb34:	bllt	fef4cb34 <pclose@plt+0xfef4aaec>
    eb38:	stmdavc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    eb3c:	ldrt	r4, [r3], #-1151	; 0xfffffb81
    eb40:	stmdavc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    eb44:	strb	r4, [lr, #-1151]	; 0xfffffb81
    eb48:	stmdavc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    eb4c:			; <UNDEFINED> instruction: 0xf7ff447f
    eb50:			; <UNDEFINED> instruction: 0xf8dfba61
    eb54:	ldrbtmi	r7, [pc], #-2108	; eb5c <pclose@plt+0xcb14>
    eb58:	blt	5ccb5c <pclose@plt+0x5cab14>
    eb5c:	ldmdavs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    eb60:			; <UNDEFINED> instruction: 0x3608447e
    eb64:	stmiblt	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eb68:	stmdavc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    eb6c:			; <UNDEFINED> instruction: 0xf7ff447f
    eb70:			; <UNDEFINED> instruction: 0xf8dfb912
    eb74:	ldrbtmi	r7, [pc], #-2088	; eb7c <pclose@plt+0xcb34>
    eb78:	stmdalt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eb7c:	stmdavc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    eb80:			; <UNDEFINED> instruction: 0xf7fe447f
    eb84:			; <UNDEFINED> instruction: 0xf8dfbfd3
    eb88:	ldrbtmi	r7, [pc], #-2076	; eb90 <pclose@plt+0xcb48>
    eb8c:	bllt	20cb8c <pclose@plt+0x20ab44>
    eb90:	ldmdavc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    eb94:	ldrb	r4, [sl], #1151	; 0x47f
    eb98:	ldmdavc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    eb9c:	strb	r4, [sl], #-1151	; 0xfffffb81
    eba0:	stmdavc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    eba4:			; <UNDEFINED> instruction: 0xf7ff447f
    eba8:			; <UNDEFINED> instruction: 0xf8dfb943
    ebac:	ldrbtmi	r7, [pc], #-2056	; ebb4 <pclose@plt+0xcb6c>
    ebb0:	bllt	17ccbb4 <pclose@plt+0x17cab6c>
    ebb4:	stmdavc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ebb8:			; <UNDEFINED> instruction: 0xf7ff447f
    ebbc:			; <UNDEFINED> instruction: 0xf8dfbb09
    ebc0:	ldrbtmi	r7, [pc], #-2044	; ebc8 <pclose@plt+0xcb80>
    ebc4:			; <UNDEFINED> instruction: 0xf8dbe472
    ebc8:			; <UNDEFINED> instruction: 0x46286178
    ebcc:	ldrdcc	pc, [ip], #139	; 0x8b
    ebd0:	vst1.8	{d9-d11}, [r3], lr
    ebd4:	movwls	r2, #62336	; 0xf380
    ebd8:			; <UNDEFINED> instruction: 0xf876f7f8
    ebdc:	ubfxcs	pc, pc, #17, #1
    ebe0:	vst1.8	{d20-d22}, [pc :128], fp
    ebe4:	ldrbtmi	r7, [sl], #-256	; 0xffffff00
    ebe8:	ldrbvc	pc, [ip, r2, lsl #12]!	; <UNPREDICTABLE>
    ebec:			; <UNDEFINED> instruction: 0x27d4f8df
    ebf0:	strmi	r4, [r6], #-1146	; 0xfffffb86
    ebf4:			; <UNDEFINED> instruction: 0xf7f34638
    ebf8:	addmi	lr, r6, #60, 18	; 0xf0000
    ebfc:	cmphi	r1, #192, 4	; <UNPREDICTABLE>
    ec00:	blcs	35844 <pclose@plt+0x337fc>
    ec04:	sbcshi	pc, r5, #64	; 0x40
    ec08:	sbfxvc	pc, pc, #17, #29
    ec0c:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    ec10:	sbfxeq	pc, pc, #17, #25
    ec14:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    ec18:	sbfxcs	pc, pc, #17, #21
    ec1c:			; <UNDEFINED> instruction: 0xf8df4619
    ec20:	ldrbtmi	r5, [r8], #-1972	; 0xfffff84c
    ec24:			; <UNDEFINED> instruction: 0xf600447a
    ec28:	ldrbtmi	r4, [sp], #-172	; 0xffffff54
    ec2c:	rscsvc	pc, ip, #2097152	; 0x200000
    ec30:	strvs	lr, [r1], -sp, asr #19
    ec34:			; <UNDEFINED> instruction: 0xf7ff9700
    ec38:			; <UNDEFINED> instruction: 0xf8dfba52
    ec3c:	orrcs	r6, r0, #156, 14	; 0x2700000
    ec40:			; <UNDEFINED> instruction: 0x0798f8df
    ec44:	stceq	0, cr15, [r0], {79}	; 0x4f
    ec48:	andls	r4, r1, #2113929216	; 0x7e000000
    ec4c:			; <UNDEFINED> instruction: 0x46194478
    ec50:	andcs	r9, r1, #0
    ec54:	andvs	pc, ip, r6, lsl #12
    ec58:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    ec5c:	ldmib	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ec60:	sfmle	f4, 4, [sp, #-672]	; 0xfffffd60
    ec64:	eorcs	r1, fp, #1712	; 0x6b0
    ec68:			; <UNDEFINED> instruction: 0xf04f2b7e
    ec6c:	svclt	0x00840c00
    ec70:	ldrbcs	r2, [pc, #-894]!	; e8fa <pclose@plt+0xc8b2>
    ec74:	strtmi	r4, [lr], #-1075	; 0xfffffbcd
    ec78:	cdpcs	8, 0, cr15, cr12, cr3, {4}
    ec7c:	cdpgt	8, 0, cr15, cr12, cr6, {4}
    ec80:			; <UNDEFINED> instruction: 0xf0402f00
    ec84:			; <UNDEFINED> instruction: 0xf8df828b
    ec88:	ldrbtmi	r7, [pc], #-1880	; ec90 <pclose@plt+0xcc48>
    ec8c:			; <UNDEFINED> instruction: 0xf8df3708
    ec90:	vst1.16	{d16}, [pc :64], r4
    ec94:			; <UNDEFINED> instruction: 0xf8df7300
    ec98:			; <UNDEFINED> instruction: 0x46196750
    ec9c:			; <UNDEFINED> instruction: 0x274cf8df
    eca0:	ldrbtmi	r4, [lr], #-1144	; 0xfffffb88
    eca4:	adcmi	pc, ip, r0, lsl #12
    eca8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    ecac:			; <UNDEFINED> instruction: 0xf7ff5501
    ecb0:			; <UNDEFINED> instruction: 0xf8dfbb40
    ecb4:	ldrbtmi	r7, [pc], #-1852	; ecbc <pclose@plt+0xcc74>
    ecb8:	ldclt	7, cr15, [r5, #-1016]!	; 0xfffffc08
    ecbc:			; <UNDEFINED> instruction: 0x7734f8df
    ecc0:			; <UNDEFINED> instruction: 0xf7ff447f
    ecc4:			; <UNDEFINED> instruction: 0xf8dfba49
    ecc8:	ldrbtmi	r2, [sl], #-1840	; 0xfffff8d0
    eccc:	addcc	pc, ip, #13762560	; 0xd20000
    ecd0:			; <UNDEFINED> instruction: 0xf6fe2b00
    ecd4:			; <UNDEFINED> instruction: 0xf8dfa99e
    ecd8:	ldrbtmi	r1, [r9], #-1828	; 0xfffff8dc
    ecdc:	svcne	0x00fcf8d1
    ece0:			; <UNDEFINED> instruction: 0xf6be428b
    ece4:			; <UNDEFINED> instruction: 0xf8d4a996
    ece8:	mrrcne	0, 9, r4, r8, cr12
    ecec:			; <UNDEFINED> instruction: 0xf8c24631
    ecf0:	bl	10f728 <pclose@plt+0x10d6e0>
    ecf4:	strtmi	r2, [r0], -r3, asr #9
    ecf8:	svc	0x001cf7f2
    ecfc:			; <UNDEFINED> instruction: 0xf0402800
    ed00:			; <UNDEFINED> instruction: 0xf8df8322
    ed04:	ldrbtmi	r0, [r8], #-1788	; 0xfffff904
    ed08:	ldm	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ed0c:	stmiblt	r1, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ed10:	ldrtmi	r9, [r0], -pc, lsl #26
    ed14:			; <UNDEFINED> instruction: 0xf7f81e69
    ed18:			; <UNDEFINED> instruction: 0xf8dff819
    ed1c:	vst1.64	{d18-d20}, [pc :128], r8
    ed20:	strls	r7, [r2], -r0, lsl #6
    ed24:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    ed28:	andcs	r9, r1, #0, 4
    ed2c:	eorcs	r9, fp, r1
    ed30:	ldrtmi	r9, [r8], -r3
    ed34:	ldmdb	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ed38:			; <UNDEFINED> instruction: 0xf7f74638
    ed3c:	bls	44ec58 <pclose@plt+0x44cc10>
    ed40:			; <UNDEFINED> instruction: 0xf8c22301
    ed44:			; <UNDEFINED> instruction: 0xf8c23f10
    ed48:	strmi	r3, [r5], #-3896	; 0xfffff0c8
    ed4c:	blt	fe24cd50 <pclose@plt+0xfe24ad08>
    ed50:	ssatvc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    ed54:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    ed58:	ssatcs	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    ed5c:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    ed60:	andmi	pc, ip, r7, lsl #12
    ed64:	stm	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ed68:	lfmle	f4, 4, [r0, #-672]	; 0xfffffd60
    ed6c:	vceq.f32	<illegal reg q8.5>, q0, <illegal reg q13.5>
    ed70:			; <UNDEFINED> instruction: 0xf5b311ff
    ed74:			; <UNDEFINED> instruction: 0xf04f7fff
    ed78:	svclt	0x0084022b
    ed7c:	mvnsvc	pc, #1325400064	; 0x4f000000
    ed80:	ldrtmi	r4, [fp], #-1549	; 0xfffff9f3
    ed84:			; <UNDEFINED> instruction: 0xf883442f
    ed88:			; <UNDEFINED> instruction: 0xf8872c0c
    ed8c:	blls	3a9dc4 <pclose@plt+0x3a7d7c>
    ed90:			; <UNDEFINED> instruction: 0xf0402b00
    ed94:			; <UNDEFINED> instruction: 0xf8df8280
    ed98:	ldrbtmi	r7, [pc], #-1656	; eda0 <pclose@plt+0xcd58>
    ed9c:			; <UNDEFINED> instruction: 0xf8df3708
    eda0:	vst1.16	{d16-d18}, [pc :256], r4
    eda4:			; <UNDEFINED> instruction: 0xf8df7300
    eda8:			; <UNDEFINED> instruction: 0x46192670
    edac:			; <UNDEFINED> instruction: 0x666cf8df
    edb0:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    edb4:	adcmi	pc, ip, r0, lsl #12
    edb8:			; <UNDEFINED> instruction: 0xf602447e
    edbc:	stmib	sp, {r2, r3, r9, lr}^
    edc0:	strls	r5, [r0, -r1, lsl #10]
    edc4:	stclt	7, cr15, [sl], {254}	; 0xfe
    edc8:	ldrtmi	r9, [r0], -pc, lsl #26
    edcc:			; <UNDEFINED> instruction: 0xf7f71e69
    edd0:			; <UNDEFINED> instruction: 0xf8dfffbd
    edd4:	vst1.16	{d18-d20}, [pc], ip
    edd8:	strls	r7, [r2], -r0, lsl #6
    eddc:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    ede0:	andcs	r9, r1, #0, 4
    ede4:	eorcs	r9, fp, r1
    ede8:	ldrtmi	r9, [r8], -r3
    edec:	ldmdb	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    edf0:			; <UNDEFINED> instruction: 0xf7f74638
    edf4:	bls	44eba0 <pclose@plt+0x44cb58>
    edf8:			; <UNDEFINED> instruction: 0xf8c22301
    edfc:			; <UNDEFINED> instruction: 0xf8c23f10
    ee00:	strmi	r3, [r5], #-3872	; 0xfffff0e0
    ee04:	stmdalt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ee08:			; <UNDEFINED> instruction: 0x7618f8df
    ee0c:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    ee10:			; <UNDEFINED> instruction: 0x2614f8df
    ee14:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    ee18:	andmi	pc, ip, r7, lsl #12
    ee1c:	stmda	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ee20:	lfmle	f4, 4, [r0, #-672]	; 0xfffffd60
    ee24:	vceq.f32	<illegal reg q8.5>, q0, <illegal reg q13.5>
    ee28:			; <UNDEFINED> instruction: 0xf5b311ff
    ee2c:			; <UNDEFINED> instruction: 0xf04f7fff
    ee30:	svclt	0x0084022b
    ee34:	mvnsvc	pc, #1325400064	; 0x4f000000
    ee38:	ldrtmi	r4, [fp], #-1549	; 0xfffff9f3
    ee3c:			; <UNDEFINED> instruction: 0xf883442f
    ee40:			; <UNDEFINED> instruction: 0xf8872c0c
    ee44:	blls	3a9e7c <pclose@plt+0x3a7e34>
    ee48:			; <UNDEFINED> instruction: 0xf0402b00
    ee4c:			; <UNDEFINED> instruction: 0xf8df8221
    ee50:	ldrbtmi	r7, [pc], #-1500	; ee58 <pclose@plt+0xce10>
    ee54:			; <UNDEFINED> instruction: 0xf8df3708
    ee58:	vst3.<illegal width 64>	{d16,d18,d20}, [pc :64], r8
    ee5c:			; <UNDEFINED> instruction: 0xf8df7300
    ee60:			; <UNDEFINED> instruction: 0x461925d4
    ee64:	ldrbvs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    ee68:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    ee6c:	adcmi	pc, ip, r0, lsl #12
    ee70:			; <UNDEFINED> instruction: 0xf602447e
    ee74:	stmib	sp, {r2, r3, r9, lr}^
    ee78:	strls	r5, [r0, -r1, lsl #10]
    ee7c:	stclt	7, cr15, [lr], #-1016	; 0xfffffc08
    ee80:	ldrtmi	r9, [r0], -pc, lsl #26
    ee84:			; <UNDEFINED> instruction: 0xf7f71e69
    ee88:			; <UNDEFINED> instruction: 0xf8dfff61
    ee8c:	vst3.32	{d18,d20,d22}, [pc :256], r0
    ee90:	strls	r7, [r2], -r0, lsl #6
    ee94:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    ee98:	andcs	r9, r1, #0, 4
    ee9c:	eorcs	r9, fp, r1
    eea0:	ldrtmi	r9, [r8], -r3
    eea4:	ldm	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eea8:			; <UNDEFINED> instruction: 0xf7f74638
    eeac:	bls	44eae8 <pclose@plt+0x44caa0>
    eeb0:			; <UNDEFINED> instruction: 0xf8c22301
    eeb4:			; <UNDEFINED> instruction: 0xf8c23f10
    eeb8:	strmi	r3, [r5], #-3888	; 0xfffff0d0
    eebc:	stmiblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eec0:	ldrbvc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    eec4:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    eec8:	ldrbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    eecc:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    eed0:	andmi	pc, ip, r7, lsl #12
    eed4:	svc	0x00ccf7f2
    eed8:	lfmle	f4, 4, [r0, #-672]	; 0xfffffd60
    eedc:	vceq.f32	<illegal reg q8.5>, q0, <illegal reg q13.5>
    eee0:			; <UNDEFINED> instruction: 0xf5b311ff
    eee4:			; <UNDEFINED> instruction: 0xf04f7fff
    eee8:	svclt	0x0084022b
    eeec:	mvnsvc	pc, #1325400064	; 0x4f000000
    eef0:	ldrtmi	r4, [fp], #-1549	; 0xfffff9f3
    eef4:			; <UNDEFINED> instruction: 0xf883442f
    eef8:			; <UNDEFINED> instruction: 0xf8872c0c
    eefc:	blls	3a9f34 <pclose@plt+0x3a7eec>
    ef00:			; <UNDEFINED> instruction: 0xf0402b00
    ef04:			; <UNDEFINED> instruction: 0xf8df81c2
    ef08:	ldrbtmi	r7, [pc], #-1344	; ef10 <pclose@plt+0xcec8>
    ef0c:			; <UNDEFINED> instruction: 0xf8df3708
    ef10:	vst3.8	{d16,d18,d20}, [pc :256], ip
    ef14:			; <UNDEFINED> instruction: 0xf8df7300
    ef18:			; <UNDEFINED> instruction: 0x46192538
    ef1c:	ldrvs	pc, [r4, #-2271]!	; 0xfffff721
    ef20:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    ef24:	adcmi	pc, ip, r0, lsl #12
    ef28:			; <UNDEFINED> instruction: 0xf602447e
    ef2c:	stmib	sp, {r2, r3, r9, lr}^
    ef30:	strls	r5, [r0, -r1, lsl #10]
    ef34:	bllt	ff4ccf34 <pclose@plt+0xff4caeec>
    ef38:	ldrtmi	r9, [r0], -pc, lsl #26
    ef3c:			; <UNDEFINED> instruction: 0xf7f71e69
    ef40:			; <UNDEFINED> instruction: 0xf8dfff05
    ef44:	vst3.8	{d18,d20,d22}, [pc :64], r4
    ef48:	strls	r7, [r2], -r0, lsl #6
    ef4c:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    ef50:	andcs	r9, r1, #0, 4
    ef54:	eorcs	r9, fp, r1
    ef58:	ldrtmi	r9, [r8], -r3
    ef5c:	ldmda	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ef60:			; <UNDEFINED> instruction: 0xf7f74638
    ef64:	bls	44ea30 <pclose@plt+0x44c9e8>
    ef68:			; <UNDEFINED> instruction: 0xf8c22301
    ef6c:			; <UNDEFINED> instruction: 0xf8c23f10
    ef70:	strmi	r3, [r5], #-3880	; 0xfffff0d8
    ef74:	blt	fe4ccf78 <pclose@plt+0xfe4caf30>
    ef78:	strbtvc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    ef7c:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    ef80:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    ef84:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    ef88:	andmi	pc, ip, r7, lsl #12
    ef8c:	svc	0x0070f7f2
    ef90:	ble	41f9ac <pclose@plt+0x41d964>
    ef94:	vceq.f32	<illegal reg q8.5>, q0, <illegal reg q13.5>
    ef98:			; <UNDEFINED> instruction: 0xf5b311ff
    ef9c:			; <UNDEFINED> instruction: 0xf04f7fff
    efa0:	svclt	0x0084022b
    efa4:	mvnsvc	pc, #1325400064	; 0x4f000000
    efa8:	ldrtmi	r4, [fp], #-1549	; 0xfffff9f3
    efac:			; <UNDEFINED> instruction: 0xf883442f
    efb0:			; <UNDEFINED> instruction: 0xf8872c0c
    efb4:	blls	3a9fec <pclose@plt+0x3a7fa4>
    efb8:			; <UNDEFINED> instruction: 0xf0402b00
    efbc:			; <UNDEFINED> instruction: 0xf8df816f
    efc0:	ldrbtmi	r7, [pc], #-1188	; efc8 <pclose@plt+0xcf80>
    efc4:			; <UNDEFINED> instruction: 0xf8df3708
    efc8:	vst3.32	{d16-d18}, [pc :128], r0
    efcc:			; <UNDEFINED> instruction: 0xf8df7300
    efd0:			; <UNDEFINED> instruction: 0x4619249c
    efd4:	ldrvs	pc, [r8], #2271	; 0x8df
    efd8:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    efdc:	adcmi	pc, ip, r0, lsl #12
    efe0:			; <UNDEFINED> instruction: 0xf602447e
    efe4:	stmib	sp, {r2, r3, r9, lr}^
    efe8:	strls	r5, [r0, -r1, lsl #10]
    efec:	bllt	1dccfec <pclose@plt+0x1dcafa4>
    eff0:	strcc	pc, [r0], #2271	; 0x8df
    eff4:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    eff8:	ldrbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    effc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    f000:			; <UNDEFINED> instruction: 0x46334618
    f004:			; <UNDEFINED> instruction: 0xf6004606
    f008:			; <UNDEFINED> instruction: 0xf7f2400c
    f00c:	adcmi	lr, r8, #50, 30	; 0xc8
    f010:	mcrne	13, 3, sp, cr11, cr0, {0}
    f014:	mvnsne	pc, r0, asr #4
    f018:	svcvc	0x00fff5b3
    f01c:	eoreq	pc, fp, #79	; 0x4f
    f020:			; <UNDEFINED> instruction: 0xf44fbf84
    f024:			; <UNDEFINED> instruction: 0x460d73ff
    f028:	ldmdbne	r1!, {r0, r1, r4, r5, sl, lr}^
    f02c:	stccs	8, cr15, [ip], {131}	; 0x83
    f030:	stcvc	8, cr15, [ip], {129}	; 0x81
    f034:	blcs	35c74 <pclose@plt+0x33c2c>
    f038:	msrhi	CPSR_s, r0, asr #32
    f03c:	ldrtvc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f040:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    f044:	ldrteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f048:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    f04c:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f050:			; <UNDEFINED> instruction: 0xf8df4619
    f054:	ldrbtmi	r6, [r8], #-1076	; 0xfffffbcc
    f058:			; <UNDEFINED> instruction: 0xf600447a
    f05c:	ldrbtmi	r4, [lr], #-172	; 0xffffff54
    f060:	andmi	pc, ip, #2097152	; 0x200000
    f064:	strpl	lr, [r1, #-2509]	; 0xfffff633
    f068:			; <UNDEFINED> instruction: 0xf7fe9700
    f06c:			; <UNDEFINED> instruction: 0x0788bb37
    f070:	svcge	0x00e1f57d
    f074:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    f078:	ldrbtmi	r9, [fp], #-2570	; 0xfffff5f6
    f07c:	mcrcc	8, 4, pc, cr12, cr3, {6}	; <UNPREDICTABLE>
    f080:	cfldrs	mvf4, [r3, #76]	; 0x4c
    f084:	vmov.f32	s14, #128	; 0xc0000000 -2.0
    f088:	vsub.f32	s15, s14, s14
    f08c:			; <UNDEFINED> instruction: 0xf7fd7a87
    f090:	ldmmi	pc!, {r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    f094:			; <UNDEFINED> instruction: 0xf8df2600
    f098:			; <UNDEFINED> instruction: 0xf50b93fc
    f09c:	ldrbtmi	r7, [r8], #-2579	; 0xfffff5ed
    f0a0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f0a4:	svc	0x0010f7f2
    f0a8:			; <UNDEFINED> instruction: 0xf7f24638
    f0ac:	ldmibmi	sl!, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}^
    f0b0:	ldrbtmi	r4, [r9], #2810	; 0xafa
    f0b4:			; <UNDEFINED> instruction: 0xf8d54479
    f0b8:	ldrbtmi	r5, [sl], #-156	; 0xffffff64
    f0bc:	addcc	pc, ip, #13697024	; 0xd10000
    f0c0:	svceq	0x00fcf8d2
    f0c4:	sbcseq	r1, fp, #23040	; 0x5a00
    f0c8:	svclt	0x00b84282
    f0cc:	addcs	pc, ip, #12648448	; 0xc10000
    f0d0:	cdpge	4, 1, cr5, cr3, cr14, {7}
    f0d4:	ldrbtmi	r4, [sp], #-3570	; 0xfffff20e
    f0d8:	streq	pc, [ip, #1541]	; 0x605
    f0dc:	andhi	pc, r4, r5, lsl #16
    f0e0:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    f0e4:	strbcs	pc, [r0, #-2267]!	; 0xfffff725	; <UNPREDICTABLE>
    f0e8:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
    f0ec:	ldrtmi	r9, [r0], -r0, lsl #10
    f0f0:	andls	r9, r3, #4, 14	; 0x100000
    f0f4:			; <UNDEFINED> instruction: 0xf8cd2201
    f0f8:			; <UNDEFINED> instruction: 0xf7f2a008
    f0fc:	ldrtmi	lr, [r0], -lr, lsl #31
    f100:	mcr	7, 7, pc, cr2, cr2, {7}	; <UNPREDICTABLE>
    f104:	strbne	pc, [r0, #-2267]!	; 0xfffff725	; <UNPREDICTABLE>
    f108:	strbcc	pc, [r4, #-2267]!	; 0xfffff725	; <UNPREDICTABLE>
    f10c:	ldrmi	r7, [ip], #-2058	; 0xfffff7f6
    f110:			; <UNDEFINED> instruction: 0xb12a4425
    f114:			; <UNDEFINED> instruction: 0xf7f24628
    f118:	strdlt	lr, [r8, -r0]
    f11c:	ldrble	r1, [sp, #2884]	; 0xb44
    f120:			; <UNDEFINED> instruction: 0xf44f4ce0
    f124:	stmiami	r0!, {r8, r9, sp, lr}^
    f128:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
    f12c:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    f130:	andls	r9, r0, r1, lsl #10
    f134:	ldrbvc	pc, [r2, #-1284]!	; 0xfffffafc	; <UNPREDICTABLE>
    f138:	strls	r4, [r2, #-1584]	; 0xfffff9d0
    f13c:	svc	0x006cf7f2
    f140:			; <UNDEFINED> instruction: 0xf7f24630
    f144:			; <UNDEFINED> instruction: 0x2321eec2
    f148:	addeq	pc, ip, r4, lsl #12
    f14c:	stmcc	ip, {r2, r7, fp, ip, sp, lr, pc}
    f150:	stclt	7, cr15, [r4, #1012]!	; 0x3f4
    f154:	ldrbtmi	r4, [pc], #-4053	; f15c <pclose@plt+0xd114>
    f158:	blt	fec4d158 <pclose@plt+0xfec4b110>
    f15c:	ldrbtmi	r4, [pc], #-4052	; f164 <pclose@plt+0xd11c>
    f160:	stcllt	7, cr15, [r8, #1016]	; 0x3f8
    f164:	ldrbtmi	r4, [pc], #-4051	; f16c <pclose@plt+0xd124>
    f168:	stclt	7, cr15, [lr], #-1016	; 0xfffffc08
    f16c:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    f170:	ldclt	7, cr15, [r8, #1016]	; 0x3f8
    f174:	ldrbtmi	r4, [fp], #-3025	; 0xfffff42f
    f178:	blt	fec0d17c <pclose@plt+0xfec0b134>
    f17c:	ldrbtmi	r4, [fp], #-3024	; 0xfffff430
    f180:	bllt	ffecd180 <pclose@plt+0xffecb138>
    f184:	ldrbtmi	r4, [fp], #-3023	; 0xfffff431
    f188:	ldmlt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f18c:	ldrbtmi	r4, [pc], #-4046	; f194 <pclose@plt+0xd14c>
    f190:	ldmlt	r9, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f194:	ldrbtmi	r4, [pc], #-4045	; f19c <pclose@plt+0xd154>
    f198:	blt	ff14d19c <pclose@plt+0xff14b154>
    f19c:	ldrbtmi	r4, [pc], #-4044	; f1a4 <pclose@plt+0xd15c>
    f1a0:	svcmi	0x00cce575
    f1a4:			; <UNDEFINED> instruction: 0xf7fe447f
    f1a8:	svcmi	0x00cbb83f
    f1ac:			; <UNDEFINED> instruction: 0xf7ff447f
    f1b0:	svcmi	0x00cabb01
    f1b4:	str	r4, [fp, #-1151]!	; 0xfffffb81
    f1b8:	vst2.<illegal width 64>	{d20-d21}, [pc], r9
    f1bc:	svcmi	0x00c93300
    f1c0:	stclmi	0, cr0, [r9, #584]	; 0x248
    f1c4:	ldrbtmi	r4, [pc], #-1144	; f1cc <pclose@plt+0xd184>
    f1c8:	ldrbtmi	r9, [sp], #-513	; 0xfffffdff
    f1cc:	ldrmi	r9, [r9], -r3, lsl #12
    f1d0:	strls	r2, [r2, -r1, lsl #4]
    f1d4:	strls	r4, [r0, #-1542]	; 0xfffff9fa
    f1d8:	svc	0x001ef7f2
    f1dc:	ldrdcc	pc, [ip], #139	; 0x8b
    f1e0:	blt	d4d1e0 <pclose@plt+0xd4b198>
    f1e4:			; <UNDEFINED> instruction: 0xf04f9d11
    f1e8:	orrcs	r0, r0, #60, 24	; 0x3c00
    f1ec:	beq	44aa54 <pclose@plt+0x448a0c>
    f1f0:	blx	fe9579fe <pclose@plt+0xfe9559b6>
    f1f4:	ldmibmi	sp!, {r1, r2, r8, sl, ip}
    f1f8:	tstls	r0, r9, ror r4
    f1fc:	stmdbeq	sp!, {r0, r3, r4, r9, sl, lr}^
    f200:	blx	33460e <pclose@plt+0x3325c6>
    f204:			; <UNDEFINED> instruction: 0x96026615
    f208:	svc	0x0006f7f2
    f20c:			; <UNDEFINED> instruction: 0xf6bd4287
    f210:	cdpmi	14, 11, cr10, cr7, cr4, {3}
    f214:	cdp	3, 1, cr2, cr8, cr0, {4}
    f218:			; <UNDEFINED> instruction: 0x46190a10
    f21c:	andcs	r4, r1, #2113929216	; 0x7e000000
    f220:	strls	r9, [r0], -r1, lsl #10
    f224:	mrc	7, 7, APSR_nzcv, cr8, cr2, {7}
    f228:			; <UNDEFINED> instruction: 0xf6bd4287
    f22c:	mrcls	14, 0, sl, cr0, cr6, {2}
    f230:	stcls	3, cr2, [ip, #-512]	; 0xfffffe00
    f234:	stmiami	pc!, {r0, r9, sp}	; <UNPREDICTABLE>
    f238:	blx	fe960b06 <pclose@plt+0xfe95eabe>
    f23c:	ldrbtmi	r1, [r8], #-1281	; 0xfffffaff
    f240:	andls	r4, r0, r9, lsl r6
    f244:	beq	44aaac <pclose@plt+0x448a64>
    f248:	strls	r0, [r1, #-3565]	; 0xfffff213
    f24c:	mcr	7, 7, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
    f250:			; <UNDEFINED> instruction: 0xf6bd4287
    f254:	stmdbls	sp, {r1, r6, r9, sl, fp, sp, pc}
    f258:	bmi	fe9d8060 <pclose@plt+0xfe9d6018>
    f25c:	beq	44aac4 <pclose@plt+0x448a7c>
    f260:	strne	pc, [r6, #-2977]	; 0xfffff45f
    f264:			; <UNDEFINED> instruction: 0x4619447a
    f268:	andcs	r9, r1, #0, 4
    f26c:	strls	r0, [r1, #-3629]	; 0xfffff1d3
    f270:	mrc	7, 6, APSR_nzcv, cr2, cr2, {7}
    f274:	svclt	0x00be4287
    f278:	teqcs	pc, #61440	; 0xf000
    f27c:	orrcc	pc, r4, r2, lsr #17
    f280:	mcrlt	7, 1, pc, cr11, cr13, {7}	; <UNPREDICTABLE>
    f284:	ldrbtmi	r4, [pc], #-3997	; f28c <pclose@plt+0xd244>
    f288:	svcmi	0x009de6dc
    f28c:			; <UNDEFINED> instruction: 0xe63e447f
    f290:	ldrbtmi	r4, [pc], #-3996	; f298 <pclose@plt+0xd250>
    f294:	svcmi	0x009ce5df
    f298:	str	r4, [r0, #1151]	; 0x47f
    f29c:	ldrbtmi	r4, [pc], #-3995	; f2a4 <pclose@plt+0xd25c>
    f2a0:	mcrls	6, 0, lr, cr14, cr1, {4}
    f2a4:	cdpne	6, 7, cr4, cr1, cr8, {1}
    f2a8:	ldc2l	7, cr15, [r0, #-988]	; 0xfffffc24
    f2ac:	vst1.32	{d20-d21}, [pc :64], r8
    f2b0:	strls	r7, [r2, #-768]	; 0xfffffd00
    f2b4:			; <UNDEFINED> instruction: 0x4619447a
    f2b8:	andcs	r9, r1, #0, 4
    f2bc:	eorcs	r9, fp, r1
    f2c0:	ldrtmi	r9, [r8], -r3
    f2c4:	mcr	7, 5, pc, cr8, cr2, {7}	; <UNPREDICTABLE>
    f2c8:			; <UNDEFINED> instruction: 0xf7f74638
    f2cc:	strmi	pc, [r6], #-3325	; 0xfffff303
    f2d0:	mcrls	4, 0, lr, cr14, cr6, {4}
    f2d4:	cdpne	6, 7, cr4, cr1, cr8, {1}
    f2d8:	ldc2	7, cr15, [r8, #-988]!	; 0xfffffc24
    f2dc:	vst1.32	{d20-d21}, [pc]!
    f2e0:	strls	r7, [r2, #-768]	; 0xfffffd00
    f2e4:			; <UNDEFINED> instruction: 0x4619447a
    f2e8:	andcs	r9, r1, #0, 4
    f2ec:	eorcs	r9, fp, r1
    f2f0:	ldrtmi	r9, [r8], -r3
    f2f4:	mrc	7, 4, APSR_nzcv, cr0, cr2, {7}
    f2f8:			; <UNDEFINED> instruction: 0xf7f74638
    f2fc:	strmi	pc, [r6], #-3301	; 0xfffff31b
    f300:	blt	148d304 <pclose@plt+0x148b2bc>
    f304:			; <UNDEFINED> instruction: 0xf8db4628
    f308:			; <UNDEFINED> instruction: 0xf7f71174
    f30c:	strmi	pc, [r5], #-3359	; 0xfffff2e1
    f310:	blt	bcd314 <pclose@plt+0xbcb2cc>
    f314:			; <UNDEFINED> instruction: 0xf53d05df
    f318:			; <UNDEFINED> instruction: 0xf7fdacb2
    f31c:			; <UNDEFINED> instruction: 0xf89abe05
    f320:	blcs	1e1b380 <pclose@plt+0x1e19338>
    f324:	ldmdbge	sp!, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    f328:			; <UNDEFINED> instruction: 0xf04f487b
    f32c:	svcmi	0x007b31ff
    f330:	addeq	lr, r2, #1024	; 0x400
    f334:	ldrbtmi	r4, [r8], #-3450	; 0xfffff286
    f338:	vst3.16	{d20-d22}, [pc :256]
    f33c:	ldrbtmi	r3, [sp], #-768	; 0xfffffd00
    f340:	andls	r9, r1, #3145728	; 0x300000
    f344:	ldrtmi	lr, [r1], -r3, asr #14
    f348:			; <UNDEFINED> instruction: 0xf7f24620
    f34c:	strtmi	lr, [r0], -sl, ror #25
    f350:	ldc	7, cr15, [sl, #968]!	; 0x3c8
    f354:	mrclt	7, 2, APSR_nzcv, cr13, cr13, {7}
    f358:	stc	7, cr15, [r0], {242}	; 0xf2
    f35c:	andeq	r7, r1, r8, lsr #10
    f360:	andeq	r7, r1, r0, lsr #10
    f364:	andeq	r7, r1, r6, lsl r5
    f368:	andeq	r7, r1, ip, lsl #10
    f36c:	andeq	r7, r1, r4, lsl #10
    f370:	strdeq	r7, [r1], -sl
    f374:	strdeq	r7, [r1], -r0
    f378:	andeq	r7, r1, r6, ror #9
    f37c:	ldrdeq	r7, [r1], -ip
    f380:	ldrdeq	r7, [r1], -r2
    f384:	andeq	r7, r1, r8, asr #9
    f388:	andeq	r7, r1, r0, asr #9
    f38c:			; <UNDEFINED> instruction: 0x000174b8
    f390:	andeq	r7, r1, lr, lsr #9
    f394:	andeq	r7, r1, r4, lsr #9
    f398:	muleq	r1, r8, r4
    f39c:	andeq	r7, r1, lr, lsl #9
    f3a0:	andeq	r7, r1, r4, lsl #9
    f3a4:	andeq	r7, r1, sl, ror r4
    f3a8:	andeq	r7, r1, r0, ror r4
    f3ac:	andeq	r7, r1, r8, ror #8
    f3b0:	andeq	r7, r1, r0, ror #8
    f3b4:	andeq	r7, r1, r6, asr r4
    f3b8:	andeq	r7, r1, ip, asr #8
    f3bc:	andeq	r7, r1, r2, asr #8
    f3c0:	andeq	r9, r1, r6
    f3c4:	strdeq	r4, [r0], -r8
    f3c8:	strdeq	r7, [r1], -r8
    f3cc:	ldrdeq	r7, [r1], -r2
    f3d0:	andeq	r8, r1, r8, asr #31
    f3d4:	andeq	r3, r0, r6, lsl r9
    f3d8:	andeq	r8, r1, r4, lsr #31
    f3dc:	andeq	r3, r0, r8, ror r9
    f3e0:	andeq	r7, r1, sl, ror r3
    f3e4:	andeq	r7, r1, r4, asr lr
    f3e8:	muleq	r0, lr, r8
    f3ec:	andeq	r8, r1, r4, asr #30
    f3f0:	andeq	r7, r1, lr, asr #6
    f3f4:	andeq	r7, r1, r4, asr #6
    f3f8:	andeq	r7, r1, sl, lsr r3
    f3fc:	andeq	r7, r1, sl, lsl lr
    f400:	strdeq	r6, [r0], -sl
    f404:	andeq	r3, r0, sl, lsr #17
    f408:	muleq	r1, r0, lr
    f40c:	andeq	r4, r0, sl, lsl #7
    f410:	andeq	r7, r1, sl, ror #4
    f414:	andeq	r7, r1, r4, asr #26
    f418:	andeq	r8, r1, sl, lsr lr
    f41c:	andeq	r3, r0, r8, lsl #15
    f420:	strdeq	r3, [r0], -r2
    f424:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    f428:	ldrdeq	r4, [r0], -r2
    f42c:			; <UNDEFINED> instruction: 0x000171b2
    f430:	andeq	r7, r1, ip, lsl #25
    f434:	andeq	r8, r1, r2, lsl #27
    f438:	ldrdeq	r3, [r0], -r0
    f43c:	andeq	r3, r0, sl, lsr r7
    f440:	andeq	r8, r1, r0, lsr #26
    f444:	andeq	r4, r0, sl, lsl r2
    f448:	strdeq	r7, [r1], -sl
    f44c:	ldrdeq	r7, [r1], -r4
    f450:	andeq	r8, r1, sl, asr #25
    f454:	andeq	r3, r0, r8, lsl r6
    f458:	andeq	r3, r0, r2, lsl #13
    f45c:	andeq	r8, r1, r8, ror #24
    f460:	andeq	r4, r0, r2, ror #2
    f464:	andeq	r7, r1, r2, asr #32
    f468:	andeq	r7, r1, ip, lsl fp
    f46c:	andeq	r8, r1, r2, lsl ip
    f470:	andeq	r3, r0, r0, ror #10
    f474:	strdeq	r8, [r1], -r0
    f478:	andeq	r4, r0, sl, ror #1
    f47c:	andeq	r6, r1, r4, asr #31
    f480:	muleq	r1, lr, sl
    f484:	muleq	r1, r4, fp
    f488:	andeq	r3, r0, r2, ror #9
    f48c:	andeq	r8, r1, r2, ror fp
    f490:	andeq	r6, r0, r2, ror #10
    f494:	andeq	r3, r0, lr, asr r5
    f498:	andeq	r6, r1, r0, asr pc
    f49c:	andeq	r7, r1, sl, lsr sl
    f4a0:	andeq	r8, r1, r6, lsl fp
    f4a4:	andeq	r8, r1, r2, asr #21
    f4a8:	andeq	r3, r0, r6, lsl #31
    f4ac:	andeq	r6, r1, lr, lsr #29
    f4b0:	andeq	r6, r1, r6, lsr #29
    f4b4:	muleq	r1, lr, lr
    f4b8:	andeq	r6, r0, lr, lsl #15
    f4bc:	andeq	r6, r0, r6, lsl #15
    f4c0:	andeq	r6, r0, lr, ror r7
    f4c4:	andeq	r6, r0, r6, ror r7
    f4c8:	andeq	r6, r1, r6, ror lr
    f4cc:	andeq	r6, r1, lr, ror #28
    f4d0:	andeq	r6, r1, r6, ror #28
    f4d4:	andeq	r6, r1, r0, ror #28
    f4d8:	andeq	r6, r1, r8, asr lr
    f4dc:	andeq	r6, r1, r0, asr lr
    f4e0:	andeq	sl, r1, r0, lsr r5
    f4e4:	andeq	r3, r0, lr, ror #7
    f4e8:	strdeq	r3, [r0], -r2
    f4ec:	andeq	r3, r0, r0, lsl #8
    f4f0:	andeq	r3, r0, r8, ror #7
    f4f4:	andeq	r3, r0, sl, asr #7
    f4f8:	andeq	r3, r0, r8, lsr #7
    f4fc:	andeq	r6, r1, lr, ror sp
    f500:	andeq	r6, r1, r8, ror sp
    f504:	andeq	r6, r1, r2, ror sp
    f508:	andeq	r6, r1, ip, ror #26
    f50c:	andeq	r6, r1, r6, ror #26
    f510:	andeq	r3, r0, ip, lsl r3
    f514:	andeq	r3, r0, ip, ror #5
    f518:			; <UNDEFINED> instruction: 0x0001a3be
    f51c:	andeq	r3, r0, r0, ror #4
    f520:	andeq	r3, r0, lr, asr r2
    f524:	svcmi	0x00f0e92d
    f528:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    f52c:	blhi	ca9e8 <pclose@plt+0xc89a0>
    f530:			; <UNDEFINED> instruction: 0xf8df4605
    f534:	vmax.s8	d14, d0, d16
    f538:			; <UNDEFINED> instruction: 0xf8df3032
    f53c:			; <UNDEFINED> instruction: 0x460f661c
    f540:			; <UNDEFINED> instruction: 0xc618f8df
    f544:			; <UNDEFINED> instruction: 0xf6ad44fe
    f548:			; <UNDEFINED> instruction: 0xf8df0d34
    f54c:	ldrbtmi	r2, [lr], #-1556	; 0xfffff9ec
    f550:	ldrbtmi	sl, [sl], #-3083	; 0xfffff3f5
    f554:	tstvc	r3, r5, lsl #10	; <UNPREDICTABLE>
    f558:	andcs	r9, r1, #0, 4
    f55c:	andne	lr, r1, sp, asr #19
    f560:	cmnvc	r2, r6, lsl #10	; <UNPREDICTABLE>
    f564:	strtmi	r9, [r0], -r3, lsl #2
    f568:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    f56c:			; <UNDEFINED> instruction: 0xf8dc4619
    f570:			; <UNDEFINED> instruction: 0xf8cdc000
    f574:			; <UNDEFINED> instruction: 0xf04fc82c
    f578:			; <UNDEFINED> instruction: 0xf7f20c00
    f57c:			; <UNDEFINED> instruction: 0xf856ed4e
    f580:	blcs	1e7e8 <pclose@plt+0x1c7a0>
    f584:	addshi	pc, r3, r0
    f588:	vmlal.s8	q9, d0, d0
    f58c:	vrhadd.s8	d24, d0, d4
    f590:	addsmi	r7, r8, #-67108861	; 0xfc000003
    f594:	stmdane	r3!, {r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
    f598:	adcmi	r1, r3, #14876672	; 0xe30000
    f59c:	ldrmi	sp, [sl], -sl, lsl #18
    f5a0:	addsmi	lr, r4, #2
    f5a4:	rscshi	pc, r7, r0
    f5a8:	bcc	60dfc <pclose@plt+0x5edb4>
    f5ac:	stcne	8, cr15, [r1], {19}
    f5b0:	rscsle	r2, r6, r0, lsr #18
    f5b4:	strtmi	r2, [r0], -r0, lsl #4
    f5b8:			; <UNDEFINED> instruction: 0xf7f2701a
    f5bc:			; <UNDEFINED> instruction: 0xf8dfec86
    f5c0:			; <UNDEFINED> instruction: 0xf8d545a4
    f5c4:	ldrbtmi	r2, [ip], #-1384	; 0xfffffa98
    f5c8:	ldrdcc	pc, [ip], #133	; 0x85
    f5cc:	ldreq	r9, [r9, r5, lsl #4]
    f5d0:	ldrmi	r6, [r6], -r2, lsr #17
    f5d4:	rschi	pc, r6, r0, lsl #2
    f5d8:	strgt	pc, [ip, #2271]	; 0x8df
    f5dc:	svceq	0x0004f013
    f5e0:	ldrdcs	pc, [r8], #133	; 0x85
    f5e4:	cdpeq	0, 1, cr15, cr4, cr15, {2}
    f5e8:			; <UNDEFINED> instruction: 0x463144fc
    f5ec:			; <UNDEFINED> instruction: 0xf04fbf0c
    f5f0:			; <UNDEFINED> instruction: 0x260136ff
    f5f4:	blx	3a7696 <pclose@plt+0x3a564e>
    f5f8:			; <UNDEFINED> instruction: 0xf8dfc602
    f5fc:			; <UNDEFINED> instruction: 0xf003c570
    f600:	stmdals	r5, {r7, r9, sl, fp}
    f604:			; <UNDEFINED> instruction: 0xf00344fc
    f608:	andcs	r0, r4, #64, 6
    f60c:	stccc	8, cr15, [r8], #-784	; 0xfffffcf0
    f610:	sbc	pc, r0, #204, 16	; 0xcc0000
    f614:			; <UNDEFINED> instruction: 0xf7f269b3
    f618:	stmiavs	r6!, {r4, r6, r7, sl, fp, sp, lr, pc}
    f61c:	ldrsbcc	pc, [r0, #-133]!	; 0xffffff7b	; <UNPREDICTABLE>
    f620:			; <UNDEFINED> instruction: 0xf0402b00
    f624:			; <UNDEFINED> instruction: 0xf8d5815d
    f628:	vld4.<illegal width 64>	{d3-d6}, [r3], ip
    f62c:			; <UNDEFINED> instruction: 0xf8c53380
    f630:			; <UNDEFINED> instruction: 0xf8d530cc
    f634:			; <UNDEFINED> instruction: 0xf8d52158
    f638:	adcsmi	r4, sl, #108, 2
    f63c:	mrrcne	15, 11, fp, r7, cr8
    f640:	svclt	0x00d42f01
    f644:	andcs	r2, r1, #0, 4
    f648:	svclt	0x00a842b4
    f64c:			; <UNDEFINED> instruction: 0xf0132200
    f650:			; <UNDEFINED> instruction: 0xf0400320
    f654:	bcs	2f874 <pclose@plt+0x2d82c>
    f658:			; <UNDEFINED> instruction: 0xf8dfd06f
    f65c:			; <UNDEFINED> instruction: 0x26018514
    f660:			; <UNDEFINED> instruction: 0xf8d544f8
    f664:			; <UNDEFINED> instruction: 0xf8522568
    f668:	stmdblt	fp, {r2, r5, sp}
    f66c:	cmnlt	fp, r3, lsl r9
    f670:	ldrdcc	pc, [r0, r5]
    f674:	suble	r2, r6, r5, asr fp
    f678:	subsle	r2, r9, r5, ror fp
    f67c:	eorsle	r2, r9, r0, lsl #22
    f680:	ldrdcc	pc, [r4, r5]
    f684:			; <UNDEFINED> instruction: 0xf383fab3
    f688:	bllt	fe6d1bfc <pclose@plt+0xfe6cfbb4>
    f68c:	ldrdcc	pc, [r8], -r8
    f690:	adcmi	r3, r3, #16777216	; 0x1000000
    f694:	movwcs	fp, #4052	; 0xfd4
    f698:	adcsmi	r2, lr, #67108864	; 0x4000000
    f69c:	movwcs	fp, #4008	; 0xfa8
    f6a0:	suble	r2, fp, r0, lsl #22
    f6a4:	ldrdcc	pc, [ip], #133	; 0x85
    f6a8:	wfieq
    f6ac:			; <UNDEFINED> instruction: 0xf8dfe7d9
    f6b0:	ldrbtmi	r2, [sl], #-1220	; 0xfffffb3c
    f6b4:	addcc	pc, ip, #13762560	; 0xd20000
    f6b8:	blle	fe01a2c0 <pclose@plt+0xfe018278>
    f6bc:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    f6c0:			; <UNDEFINED> instruction: 0xf8d14479
    f6c4:	addmi	r1, fp, #252, 30	; 0x3f0
    f6c8:	svcge	0x0079f6bf
    f6cc:			; <UNDEFINED> instruction: 0x609cf8d6
    f6d0:	bl	1a0f5c <pclose@plt+0x19ef14>
    f6d4:	movwcc	r2, #5827	; 0x16c3
    f6d8:	addcc	pc, ip, #12713984	; 0xc20000
    f6dc:			; <UNDEFINED> instruction: 0xf7f24630
    f6e0:	stmdacs	r0, {r1, r3, r5, r9, fp, sp, lr, pc}
    f6e4:	bicshi	pc, r0, r0, asr #32
    f6e8:	ldreq	pc, [r0], #2271	; 0x8df
    f6ec:			; <UNDEFINED> instruction: 0xf7f24478
    f6f0:	strb	lr, [r4, -ip, ror #23]!
    f6f4:	strtmi	r4, [r8], -r1, lsr #12
    f6f8:	blx	34d6f4 <pclose@plt+0x34b6ac>
    f6fc:	blcs	2d710 <pclose@plt+0x2b6c8>
    f700:	strcc	sp, [r1], -r4, asr #1
    f704:			; <UNDEFINED> instruction: 0xf8d5e7c2
    f708:			; <UNDEFINED> instruction: 0xf8d2017c
    f70c:			; <UNDEFINED> instruction: 0xf8d512b4
    f710:	addmi	r3, r1, #132, 2	; 0x21
    f714:			; <UNDEFINED> instruction: 0xf8d2d0b9
    f718:	addmi	r1, r8, #188, 4	; 0xc000000b
    f71c:			; <UNDEFINED> instruction: 0xf8d2d0b5
    f720:	addmi	r1, r8, #196, 4	; 0x4000000c
    f724:			; <UNDEFINED> instruction: 0xf8d2d0b1
    f728:	addmi	r2, r2, #172, 4	; 0xc000000a
    f72c:	str	sp, [ip, sl, lsr #3]!
    f730:	ldrsbeq	pc, [ip, #-133]!	; 0xffffff7b	; <UNPREDICTABLE>
    f734:	ldrdcc	pc, [r4, r5]
    f738:			; <UNDEFINED> instruction: 0x2601e7f5
    f73c:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f740:	ldrcc	pc, [r8], #-2271	; 0xfffff721
    f744:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f748:			; <UNDEFINED> instruction: 0xf8dd681a
    f74c:	subsmi	r3, sl, ip, lsr #16
    f750:	mvnshi	pc, r0, asr #32
    f754:			; <UNDEFINED> instruction: 0xf60d4630
    f758:	ldc	13, cr0, [sp], #208	; 0xd0
    f75c:	pop	{r1, r8, r9, fp, pc}
    f760:			; <UNDEFINED> instruction: 0xf8d58ff0
    f764:	stmdbcs	r0, {r7, r8, ip}
    f768:	svcge	0x0075f47f
    f76c:	rscle	r2, r4, r0, lsl #20
    f770:	ldrhi	pc, [r0], #-2271	; 0xfffff721
    f774:	ldrbtmi	r2, [r8], #1537	; 0x601
    f778:	strtmi	r4, [r8], -r1, lsr #12
    f77c:			; <UNDEFINED> instruction: 0xf9caf7fd
    f780:	stmdavc	r3, {r0, sl, ip, sp}
    f784:	strcc	fp, [r1], -r3, lsl #2
    f788:	ldrdcc	pc, [r8], -r8
    f78c:	svclt	0x00c842a3
    f790:	lfmle	f4, 2, [r1], #732	; 0x2dc
    f794:			; <UNDEFINED> instruction: 0x4623e7d2
    f798:	strtmi	r2, [r0], -r0, lsl #4
    f79c:			; <UNDEFINED> instruction: 0xf7f2701a
    f7a0:			; <UNDEFINED> instruction: 0xe70ceb94
    f7a4:	stmdavs	r3!, {r0, r2, r8, fp, ip, pc}^
    f7a8:	blcs	27b34 <pclose@plt+0x25aec>
    f7ac:	rschi	pc, r0, r0, asr #32
    f7b0:	ldrbtmi	r4, [fp], #-3061	; 0xfffff40b
    f7b4:	andne	pc, r4, #13828096	; 0xd30000
    f7b8:	vrshr.s64	d20, d1, #64
    f7bc:	blmi	ffcefdd0 <pclose@plt+0xffcedd88>
    f7c0:	stmdals	r5, {r0, r4, r9, sl, lr}
    f7c4:	ldrbtmi	r2, [fp], #-516	; 0xfffffdfc
    f7c8:	bl	ffdcd798 <pclose@plt+0xffdcb750>
    f7cc:	ldrbtmi	r4, [fp], #-3056	; 0xfffff410
    f7d0:	movwvs	lr, #10707	; 0x29d3
    f7d4:	movwls	r2, #24064	; 0x5e00
    f7d8:			; <UNDEFINED> instruction: 0xf1a3dd11
    f7dc:	strcs	r0, [r0], #-2052	; 0xfffff7fc
    f7e0:	strcc	lr, [r1], #-2
    f7e4:			; <UNDEFINED> instruction: 0xd00a42b4
    f7e8:	svccc	0x0004f858
    f7ec:	stmdbcs	r0, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr}
    f7f0:			; <UNDEFINED> instruction: 0x4620d1f7
    f7f4:			; <UNDEFINED> instruction: 0xf7f33401
    f7f8:	adcsmi	pc, r4, #3440	; 0xd70
    f7fc:	stfmip	f5, [r5], #976	; 0x3d0
    f800:	strhcs	r0, [r0, -r3]
    f804:			; <UNDEFINED> instruction: 0x461a447c
    f808:	bcc	44b030 <pclose@plt+0x448fe8>
    f80c:	mcrcc	8, 4, pc, cr12, cr4, {6}	; <UNPREDICTABLE>
    f810:	movwls	r4, #30232	; 0x7618
    f814:	bl	11cd7e4 <pclose@plt+0x11cb79c>
    f818:			; <UNDEFINED> instruction: 0xf8d44bdf
    f81c:	ldrbtmi	r2, [fp], #-2112	; 0xfffff7c0
    f820:	ldmdbvs	r9, {r9, fp, sp}
    f824:	adchi	pc, r8, r0, asr #6
    f828:	stmdacc	r4, {r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    f82c:			; <UNDEFINED> instruction: 0xf04f1cb0
    f830:	andls	r0, r6, sl, ror sl
    f834:	addeq	lr, r2, #3072	; 0xc00
    f838:	strpl	lr, [r8, -sp, asr #19]
    f83c:			; <UNDEFINED> instruction: 0x46914698
    f840:	strbmi	lr, [r1, #1]
    f844:			; <UNDEFINED> instruction: 0xf858d049
    f848:	stmdacs	r0, {r2, r8, r9, fp}
    f84c:	mcrcs	13, 0, sp, cr0, cr9, {7}
    f850:	cmphi	sp, r0, asr #6	; <UNPREDICTABLE>
    f854:	andcs	r4, r0, #12, 12	; 0xc00000
    f858:	and	r4, r2, ip, lsl #13
    f85c:			; <UNDEFINED> instruction: 0xf0004296
    f860:	stmdavs	r5!, {r1, r2, r4, r5, r6, r8, pc}
    f864:			; <UNDEFINED> instruction: 0x0e82ea4f
    f868:	ldrmi	r4, [r3], -r7, lsr #12
    f86c:	andcc	r3, r1, #4, 8	; 0x4000000
    f870:	addmi	r6, r8, #2686976	; 0x290000
    f874:	addsmi	sp, r6, #-2147483588	; 0x8000003c
    f878:			; <UNDEFINED> instruction: 0xf8954661
    f87c:	svclt	0x00c2c017
    f880:	bl	358a4 <pclose@plt+0x3385c>
    f884:			; <UNDEFINED> instruction: 0xf04f050e
    f888:	stcle	14, cr0, [lr], {-0}
    f88c:			; <UNDEFINED> instruction: 0xf884e01a
    f890:	andcc	sl, r1, #22
    f894:	eoreq	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    f898:	stmdavs	ip!, {r1, r2, r4, r7, r9, lr}
    f89c:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    f8a0:	strmi	r6, [r4], #-2304	; 0xfffff700
    f8a4:			; <UNDEFINED> instruction: 0xf000602c
    f8a8:	ldrmi	r8, [r8], -r4, ror #1
    f8ac:	ldrmi	r3, [r3], -r1
    f8b0:	eormi	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    f8b4:	mulslt	r7, r4, r8
    f8b8:	stmiale	r8!, {r0, r1, r5, r6, r7, r8, sl, lr}^
    f8bc:	svceq	0x0000f1be
    f8c0:	sbcshi	pc, r7, r0, asr #32
    f8c4:	adcsmi	r9, r3, #6144	; 0x1800
    f8c8:			; <UNDEFINED> instruction: 0xf858d1bb
    f8cc:	strbmi	r3, [r1, #3076]	; 0xc04
    f8d0:	movweq	pc, #451	; 0x1c3	; <UNPREDICTABLE>
    f8d4:	stccc	8, cr15, [r4], {72}	; 0x48
    f8d8:	ldmib	sp, {r0, r2, r4, r5, r7, r8, ip, lr, pc}^
    f8dc:	sub	r5, fp, r8, lsl #14
    f8e0:	ldrbtmi	r4, [fp], #-2990	; 0xfffff452
    f8e4:			; <UNDEFINED> instruction: 0x8014f8d3
    f8e8:	subsmi	lr, fp, #216, 18	; 0x360000
    f8ec:	ldrdcc	pc, [ip], #136	; 0x88
    f8f0:			; <UNDEFINED> instruction: 0xf8c84414
    f8f4:	stfcss	f4, [r0], {108}	; 0x6c
    f8f8:	orrcc	pc, r0, #1124073472	; 0x43000000
    f8fc:	sbccc	pc, ip, r8, asr #17
    f900:	adcsmi	sp, r4, #64, 26	; 0x1000
    f904:	adcshi	pc, sl, r0, asr #5
    f908:			; <UNDEFINED> instruction: 0xf1062a00
    f90c:			; <UNDEFINED> instruction: 0xf04f34ff
    f910:			; <UNDEFINED> instruction: 0xf8c80900
    f914:	ldfles	f4, [sp], #-432	; 0xfffffe50
    f918:	ldcle	12, cr2, [r4, #-0]
    f91c:	ldrdcc	pc, [r0, r8]
    f920:	strbcs	pc, [r8, #-2264]!	; 0xfffff728	; <UNPREDICTABLE>
    f924:			; <UNDEFINED> instruction: 0xf8522b55
    f928:	subsle	r2, pc, r4, lsr #32
    f92c:	rsbsle	r2, r2, r5, ror fp
    f930:	suble	r2, lr, r0, lsl #22
    f934:	ldrdcc	pc, [r4, r8]
    f938:			; <UNDEFINED> instruction: 0xf383fab3
    f93c:	blcs	11eb0 <pclose@plt+0xfe68>
    f940:	stfccd	f5, [r1], {71}	; 0x47
    f944:	b	16840f4 <pclose@plt+0x16820ac>
    f948:			; <UNDEFINED> instruction: 0xf8c80304
    f94c:			; <UNDEFINED> instruction: 0xf000416c
    f950:	blmi	fe4efbe4 <pclose@plt+0xfe4edb9c>
    f954:	ldmvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    f958:	ldrdcc	pc, [ip], #136	; 0x88
    f95c:			; <UNDEFINED> instruction: 0xf8c82200
    f960:	vld4.16	{d2,d4,d6,d8}, [r3 :256], r0
    f964:			; <UNDEFINED> instruction: 0xf8c83380
    f968:			; <UNDEFINED> instruction: 0xf8d530cc
    f96c:	strbt	r3, [r0], -ip, asr #1
    f970:	stmdbvs	r1!, {r0, r1, r4, r7}
    f974:	bcc	44b19c <pclose@plt+0x449154>
    f978:	bcs	44b1e0 <pclose@plt+0x449198>
    f97c:			; <UNDEFINED> instruction: 0xf7f29805
    f980:	strb	lr, [fp], -r8, asr #18
    f984:	andcs	r2, r1, #0, 6
    f988:			; <UNDEFINED> instruction: 0x4699461c
    f98c:	msrcc	SPSR_fs, r8, asr #17
    f990:	cmncs	r0, r8, asr #17	; <UNPREDICTABLE>
    f994:	ble	62046c <pclose@plt+0x61e424>
    f998:	andge	pc, r8, #14614528	; 0xdf0000
    f99c:			; <UNDEFINED> instruction: 0xf8d844fa
    f9a0:			; <UNDEFINED> instruction: 0xf8d83180
    f9a4:	blcs	1558f4c <pclose@plt+0x1556f04>
    f9a8:	eorne	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    f9ac:	blcs	1d83af4 <pclose@plt+0x1d81aac>
    f9b0:			; <UNDEFINED> instruction: 0xb3abd045
    f9b4:	ldrdcc	pc, [r4, r8]
    f9b8:			; <UNDEFINED> instruction: 0xf383fab3
    f9bc:	bllt	1ed1f30 <pclose@plt+0x1ecfee8>
    f9c0:	ldrdvs	pc, [r8], -sl
    f9c4:	adcsmi	r3, r4, #16777216	; 0x1000000
    f9c8:	vsubne.f64	d29, d20, d25
    f9cc:	msrmi	SPSR_fs, r8, asr #17
    f9d0:	strtmi	lr, [r1], -r2, lsr #15
    f9d4:			; <UNDEFINED> instruction: 0xf7fd4640
    f9d8:	stmdavc	r3, {r0, r2, r3, r4, r7, fp, ip, sp, lr, pc}
    f9dc:	adcsle	r2, r0, r0, lsl #22
    f9e0:			; <UNDEFINED> instruction: 0xf8c84b71
    f9e4:	ldrbtmi	r4, [fp], #-364	; 0xfffffe94
    f9e8:			; <UNDEFINED> instruction: 0xe7b5689e
    f9ec:	ldrsbeq	pc, [ip, #-136]!	; 0xffffff78	; <UNPREDICTABLE>
    f9f0:	adcsne	pc, r4, #13762560	; 0xd20000
    f9f4:	ldrdcc	pc, [r4, r8]
    f9f8:	adcle	r4, r0, r1, lsl #5
    f9fc:	adcsne	pc, ip, #13762560	; 0xd20000
    fa00:	addsle	r4, ip, r8, lsl #5
    fa04:	sbcne	pc, r4, #13762560	; 0xd20000
    fa08:	addsle	r4, r8, r8, lsl #5
    fa0c:	adccs	pc, ip, #13762560	; 0xd20000
    fa10:	orrsle	r4, r1, r2, lsl #5
    fa14:			; <UNDEFINED> instruction: 0xf8d8e793
    fa18:			; <UNDEFINED> instruction: 0xf8d8017c
    fa1c:	ldrb	r3, [r5, r4, lsl #3]!
    fa20:	strbmi	r4, [r0], -r1, lsr #12
    fa24:			; <UNDEFINED> instruction: 0xf876f7fd
    fa28:	blcs	2da3c <pclose@plt+0x2b9f4>
    fa2c:	blmi	1803d54 <pclose@plt+0x1801d0c>
    fa30:	ldmvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    fa34:	sfmle	f4, 2, [r8, #664]	; 0x298
    fa38:	msrmi	SPSR_fs, r8, asr #17
    fa3c:			; <UNDEFINED> instruction: 0xf8d8e78c
    fa40:			; <UNDEFINED> instruction: 0xf8d8017c
    fa44:			; <UNDEFINED> instruction: 0xf8d13184
    fa48:	addmi	r2, r2, #172, 4	; 0xc000000a
    fa4c:			; <UNDEFINED> instruction: 0xe7b6d1b4
    fa50:	ldrsbeq	pc, [ip, #-136]!	; 0xffffff78	; <UNPREDICTABLE>
    fa54:	adcscs	pc, r4, #13697024	; 0xd10000
    fa58:	ldrdcc	pc, [r4, r8]
    fa5c:	adcle	r4, lr, r2, lsl #5
    fa60:	adcscs	pc, ip, #13697024	; 0xd10000
    fa64:	umlalle	r4, sl, r0, r2
    fa68:	sbccs	pc, r4, #13697024	; 0xd10000
    fa6c:			; <UNDEFINED> instruction: 0xd1ea4290
    fa70:	ldmdavs	fp!, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    fa74:	rsbseq	pc, r8, #79	; 0x4f
    fa78:			; <UNDEFINED> instruction: 0xe723759a
    fa7c:			; <UNDEFINED> instruction: 0xf04f2a00
    fa80:			; <UNDEFINED> instruction: 0xf77f0900
    fa84:	str	sl, [r7, fp, asr #30]
    fa88:	ldrtmi	r4, [r0], -r1, lsr #12
    fa8c:	stmdb	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fa90:			; <UNDEFINED> instruction: 0xf7f24630
    fa94:	ldr	lr, [r2, #2586]	; 0xa1a
    fa98:	ldrdcc	pc, [r0, r8]
    fa9c:	strbcs	pc, [r8, #-2264]!	; 0xfffff728	; <UNPREDICTABLE>
    faa0:	ldmdavs	r2, {r0, r2, r4, r6, r8, r9, fp, sp}
    faa4:	blcs	1d83b8c <pclose@plt+0x1d81b44>
    faa8:	tstlt	r3, #45	; 0x2d
    faac:	ldrdmi	pc, [r4, r8]
    fab0:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
    fab4:	stmiblt	r4!, {r2, r5, r6, r8, fp}^
    fab8:			; <UNDEFINED> instruction: 0xf04f4b3d
    fabc:	ldrbtmi	r0, [fp], #-2305	; 0xfffff6ff
    fac0:			; <UNDEFINED> instruction: 0xe767689e
    fac4:	stmdbvs	r0!, {r0, r4, r7}
    fac8:	andcs	pc, r4, #12779520	; 0xc30000
    facc:	andne	lr, r6, #3358720	; 0x334000
    fad0:			; <UNDEFINED> instruction: 0xff32f7f4
    fad4:	stmdbls	r6, {r0, r1, r2, r4, r5, r9, sl, fp, lr}
    fad8:			; <UNDEFINED> instruction: 0x4603447e
    fadc:	mcreq	8, 4, pc, cr12, cr6, {6}	; <UNPREDICTABLE>
    fae0:			; <UNDEFINED> instruction: 0xf7f46123
    fae4:	bls	20f790 <pclose@plt+0x20d748>
    fae8:	cdpeq	8, 8, cr15, cr12, cr6, {6}
    faec:	movwcs	lr, #1639	; 0x667
    faf0:	smlattcs	r0, r9, r6, lr
    faf4:			; <UNDEFINED> instruction: 0xf7fd4640
    faf8:	stmdavc	r3, {r0, r2, r3, fp, ip, sp, lr, pc}
    fafc:	blmi	bbc2b0 <pclose@plt+0xbba268>
    fb00:	ldmvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    fb04:			; <UNDEFINED> instruction: 0xf8d8e728
    fb08:			; <UNDEFINED> instruction: 0xf8d8317c
    fb0c:			; <UNDEFINED> instruction: 0xf8d24184
    fb10:	addsmi	r2, sl, #172, 4	; 0xc000000a
    fb14:	strb	sp, [lr, ip, asr #3]
    fb18:	ldrsbcc	pc, [ip, #-136]!	; 0xffffff78	; <UNPREDICTABLE>
    fb1c:	adcsne	pc, r4, #13762560	; 0xd20000
    fb20:	ldrdmi	pc, [r4, r8]
    fb24:	smullle	r4, r6, r9, r2
    fb28:	adcsne	pc, ip, #13762560	; 0xd20000
    fb2c:	sbcle	r4, r2, fp, lsl #5
    fb30:	sbcne	pc, r4, #13762560	; 0xd20000
    fb34:	mvnle	r4, fp, lsl #5
    fb38:	blmi	849a34 <pclose@plt+0x8479ec>
    fb3c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    fb40:	ldrdmi	pc, [ip, #-136]!	; 0xffffff78
    fb44:	ldmvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    fb48:			; <UNDEFINED> instruction: 0xf7f2e724
    fb4c:	strbtmi	lr, [r1], -r8, lsl #17
    fb50:	svclt	0x0000e6bb
    fb54:	andeq	r6, r1, r8, asr #16
    fb58:	muleq	r1, lr, r6
    fb5c:	strdeq	r0, [r0], -ip
    fb60:	andeq	r3, r0, sl, asr #1
    fb64:	andeq	r7, r1, lr, lsr #10
    fb68:			; <UNDEFINED> instruction: 0x00016cbc
    fb6c:	andeq	r8, r1, r8, ror #11
    fb70:	muleq	r1, r4, r4
    fb74:	andeq	r6, r1, r2, asr r9
    fb78:	andeq	r7, r1, r4, lsr r4
    fb7c:	andeq	r5, r0, r4, lsl pc
    fb80:	andeq	r6, r1, r8, asr #12
    fb84:	andeq	r7, r1, lr, ror r3
    fb88:	andeq	r9, r1, r2, lsr r5
    fb8c:			; <UNDEFINED> instruction: 0xffff3e53
    fb90:	andeq	r7, r1, r6, lsr #6
    fb94:	andeq	r8, r1, r8, ror #7
    fb98:	ldrdeq	r7, [r1], -r6
    fb9c:	andeq	r7, r1, r2, lsl r2
    fba0:	andeq	r7, r1, r0, lsr #3
    fba4:	andeq	r7, r1, r8, asr r1
    fba8:	andeq	r7, r1, lr, lsl #2
    fbac:	andeq	r7, r1, r4, asr #1
    fbb0:	andeq	r7, r1, r6, lsr r0
    fbb4:	andeq	r8, r1, r4, lsl r1
    fbb8:	strdeq	r6, [r1], -r4
    fbbc:			; <UNDEFINED> instruction: 0x00016fb0
    fbc0:	ldrbmi	lr, [r0, sp, lsr #18]!
    fbc4:	eoreq	pc, r6, #160, 2	; 0x28
    fbc8:	ldrbmi	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    fbcc:			; <UNDEFINED> instruction: 0xf8dfb0a2
    fbd0:	ldrbtmi	r1, [ip], #-1500	; 0xfffffa24
    fbd4:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    fbd8:	ldrbpl	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    fbdc:	ldrbtmi	r5, [fp], #-2145	; 0xfffff79f
    fbe0:	ldmdbvs	ip, {r0, r2, r3, r4, r5, r6, sl, lr}^
    fbe4:			; <UNDEFINED> instruction: 0x91216809
    fbe8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    fbec:	vpmax.s8	q1, q0, q9
    fbf0:	ldm	pc, {r1, r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    fbf4:	rsbeq	pc, r3, r2, lsl r0	; <UNPREDICTABLE>
    fbf8:	ldrhteq	r0, [r4], r4
    fbfc:	ldrhteq	r0, [r4], r4
    fc00:	ldrshteq	r0, [r4], r7
    fc04:	ldrsbteq	r0, [r4], r8
    fc08:	ldrhteq	r0, [r4], r4
    fc0c:	ldrhteq	r0, [r4], r4
    fc10:	ldrhteq	r0, [r4], r4
    fc14:	ldrhteq	r0, [r4], r4
    fc18:	ldrhteq	r0, [r4], r4
    fc1c:	ldrhteq	r0, [r4], r4
    fc20:	ldrhteq	r0, [r4], r4
    fc24:	adcseq	r0, r4, ip, lsr #2
    fc28:	ldrhteq	r0, [r4], r4
    fc2c:	adcseq	r0, r4, r5, lsr r1
    fc30:	ldrhteq	r0, [r4], r4
    fc34:	ldrhteq	r0, [r4], r4
    fc38:	adcseq	r0, r4, sl, asr #1
    fc3c:	ldrhteq	r0, [r4], r4
    fc40:	strhteq	r0, [r3], #-4
    fc44:	ldrhteq	r0, [r4], r4
    fc48:	ldrhteq	r0, [r4], r4
    fc4c:	ldrhteq	r0, [r4], r4
    fc50:	ldrhteq	r0, [r4], r4
    fc54:	ldrhteq	r0, [r4], r4
    fc58:	ldrhteq	r0, [r4], r4
    fc5c:	ldrhteq	r0, [r4], r4
    fc60:	ldrhteq	r0, [r4], r4
    fc64:	ldrhteq	r0, [r4], r4
    fc68:	adcseq	r0, r4, r5, ror #1
    fc6c:	adcseq	r0, r4, r2, asr #1
    fc70:	ldrhteq	r0, [r4], r4
    fc74:	ldrhteq	r0, [r4], r4
    fc78:	ldrhteq	r0, [r4], r4
    fc7c:	ldrhteq	r0, [r4], r4
    fc80:	ldrhteq	r0, [r4], r4
    fc84:	ldrhteq	r0, [r4], r4
    fc88:	ldrhteq	r0, [r4], r4
    fc8c:	ldrhteq	r0, [r4], r4
    fc90:	ldrhteq	r0, [r4], r4
    fc94:	ldrhteq	r0, [r4], r4
    fc98:	adcseq	r0, r4, r2, asr #1
    fc9c:	ldrhteq	r0, [r4], r4
    fca0:	ldrhteq	r0, [r4], r4
    fca4:	ldrhteq	r0, [r4], r4
    fca8:	ldrhteq	r0, [r4], r4
    fcac:	cmpeq	ip, sp, lsr r1
    fcb0:	cmneq	r8, r8, asr r1
    fcb4:			; <UNDEFINED> instruction: 0x01b3019a
    fcb8:			; <UNDEFINED> instruction: 0x011101d0
    fcbc:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    fcc0:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    fcc4:			; <UNDEFINED> instruction: 0xf8d4b123
    fcc8:	ldrbeq	r3, [lr], ip, asr #1
    fccc:	orrhi	pc, r3, r0, asr #2
    fcd0:			; <UNDEFINED> instruction: 0xf0002826
    fcd4:	stmdacs	ip, {r2, r4, r5, r6, r7, r8, pc}^
    fcd8:	andhi	pc, pc, #0
    fcdc:	strbvs	pc, [r0, #-2260]!	; 0xfffff72c	; <UNPREDICTABLE>
    fce0:	blcs	2ddb4 <pclose@plt+0x2bd6c>
    fce4:			; <UNDEFINED> instruction: 0xf8dfd03b
    fce8:			; <UNDEFINED> instruction: 0xf8d424d4
    fcec:	ldrbtmi	r7, [sl], #-364	; 0xfffffe94
    fcf0:	ldrdcc	pc, [ip], #132	; 0x84
    fcf4:	vst2.32	{d22-d23}, [r3 :64], r2
    fcf8:			; <UNDEFINED> instruction: 0xf8c43380
    fcfc:	adcsmi	r3, sl, #204	; 0xcc
    fd00:			; <UNDEFINED> instruction: 0x81b6f340
    fd04:	ldrtls	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    fd08:	ldrthi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    fd0c:	ldrtge	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    fd10:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    fd14:			; <UNDEFINED> instruction: 0x462044fa
    fd18:			; <UNDEFINED> instruction: 0xf7fc4639
    fd1c:	stmdavc	r3, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    fd20:	blcs	21540 <pclose@plt+0x1f4f8>
    fd24:	orrshi	pc, fp, r0
    fd28:			; <UNDEFINED> instruction: 0x4014f8d8
    fd2c:	strbne	pc, [r0, #-2260]!	; 0xfffff72c	; <UNPREDICTABLE>
    fd30:	blcs	2dd64 <pclose@plt+0x2bd1c>
    fd34:	orrshi	pc, r5, r0
    fd38:	mrc	7, 6, APSR_nzcv, cr14, cr1, {7}
    fd3c:			; <UNDEFINED> instruction: 0xf0002800
    fd40:	blne	fe030388 <pclose@plt+0xfe02e340>
    fd44:	vmlal.s8	q9, d0, d0
    fd48:			; <UNDEFINED> instruction: 0xf8d4818c
    fd4c:	andcs	r3, r1, #108, 2
    fd50:	andcs	pc, r8, #13238272	; 0xca0000
    fd54:			; <UNDEFINED> instruction: 0xf00042bb
    fd58:			; <UNDEFINED> instruction: 0xf8c48184
    fd5c:			; <UNDEFINED> instruction: 0xf8df716c
    fd60:			; <UNDEFINED> instruction: 0xf8df246c
    fd64:	ldrbtmi	r3, [sl], #-1096	; 0xfffffbb8
    fd68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fd6c:	subsmi	r9, sl, r1, lsr #22
    fd70:	andshi	pc, r7, #64	; 0x40
    fd74:	pop	{r1, r5, ip, sp, pc}
    fd78:			; <UNDEFINED> instruction: 0xf8df87f0
    fd7c:	ldrbtmi	r3, [fp], #-1108	; 0xfffffbac
    fd80:			; <UNDEFINED> instruction: 0xb14b699b
    fd84:			; <UNDEFINED> instruction: 0xf8d4f7f9
    fd88:			; <UNDEFINED> instruction: 0xf8dfe7e9
    fd8c:	ldrbtmi	r3, [fp], #-1096	; 0xfffffbb8
    fd90:	blcs	2a404 <pclose@plt+0x283bc>
    fd94:	msrhi	CPSR_f, r0, asr #32
    fd98:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    fd9c:	ldclvs	8, cr5, [r8, #-940]	; 0xfffffc54
    fda0:	stc2	7, cr15, [ip], #996	; 0x3e4
    fda4:			; <UNDEFINED> instruction: 0xf8dfe7db
    fda8:	ldrbtmi	r3, [fp], #-1076	; 0xfffffbcc
    fdac:	blcs	2a420 <pclose@plt+0x283d8>
    fdb0:			; <UNDEFINED> instruction: 0xf8d4d0f2
    fdb4:			; <UNDEFINED> instruction: 0xf08330cc
    fdb8:			; <UNDEFINED> instruction: 0xf8c40310
    fdbc:	strb	r3, [lr, ip, asr #1]
    fdc0:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    fdc4:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    fdc8:	rscle	r2, r5, r0, lsl #22
    fdcc:			; <UNDEFINED> instruction: 0xf8d34623
    fdd0:			; <UNDEFINED> instruction: 0xf08220cc
    fdd4:			; <UNDEFINED> instruction: 0xf8c30210
    fdd8:			; <UNDEFINED> instruction: 0xf8d320cc
    fddc:	addsmi	r3, ip, #108, 10	; 0x1b000000
    fde0:			; <UNDEFINED> instruction: 0xe7bcd1f5
    fde4:	ldrbtmi	r4, [fp], #-3071	; 0xfffff401
    fde8:	blcs	2a45c <pclose@plt+0x28414>
    fdec:	teqhi	r1, r0	; <UNPREDICTABLE>
    fdf0:			; <UNDEFINED> instruction: 0xf8d54625
    fdf4:	strtmi	r3, [r8], -ip, asr #1
    fdf8:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    fdfc:	sbccc	pc, ip, r5, asr #17
    fe00:	mrc2	7, 0, pc, cr0, cr3, {7}
    fe04:	strbpl	pc, [ip, #-2261]!	; 0xfffff72b	; <UNPREDICTABLE>
    fe08:	mvnsle	r4, ip, lsr #5
    fe0c:	andcs	r4, r0, #251904	; 0x3d800
    fe10:			; <UNDEFINED> instruction: 0xf8c3447b
    fe14:	str	r2, [r2, r0, asr #16]!
    fe18:			; <UNDEFINED> instruction: 0xf8d44bf4
    fe1c:	ldrbtmi	r2, [fp], #-204	; 0xffffff34
    fe20:	blcs	2a494 <pclose@plt+0x2844c>
    fe24:	rscshi	pc, pc, r0, asr #32
    fe28:	ldrle	r0, [r8, #1683]	; 0x693
    fe2c:	strcs	r4, [r0, #-2800]	; 0xfffff510
    fe30:	ldrsbeq	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    fe34:			; <UNDEFINED> instruction: 0xf8d4447a
    fe38:			; <UNDEFINED> instruction: 0xf8c41168
    fe3c:	ldmvs	r3, {r2, r4, r5, r6, r8, ip, lr}
    fe40:	msrne	SPSR_s, r4, asr #17
    fe44:	movwcc	r1, #6683	; 0x1a1b
    fe48:	cmncc	r0, r4, asr #17	; <UNPREDICTABLE>
    fe4c:	strtmi	lr, [r0], -r7, lsl #15
    fe50:	stc2l	7, cr15, [r8, #972]!	; 0x3cc
    fe54:	andcs	r4, r0, #236544	; 0x39c00
    fe58:			; <UNDEFINED> instruction: 0xf8c3447b
    fe5c:	ldrb	r2, [lr, -r0, asr #16]!
    fe60:	ldrbtmi	r4, [sl], #-2789	; 0xfffff51b
    fe64:	blx	fecea4b8 <pclose@plt+0xfece8470>
    fe68:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    fe6c:			; <UNDEFINED> instruction: 0xe7766193
    fe70:			; <UNDEFINED> instruction: 0xf8d44be2
    fe74:	ldrbtmi	r2, [fp], #-204	; 0xffffff34
    fe78:	blcs	2a4ec <pclose@plt+0x284a4>
    fe7c:	adcshi	pc, r1, r0, asr #32
    fe80:	svclt	0x00440693
    fe84:	mvnscc	pc, #79	; 0x4f
    fe88:	cmncc	r0, r4, asr #17	; <UNPREDICTABLE>
    fe8c:	blmi	ff749c30 <pclose@plt+0xff747be8>
    fe90:	ldrdcs	pc, [ip], #132	; 0x84
    fe94:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    fe98:			; <UNDEFINED> instruction: 0xf0402b00
    fe9c:			; <UNDEFINED> instruction: 0x0696809f
    fea0:	svcge	0x005df57f
    fea4:	blmi	ff6080e4 <pclose@plt+0xff60609c>
    fea8:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    feac:			; <UNDEFINED> instruction: 0xf0402b00
    feb0:			; <UNDEFINED> instruction: 0xf8d4808d
    feb4:	teqlt	fp, r4, ror r1
    feb8:	ldrsbcs	pc, [ip, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    febc:			; <UNDEFINED> instruction: 0xf0002a01
    fec0:	bcs	f03e8 <pclose@plt+0xee3a0>
    fec4:	cmphi	r4, r0	; <UNPREDICTABLE>
    fec8:	ldrdcc	pc, [r4, #-132]!	; 0xffffff7c
    fecc:			; <UNDEFINED> instruction: 0xf77f2b00
    fed0:	cdpne	15, 5, cr10, cr10, cr6, {2}
    fed4:	msrcs	SPSR_s, r4, asr #17
    fed8:	bcs	ea7168 <pclose@plt+0xea5120>
    fedc:	blcc	ffcf4 <pclose@plt+0xfdcac>
    fee0:	msrcc	SPSR_s, r4, asr #17
    fee4:	blmi	ff249bd8 <pclose@plt+0xff247b90>
    fee8:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    feec:			; <UNDEFINED> instruction: 0xf0402b00
    fef0:			; <UNDEFINED> instruction: 0xf8d480a0
    fef4:	blcs	5c46c <pclose@plt+0x5a424>
    fef8:	sbchi	pc, lr, r0
    fefc:			; <UNDEFINED> instruction: 0xf0002b03
    ff00:	ldmib	r4, {r0, r1, r3, r5, r6, r7, pc}^
    ff04:	mrrcne	3, 5, r1, sl, cr8
    ff08:			; <UNDEFINED> instruction: 0xf6bf428a
    ff0c:	stclpl	15, cr10, [r0], #160	; 0xa0
    ff10:	svclt	0x0098283a
    ff14:	msrcs	SPSR_s, r4, asr #17
    ff18:	svcge	0x0021f67f
    ff1c:	addsmi	r1, r1, #55808	; 0xda00
    ff20:	ldrmi	fp, [r3], -r8, asr #31
    ff24:	msrcc	SPSR_s, r4, asr #17
    ff28:	blmi	fee49b94 <pclose@plt+0xfee47b4c>
    ff2c:	ldrdcs	pc, [ip], #132	; 0x84
    ff30:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ff34:	cmnle	r9, r0, lsl #22
    ff38:			; <UNDEFINED> instruction: 0xf57f0692
    ff3c:			; <UNDEFINED> instruction: 0xf8d4af10
    ff40:	bcs	184f8 <pclose@plt+0x164b0>
    ff44:	svcge	0x000bf77f
    ff48:			; <UNDEFINED> instruction: 0xf8d42b00
    ff4c:	svclt	0x00142158
    ff50:	movwcs	r2, #8961	; 0x2301
    ff54:			; <UNDEFINED> instruction: 0xf8c41a9b
    ff58:	smlsdx	r0, r0, r1, r3
    ff5c:			; <UNDEFINED> instruction: 0xf8d44bac
    ff60:	ldrbtmi	r2, [fp], #-204	; 0xffffff34
    ff64:	blcs	2a5d8 <pclose@plt+0x28590>
    ff68:	ldreq	sp, [r6], r8, ror #2
    ff6c:	mrcge	5, 7, APSR_nzcv, cr7, cr15, {3}
    ff70:			; <UNDEFINED> instruction: 0xf8d44aa8
    ff74:	ldrbtmi	r1, [sl], #-364	; 0xfffffe94
    ff78:	bcc	6a1c8 <pclose@plt+0x68180>
    ff7c:			; <UNDEFINED> instruction: 0xf6bf4291
    ff80:	blcs	3bb40 <pclose@plt+0x39af8>
    ff84:	ldrsbcc	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    ff88:	andcs	fp, r1, #20, 30	; 0x50
    ff8c:	bne	fe6d879c <pclose@plt+0xfe6d6754>
    ff90:	cmncc	r0, r4, asr #17	; <UNPREDICTABLE>
    ff94:	blmi	fe849b28 <pclose@plt+0xfe847ae0>
    ff98:	ldrdcs	pc, [ip], #132	; 0x84
    ff9c:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ffa0:	cmple	lr, r0, lsl #22
    ffa4:	svclt	0x00510690
    ffa8:	ldrdcc	pc, [ip, #-132]!	; 0xffffff7c
    ffac:	mvnscc	pc, #79	; 0x4f
    ffb0:			; <UNDEFINED> instruction: 0xf8c42200
    ffb4:	svclt	0x00542174
    ffb8:	mvnscc	pc, #-1073741824	; 0xc0000000
    ffbc:	msrcs	SPSR_s, r4, asr #17
    ffc0:	msrcc	SPSR_fs, r4, asr #17
    ffc4:			; <UNDEFINED> instruction: 0xf8c42301
    ffc8:			; <UNDEFINED> instruction: 0xe6c83170
    ffcc:	ldrdcc	pc, [ip], #132	; 0x84
    ffd0:			; <UNDEFINED> instruction: 0xf53f06dd
    ffd4:			; <UNDEFINED> instruction: 0xf7f9af6e
    ffd8:	strb	pc, [r0], pc, lsl #24	; <UNPREDICTABLE>
    ffdc:	ldrble	r0, [sl, #1751]!	; 0x6d7
    ffe0:			; <UNDEFINED> instruction: 0x06d1e75d
    ffe4:			; <UNDEFINED> instruction: 0xe74bd5f7
    ffe8:			; <UNDEFINED> instruction: 0xf1044b7b
    ffec:	adfgedz	f0, f1, #4.0
    fff0:			; <UNDEFINED> instruction: 0xf8d358eb
    fff4:			; <UNDEFINED> instruction: 0xf7f300cc
    fff8:			; <UNDEFINED> instruction: 0xf7f8fb55
    fffc:	addcs	pc, r0, #860	; 0x35c
   10000:	ldrtmi	r4, [r0], -r1, lsl #12
   10004:	svc	0x0054f7f1
   10008:	mulcc	r4, sp, r8
   1000c:			; <UNDEFINED> instruction: 0xf88d2200
   10010:	addsmi	r2, r3, #131	; 0x83
   10014:	blcs	6ffc7c <pclose@plt+0x6fdc34>
   10018:	mcrge	4, 5, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   1001c:			; <UNDEFINED> instruction: 0x46204631
   10020:	blx	fee4dff6 <pclose@plt+0xfee4bfae>
   10024:			; <UNDEFINED> instruction: 0x06d1e69b
   10028:	usat	sp, #29, r5, asr #11
   1002c:	ldrble	r0, [r2, #1745]	; 0x6d1
   10030:			; <UNDEFINED> instruction: 0xf8d4e782
   10034:	ldrbeq	r3, [r8], ip, asr #1
   10038:	ldrb	sp, [sl, -sp, asr #11]
   1003c:	strble	r0, [sl, #1751]	; 0x6d7
   10040:			; <UNDEFINED> instruction: 0x06d5e793
   10044:			; <UNDEFINED> instruction: 0xf7f9d4ae
   10048:			; <UNDEFINED> instruction: 0xf8d4fbd7
   1004c:	blcc	5c604 <pclose@plt+0x5a5bc>
   10050:	blmi	1889f30 <pclose@plt+0x1887ee8>
   10054:	ldclvs	8, cr5, [r8, #-940]	; 0xfffffc54
   10058:	blx	144e046 <pclose@plt+0x144bffe>
   1005c:			; <UNDEFINED> instruction: 0xf8d9e6d6
   10060:	blmi	1ba00b8 <pclose@plt+0x1b9e070>
   10064:	ldrbtmi	r3, [fp], #-1793	; 0xfffff8ff
   10068:	addsmi	r6, pc, #10158080	; 0x9b0000
   1006c:	mrcge	6, 2, APSR_nzcv, cr3, cr15, {7}
   10070:	bmi	1662e24 <pclose@plt+0x1660ddc>
   10074:	stmiapl	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}
   10078:	andcc	pc, r8, #13828096	; 0xd30000
   1007c:			; <UNDEFINED> instruction: 0x0090f8d2
   10080:			; <UNDEFINED> instruction: 0xf0002b00
   10084:			; <UNDEFINED> instruction: 0xf8d2808b
   10088:			; <UNDEFINED> instruction: 0xf8d4113c
   1008c:			; <UNDEFINED> instruction: 0xf7f32560
   10090:			; <UNDEFINED> instruction: 0xf7f9fb09
   10094:			; <UNDEFINED> instruction: 0xe662fb33
   10098:	tstcs	r4, r2, ror #22
   1009c:	mlscs	r4, r4, r8, pc	; <UNPREDICTABLE>
   100a0:	blx	61296 <pclose@plt+0x5f24e>
   100a4:	ldmvs	fp, {r1, r8, r9, ip, sp}^
   100a8:			; <UNDEFINED> instruction: 0xf47f3301
   100ac:			; <UNDEFINED> instruction: 0xf8d4af2a
   100b0:	movwcc	r3, #33140	; 0x8174
   100b4:	movwcs	fp, #3912	; 0xf48
   100b8:	cmncc	r4, r4, asr #17	; <UNPREDICTABLE>
   100bc:			; <UNDEFINED> instruction: 0xf8d4e64f
   100c0:	ldmdavc	fp, {r5, r6, r8, sl, ip, sp}
   100c4:			; <UNDEFINED> instruction: 0xf47f2b00
   100c8:	blmi	10fb908 <pclose@plt+0x10f98c0>
   100cc:			; <UNDEFINED> instruction: 0xf8d358eb
   100d0:			; <UNDEFINED> instruction: 0xf7f90094
   100d4:			; <UNDEFINED> instruction: 0xe642fb13
   100d8:	mlscc	r4, r4, r8, pc	; <UNPREDICTABLE>
   100dc:			; <UNDEFINED> instruction: 0xf47f2b3b
   100e0:	bmi	147bd28 <pclose@plt+0x1479ce0>
   100e4:			; <UNDEFINED> instruction: 0xf8942114
   100e8:	ldrbtmi	r3, [sl], #-101	; 0xffffff9b
   100ec:	movwcs	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   100f0:	movwcc	r6, #6363	; 0x18db
   100f4:	svcge	0x0005f47f
   100f8:	blmi	e0a064 <pclose@plt+0xe0801c>
   100fc:			; <UNDEFINED> instruction: 0xf8d358eb
   10100:			; <UNDEFINED> instruction: 0xf7f800a0
   10104:	stmdavc	r3, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   10108:			; <UNDEFINED> instruction: 0xf43f2b1b
   1010c:	mcrrmi	14, 2, sl, r7, cr8
   10110:	bmi	11e1924 <pclose@plt+0x11df8dc>
   10114:	orrvc	pc, r0, pc, asr #8
   10118:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
   1011c:			; <UNDEFINED> instruction: 0xf8d06960
   10120:			; <UNDEFINED> instruction: 0xf7f10560
   10124:	stmdbvs	r4!, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}^
   10128:	strbvs	pc, [r0, #-2260]!	; 0xfffff72c	; <UNPREDICTABLE>
   1012c:			; <UNDEFINED> instruction: 0xf7f14630
   10130:	blmi	104bb40 <pclose@plt+0x1049af8>
   10134:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   10138:	andne	pc, r8, #12779520	; 0xc30000
   1013c:	ldrdcc	pc, [ip], #132	; 0x84
   10140:	strbeq	pc, [r4, #-2244]!	; 0xfffff73c	; <UNPREDICTABLE>
   10144:			; <UNDEFINED> instruction: 0xb3227832
   10148:	orrne	pc, r0, #1124073472	; 0x43000000
   1014c:	sbccc	pc, ip, r4, asr #17
   10150:	bmi	e89870 <pclose@plt+0xe87828>
   10154:			; <UNDEFINED> instruction: 0xf8942014
   10158:	ldrbtmi	r1, [sl], #-100	; 0xffffff9c
   1015c:	andcs	pc, r1, #0, 22
   10160:	andcc	r6, r1, #13762560	; 0xd20000
   10164:	mrcge	4, 5, APSR_nzcv, cr0, cr15, {3}
   10168:			; <UNDEFINED> instruction: 0xf8c43b08
   1016c:	ldrb	r3, [r6, #372]!	; 0x174
   10170:	mlscs	r4, r4, r8, pc	; <UNPREDICTABLE>
   10174:			; <UNDEFINED> instruction: 0xf47f2a3b
   10178:	ldmdbmi	r0!, {r0, r1, r2, r5, r7, r9, sl, fp, sp, pc}
   1017c:			; <UNDEFINED> instruction: 0xf8942014
   10180:	ldrbtmi	r2, [r9], #-101	; 0xffffff9b
   10184:	andne	pc, r2, #0, 22
   10188:	andcc	r6, r1, #13762560	; 0xd20000
   1018c:	mrcge	4, 4, APSR_nzcv, cr12, cr15, {3}
   10190:	vld1.64	{d14}, [r3 :128], sl
   10194:			; <UNDEFINED> instruction: 0xf8c41380
   10198:	str	r3, [r1, #204]!	; 0xcc
   1019c:	ldrbtmi	r4, [r9], #-2344	; 0xfffff6d8
   101a0:			; <UNDEFINED> instruction: 0xf7f1e773
   101a4:	svclt	0x0000ed5c
   101a8:			; <UNDEFINED> instruction: 0x000161ba
   101ac:	strdeq	r0, [r0], -ip
   101b0:	andeq	r6, r1, r6, lsl pc
   101b4:	andeq	r6, r1, ip, lsr #3
   101b8:	andeq	r6, r1, r4, asr #6
   101bc:	andeq	r6, r1, r6, lsl #28
   101c0:	andeq	r6, r1, r4, ror #27
   101c4:	andeq	r6, r1, r2, ror #27
   101c8:	ldrdeq	r8, [r1], -r0
   101cc:	andeq	r6, r1, r6, lsr #32
   101d0:	andeq	r6, r1, r6, lsl #5
   101d4:	andeq	r6, r1, r6, ror r2
   101d8:	andeq	r0, r0, r0, lsr #4
   101dc:	andeq	r6, r1, sl, asr r2
   101e0:	andeq	r6, r1, r0, asr #4
   101e4:	andeq	r6, r1, lr, lsl r2
   101e8:	ldrdeq	r7, [r1], -ip
   101ec:	andeq	r6, r1, r6, ror #3
   101f0:	andeq	r6, r1, r0, asr #25
   101f4:	muleq	r1, r4, sp
   101f8:	andeq	r6, r1, r2, lsr #3
   101fc:	andeq	r6, r1, lr, lsl #3
   10200:	andeq	r6, r1, r0, ror r1
   10204:	andeq	r6, r1, ip, asr r1
   10208:	andeq	r6, r1, ip, lsl r1
   1020c:	ldrdeq	r6, [r1], -r4
   10210:	andeq	r6, r1, r2, lsr #1
   10214:	andeq	r6, r1, lr, ror fp
   10218:	andeq	r6, r1, r8, rrx
   1021c:	andeq	r6, r1, lr, lsl #21
   10220:	andeq	r8, r1, r0, ror ip
   10224:	andeq	r6, r1, r4, lsl #4
   10228:			; <UNDEFINED> instruction: 0x000161ba
   1022c:	ldrdeq	r6, [r1], -ip
   10230:	andeq	r2, r0, lr, asr #31
   10234:	andeq	r8, r1, lr, lsr #23
   10238:	andeq	r6, r1, sl, asr #2
   1023c:	andeq	r6, r1, r2, lsr #2
   10240:	andeq	r5, r0, lr, asr r7
   10244:	svcne	0x0018f8df
   10248:	ldrblt	r2, [r8, #6]!
   1024c:			; <UNDEFINED> instruction: 0xf8df4479
   10250:			; <UNDEFINED> instruction: 0xf7f14f14
   10254:			; <UNDEFINED> instruction: 0xf8dfee76
   10258:	ldrbtmi	r1, [ip], #-3856	; 0xfffff0f0
   1025c:	svcvs	0x000cf8df
   10260:			; <UNDEFINED> instruction: 0x46204479
   10264:			; <UNDEFINED> instruction: 0xf7f1447e
   10268:			; <UNDEFINED> instruction: 0x4620eeb4
   1026c:	ldc	7, cr15, [sl, #-964]	; 0xfffffc3c
   10270:	mrcne	8, 7, APSR_nzcv, cr12, cr15, {6}
   10274:	andcs	r2, r0, r5, lsl #4
   10278:			; <UNDEFINED> instruction: 0xf7f14479
   1027c:			; <UNDEFINED> instruction: 0xf8dfecea
   10280:			; <UNDEFINED> instruction: 0xf8df3ef4
   10284:	andcs	r1, r5, #244, 28	; 0xf40
   10288:	ldrbtmi	r5, [r9], #-2293	; 0xfffff70b
   1028c:	andcs	r4, r0, r4, lsl #12
   10290:			; <UNDEFINED> instruction: 0xf7f1602c
   10294:			; <UNDEFINED> instruction: 0xf8dfecde
   10298:	andcs	r3, r5, #228, 28	; 0xe40
   1029c:	mcrne	8, 7, pc, cr0, cr15, {6}	; <UNPREDICTABLE>
   102a0:	ldrbtmi	r5, [r9], #-2292	; 0xfffff70c
   102a4:	andcs	r4, r0, r7, lsl #12
   102a8:			; <UNDEFINED> instruction: 0xf7f16027
   102ac:			; <UNDEFINED> instruction: 0xf8dfecd2
   102b0:	andcs	r1, r5, #212, 28	; 0xd40
   102b4:			; <UNDEFINED> instruction: 0x46034479
   102b8:	rsbvs	r2, fp, r0
   102bc:	stcl	7, cr15, [r8], {241}	; 0xf1
   102c0:	mcrne	8, 6, pc, cr4, cr15, {6}	; <UNPREDICTABLE>
   102c4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   102c8:	andcs	r4, r0, r3, lsl #12
   102cc:			; <UNDEFINED> instruction: 0xf7f16063
   102d0:			; <UNDEFINED> instruction: 0xf8dfecc0
   102d4:	andcs	r1, r5, #184, 28	; 0xb80
   102d8:			; <UNDEFINED> instruction: 0x46034479
   102dc:	adcvs	r2, fp, r0
   102e0:	ldc	7, cr15, [r6], #964	; 0x3c4
   102e4:	mcrne	8, 5, pc, cr8, cr15, {6}	; <UNPREDICTABLE>
   102e8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   102ec:	andcs	r4, r0, r3, lsl #12
   102f0:			; <UNDEFINED> instruction: 0xf7f160a3
   102f4:			; <UNDEFINED> instruction: 0xf8dfecae
   102f8:	andcs	r1, r5, #156, 28	; 0x9c0
   102fc:			; <UNDEFINED> instruction: 0x46034479
   10300:	rscvs	r2, fp, r0
   10304:	stc	7, cr15, [r4], #964	; 0x3c4
   10308:	mcrne	8, 4, pc, cr12, cr15, {6}	; <UNPREDICTABLE>
   1030c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10310:	andcs	r4, r0, r3, lsl #12
   10314:			; <UNDEFINED> instruction: 0xf7f160e3
   10318:			; <UNDEFINED> instruction: 0xf8dfec9c
   1031c:	andcs	r1, r5, #128, 28	; 0x800
   10320:			; <UNDEFINED> instruction: 0x46034479
   10324:			; <UNDEFINED> instruction: 0x612b2000
   10328:	ldc	7, cr15, [r2], {241}	; 0xf1
   1032c:	mrcne	8, 3, APSR_nzcv, cr0, cr15, {6}
   10330:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10334:	andcs	r4, r0, r3, lsl #12
   10338:			; <UNDEFINED> instruction: 0xf7f16123
   1033c:			; <UNDEFINED> instruction: 0xf8dfec8a
   10340:	andcs	r1, r5, #100, 28	; 0x640
   10344:			; <UNDEFINED> instruction: 0x46034479
   10348:	cmnvs	fp, r0
   1034c:	stc	7, cr15, [r0], {241}	; 0xf1
   10350:	mrcne	8, 2, APSR_nzcv, cr4, cr15, {6}
   10354:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10358:	andcs	r4, r0, r3, lsl #12
   1035c:			; <UNDEFINED> instruction: 0xf7f16163
   10360:			; <UNDEFINED> instruction: 0xf8dfec78
   10364:	andcs	r1, r5, #72, 28	; 0x480
   10368:			; <UNDEFINED> instruction: 0x46034479
   1036c:			; <UNDEFINED> instruction: 0x61ab2000
   10370:	stcl	7, cr15, [lr], #-964	; 0xfffffc3c
   10374:	mrcne	8, 1, APSR_nzcv, cr8, cr15, {6}
   10378:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1037c:	andcs	r4, r0, r3, lsl #12
   10380:			; <UNDEFINED> instruction: 0xf7f161a3
   10384:			; <UNDEFINED> instruction: 0xf8dfec66
   10388:	andcs	r1, r5, #44, 28	; 0x2c0
   1038c:			; <UNDEFINED> instruction: 0x46034479
   10390:	mvnvs	r2, r0
   10394:	mrrc	7, 15, pc, ip, cr1	; <UNPREDICTABLE>
   10398:	mrcne	8, 0, APSR_nzcv, cr12, cr15, {6}
   1039c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   103a0:	andcs	r4, r0, r3, lsl #12
   103a4:			; <UNDEFINED> instruction: 0xf7f161e3
   103a8:			; <UNDEFINED> instruction: 0xf8dfec54
   103ac:	andcs	r1, r5, #16, 28	; 0x100
   103b0:			; <UNDEFINED> instruction: 0x46034479
   103b4:	eorvs	r2, fp, #0
   103b8:	mcrr	7, 15, pc, sl, cr1	; <UNPREDICTABLE>
   103bc:	mcrne	8, 0, pc, cr0, cr15, {6}	; <UNPREDICTABLE>
   103c0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   103c4:	andcs	r4, r0, r3, lsl #12
   103c8:			; <UNDEFINED> instruction: 0xf7f16223
   103cc:			; <UNDEFINED> instruction: 0xf8dfec42
   103d0:	andcs	r1, r5, #244, 26	; 0x3d00
   103d4:			; <UNDEFINED> instruction: 0x46034479
   103d8:	rsbvs	r2, fp, #0
   103dc:	ldc	7, cr15, [r8], #-964	; 0xfffffc3c
   103e0:	stclne	8, cr15, [r4, #892]!	; 0x37c
   103e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   103e8:	andcs	r4, r0, r3, lsl #12
   103ec:			; <UNDEFINED> instruction: 0xf7f16263
   103f0:			; <UNDEFINED> instruction: 0xf8dfec30
   103f4:	andcs	r1, r5, #216, 26	; 0x3600
   103f8:			; <UNDEFINED> instruction: 0x46034479
   103fc:	adcvs	r2, fp, #0
   10400:	stc	7, cr15, [r6], #-964	; 0xfffffc3c
   10404:	stclne	8, cr15, [r8, #892]	; 0x37c
   10408:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1040c:	andcs	r4, r0, r3, lsl #12
   10410:			; <UNDEFINED> instruction: 0xf7f162a3
   10414:			; <UNDEFINED> instruction: 0xf8dfec1e
   10418:	andcs	r1, r5, #188, 26	; 0x2f00
   1041c:			; <UNDEFINED> instruction: 0x46034479
   10420:	rscvs	r2, fp, #0
   10424:	ldc	7, cr15, [r4], {241}	; 0xf1
   10428:	stcne	8, cr15, [ip, #892]!	; 0x37c
   1042c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10430:	andcs	r4, r0, r3, lsl #12
   10434:			; <UNDEFINED> instruction: 0xf7f162e3
   10438:			; <UNDEFINED> instruction: 0xf8dfec0c
   1043c:	andcs	r1, r5, #160, 26	; 0x2800
   10440:			; <UNDEFINED> instruction: 0x46034479
   10444:			; <UNDEFINED> instruction: 0x632b2000
   10448:	stc	7, cr15, [r2], {241}	; 0xf1
   1044c:	ldcne	8, cr15, [r0, #892]	; 0x37c
   10450:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10454:	andcs	r4, r0, r3, lsl #12
   10458:			; <UNDEFINED> instruction: 0xf7f16323
   1045c:			; <UNDEFINED> instruction: 0xf8dfebfa
   10460:	andcs	r1, r5, #132, 26	; 0x2100
   10464:			; <UNDEFINED> instruction: 0x46034479
   10468:	cmnvs	fp, #0
   1046c:	bl	ffc4e438 <pclose@plt+0xffc4c3f0>
   10470:	ldclne	8, cr15, [r4, #-892]!	; 0xfffffc84
   10474:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10478:	andcs	r4, r0, r3, lsl #12
   1047c:			; <UNDEFINED> instruction: 0xf7f16363
   10480:			; <UNDEFINED> instruction: 0xf8dfebe8
   10484:	andcs	r1, r5, #104, 26	; 0x1a00
   10488:			; <UNDEFINED> instruction: 0x46034479
   1048c:			; <UNDEFINED> instruction: 0x63ab2000
   10490:	bl	ff7ce45c <pclose@plt+0xff7cc414>
   10494:	ldclne	8, cr15, [r8, #-892]	; 0xfffffc84
   10498:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1049c:	andcs	r4, r0, r3, lsl #12
   104a0:			; <UNDEFINED> instruction: 0xf7f163a3
   104a4:			; <UNDEFINED> instruction: 0xf8dfebd6
   104a8:	andcs	r1, r5, #76, 26	; 0x1300
   104ac:			; <UNDEFINED> instruction: 0x46034479
   104b0:	mvnvs	r2, #0
   104b4:	bl	ff34e480 <pclose@plt+0xff34c438>
   104b8:	ldcne	8, cr15, [ip, #-892]!	; 0xfffffc84
   104bc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   104c0:	andcs	r4, r0, r3, lsl #12
   104c4:			; <UNDEFINED> instruction: 0xf7f163e3
   104c8:			; <UNDEFINED> instruction: 0xf8dfebc4
   104cc:	andcs	r1, r5, #48, 26	; 0xc00
   104d0:			; <UNDEFINED> instruction: 0x46034479
   104d4:	strtvs	r2, [fp], #-0
   104d8:	bl	feece4a4 <pclose@plt+0xfeecc45c>
   104dc:	stcne	8, cr15, [r0, #-892]!	; 0xfffffc84
   104e0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   104e4:	andcs	r4, r0, r3, lsl #12
   104e8:			; <UNDEFINED> instruction: 0xf7f16423
   104ec:			; <UNDEFINED> instruction: 0xf8dfebb2
   104f0:	andcs	r1, r5, #20, 26	; 0x500
   104f4:			; <UNDEFINED> instruction: 0x46034479
   104f8:	strbtvs	r2, [fp], #-0
   104fc:	bl	fea4e4c8 <pclose@plt+0xfea4c480>
   10500:	stcne	8, cr15, [r4, #-892]	; 0xfffffc84
   10504:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10508:	andcs	r4, r0, r3, lsl #12
   1050c:			; <UNDEFINED> instruction: 0xf7f16463
   10510:			; <UNDEFINED> instruction: 0xf8dfeba0
   10514:	andcs	r1, r5, #248, 24	; 0xf800
   10518:			; <UNDEFINED> instruction: 0x46034479
   1051c:	strtvs	r2, [fp], #0
   10520:	bl	fe5ce4ec <pclose@plt+0xfe5cc4a4>
   10524:	stclne	8, cr15, [r8], #892	; 0x37c
   10528:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1052c:	andcs	r4, r0, r3, lsl #12
   10530:			; <UNDEFINED> instruction: 0xf7f164a3
   10534:			; <UNDEFINED> instruction: 0xf8dfeb8e
   10538:	andcs	r1, r5, #220, 24	; 0xdc00
   1053c:			; <UNDEFINED> instruction: 0x46034479
   10540:	strbtvs	r2, [fp], #0
   10544:	bl	fe14e510 <pclose@plt+0xfe14c4c8>
   10548:	stclne	8, cr15, [ip], {223}	; 0xdf
   1054c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10550:	andcs	r4, r0, r3, lsl #12
   10554:			; <UNDEFINED> instruction: 0xf7f164e3
   10558:			; <UNDEFINED> instruction: 0xf8dfeb7c
   1055c:	andcs	r1, r5, #192, 24	; 0xc000
   10560:			; <UNDEFINED> instruction: 0x46034479
   10564:	strvs	r2, [fp, #-0]!
   10568:	bl	1cce534 <pclose@plt+0x1ccc4ec>
   1056c:	ldcne	8, cr15, [r0], #892	; 0x37c
   10570:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10574:	andcs	r4, r0, r3, lsl #12
   10578:			; <UNDEFINED> instruction: 0xf7f16523
   1057c:			; <UNDEFINED> instruction: 0xf8dfeb6a
   10580:	andcs	r1, r5, #164, 24	; 0xa400
   10584:			; <UNDEFINED> instruction: 0x46034479
   10588:	strbvs	r2, [fp, #-0]!
   1058c:	bl	184e558 <pclose@plt+0x184c510>
   10590:	ldcne	8, cr15, [r4], {223}	; 0xdf
   10594:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10598:	andcs	r4, r0, r3, lsl #12
   1059c:			; <UNDEFINED> instruction: 0xf7f16563
   105a0:			; <UNDEFINED> instruction: 0xf8dfeb58
   105a4:	andcs	r1, r5, #136, 24	; 0x8800
   105a8:			; <UNDEFINED> instruction: 0x46034479
   105ac:	strvs	r2, [fp, #0]!
   105b0:	bl	13ce57c <pclose@plt+0x13cc534>
   105b4:	ldclne	8, cr15, [r8], #-892	; 0xfffffc84
   105b8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   105bc:	andcs	r4, r0, r3, lsl #12
   105c0:			; <UNDEFINED> instruction: 0xf7f165a3
   105c4:			; <UNDEFINED> instruction: 0xf8dfeb46
   105c8:	andcs	r1, r5, #108, 24	; 0x6c00
   105cc:			; <UNDEFINED> instruction: 0x46034479
   105d0:	strbvs	r2, [fp, #0]!
   105d4:	bl	f4e5a0 <pclose@plt+0xf4c558>
   105d8:	mrrcne	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
   105dc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   105e0:	andcs	r4, r0, r3, lsl #12
   105e4:			; <UNDEFINED> instruction: 0xf7f165e3
   105e8:			; <UNDEFINED> instruction: 0xf8dfeb34
   105ec:	andcs	r1, r5, #80, 24	; 0x5000
   105f0:			; <UNDEFINED> instruction: 0x46034479
   105f4:	strtvs	r2, [fp], -r0
   105f8:	bl	ace5c4 <pclose@plt+0xacc57c>
   105fc:	mcrrne	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
   10600:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10604:	andcs	r4, r0, r3, lsl #12
   10608:			; <UNDEFINED> instruction: 0xf7f16623
   1060c:			; <UNDEFINED> instruction: 0xf8dfeb22
   10610:	andcs	r1, r5, #52, 24	; 0x3400
   10614:			; <UNDEFINED> instruction: 0x46034479
   10618:	strbtvs	r2, [fp], -r0
   1061c:	bl	64e5e8 <pclose@plt+0x64c5a0>
   10620:	stcne	8, cr15, [r4], #-892	; 0xfffffc84
   10624:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10628:	andcs	r4, r0, r3, lsl #12
   1062c:			; <UNDEFINED> instruction: 0xf7f16663
   10630:			; <UNDEFINED> instruction: 0xf8dfeb10
   10634:	andcs	r1, r5, #24, 24	; 0x1800
   10638:			; <UNDEFINED> instruction: 0x46034479
   1063c:	strtvs	r2, [fp], r0
   10640:	bl	1ce60c <pclose@plt+0x1cc5c4>
   10644:	stcne	8, cr15, [r8], {223}	; 0xdf
   10648:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1064c:	andcs	r4, r0, r3, lsl #12
   10650:			; <UNDEFINED> instruction: 0xf7f166a3
   10654:			; <UNDEFINED> instruction: 0xf8dfeafe
   10658:	andcs	r1, r5, #252, 22	; 0x3f000
   1065c:			; <UNDEFINED> instruction: 0x46034479
   10660:	strbtvs	r2, [fp], r0
   10664:	b	ffd4e630 <pclose@plt+0xffd4c5e8>
   10668:	blne	ffb4e9ec <pclose@plt+0xffb4c9a4>
   1066c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10670:	andcs	r4, r0, r3, lsl #12
   10674:			; <UNDEFINED> instruction: 0xf7f166e3
   10678:			; <UNDEFINED> instruction: 0xf8dfeaec
   1067c:	andcs	r1, r5, #224, 22	; 0x38000
   10680:			; <UNDEFINED> instruction: 0x46034479
   10684:	strvs	r2, [fp, -r0]!
   10688:	b	ff8ce654 <pclose@plt+0xff8cc60c>
   1068c:	blne	ff44ea10 <pclose@plt+0xff44c9c8>
   10690:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10694:	andcs	r4, r0, r3, lsl #12
   10698:			; <UNDEFINED> instruction: 0xf7f16723
   1069c:			; <UNDEFINED> instruction: 0xf8dfeada
   106a0:	andcs	r1, r5, #196, 22	; 0x31000
   106a4:			; <UNDEFINED> instruction: 0x46034479
   106a8:	strbvs	r2, [fp, -r0]!
   106ac:	b	ff44e678 <pclose@plt+0xff44c630>
   106b0:	blne	fed4ea34 <pclose@plt+0xfed4c9ec>
   106b4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   106b8:	andcs	r4, r0, r3, lsl #12
   106bc:			; <UNDEFINED> instruction: 0xf7f16763
   106c0:			; <UNDEFINED> instruction: 0xf8dfeac8
   106c4:	andcs	r1, r5, #168, 22	; 0x2a000
   106c8:			; <UNDEFINED> instruction: 0x46034479
   106cc:	strvs	r2, [fp, r0]!
   106d0:	b	fefce69c <pclose@plt+0xfefcc654>
   106d4:	blne	fe64ea58 <pclose@plt+0xfe64ca10>
   106d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   106dc:	andcs	r4, r0, r3, lsl #12
   106e0:			; <UNDEFINED> instruction: 0xf7f167a3
   106e4:			; <UNDEFINED> instruction: 0xf8dfeab6
   106e8:	andcs	r1, r5, #140, 22	; 0x23000
   106ec:			; <UNDEFINED> instruction: 0x46034479
   106f0:	strbvs	r2, [fp, r0]!
   106f4:	b	feb4e6c0 <pclose@plt+0xfeb4c678>
   106f8:	blne	1f4ea7c <pclose@plt+0x1f4ca34>
   106fc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10700:	andcs	r4, r0, r3, lsl #12
   10704:			; <UNDEFINED> instruction: 0xf7f167e3
   10708:			; <UNDEFINED> instruction: 0xf8dfeaa4
   1070c:	andcs	r1, r5, #112, 22	; 0x1c000
   10710:			; <UNDEFINED> instruction: 0x46034479
   10714:			; <UNDEFINED> instruction: 0xf8c52000
   10718:			; <UNDEFINED> instruction: 0xf7f13080
   1071c:			; <UNDEFINED> instruction: 0xf8dfea9a
   10720:	andcs	r1, r5, #96, 22	; 0x18000
   10724:			; <UNDEFINED> instruction: 0x46034479
   10728:			; <UNDEFINED> instruction: 0xf8c42000
   1072c:			; <UNDEFINED> instruction: 0xf7f13080
   10730:			; <UNDEFINED> instruction: 0xf8dfea90
   10734:	andcs	r1, r5, #80, 22	; 0x14000
   10738:			; <UNDEFINED> instruction: 0x46034479
   1073c:			; <UNDEFINED> instruction: 0xf8c52000
   10740:			; <UNDEFINED> instruction: 0xf7f13084
   10744:			; <UNDEFINED> instruction: 0xf8dfea86
   10748:	andcs	r1, r5, #64, 22	; 0x10000
   1074c:			; <UNDEFINED> instruction: 0x46034479
   10750:			; <UNDEFINED> instruction: 0xf8c42000
   10754:			; <UNDEFINED> instruction: 0xf7f13084
   10758:			; <UNDEFINED> instruction: 0xf8dfea7c
   1075c:	andcs	r1, r5, #48, 22	; 0xc000
   10760:			; <UNDEFINED> instruction: 0x46034479
   10764:			; <UNDEFINED> instruction: 0xf8c52000
   10768:			; <UNDEFINED> instruction: 0xf7f13088
   1076c:			; <UNDEFINED> instruction: 0xf8dfea72
   10770:	andcs	r1, r5, #32, 22	; 0x8000
   10774:			; <UNDEFINED> instruction: 0x46034479
   10778:			; <UNDEFINED> instruction: 0xf8c42000
   1077c:			; <UNDEFINED> instruction: 0xf7f13088
   10780:			; <UNDEFINED> instruction: 0xf8dfea68
   10784:	andcs	r1, r5, #16, 22	; 0x4000
   10788:			; <UNDEFINED> instruction: 0x46034479
   1078c:			; <UNDEFINED> instruction: 0xf8c52000
   10790:			; <UNDEFINED> instruction: 0xf7f1308c
   10794:			; <UNDEFINED> instruction: 0xf8dfea5e
   10798:	andcs	r1, r5, #0, 22
   1079c:			; <UNDEFINED> instruction: 0x46034479
   107a0:			; <UNDEFINED> instruction: 0xf8c42000
   107a4:			; <UNDEFINED> instruction: 0xf7f1308c
   107a8:			; <UNDEFINED> instruction: 0xf8dfea54
   107ac:	andcs	r1, r5, #240, 20	; 0xf0000
   107b0:			; <UNDEFINED> instruction: 0x46034479
   107b4:			; <UNDEFINED> instruction: 0xf8c52000
   107b8:			; <UNDEFINED> instruction: 0xf7f13090
   107bc:			; <UNDEFINED> instruction: 0xf8dfea4a
   107c0:	andcs	r1, r5, #224, 20	; 0xe0000
   107c4:			; <UNDEFINED> instruction: 0x46034479
   107c8:			; <UNDEFINED> instruction: 0xf8c42000
   107cc:			; <UNDEFINED> instruction: 0xf7f13090
   107d0:			; <UNDEFINED> instruction: 0xf8dfea40
   107d4:	andcs	r1, r5, #208, 20	; 0xd0000
   107d8:			; <UNDEFINED> instruction: 0x46034479
   107dc:			; <UNDEFINED> instruction: 0xf8c52000
   107e0:			; <UNDEFINED> instruction: 0xf7f13094
   107e4:			; <UNDEFINED> instruction: 0xf8dfea36
   107e8:	andcs	r1, r5, #192, 20	; 0xc0000
   107ec:			; <UNDEFINED> instruction: 0x46034479
   107f0:			; <UNDEFINED> instruction: 0xf8c42000
   107f4:			; <UNDEFINED> instruction: 0xf7f13094
   107f8:			; <UNDEFINED> instruction: 0xf8dfea2c
   107fc:	andcs	r1, r5, #176, 20	; 0xb0000
   10800:			; <UNDEFINED> instruction: 0x46034479
   10804:			; <UNDEFINED> instruction: 0xf8c52000
   10808:			; <UNDEFINED> instruction: 0xf7f13098
   1080c:			; <UNDEFINED> instruction: 0xf8dfea22
   10810:	andcs	r1, r5, #160, 20	; 0xa0000
   10814:			; <UNDEFINED> instruction: 0x46034479
   10818:			; <UNDEFINED> instruction: 0xf8c42000
   1081c:			; <UNDEFINED> instruction: 0xf7f13098
   10820:			; <UNDEFINED> instruction: 0xf8dfea18
   10824:	andcs	r1, r5, #144, 20	; 0x90000
   10828:			; <UNDEFINED> instruction: 0x46034479
   1082c:			; <UNDEFINED> instruction: 0xf8c52000
   10830:			; <UNDEFINED> instruction: 0xf7f1309c
   10834:			; <UNDEFINED> instruction: 0xf8dfea0e
   10838:	andcs	r1, r5, #128, 20	; 0x80000
   1083c:			; <UNDEFINED> instruction: 0x46034479
   10840:			; <UNDEFINED> instruction: 0xf8c42000
   10844:			; <UNDEFINED> instruction: 0xf7f1309c
   10848:			; <UNDEFINED> instruction: 0xf8dfea04
   1084c:	andcs	r1, r5, #112, 20	; 0x70000
   10850:			; <UNDEFINED> instruction: 0x46034479
   10854:			; <UNDEFINED> instruction: 0xf8c52000
   10858:			; <UNDEFINED> instruction: 0xf7f130a0
   1085c:			; <UNDEFINED> instruction: 0xf8dfe9fa
   10860:	andcs	r1, r5, #96, 20	; 0x60000
   10864:			; <UNDEFINED> instruction: 0x46034479
   10868:			; <UNDEFINED> instruction: 0xf8c42000
   1086c:			; <UNDEFINED> instruction: 0xf7f130a0
   10870:			; <UNDEFINED> instruction: 0xf8dfe9f0
   10874:	andcs	r1, r5, #80, 20	; 0x50000
   10878:			; <UNDEFINED> instruction: 0x46034479
   1087c:			; <UNDEFINED> instruction: 0xf8c52000
   10880:			; <UNDEFINED> instruction: 0xf7f130a4
   10884:			; <UNDEFINED> instruction: 0xf8dfe9e6
   10888:	andcs	r1, r5, #64, 20	; 0x40000
   1088c:			; <UNDEFINED> instruction: 0x46034479
   10890:			; <UNDEFINED> instruction: 0xf8c42000
   10894:			; <UNDEFINED> instruction: 0xf7f130a4
   10898:			; <UNDEFINED> instruction: 0xf8dfe9dc
   1089c:	andcs	r1, r5, #48, 20	; 0x30000
   108a0:			; <UNDEFINED> instruction: 0x46034479
   108a4:			; <UNDEFINED> instruction: 0xf8c52000
   108a8:			; <UNDEFINED> instruction: 0xf7f130a8
   108ac:			; <UNDEFINED> instruction: 0xf8dfe9d2
   108b0:	andcs	r1, r5, #32, 20	; 0x20000
   108b4:			; <UNDEFINED> instruction: 0x46034479
   108b8:			; <UNDEFINED> instruction: 0xf8c42000
   108bc:			; <UNDEFINED> instruction: 0xf7f130a8
   108c0:			; <UNDEFINED> instruction: 0xf8dfe9c8
   108c4:	andcs	r1, r5, #16, 20	; 0x10000
   108c8:			; <UNDEFINED> instruction: 0x46034479
   108cc:			; <UNDEFINED> instruction: 0xf8c52000
   108d0:			; <UNDEFINED> instruction: 0xf7f130ac
   108d4:			; <UNDEFINED> instruction: 0xf8dfe9be
   108d8:	andcs	r1, r5, #0, 20
   108dc:			; <UNDEFINED> instruction: 0x46034479
   108e0:			; <UNDEFINED> instruction: 0xf8c42000
   108e4:			; <UNDEFINED> instruction: 0xf7f130ac
   108e8:			; <UNDEFINED> instruction: 0xf8dfe9b4
   108ec:	andcs	r1, r5, #240, 18	; 0x3c0000
   108f0:			; <UNDEFINED> instruction: 0x46034479
   108f4:			; <UNDEFINED> instruction: 0xf8c52000
   108f8:			; <UNDEFINED> instruction: 0xf7f130b0
   108fc:			; <UNDEFINED> instruction: 0xf8dfe9aa
   10900:	andcs	r1, r5, #224, 18	; 0x380000
   10904:			; <UNDEFINED> instruction: 0x46034479
   10908:			; <UNDEFINED> instruction: 0xf8c42000
   1090c:			; <UNDEFINED> instruction: 0xf7f130b0
   10910:			; <UNDEFINED> instruction: 0xf8dfe9a0
   10914:	andcs	r1, r5, #208, 18	; 0x340000
   10918:			; <UNDEFINED> instruction: 0x46034479
   1091c:			; <UNDEFINED> instruction: 0xf8c52000
   10920:			; <UNDEFINED> instruction: 0xf7f130b4
   10924:			; <UNDEFINED> instruction: 0xf8dfe996
   10928:	andcs	r1, r5, #192, 18	; 0x300000
   1092c:			; <UNDEFINED> instruction: 0x46034479
   10930:			; <UNDEFINED> instruction: 0xf8c42000
   10934:			; <UNDEFINED> instruction: 0xf7f130b4
   10938:			; <UNDEFINED> instruction: 0xf8dfe98c
   1093c:	andcs	r1, r5, #176, 18	; 0x2c0000
   10940:			; <UNDEFINED> instruction: 0x46034479
   10944:			; <UNDEFINED> instruction: 0xf8c52000
   10948:			; <UNDEFINED> instruction: 0xf7f130b8
   1094c:			; <UNDEFINED> instruction: 0xf8dfe982
   10950:	andcs	r1, r5, #160, 18	; 0x280000
   10954:			; <UNDEFINED> instruction: 0x46034479
   10958:			; <UNDEFINED> instruction: 0xf8c42000
   1095c:			; <UNDEFINED> instruction: 0xf7f130b8
   10960:			; <UNDEFINED> instruction: 0xf8dfe978
   10964:	andcs	r1, r5, #144, 18	; 0x240000
   10968:			; <UNDEFINED> instruction: 0x46034479
   1096c:			; <UNDEFINED> instruction: 0xf8c52000
   10970:			; <UNDEFINED> instruction: 0xf7f130bc
   10974:			; <UNDEFINED> instruction: 0xf8dfe96e
   10978:	andcs	r1, r5, #128, 18	; 0x200000
   1097c:			; <UNDEFINED> instruction: 0x46034479
   10980:			; <UNDEFINED> instruction: 0xf8c42000
   10984:			; <UNDEFINED> instruction: 0xf7f130bc
   10988:			; <UNDEFINED> instruction: 0xf8dfe964
   1098c:	andcs	r1, r5, #112, 18	; 0x1c0000
   10990:			; <UNDEFINED> instruction: 0x46034479
   10994:			; <UNDEFINED> instruction: 0xf8c52000
   10998:			; <UNDEFINED> instruction: 0xf7f130c0
   1099c:			; <UNDEFINED> instruction: 0xf8dfe95a
   109a0:	andcs	r1, r5, #96, 18	; 0x180000
   109a4:			; <UNDEFINED> instruction: 0x46034479
   109a8:			; <UNDEFINED> instruction: 0xf8c42000
   109ac:			; <UNDEFINED> instruction: 0xf7f130c0
   109b0:			; <UNDEFINED> instruction: 0xf8dfe950
   109b4:	andcs	r1, r5, #80, 18	; 0x140000
   109b8:			; <UNDEFINED> instruction: 0x46034479
   109bc:			; <UNDEFINED> instruction: 0xf8c52000
   109c0:			; <UNDEFINED> instruction: 0xf7f130c4
   109c4:			; <UNDEFINED> instruction: 0xf8dfe946
   109c8:	andcs	r1, r5, #64, 18	; 0x100000
   109cc:			; <UNDEFINED> instruction: 0x46034479
   109d0:			; <UNDEFINED> instruction: 0xf8c42000
   109d4:			; <UNDEFINED> instruction: 0xf7f130c4
   109d8:			; <UNDEFINED> instruction: 0xf8dfe93c
   109dc:	andcs	r1, r5, #48, 18	; 0xc0000
   109e0:			; <UNDEFINED> instruction: 0x46034479
   109e4:			; <UNDEFINED> instruction: 0xf8c52000
   109e8:			; <UNDEFINED> instruction: 0xf7f130c8
   109ec:			; <UNDEFINED> instruction: 0xf8dfe932
   109f0:	andcs	r1, r5, #32, 18	; 0x80000
   109f4:			; <UNDEFINED> instruction: 0x46034479
   109f8:			; <UNDEFINED> instruction: 0xf8c42000
   109fc:			; <UNDEFINED> instruction: 0xf7f130c8
   10a00:			; <UNDEFINED> instruction: 0xf8dfe928
   10a04:	andcs	r1, r5, #16, 18	; 0x40000
   10a08:			; <UNDEFINED> instruction: 0x46034479
   10a0c:			; <UNDEFINED> instruction: 0xf8c52000
   10a10:			; <UNDEFINED> instruction: 0xf7f130cc
   10a14:			; <UNDEFINED> instruction: 0xf8dfe91e
   10a18:	andcs	r1, r5, #0, 18
   10a1c:			; <UNDEFINED> instruction: 0x46034479
   10a20:			; <UNDEFINED> instruction: 0xf8c42000
   10a24:			; <UNDEFINED> instruction: 0xf7f130cc
   10a28:			; <UNDEFINED> instruction: 0xf8dfe914
   10a2c:	andcs	r1, r5, #240, 16	; 0xf00000
   10a30:			; <UNDEFINED> instruction: 0x46034479
   10a34:			; <UNDEFINED> instruction: 0xf8c52000
   10a38:			; <UNDEFINED> instruction: 0xf7f130d0
   10a3c:			; <UNDEFINED> instruction: 0xf8dfe90a
   10a40:	andcs	r1, r5, #224, 16	; 0xe00000
   10a44:			; <UNDEFINED> instruction: 0x46034479
   10a48:			; <UNDEFINED> instruction: 0xf8c42000
   10a4c:			; <UNDEFINED> instruction: 0xf7f130d0
   10a50:			; <UNDEFINED> instruction: 0xf8dfe900
   10a54:	andcs	r1, r5, #208, 16	; 0xd00000
   10a58:			; <UNDEFINED> instruction: 0x46034479
   10a5c:			; <UNDEFINED> instruction: 0xf8c52000
   10a60:			; <UNDEFINED> instruction: 0xf7f130d4
   10a64:			; <UNDEFINED> instruction: 0xf8dfe8f6
   10a68:	andcs	r1, r5, #192, 16	; 0xc00000
   10a6c:			; <UNDEFINED> instruction: 0x46034479
   10a70:			; <UNDEFINED> instruction: 0xf8c42000
   10a74:			; <UNDEFINED> instruction: 0xf7f130d4
   10a78:			; <UNDEFINED> instruction: 0xf8dfe8ec
   10a7c:	andcs	r1, r5, #176, 16	; 0xb00000
   10a80:			; <UNDEFINED> instruction: 0x46034479
   10a84:			; <UNDEFINED> instruction: 0xf8c52000
   10a88:			; <UNDEFINED> instruction: 0xf7f130d8
   10a8c:			; <UNDEFINED> instruction: 0xf8dfe8e2
   10a90:	andcs	r1, r5, #160, 16	; 0xa00000
   10a94:			; <UNDEFINED> instruction: 0x46034479
   10a98:			; <UNDEFINED> instruction: 0xf8c42000
   10a9c:			; <UNDEFINED> instruction: 0xf7f130d8
   10aa0:			; <UNDEFINED> instruction: 0xf8dfe8d8
   10aa4:	andcs	r1, r5, #144, 16	; 0x900000
   10aa8:			; <UNDEFINED> instruction: 0x46034479
   10aac:			; <UNDEFINED> instruction: 0xf8c52000
   10ab0:			; <UNDEFINED> instruction: 0xf7f130dc
   10ab4:			; <UNDEFINED> instruction: 0xf8dfe8ce
   10ab8:	andcs	r1, r5, #128, 16	; 0x800000
   10abc:			; <UNDEFINED> instruction: 0x46034479
   10ac0:			; <UNDEFINED> instruction: 0xf8c42000
   10ac4:			; <UNDEFINED> instruction: 0xf7f130dc
   10ac8:			; <UNDEFINED> instruction: 0xf8dfe8c4
   10acc:	andcs	r1, r5, #112, 16	; 0x700000
   10ad0:			; <UNDEFINED> instruction: 0x46034479
   10ad4:			; <UNDEFINED> instruction: 0xf8c52000
   10ad8:			; <UNDEFINED> instruction: 0xf7f130e0
   10adc:			; <UNDEFINED> instruction: 0xf8dfe8ba
   10ae0:	andcs	r1, r5, #96, 16	; 0x600000
   10ae4:			; <UNDEFINED> instruction: 0x46034479
   10ae8:			; <UNDEFINED> instruction: 0xf8c42000
   10aec:			; <UNDEFINED> instruction: 0xf7f130e0
   10af0:			; <UNDEFINED> instruction: 0xf8dfe8b0
   10af4:	andcs	r1, r5, #80, 16	; 0x500000
   10af8:			; <UNDEFINED> instruction: 0x46034479
   10afc:			; <UNDEFINED> instruction: 0xf8c52000
   10b00:			; <UNDEFINED> instruction: 0xf7f130e4
   10b04:			; <UNDEFINED> instruction: 0xf8dfe8a6
   10b08:	andcs	r1, r5, #64, 16	; 0x400000
   10b0c:			; <UNDEFINED> instruction: 0x46034479
   10b10:			; <UNDEFINED> instruction: 0xf8c42000
   10b14:			; <UNDEFINED> instruction: 0xf7f130e4
   10b18:			; <UNDEFINED> instruction: 0xf8dfe89c
   10b1c:	andcs	r3, r5, #48, 16	; 0x300000
   10b20:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10b24:	ldrbtmi	r5, [r9], #-2292	; 0xfffff70c
   10b28:	andcs	r4, r0, r5, lsl #12
   10b2c:			; <UNDEFINED> instruction: 0xf7f165e5
   10b30:			; <UNDEFINED> instruction: 0xf8dfe890
   10b34:	andcs	r1, r5, #32, 16	; 0x200000
   10b38:			; <UNDEFINED> instruction: 0x46034479
   10b3c:			; <UNDEFINED> instruction: 0xf8c42000
   10b40:			; <UNDEFINED> instruction: 0xf7f1315c
   10b44:			; <UNDEFINED> instruction: 0xf8dfe886
   10b48:	andcs	r1, r5, #16, 16	; 0x100000
   10b4c:			; <UNDEFINED> instruction: 0x46034479
   10b50:			; <UNDEFINED> instruction: 0xf8c42000
   10b54:			; <UNDEFINED> instruction: 0xf7f130bc
   10b58:			; <UNDEFINED> instruction: 0xf8dfe87c
   10b5c:	andcs	r1, r5, #0, 16
   10b60:			; <UNDEFINED> instruction: 0x46034479
   10b64:	strbvs	r2, [r3, r0]!
   10b68:	ldmda	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b6c:	ubfxne	pc, pc, #17, #17
   10b70:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10b74:	andcs	r4, r0, r3, lsl #12
   10b78:			; <UNDEFINED> instruction: 0xf7f166a3
   10b7c:			; <UNDEFINED> instruction: 0xf8dfe86a
   10b80:	andcs	r1, r5, #228, 14	; 0x3900000
   10b84:			; <UNDEFINED> instruction: 0x46034479
   10b88:			; <UNDEFINED> instruction: 0x61a32000
   10b8c:	stmda	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b90:			; <UNDEFINED> instruction: 0x17d4f8df
   10b94:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10b98:	andcs	r4, r0, r3, lsl #12
   10b9c:			; <UNDEFINED> instruction: 0xf7f162e3
   10ba0:			; <UNDEFINED> instruction: 0xf8dfe858
   10ba4:	andcs	r1, r5, #200, 14	; 0x3200000
   10ba8:			; <UNDEFINED> instruction: 0x46034479
   10bac:			; <UNDEFINED> instruction: 0xf8c42000
   10bb0:			; <UNDEFINED> instruction: 0xf7f130c4
   10bb4:			; <UNDEFINED> instruction: 0xf8dfe84e
   10bb8:	andcs	r1, r5, #184, 14	; 0x2e00000
   10bbc:			; <UNDEFINED> instruction: 0x46034479
   10bc0:	adcvs	r2, r3, #0
   10bc4:	stmda	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10bc8:	sbfxne	pc, pc, #17, #9
   10bcc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10bd0:	andcs	r4, r0, r3, lsl #12
   10bd4:	sbccc	pc, r8, r4, asr #17
   10bd8:	ldmda	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10bdc:			; <UNDEFINED> instruction: 0x1798f8df
   10be0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10be4:	andcs	r4, r0, r3, lsl #12
   10be8:			; <UNDEFINED> instruction: 0xf7f163e3
   10bec:			; <UNDEFINED> instruction: 0xf8dfe832
   10bf0:	andcs	r1, r5, #140, 14	; 0x2300000
   10bf4:			; <UNDEFINED> instruction: 0x46034479
   10bf8:			; <UNDEFINED> instruction: 0xf8c42000
   10bfc:			; <UNDEFINED> instruction: 0xf7f13128
   10c00:			; <UNDEFINED> instruction: 0xf8dfe828
   10c04:	andcs	r1, r5, #124, 14	; 0x1f00000
   10c08:			; <UNDEFINED> instruction: 0x46034479
   10c0c:	strvs	r2, [r3, #-0]!
   10c10:	ldmda	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10c14:			; <UNDEFINED> instruction: 0x176cf8df
   10c18:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10c1c:	andcs	r4, r0, r3, lsl #12
   10c20:			; <UNDEFINED> instruction: 0xf7f164a3
   10c24:			; <UNDEFINED> instruction: 0xf8dfe816
   10c28:	andcs	r1, r5, #96, 14	; 0x1800000
   10c2c:			; <UNDEFINED> instruction: 0x46034479
   10c30:			; <UNDEFINED> instruction: 0xf8c42000
   10c34:			; <UNDEFINED> instruction: 0xf7f130ec
   10c38:			; <UNDEFINED> instruction: 0xf8dfe80c
   10c3c:	andcs	r1, r5, #80, 14	; 0x1400000
   10c40:			; <UNDEFINED> instruction: 0x46034479
   10c44:			; <UNDEFINED> instruction: 0xf8c42000
   10c48:			; <UNDEFINED> instruction: 0xf7f130e8
   10c4c:			; <UNDEFINED> instruction: 0xf8dfe802
   10c50:	andcs	r1, r5, #64, 14	; 0x1000000
   10c54:			; <UNDEFINED> instruction: 0x46034479
   10c58:			; <UNDEFINED> instruction: 0xf8c42000
   10c5c:			; <UNDEFINED> instruction: 0xf7f0312c
   10c60:			; <UNDEFINED> instruction: 0xf8dfeff8
   10c64:	andcs	r1, r5, #48, 14	; 0xc00000
   10c68:			; <UNDEFINED> instruction: 0x46034479
   10c6c:	strvs	r2, [r3, r0]!
   10c70:	svc	0x00eef7f0
   10c74:			; <UNDEFINED> instruction: 0x1720f8df
   10c78:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10c7c:	andcs	r4, r0, r3, lsl #12
   10c80:	addscc	pc, r8, r4, asr #17
   10c84:	svc	0x00e4f7f0
   10c88:			; <UNDEFINED> instruction: 0x1710f8df
   10c8c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10c90:	andcs	r4, r0, r3, lsl #12
   10c94:	addcc	pc, r0, r4, asr #17
   10c98:	svc	0x00daf7f0
   10c9c:			; <UNDEFINED> instruction: 0x1700f8df
   10ca0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10ca4:	andcs	r4, r0, r3, lsl #12
   10ca8:	addcc	pc, r4, r4, asr #17
   10cac:	svc	0x00d0f7f0
   10cb0:	usatne	pc, #16, pc, asr #17	; <UNPREDICTABLE>
   10cb4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10cb8:	andcs	r4, r0, r3, lsl #12
   10cbc:			; <UNDEFINED> instruction: 0xf7f06423
   10cc0:			; <UNDEFINED> instruction: 0xf8dfefc8
   10cc4:	andcs	r1, r5, #228, 12	; 0xe400000
   10cc8:			; <UNDEFINED> instruction: 0x46034479
   10ccc:	strbvs	r2, [r3, #-0]!
   10cd0:	svc	0x00bef7f0
   10cd4:			; <UNDEFINED> instruction: 0x16d4f8df
   10cd8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10cdc:	andcs	r4, r0, r3, lsl #12
   10ce0:			; <UNDEFINED> instruction: 0xf7f065a3
   10ce4:			; <UNDEFINED> instruction: 0xf8dfefb6
   10ce8:	andcs	r1, r5, #200, 12	; 0xc800000
   10cec:			; <UNDEFINED> instruction: 0x46034479
   10cf0:	strbtvs	r2, [r3], #-0
   10cf4:	svc	0x00acf7f0
   10cf8:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   10cfc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10d00:	andcs	r4, r0, r3, lsl #12
   10d04:			; <UNDEFINED> instruction: 0xf7f066e3
   10d08:			; <UNDEFINED> instruction: 0xf8dfefa4
   10d0c:	andcs	r1, r5, #172, 12	; 0xac00000
   10d10:			; <UNDEFINED> instruction: 0x46034479
   10d14:			; <UNDEFINED> instruction: 0xf8c42000
   10d18:			; <UNDEFINED> instruction: 0xf7f03158
   10d1c:			; <UNDEFINED> instruction: 0xf8dfef9a
   10d20:	andcs	r1, r5, #156, 12	; 0x9c00000
   10d24:			; <UNDEFINED> instruction: 0x46034479
   10d28:	strbtvs	r2, [r3], #0
   10d2c:	svc	0x0090f7f0
   10d30:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
   10d34:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10d38:	andcs	r4, r0, r3, lsl #12
   10d3c:	tstcc	ip, r4, asr #17	; <UNPREDICTABLE>
   10d40:	svc	0x0086f7f0
   10d44:			; <UNDEFINED> instruction: 0x167cf8df
   10d48:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10d4c:	andcs	r4, r0, r3, lsl #12
   10d50:	sbccc	pc, r0, r4, asr #17
   10d54:	svc	0x007cf7f0
   10d58:			; <UNDEFINED> instruction: 0x166cf8df
   10d5c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10d60:	andcs	r4, r0, r3, lsl #12
   10d64:	adccc	pc, ip, r4, asr #17
   10d68:	svc	0x0072f7f0
   10d6c:			; <UNDEFINED> instruction: 0x165cf8df
   10d70:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10d74:	andcs	r4, r0, r3, lsl #12
   10d78:	adcscc	pc, r4, r4, asr #17
   10d7c:	svc	0x0068f7f0
   10d80:			; <UNDEFINED> instruction: 0x164cf8df
   10d84:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10d88:	andcs	r4, r0, r3, lsl #12
   10d8c:			; <UNDEFINED> instruction: 0xf7f06763
   10d90:			; <UNDEFINED> instruction: 0xf8dfef60
   10d94:	andcs	r1, r5, #64, 12	; 0x4000000
   10d98:			; <UNDEFINED> instruction: 0x46034479
   10d9c:	cmnvs	r3, #0
   10da0:	svc	0x0056f7f0
   10da4:			; <UNDEFINED> instruction: 0x1630f8df
   10da8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10dac:	andcs	r4, r0, r3, lsl #12
   10db0:	adcscc	pc, r0, r4, asr #17
   10db4:	svc	0x004cf7f0
   10db8:			; <UNDEFINED> instruction: 0x1620f8df
   10dbc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10dc0:	andcs	r4, r0, r3, lsl #12
   10dc4:	adccc	pc, r8, r4, asr #17
   10dc8:	svc	0x0042f7f0
   10dcc:			; <UNDEFINED> instruction: 0x1610f8df
   10dd0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10dd4:	andcs	r4, r0, r3, lsl #12
   10dd8:			; <UNDEFINED> instruction: 0xf7f06723
   10ddc:			; <UNDEFINED> instruction: 0xf8dfef3a
   10de0:	andcs	r1, r5, #4, 12	; 0x400000
   10de4:			; <UNDEFINED> instruction: 0x46034479
   10de8:			; <UNDEFINED> instruction: 0xf8c42000
   10dec:			; <UNDEFINED> instruction: 0xf7f030cc
   10df0:			; <UNDEFINED> instruction: 0xf8dfef30
   10df4:	andcs	r1, r5, #244, 10	; 0x3d000000
   10df8:			; <UNDEFINED> instruction: 0x46034479
   10dfc:			; <UNDEFINED> instruction: 0xf8c42000
   10e00:			; <UNDEFINED> instruction: 0xf7f03120
   10e04:			; <UNDEFINED> instruction: 0xf8dfef26
   10e08:	andcs	r1, r5, #228, 10	; 0x39000000
   10e0c:			; <UNDEFINED> instruction: 0x46034479
   10e10:			; <UNDEFINED> instruction: 0xf8c42000
   10e14:			; <UNDEFINED> instruction: 0xf7f030a4
   10e18:			; <UNDEFINED> instruction: 0xf8dfef1c
   10e1c:	andcs	r1, r5, #212, 10	; 0x35000000
   10e20:			; <UNDEFINED> instruction: 0x46034479
   10e24:	eorvs	r2, r3, #0
   10e28:	svc	0x0012f7f0
   10e2c:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   10e30:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10e34:	andcs	r4, r0, r3, lsl #12
   10e38:	adcscc	pc, r8, r4, asr #17
   10e3c:	svc	0x0008f7f0
   10e40:	ldrne	pc, [r4, #2271]!	; 0x8df
   10e44:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10e48:	andcs	r4, r0, r3, lsl #12
   10e4c:	smlawtcc	r4, r4, r8, pc	; <UNPREDICTABLE>
   10e50:	mrc	7, 7, APSR_nzcv, cr14, cr0, {7}
   10e54:	strne	pc, [r4, #2271]!	; 0x8df
   10e58:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10e5c:	andcs	r4, r0, r3, lsl #12
   10e60:	tstcc	r4, r4, asr #17	; <UNPREDICTABLE>
   10e64:	mrc	7, 7, APSR_nzcv, cr4, cr0, {7}
   10e68:	ldrne	pc, [r4, #2271]	; 0x8df
   10e6c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10e70:	andcs	r4, r0, r3, lsl #12
   10e74:			; <UNDEFINED> instruction: 0xf7f06623
   10e78:			; <UNDEFINED> instruction: 0xf8dfeeec
   10e7c:	andcs	r1, r5, #136, 10	; 0x22000000
   10e80:			; <UNDEFINED> instruction: 0x46034479
   10e84:	strbtvs	r2, [r3], -r0
   10e88:	mcr	7, 7, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   10e8c:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   10e90:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10e94:	andcs	r4, r0, r3, lsl #12
   10e98:			; <UNDEFINED> instruction: 0xf7f06323
   10e9c:			; <UNDEFINED> instruction: 0xf8dfeeda
   10ea0:	andcs	r1, r5, #108, 10	; 0x1b000000
   10ea4:			; <UNDEFINED> instruction: 0x46034479
   10ea8:			; <UNDEFINED> instruction: 0x63a32000
   10eac:	mrc	7, 6, APSR_nzcv, cr0, cr0, {7}
   10eb0:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   10eb4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10eb8:	andcs	r4, r0, r3, lsl #12
   10ebc:	addscc	pc, ip, r4, asr #17
   10ec0:	mcr	7, 6, pc, cr6, cr0, {7}	; <UNPREDICTABLE>
   10ec4:	strbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   10ec8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10ecc:	andcs	r4, r0, r3, lsl #12
   10ed0:	addcc	pc, ip, r4, asr #17
   10ed4:	mrc	7, 5, APSR_nzcv, cr12, cr0, {7}
   10ed8:	ldrne	pc, [ip, #-2271]!	; 0xfffff721
   10edc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10ee0:	andcs	r4, r0, r3, lsl #12
   10ee4:	addcc	pc, r8, r4, asr #17
   10ee8:	mrc	7, 5, APSR_nzcv, cr2, cr0, {7}
   10eec:	strne	pc, [ip, #-2271]!	; 0xfffff721
   10ef0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10ef4:	andcs	r4, r0, r3, lsl #12
   10ef8:	tstcc	r0, r4, asr #17	; <UNPREDICTABLE>
   10efc:	mcr	7, 5, pc, cr8, cr0, {7}	; <UNPREDICTABLE>
   10f00:	ldrne	pc, [ip, #-2271]	; 0xfffff721
   10f04:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10f08:	andcs	r4, r0, r3, lsl #12
   10f0c:	smlabtcc	ip, r4, r8, pc	; <UNPREDICTABLE>
   10f10:	mrc	7, 4, APSR_nzcv, cr14, cr0, {7}
   10f14:	strne	pc, [ip, #-2271]	; 0xfffff721
   10f18:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10f1c:	andcs	r4, r0, r3, lsl #12
   10f20:	sbcscc	pc, r0, r4, asr #17
   10f24:	mrc	7, 4, APSR_nzcv, cr4, cr0, {7}
   10f28:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   10f2c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10f30:	andcs	r4, r0, r3, lsl #12
   10f34:	sbcscc	pc, r4, r4, asr #17
   10f38:	mcr	7, 4, pc, cr10, cr0, {7}	; <UNPREDICTABLE>
   10f3c:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   10f40:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10f44:	andcs	r4, r0, r3, lsl #12
   10f48:			; <UNDEFINED> instruction: 0xf7f061e3
   10f4c:			; <UNDEFINED> instruction: 0xf8dfee82
   10f50:	andcs	r1, r5, #224, 8	; 0xe0000000
   10f54:			; <UNDEFINED> instruction: 0x46034479
   10f58:			; <UNDEFINED> instruction: 0xf8c42000
   10f5c:			; <UNDEFINED> instruction: 0xf7f03118
   10f60:			; <UNDEFINED> instruction: 0xf8dfee78
   10f64:	andcs	r1, r5, #208, 8	; 0xd0000000
   10f68:			; <UNDEFINED> instruction: 0x46034479
   10f6c:	adcvs	r2, r3, r0
   10f70:	mcr	7, 3, pc, cr14, cr0, {7}	; <UNPREDICTABLE>
   10f74:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   10f78:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10f7c:	andcs	r4, r0, r3, lsl #12
   10f80:			; <UNDEFINED> instruction: 0xf7f060e3
   10f84:			; <UNDEFINED> instruction: 0xf8dfee66
   10f88:	andcs	r1, r5, #180, 8	; 0xb4000000
   10f8c:			; <UNDEFINED> instruction: 0x46034479
   10f90:	rsbvs	r2, r3, r0
   10f94:	mrc	7, 2, APSR_nzcv, cr12, cr0, {7}
   10f98:	strtne	pc, [r4], #2271	; 0x8df
   10f9c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10fa0:	andcs	r4, r0, r3, lsl #12
   10fa4:			; <UNDEFINED> instruction: 0xf7f06163
   10fa8:			; <UNDEFINED> instruction: 0xf8dfee54
   10fac:	andcs	r1, r5, #152, 8	; 0x98000000
   10fb0:			; <UNDEFINED> instruction: 0x46034479
   10fb4:			; <UNDEFINED> instruction: 0x61232000
   10fb8:	mcr	7, 2, pc, cr10, cr0, {7}	; <UNPREDICTABLE>
   10fbc:	strne	pc, [r8], #2271	; 0x8df
   10fc0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10fc4:	andcs	r4, r0, r3, lsl #12
   10fc8:			; <UNDEFINED> instruction: 0xf7f06023
   10fcc:			; <UNDEFINED> instruction: 0xf8dfee42
   10fd0:	andcs	r1, r5, #124, 8	; 0x7c000000
   10fd4:			; <UNDEFINED> instruction: 0x46034479
   10fd8:			; <UNDEFINED> instruction: 0xf8c42000
   10fdc:			; <UNDEFINED> instruction: 0xf7f03154
   10fe0:			; <UNDEFINED> instruction: 0xf8dfee38
   10fe4:	andcs	r1, r5, #108, 8	; 0x6c000000
   10fe8:			; <UNDEFINED> instruction: 0x46034479
   10fec:			; <UNDEFINED> instruction: 0xf8c42000
   10ff0:			; <UNDEFINED> instruction: 0xf7f03150
   10ff4:			; <UNDEFINED> instruction: 0xf8dfee2e
   10ff8:	andcs	r1, r5, #92, 8	; 0x5c000000
   10ffc:			; <UNDEFINED> instruction: 0x46034479
   11000:			; <UNDEFINED> instruction: 0xf8c42000
   11004:			; <UNDEFINED> instruction: 0xf7f03138
   11008:			; <UNDEFINED> instruction: 0xf8dfee24
   1100c:	andcs	r1, r5, #76, 8	; 0x4c000000
   11010:			; <UNDEFINED> instruction: 0x46034479
   11014:			; <UNDEFINED> instruction: 0xf8c42000
   11018:			; <UNDEFINED> instruction: 0xf7f03140
   1101c:			; <UNDEFINED> instruction: 0xf8dfee1a
   11020:	andcs	r1, r5, #60, 8	; 0x3c000000
   11024:			; <UNDEFINED> instruction: 0x46034479
   11028:			; <UNDEFINED> instruction: 0xf8c42000
   1102c:			; <UNDEFINED> instruction: 0xf7f0313c
   11030:			; <UNDEFINED> instruction: 0xf8dfee10
   11034:	andcs	r1, r5, #44, 8	; 0x2c000000
   11038:			; <UNDEFINED> instruction: 0x46034479
   1103c:			; <UNDEFINED> instruction: 0xf8c42000
   11040:			; <UNDEFINED> instruction: 0xf7f03094
   11044:			; <UNDEFINED> instruction: 0xf8dfee06
   11048:	andcs	r1, r5, #28, 8	; 0x1c000000
   1104c:			; <UNDEFINED> instruction: 0x46034479
   11050:			; <UNDEFINED> instruction: 0xf8c42000
   11054:			; <UNDEFINED> instruction: 0xf7f030a0
   11058:			; <UNDEFINED> instruction: 0xf8dfedfc
   1105c:	andcs	r1, r5, #12, 8	; 0xc000000
   11060:			; <UNDEFINED> instruction: 0x46034479
   11064:			; <UNDEFINED> instruction: 0xf8c42000
   11068:			; <UNDEFINED> instruction: 0xf7f03090
   1106c:	ldmibmi	pc!, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   11070:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11074:	andcs	r4, r0, r3, lsl #12
   11078:	msrcc	SPSR_s, r4, asr #17
   1107c:	stcl	7, cr15, [r8, #960]!	; 0x3c0
   11080:	andcs	r4, r5, #4112384	; 0x3ec000
   11084:			; <UNDEFINED> instruction: 0x46034479
   11088:			; <UNDEFINED> instruction: 0xf8c42000
   1108c:			; <UNDEFINED> instruction: 0xf7f0316c
   11090:	ldmibmi	r8!, {r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   11094:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11098:	andcs	r4, r0, r3, lsl #12
   1109c:	msrcc	SPSR_, r4, asr #17
   110a0:	ldcl	7, cr15, [r6, #960]	; 0x3c0
   110a4:	andcs	r4, r5, #244, 18	; 0x3d0000
   110a8:			; <UNDEFINED> instruction: 0x46034479
   110ac:			; <UNDEFINED> instruction: 0xf8c42000
   110b0:			; <UNDEFINED> instruction: 0xf7f03170
   110b4:	ldmibmi	r1!, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}^
   110b8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   110bc:	andcs	r4, r0, r3, lsl #12
   110c0:	cmncc	r4, r4, asr #17	; <UNPREDICTABLE>
   110c4:	stcl	7, cr15, [r4, #960]	; 0x3c0
   110c8:	andcs	r4, r5, #3883008	; 0x3b4000
   110cc:			; <UNDEFINED> instruction: 0x46034479
   110d0:			; <UNDEFINED> instruction: 0xf8c42000
   110d4:			; <UNDEFINED> instruction: 0xf7f03178
   110d8:	stmibmi	sl!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
   110dc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   110e0:	andcs	r4, r0, r3, lsl #12
   110e4:	cmncc	ip, r4, asr #17	; <UNPREDICTABLE>
   110e8:	ldc	7, cr15, [r2, #960]!	; 0x3c0
   110ec:	andcs	r4, r5, #3768320	; 0x398000
   110f0:			; <UNDEFINED> instruction: 0x46034479
   110f4:			; <UNDEFINED> instruction: 0xf8c42000
   110f8:			; <UNDEFINED> instruction: 0xf7f03180
   110fc:	stmibmi	r3!, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}^
   11100:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11104:	andcs	r4, r0, r3, lsl #12
   11108:	orrcc	pc, r4, r4, asr #17
   1110c:	stc	7, cr15, [r0, #960]!	; 0x3c0
   11110:	andcs	r4, r5, #3653632	; 0x37c000
   11114:			; <UNDEFINED> instruction: 0x46034479
   11118:			; <UNDEFINED> instruction: 0xf8c42000
   1111c:			; <UNDEFINED> instruction: 0xf7f03188
   11120:	ldmibmi	ip, {r3, r4, r7, r8, sl, fp, sp, lr, pc}^
   11124:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11128:	andcs	r4, r0, r3, lsl #12
   1112c:	orrscc	pc, r0, r4, asr #17
   11130:	stc	7, cr15, [lr, #960]	; 0x3c0
   11134:	andcs	r4, r5, #136192	; 0x21400
   11138:	ldmpl	r4!, {r0, r1, r2, r4, r6, r7, r8, fp, lr}^
   1113c:			; <UNDEFINED> instruction: 0x46054479
   11140:			; <UNDEFINED> instruction: 0xf8c42000
   11144:			; <UNDEFINED> instruction: 0xf7f0518c
   11148:	ldmibmi	r4, {r2, r7, r8, sl, fp, sp, lr, pc}^
   1114c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11150:	andcs	r4, r0, r3, lsl #12
   11154:	orrscc	pc, r4, r4, asr #17
   11158:	ldcl	7, cr15, [sl, #-960]!	; 0xfffffc40
   1115c:	svclt	0x0000e1a0
   11160:			; <UNDEFINED> instruction: 0x000056b0
   11164:	andeq	r2, r0, sl, lsr #16
   11168:	andeq	r2, r0, r0, lsl r8
   1116c:	andeq	r5, r1, r8, lsr #22
   11170:	andeq	r2, r0, r8, lsl r8
   11174:	andeq	r0, r0, r8, asr #4
   11178:	andeq	r2, r0, sl, lsl #16
   1117c:	andeq	r0, r0, r0, lsr r2
   11180:	strdeq	r2, [r0], -lr
   11184:	strdeq	r2, [r0], -r4
   11188:	strdeq	r2, [r0], -r6
   1118c:	andeq	r2, r0, r8, ror #15
   11190:	andeq	r2, r0, sl, ror #15
   11194:	andeq	r2, r0, r0, ror #15
   11198:	andeq	r2, r0, r2, ror #15
   1119c:	ldrdeq	r2, [r0], -r8
   111a0:	ldrdeq	r2, [r0], -r6
   111a4:	andeq	r2, r0, ip, asr #15
   111a8:	andeq	r2, r0, sl, asr #15
   111ac:	andeq	r2, r0, r0, asr #15
   111b0:			; <UNDEFINED> instruction: 0x000027be
   111b4:			; <UNDEFINED> instruction: 0x000027b4
   111b8:			; <UNDEFINED> instruction: 0x000027b2
   111bc:	andeq	r2, r0, r8, asr #15
   111c0:	muleq	r0, r2, r7
   111c4:	andeq	r2, r0, r8, lsl #15
   111c8:	andeq	r2, r0, r2, lsl #15
   111cc:	andeq	r2, r0, r8, ror r7
   111d0:	andeq	r2, r0, sl, ror r7
   111d4:	andeq	r2, r0, ip, ror #14
   111d8:	andeq	r2, r0, sl, ror #14
   111dc:	andeq	r2, r0, r0, ror #14
   111e0:	andeq	r2, r0, r2, ror #14
   111e4:	andeq	r2, r0, r4, asr r7
   111e8:	andeq	r2, r0, lr, asr #14
   111ec:	andeq	r2, r0, r0, asr #14
   111f0:	andeq	r2, r0, sl, lsr r7
   111f4:	andeq	r2, r0, ip, lsr #14
   111f8:	andeq	r2, r0, r6, lsr #14
   111fc:	andeq	r2, r0, r8, lsl r7
   11200:	andeq	r2, r0, r6, ror r6
   11204:	andeq	r2, r0, r8, lsl #14
   11208:	andeq	r2, r0, sl, lsl #14
   1120c:	andeq	r2, r0, r0, lsl #14
   11210:	strdeq	r2, [r0], -sl
   11214:	strdeq	r2, [r0], -r0
   11218:	andeq	r2, r0, sl, ror #13
   1121c:	andeq	r2, r0, r0, ror #13
   11220:	andeq	r2, r0, r6, ror #13
   11224:	ldrdeq	r2, [r0], -ip
   11228:	ldrdeq	r2, [r0], -lr
   1122c:	ldrdeq	r2, [r0], -r4
   11230:	ldrdeq	r2, [r0], -r6
   11234:	andeq	r2, r0, ip, asr #13
   11238:	andeq	r2, r0, lr, asr #13
   1123c:	andeq	r2, r0, r0, asr #13
   11240:	andeq	r2, r0, r2, asr #13
   11244:			; <UNDEFINED> instruction: 0x000026b8
   11248:			; <UNDEFINED> instruction: 0x000026b6
   1124c:	andeq	r2, r0, ip, lsr #13
   11250:	andeq	r2, r0, lr, lsr #13
   11254:	andeq	r2, r0, r0, lsr #13
   11258:	andeq	r2, r0, r2, lsr #13
   1125c:	muleq	r0, r8, r6
   11260:	muleq	r0, sl, r6
   11264:	muleq	r0, r0, r6
   11268:	muleq	r0, r2, r6
   1126c:	andeq	r2, r0, r8, lsl #13
   11270:	andeq	r1, r0, r6, lsr fp
   11274:	andeq	r2, r0, r8, ror r6
   11278:	andeq	r2, r0, r6, ror r6
   1127c:	andeq	r2, r0, ip, ror #12
   11280:	andeq	r2, r0, ip, ror #12
   11284:	andeq	r2, r0, r0, ror #12
   11288:	andeq	r2, r0, r4, ror #12
   1128c:	andeq	r2, r0, r8, asr r6
   11290:	andeq	r2, r0, ip, asr r6
   11294:	andeq	r2, r0, r0, asr r6
   11298:	andeq	r2, r0, ip, asr #12
   1129c:	andeq	r2, r0, r0, asr #12
   112a0:	andeq	r2, r0, ip, lsr r6
   112a4:	andeq	r2, r0, r0, lsr r6
   112a8:	andeq	r2, r0, r0, lsr r6
   112ac:	andeq	r2, r0, r4, lsr #12
   112b0:	andeq	r2, r0, r0, lsr #12
   112b4:	andeq	r2, r0, r4, lsl r6
   112b8:	andeq	r2, r0, r4, lsl r6
   112bc:	andeq	r2, r0, r8, lsl #12
   112c0:	andeq	r2, r0, r8, lsl #12
   112c4:	strdeq	r2, [r0], -ip
   112c8:	strdeq	r2, [r0], -ip
   112cc:	andeq	r2, r0, ip, ror #11
   112d0:	andeq	r2, r0, ip, ror #11
   112d4:	ldrdeq	r2, [r0], -ip
   112d8:	ldrdeq	r2, [r0], -ip
   112dc:	ldrdeq	r2, [r0], -r0
   112e0:	ldrdeq	r2, [r0], -r0
   112e4:	andeq	r2, r0, r4, asr #11
   112e8:	andeq	r2, r0, r4, asr #11
   112ec:			; <UNDEFINED> instruction: 0x000025b8
   112f0:			; <UNDEFINED> instruction: 0x000025b8
   112f4:	andeq	r2, r0, ip, lsr #11
   112f8:	andeq	r2, r0, ip, lsr #11
   112fc:	andeq	r2, r0, r0, lsr #11
   11300:	andeq	r2, r0, r0, lsr #11
   11304:	muleq	r0, r4, r5
   11308:	muleq	r0, r8, r5
   1130c:	andeq	r2, r0, ip, lsl #11
   11310:	andeq	r2, r0, ip, lsl #11
   11314:	andeq	r2, r0, ip, ror r5
   11318:	andeq	r2, r0, ip, ror r5
   1131c:	andeq	r2, r0, r0, ror r5
   11320:	andeq	r2, r0, r0, ror r5
   11324:	andeq	r2, r0, r4, ror #10
   11328:	andeq	r2, r0, r8, ror #10
   1132c:	andeq	r2, r0, ip, asr r5
   11330:	andeq	r2, r0, ip, asr r5
   11334:	andeq	r2, r0, r0, asr r5
   11338:	andeq	r2, r0, r0, asr r5
   1133c:	andeq	r2, r0, r4, asr #10
   11340:	andeq	r2, r0, r4, asr #10
   11344:	andeq	r2, r0, r4, lsr r5
   11348:	andeq	r2, r0, r4, lsr r5
   1134c:	andeq	r0, r0, r0, lsr #4
   11350:	andeq	r2, r0, r2, ror r5
   11354:	andeq	r2, r0, r4, lsl #11
   11358:	andeq	r2, r0, r4, lsl #11
   1135c:	andeq	r2, r0, ip, lsl #11
   11360:	andeq	r2, r0, lr, lsl #11
   11364:	muleq	r0, r4, r5
   11368:	andeq	r2, r0, r2, lsr #11
   1136c:	andeq	r2, r0, r8, lsr #11
   11370:	andeq	r2, r0, r4, lsr #11
   11374:	andeq	r2, r0, sl, lsr #11
   11378:	andeq	r2, r0, sl, lsr #11
   1137c:			; <UNDEFINED> instruction: 0x000025bc
   11380:	andeq	r2, r0, r8, asr #11
   11384:	ldrdeq	r2, [r0], -r6
   11388:	andeq	r2, r0, r8, asr #11
   1138c:			; <UNDEFINED> instruction: 0x000025b8
   11390:	andeq	r2, r0, ip, ror #11
   11394:	strdeq	r2, [r0], -r0
   11398:	andeq	r2, r0, lr, ror #11
   1139c:	andeq	r2, r0, sl, ror #11
   113a0:	andeq	r2, r0, sl, ror #11
   113a4:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
   113a8:	andeq	r2, r0, r4, lsl #12
   113ac:	andeq	r2, r0, r2, lsr #12
   113b0:	andeq	r2, r0, r4, lsr #12
   113b4:	andeq	r2, r0, sl, lsr #12
   113b8:	andeq	r2, r0, r4, lsr r6
   113bc:	andeq	r2, r0, ip, lsr r6
   113c0:	andeq	r2, r0, sl, lsr r6
   113c4:	andeq	r2, r0, r6, lsr r6
   113c8:	andeq	r2, r0, sl, asr #12
   113cc:	andeq	r2, r0, r6, asr r6
   113d0:	andeq	r2, r0, sl, ror #12
   113d4:	andeq	r2, r0, r8, ror #12
   113d8:	andeq	r2, r0, sl, ror r6
   113dc:	andeq	r2, r0, lr, ror r6
   113e0:	andeq	r2, r0, lr, lsl #13
   113e4:	andeq	r2, r0, r0, lsr #13
   113e8:	andeq	r2, r0, r0, lsr #13
   113ec:			; <UNDEFINED> instruction: 0x000026bc
   113f0:			; <UNDEFINED> instruction: 0x000026b8
   113f4:	andeq	r2, r0, r2, asr #13
   113f8:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
   113fc:	strdeq	r2, [r0], -sl
   11400:	strdeq	r2, [r0], -lr
   11404:	andeq	r2, r0, r8, lsl #14
   11408:	andeq	r2, r0, r2, lsl r7
   1140c:	andeq	r2, r0, r0, lsl r7
   11410:	andeq	r2, r0, sl, lsl #14
   11414:	andeq	r2, r0, r6, lsl r7
   11418:	andeq	r2, r0, lr, lsl r7
   1141c:	andeq	r2, r0, r6, lsr r7
   11420:	andeq	r2, r0, r2, asr r7
   11424:	andeq	r2, r0, sl, asr r7
   11428:	andeq	r2, r0, sl, asr r7
   1142c:	andeq	r2, r0, lr, asr r7
   11430:	andeq	r2, r0, r4, ror r7
   11434:	andeq	r2, r0, r4, ror #14
   11438:	andeq	r2, r0, r6, asr r7
   1143c:	andeq	r2, r0, r8, asr #14
   11440:	andeq	r2, r0, sl, lsr r7
   11444:	andeq	r2, r0, ip, lsr #14
   11448:	andeq	r2, r0, lr, lsl r7
   1144c:	andeq	r2, r0, r4, lsl r7
   11450:	andeq	r2, r0, r8, lsl #14
   11454:	strdeq	r2, [r0], -ip
   11458:	strdeq	r2, [r0], -r4
   1145c:	andeq	r2, r0, ip, ror #13
   11460:	strdeq	r2, [r0], -r8
   11464:	strdeq	r2, [r0], -r4
   11468:	strdeq	r2, [r0], -r4
   1146c:	andeq	r2, r0, r6, lsl r7
   11470:	andeq	r2, r0, ip, lsr r7
   11474:	andeq	r2, r0, sl, asr #14
   11478:	andeq	r2, r0, r0, ror r7
   1147c:	andeq	r2, r0, sl, ror #14
   11480:	andeq	r2, r0, r4, ror #14
   11484:	andeq	r2, r0, r6, asr r7
   11488:	muleq	r0, r8, r7
   1148c:	andeq	r2, r0, lr, lsl #15
   11490:	ldrdeq	r2, [r0], -ip
   11494:	andeq	r2, r0, r6, lsl #28
   11498:	andeq	r2, r0, ip, lsl #28
   1149c:	andeq	r2, r0, lr, lsl lr
   114a0:	andcs	r4, r5, #148, 18	; 0x250000
   114a4:			; <UNDEFINED> instruction: 0x46034479
   114a8:			; <UNDEFINED> instruction: 0xf8c42000
   114ac:			; <UNDEFINED> instruction: 0xf7f03198
   114b0:	ldmibmi	r1, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
   114b4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   114b8:	andcs	r4, r0, r3, lsl #12
   114bc:	orrscc	pc, ip, r4, asr #17
   114c0:	bl	ff1cf488 <pclose@plt+0xff1cd440>
   114c4:	andcs	r4, r5, #2310144	; 0x234000
   114c8:			; <UNDEFINED> instruction: 0x46034479
   114cc:			; <UNDEFINED> instruction: 0xf8c42000
   114d0:			; <UNDEFINED> instruction: 0xf7f031a0
   114d4:	stmibmi	sl, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   114d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   114dc:	andcs	r4, r0, r3, lsl #12
   114e0:			; <UNDEFINED> instruction: 0x31a4f8c4
   114e4:	bl	fed4f4ac <pclose@plt+0xfed4d464>
   114e8:	andcs	r4, r5, #2195456	; 0x218000
   114ec:			; <UNDEFINED> instruction: 0x46034479
   114f0:			; <UNDEFINED> instruction: 0xf8c42000
   114f4:			; <UNDEFINED> instruction: 0xf7f03104
   114f8:	stmibmi	r3, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   114fc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11500:	andcs	r4, r0, r3, lsl #12
   11504:	rscscc	pc, r0, r4, asr #17
   11508:	bl	fe8cf4d0 <pclose@plt+0xfe8cd488>
   1150c:	andcs	r4, r5, #2080768	; 0x1fc000
   11510:			; <UNDEFINED> instruction: 0x46034479
   11514:			; <UNDEFINED> instruction: 0xf8c42000
   11518:			; <UNDEFINED> instruction: 0xf7f030f4
   1151c:	ldmdbmi	ip!, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}^
   11520:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11524:	andcs	r4, r0, r3, lsl #12
   11528:	rscscc	pc, ip, r4, asr #17
   1152c:	bl	fe44f4f4 <pclose@plt+0xfe44d4ac>
   11530:	andcs	r4, r5, #120, 18	; 0x1e0000
   11534:			; <UNDEFINED> instruction: 0x46034479
   11538:			; <UNDEFINED> instruction: 0xf8c42000
   1153c:			; <UNDEFINED> instruction: 0xf7f030f8
   11540:	ldmdbmi	r5!, {r3, r7, r8, r9, fp, sp, lr, pc}^
   11544:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11548:	andcs	r4, r0, r3, lsl #12
   1154c:	smlabtcc	r0, r4, r8, pc	; <UNPREDICTABLE>
   11550:	bl	1fcf518 <pclose@plt+0x1fcd4d0>
   11554:	andcs	r4, r5, #1851392	; 0x1c4000
   11558:			; <UNDEFINED> instruction: 0x46034479
   1155c:			; <UNDEFINED> instruction: 0xf8c42000
   11560:			; <UNDEFINED> instruction: 0xf7f03148
   11564:	stmdbmi	lr!, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
   11568:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1156c:	andcs	r4, r0, r3, lsl #12
   11570:	smlalbtcc	pc, r4, r4, r8	; <UNPREDICTABLE>
   11574:	bl	1b4f53c <pclose@plt+0x1b4d4f4>
   11578:	andcs	r4, r5, #1736704	; 0x1a8000
   1157c:			; <UNDEFINED> instruction: 0x46034479
   11580:			; <UNDEFINED> instruction: 0xf8c42000
   11584:			; <UNDEFINED> instruction: 0xf7f03108
   11588:	stmdbmi	r7!, {r2, r5, r6, r8, r9, fp, sp, lr, pc}^
   1158c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11590:	andcs	r4, r0, r3, lsl #12
   11594:	smlalbtcc	pc, ip, r4, r8	; <UNPREDICTABLE>
   11598:	bl	16cf560 <pclose@plt+0x16cd518>
   1159c:	andcs	r4, r5, #1622016	; 0x18c000
   115a0:			; <UNDEFINED> instruction: 0x46034479
   115a4:			; <UNDEFINED> instruction: 0xf8c42000
   115a8:			; <UNDEFINED> instruction: 0xf7f030e0
   115ac:	stmdbmi	r0!, {r1, r4, r6, r8, r9, fp, sp, lr, pc}^
   115b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   115b4:	andcs	r4, r0, r3, lsl #12
   115b8:	sbcscc	pc, ip, r4, asr #17
   115bc:	bl	124f584 <pclose@plt+0x124d53c>
   115c0:	andcs	r4, r5, #92, 18	; 0x170000
   115c4:			; <UNDEFINED> instruction: 0x46034479
   115c8:			; <UNDEFINED> instruction: 0xf8c42000
   115cc:			; <UNDEFINED> instruction: 0xf7f030d8
   115d0:	ldmdbmi	r9, {r6, r8, r9, fp, sp, lr, pc}^
   115d4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   115d8:	andcs	r4, r0, r3, lsl #12
   115dc:	rsccc	pc, r4, r4, asr #17
   115e0:	bl	dcf5a8 <pclose@plt+0xdcd560>
   115e4:	andcs	r4, r5, #1392640	; 0x154000
   115e8:			; <UNDEFINED> instruction: 0x46034479
   115ec:			; <UNDEFINED> instruction: 0xf8c42000
   115f0:			; <UNDEFINED> instruction: 0xf7f03130
   115f4:	ldmdbmi	r2, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}^
   115f8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   115fc:	andcs	r4, r0, r3, lsl #12
   11600:	teqcc	r4, r4, asr #17	; <UNPREDICTABLE>
   11604:	bl	94f5cc <pclose@plt+0x94d584>
   11608:	andcs	r4, r5, #1277952	; 0x138000
   1160c:			; <UNDEFINED> instruction: 0x46034479
   11610:	rsbvs	r2, r3, #0
   11614:	bl	74f5dc <pclose@plt+0x74d594>
   11618:	andcs	r4, r5, #1228800	; 0x12c000
   1161c:			; <UNDEFINED> instruction: 0x46034479
   11620:			; <UNDEFINED> instruction: 0xf8c42000
   11624:			; <UNDEFINED> instruction: 0xf7f03168
   11628:	blmi	124c280 <pclose@plt+0x124a238>
   1162c:	stmdbmi	r8, {r0, r2, r9, sp}^
   11630:	ldrbtmi	r5, [r9], #-2292	; 0xfffff70c
   11634:	andcs	r4, r0, r5, lsl #12
   11638:			; <UNDEFINED> instruction: 0xf7f060a5
   1163c:	stmdbmi	r5, {r1, r3, r8, r9, fp, sp, lr, pc}^
   11640:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11644:	andcs	r4, r0, r3, lsl #12
   11648:			; <UNDEFINED> instruction: 0xf7f060e3
   1164c:	stmdbmi	r2, {r1, r8, r9, fp, sp, lr, pc}^
   11650:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11654:	andcs	r4, r0, r3, lsl #12
   11658:			; <UNDEFINED> instruction: 0xf7f062a3
   1165c:	ldmdbmi	pc!, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   11660:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11664:	andcs	r4, r0, r3, lsl #12
   11668:			; <UNDEFINED> instruction: 0xf7f06023
   1166c:	ldmdbmi	ip!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   11670:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11674:	andcs	r4, r0, r3, lsl #12
   11678:			; <UNDEFINED> instruction: 0xf7f06063
   1167c:	ldmdbmi	r9!, {r1, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   11680:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11684:	andcs	r4, r0, r3, lsl #12
   11688:			; <UNDEFINED> instruction: 0xf7f06263
   1168c:	ldmdbmi	r6!, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
   11690:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11694:	andcs	r4, r0, r3, lsl #12
   11698:			; <UNDEFINED> instruction: 0xf7f06163
   1169c:	ldmdbmi	r3!, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
   116a0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   116a4:	andcs	r4, r0, r3, lsl #12
   116a8:			; <UNDEFINED> instruction: 0xf7f061a3
   116ac:	ldmdbmi	r0!, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
   116b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   116b4:	andcs	r4, r0, r3, lsl #12
   116b8:			; <UNDEFINED> instruction: 0xf7f061e3
   116bc:	pushmi	{r1, r3, r6, r7, r9, fp, sp, lr, pc}
   116c0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   116c4:	andcs	r4, r0, r3, lsl #12
   116c8:			; <UNDEFINED> instruction: 0xf7f06223
   116cc:	stmdbmi	sl!, {r1, r6, r7, r9, fp, sp, lr, pc}
   116d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   116d4:	andcs	r4, r0, r3, lsl #12
   116d8:			; <UNDEFINED> instruction: 0xf7f06123
   116dc:	stmdbmi	r7!, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   116e0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   116e4:	andcs	r4, r0, r3, lsl #12
   116e8:			; <UNDEFINED> instruction: 0xf7f062e3
   116ec:			; <UNDEFINED> instruction: 0x6320eab2
   116f0:	svclt	0x0000bdf8
   116f4:	andeq	r2, r0, ip, ror #21
   116f8:	andeq	r2, r0, lr, lsl #22
   116fc:	andeq	r2, r0, ip, lsl fp
   11700:	andeq	r2, r0, sl, lsr #22
   11704:	andeq	r2, r0, ip, lsr fp
   11708:	andeq	r2, r0, sl, lsr fp
   1170c:	andeq	r2, r0, r8, lsr fp
   11710:	andeq	r2, r0, r6, asr #22
   11714:	andeq	r2, r0, r8, asr fp
   11718:	andeq	r2, r0, r6, ror #22
   1171c:	andeq	r2, r0, ip, asr fp
   11720:	andeq	r2, r0, r2, asr fp
   11724:	andeq	r2, r0, r0, ror #22
   11728:	andeq	r2, r0, r6, asr fp
   1172c:	andeq	r2, r0, r0, asr fp
   11730:	andeq	r2, r0, sl, asr fp
   11734:	andeq	r2, r0, r8, asr fp
   11738:	andeq	r2, r0, sl, ror #22
   1173c:	andeq	r2, r0, r0, ror #22
   11740:	andeq	r2, r0, r6, asr fp
   11744:	andeq	r2, r0, r0, ror #22
   11748:	andeq	r2, r0, ip, ror fp
   1174c:	andeq	r0, r0, r4, lsl #4
   11750:	andeq	r3, r0, r2, lsr r1
   11754:	andeq	r3, r0, lr, ror r1
   11758:	andeq	r3, r0, r6, ror r8
   1175c:	andeq	r3, r0, r6, lsr #27
   11760:	andeq	r3, r0, sl, ror lr
   11764:	andeq	r3, r0, r6, asr #29
   11768:	andeq	r3, r0, sl, lsl #30
   1176c:	andeq	r3, r0, r2, ror #30
   11770:	andeq	r3, r0, r2, asr #31
   11774:	andeq	r4, r0, sl, lsr #32
   11778:	strheq	r4, [r0], -r2
   1177c:	andeq	r4, r0, sl, lsr r1
   11780:			; <UNDEFINED> instruction: 0x4604b570
   11784:	b	ff7cf74c <pclose@plt+0xff7cd704>
   11788:	strtmi	r4, [r0], -r6, lsl #12
   1178c:	b	bcf754 <pclose@plt+0xbcd70c>
   11790:	strtmi	r4, [r0], -r5, lsl #12
   11794:	bl	fedcf75c <pclose@plt+0xfedcd714>
   11798:	ldmdblt	r5, {r2, r9, sl, lr}^
   1179c:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
   117a0:	bl	184f768 <pclose@plt+0x184d720>
   117a4:	stccc	8, cr6, [r9], {4}
   117a8:			; <UNDEFINED> instruction: 0xf04fbf18
   117ac:			; <UNDEFINED> instruction: 0x462034ff
   117b0:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   117b4:	bl	15cf77c <pclose@plt+0x15cd734>
   117b8:	blcs	82b7cc <pclose@plt+0x829784>
   117bc:	andvs	sp, r4, r3
   117c0:	ldrbtcc	pc, [pc], #79	; 117c8 <pclose@plt+0xf780>	; <UNPREDICTABLE>
   117c4:			; <UNDEFINED> instruction: 0xf04fe7f3
   117c8:	udf	#847	; 0x34f
   117cc:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
   117d0:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
   117d4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   117d8:			; <UNDEFINED> instruction: 0xffd2f7ff
   117dc:			; <UNDEFINED> instruction: 0xf7f0b128
   117e0:	stmdavs	r3, {r1, r6, r8, r9, fp, sp, lr, pc}
   117e4:	blcs	823000 <pclose@plt+0x820fb8>
   117e8:	blmi	405c14 <pclose@plt+0x403bcc>
   117ec:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   117f0:			; <UNDEFINED> instruction: 0xffc6f7ff
   117f4:			; <UNDEFINED> instruction: 0xbd38b900
   117f8:			; <UNDEFINED> instruction: 0xf7f02001
   117fc:	stmdbmi	fp, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   11800:	andcs	r2, r0, r5, lsl #4
   11804:			; <UNDEFINED> instruction: 0xf7f04479
   11808:	bmi	28c0a0 <pclose@plt+0x28a058>
   1180c:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
   11810:	andcs	r4, r0, r3, lsl #12
   11814:	b	fe8cf7dc <pclose@plt+0xfe8cd794>
   11818:			; <UNDEFINED> instruction: 0xf7f02001
   1181c:	svclt	0x0000e9ee
   11820:			; <UNDEFINED> instruction: 0x000145ba
   11824:	andeq	r0, r0, r4, lsr r2
   11828:	andeq	r0, r0, ip, lsl #4
   1182c:	strdeq	r4, [r0], -ip
   11830:	ldrdeq	r1, [r0], -sl
   11834:	andeq	r0, r0, r0
   11838:	svclt	0x00081e4a
   1183c:			; <UNDEFINED> instruction: 0xf0c04770
   11840:	addmi	r8, r8, #36, 2
   11844:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   11848:			; <UNDEFINED> instruction: 0xf0004211
   1184c:	blx	fec31cb0 <pclose@plt+0xfec2fc68>
   11850:	blx	fec8e658 <pclose@plt+0xfec8c610>
   11854:	bl	fe8ce260 <pclose@plt+0xfe8cc218>
   11858:			; <UNDEFINED> instruction: 0xf1c30303
   1185c:	andge	r0, r4, #2080374784	; 0x7c000000
   11860:	movwne	lr, #15106	; 0x3b02
   11864:	andeq	pc, r0, #79	; 0x4f
   11868:	svclt	0x0000469f
   1186c:	andhi	pc, r0, pc, lsr #7
   11870:	svcvc	0x00c1ebb0
   11874:	bl	10c147c <pclose@plt+0x10bf434>
   11878:	svclt	0x00280202
   1187c:	sbcvc	lr, r1, r0, lsr #23
   11880:	svcvc	0x0081ebb0
   11884:	bl	10c148c <pclose@plt+0x10bf444>
   11888:	svclt	0x00280202
   1188c:	addvc	lr, r1, r0, lsr #23
   11890:	svcvc	0x0041ebb0
   11894:	bl	10c149c <pclose@plt+0x10bf454>
   11898:	svclt	0x00280202
   1189c:	subvc	lr, r1, r0, lsr #23
   118a0:	svcvc	0x0001ebb0
   118a4:	bl	10c14ac <pclose@plt+0x10bf464>
   118a8:	svclt	0x00280202
   118ac:	andvc	lr, r1, r0, lsr #23
   118b0:	svcvs	0x00c1ebb0
   118b4:	bl	10c14bc <pclose@plt+0x10bf474>
   118b8:	svclt	0x00280202
   118bc:	sbcvs	lr, r1, r0, lsr #23
   118c0:	svcvs	0x0081ebb0
   118c4:	bl	10c14cc <pclose@plt+0x10bf484>
   118c8:	svclt	0x00280202
   118cc:	addvs	lr, r1, r0, lsr #23
   118d0:	svcvs	0x0041ebb0
   118d4:	bl	10c14dc <pclose@plt+0x10bf494>
   118d8:	svclt	0x00280202
   118dc:	subvs	lr, r1, r0, lsr #23
   118e0:	svcvs	0x0001ebb0
   118e4:	bl	10c14ec <pclose@plt+0x10bf4a4>
   118e8:	svclt	0x00280202
   118ec:	andvs	lr, r1, r0, lsr #23
   118f0:	svcpl	0x00c1ebb0
   118f4:	bl	10c14fc <pclose@plt+0x10bf4b4>
   118f8:	svclt	0x00280202
   118fc:	sbcpl	lr, r1, r0, lsr #23
   11900:	svcpl	0x0081ebb0
   11904:	bl	10c150c <pclose@plt+0x10bf4c4>
   11908:	svclt	0x00280202
   1190c:	addpl	lr, r1, r0, lsr #23
   11910:	svcpl	0x0041ebb0
   11914:	bl	10c151c <pclose@plt+0x10bf4d4>
   11918:	svclt	0x00280202
   1191c:	subpl	lr, r1, r0, lsr #23
   11920:	svcpl	0x0001ebb0
   11924:	bl	10c152c <pclose@plt+0x10bf4e4>
   11928:	svclt	0x00280202
   1192c:	andpl	lr, r1, r0, lsr #23
   11930:	svcmi	0x00c1ebb0
   11934:	bl	10c153c <pclose@plt+0x10bf4f4>
   11938:	svclt	0x00280202
   1193c:	sbcmi	lr, r1, r0, lsr #23
   11940:	svcmi	0x0081ebb0
   11944:	bl	10c154c <pclose@plt+0x10bf504>
   11948:	svclt	0x00280202
   1194c:	addmi	lr, r1, r0, lsr #23
   11950:	svcmi	0x0041ebb0
   11954:	bl	10c155c <pclose@plt+0x10bf514>
   11958:	svclt	0x00280202
   1195c:	submi	lr, r1, r0, lsr #23
   11960:	svcmi	0x0001ebb0
   11964:	bl	10c156c <pclose@plt+0x10bf524>
   11968:	svclt	0x00280202
   1196c:	andmi	lr, r1, r0, lsr #23
   11970:	svccc	0x00c1ebb0
   11974:	bl	10c157c <pclose@plt+0x10bf534>
   11978:	svclt	0x00280202
   1197c:	sbccc	lr, r1, r0, lsr #23
   11980:	svccc	0x0081ebb0
   11984:	bl	10c158c <pclose@plt+0x10bf544>
   11988:	svclt	0x00280202
   1198c:	addcc	lr, r1, r0, lsr #23
   11990:	svccc	0x0041ebb0
   11994:	bl	10c159c <pclose@plt+0x10bf554>
   11998:	svclt	0x00280202
   1199c:	subcc	lr, r1, r0, lsr #23
   119a0:	svccc	0x0001ebb0
   119a4:	bl	10c15ac <pclose@plt+0x10bf564>
   119a8:	svclt	0x00280202
   119ac:	andcc	lr, r1, r0, lsr #23
   119b0:	svccs	0x00c1ebb0
   119b4:	bl	10c15bc <pclose@plt+0x10bf574>
   119b8:	svclt	0x00280202
   119bc:	sbccs	lr, r1, r0, lsr #23
   119c0:	svccs	0x0081ebb0
   119c4:	bl	10c15cc <pclose@plt+0x10bf584>
   119c8:	svclt	0x00280202
   119cc:	addcs	lr, r1, r0, lsr #23
   119d0:	svccs	0x0041ebb0
   119d4:	bl	10c15dc <pclose@plt+0x10bf594>
   119d8:	svclt	0x00280202
   119dc:	subcs	lr, r1, r0, lsr #23
   119e0:	svccs	0x0001ebb0
   119e4:	bl	10c15ec <pclose@plt+0x10bf5a4>
   119e8:	svclt	0x00280202
   119ec:	andcs	lr, r1, r0, lsr #23
   119f0:	svcne	0x00c1ebb0
   119f4:	bl	10c15fc <pclose@plt+0x10bf5b4>
   119f8:	svclt	0x00280202
   119fc:	sbcne	lr, r1, r0, lsr #23
   11a00:	svcne	0x0081ebb0
   11a04:	bl	10c160c <pclose@plt+0x10bf5c4>
   11a08:	svclt	0x00280202
   11a0c:	addne	lr, r1, r0, lsr #23
   11a10:	svcne	0x0041ebb0
   11a14:	bl	10c161c <pclose@plt+0x10bf5d4>
   11a18:	svclt	0x00280202
   11a1c:	subne	lr, r1, r0, lsr #23
   11a20:	svcne	0x0001ebb0
   11a24:	bl	10c162c <pclose@plt+0x10bf5e4>
   11a28:	svclt	0x00280202
   11a2c:	andne	lr, r1, r0, lsr #23
   11a30:	svceq	0x00c1ebb0
   11a34:	bl	10c163c <pclose@plt+0x10bf5f4>
   11a38:	svclt	0x00280202
   11a3c:	sbceq	lr, r1, r0, lsr #23
   11a40:	svceq	0x0081ebb0
   11a44:	bl	10c164c <pclose@plt+0x10bf604>
   11a48:	svclt	0x00280202
   11a4c:	addeq	lr, r1, r0, lsr #23
   11a50:	svceq	0x0041ebb0
   11a54:	bl	10c165c <pclose@plt+0x10bf614>
   11a58:	svclt	0x00280202
   11a5c:	subeq	lr, r1, r0, lsr #23
   11a60:	svceq	0x0001ebb0
   11a64:	bl	10c166c <pclose@plt+0x10bf624>
   11a68:	svclt	0x00280202
   11a6c:	andeq	lr, r1, r0, lsr #23
   11a70:			; <UNDEFINED> instruction: 0x47704610
   11a74:	andcs	fp, r1, ip, lsl #30
   11a78:	ldrbmi	r2, [r0, -r0]!
   11a7c:			; <UNDEFINED> instruction: 0xf281fab1
   11a80:	andseq	pc, pc, #-2147483600	; 0x80000030
   11a84:			; <UNDEFINED> instruction: 0xf002fa20
   11a88:	tstlt	r8, r0, ror r7
   11a8c:	rscscc	pc, pc, pc, asr #32
   11a90:	blt	ff74da98 <pclose@plt+0xff74ba50>
   11a94:	rscsle	r2, r8, r0, lsl #18
   11a98:	andmi	lr, r3, sp, lsr #18
   11a9c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   11aa0:			; <UNDEFINED> instruction: 0x4006e8bd
   11aa4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   11aa8:	smlatbeq	r3, r1, fp, lr
   11aac:	svclt	0x00004770
   11ab0:			; <UNDEFINED> instruction: 0xf0002900
   11ab4:	b	fe031fb4 <pclose@plt+0xfe02ff6c>
   11ab8:	svclt	0x00480c01
   11abc:	cdpne	2, 4, cr4, cr10, cr9, {2}
   11ac0:	tsthi	pc, r0	; <UNPREDICTABLE>
   11ac4:	svclt	0x00480003
   11ac8:	addmi	r4, fp, #805306372	; 0x30000004
   11acc:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   11ad0:			; <UNDEFINED> instruction: 0xf0004211
   11ad4:	blx	fecf1f68 <pclose@plt+0xfeceff20>
   11ad8:	blx	fec8e4ec <pclose@plt+0xfec8c4a4>
   11adc:	bl	fe84dce8 <pclose@plt+0xfe84bca0>
   11ae0:			; <UNDEFINED> instruction: 0xf1c20202
   11ae4:	andge	r0, r4, pc, lsl r2
   11ae8:	andne	lr, r2, #0, 22
   11aec:	andeq	pc, r0, pc, asr #32
   11af0:	svclt	0x00004697
   11af4:	andhi	pc, r0, pc, lsr #7
   11af8:	svcvc	0x00c1ebb3
   11afc:	bl	1041704 <pclose@plt+0x103f6bc>
   11b00:	svclt	0x00280000
   11b04:	bicvc	lr, r1, #166912	; 0x28c00
   11b08:	svcvc	0x0081ebb3
   11b0c:	bl	1041714 <pclose@plt+0x103f6cc>
   11b10:	svclt	0x00280000
   11b14:	orrvc	lr, r1, #166912	; 0x28c00
   11b18:	svcvc	0x0041ebb3
   11b1c:	bl	1041724 <pclose@plt+0x103f6dc>
   11b20:	svclt	0x00280000
   11b24:	movtvc	lr, #7075	; 0x1ba3
   11b28:	svcvc	0x0001ebb3
   11b2c:	bl	1041734 <pclose@plt+0x103f6ec>
   11b30:	svclt	0x00280000
   11b34:	movwvc	lr, #7075	; 0x1ba3
   11b38:	svcvs	0x00c1ebb3
   11b3c:	bl	1041744 <pclose@plt+0x103f6fc>
   11b40:	svclt	0x00280000
   11b44:	bicvs	lr, r1, #166912	; 0x28c00
   11b48:	svcvs	0x0081ebb3
   11b4c:	bl	1041754 <pclose@plt+0x103f70c>
   11b50:	svclt	0x00280000
   11b54:	orrvs	lr, r1, #166912	; 0x28c00
   11b58:	svcvs	0x0041ebb3
   11b5c:	bl	1041764 <pclose@plt+0x103f71c>
   11b60:	svclt	0x00280000
   11b64:	movtvs	lr, #7075	; 0x1ba3
   11b68:	svcvs	0x0001ebb3
   11b6c:	bl	1041774 <pclose@plt+0x103f72c>
   11b70:	svclt	0x00280000
   11b74:	movwvs	lr, #7075	; 0x1ba3
   11b78:	svcpl	0x00c1ebb3
   11b7c:	bl	1041784 <pclose@plt+0x103f73c>
   11b80:	svclt	0x00280000
   11b84:	bicpl	lr, r1, #166912	; 0x28c00
   11b88:	svcpl	0x0081ebb3
   11b8c:	bl	1041794 <pclose@plt+0x103f74c>
   11b90:	svclt	0x00280000
   11b94:	orrpl	lr, r1, #166912	; 0x28c00
   11b98:	svcpl	0x0041ebb3
   11b9c:	bl	10417a4 <pclose@plt+0x103f75c>
   11ba0:	svclt	0x00280000
   11ba4:	movtpl	lr, #7075	; 0x1ba3
   11ba8:	svcpl	0x0001ebb3
   11bac:	bl	10417b4 <pclose@plt+0x103f76c>
   11bb0:	svclt	0x00280000
   11bb4:	movwpl	lr, #7075	; 0x1ba3
   11bb8:	svcmi	0x00c1ebb3
   11bbc:	bl	10417c4 <pclose@plt+0x103f77c>
   11bc0:	svclt	0x00280000
   11bc4:	bicmi	lr, r1, #166912	; 0x28c00
   11bc8:	svcmi	0x0081ebb3
   11bcc:	bl	10417d4 <pclose@plt+0x103f78c>
   11bd0:	svclt	0x00280000
   11bd4:	orrmi	lr, r1, #166912	; 0x28c00
   11bd8:	svcmi	0x0041ebb3
   11bdc:	bl	10417e4 <pclose@plt+0x103f79c>
   11be0:	svclt	0x00280000
   11be4:	movtmi	lr, #7075	; 0x1ba3
   11be8:	svcmi	0x0001ebb3
   11bec:	bl	10417f4 <pclose@plt+0x103f7ac>
   11bf0:	svclt	0x00280000
   11bf4:	movwmi	lr, #7075	; 0x1ba3
   11bf8:	svccc	0x00c1ebb3
   11bfc:	bl	1041804 <pclose@plt+0x103f7bc>
   11c00:	svclt	0x00280000
   11c04:	biccc	lr, r1, #166912	; 0x28c00
   11c08:	svccc	0x0081ebb3
   11c0c:	bl	1041814 <pclose@plt+0x103f7cc>
   11c10:	svclt	0x00280000
   11c14:	orrcc	lr, r1, #166912	; 0x28c00
   11c18:	svccc	0x0041ebb3
   11c1c:	bl	1041824 <pclose@plt+0x103f7dc>
   11c20:	svclt	0x00280000
   11c24:	movtcc	lr, #7075	; 0x1ba3
   11c28:	svccc	0x0001ebb3
   11c2c:	bl	1041834 <pclose@plt+0x103f7ec>
   11c30:	svclt	0x00280000
   11c34:	movwcc	lr, #7075	; 0x1ba3
   11c38:	svccs	0x00c1ebb3
   11c3c:	bl	1041844 <pclose@plt+0x103f7fc>
   11c40:	svclt	0x00280000
   11c44:	biccs	lr, r1, #166912	; 0x28c00
   11c48:	svccs	0x0081ebb3
   11c4c:	bl	1041854 <pclose@plt+0x103f80c>
   11c50:	svclt	0x00280000
   11c54:	orrcs	lr, r1, #166912	; 0x28c00
   11c58:	svccs	0x0041ebb3
   11c5c:	bl	1041864 <pclose@plt+0x103f81c>
   11c60:	svclt	0x00280000
   11c64:	movtcs	lr, #7075	; 0x1ba3
   11c68:	svccs	0x0001ebb3
   11c6c:	bl	1041874 <pclose@plt+0x103f82c>
   11c70:	svclt	0x00280000
   11c74:	movwcs	lr, #7075	; 0x1ba3
   11c78:	svcne	0x00c1ebb3
   11c7c:	bl	1041884 <pclose@plt+0x103f83c>
   11c80:	svclt	0x00280000
   11c84:	bicne	lr, r1, #166912	; 0x28c00
   11c88:	svcne	0x0081ebb3
   11c8c:	bl	1041894 <pclose@plt+0x103f84c>
   11c90:	svclt	0x00280000
   11c94:	orrne	lr, r1, #166912	; 0x28c00
   11c98:	svcne	0x0041ebb3
   11c9c:	bl	10418a4 <pclose@plt+0x103f85c>
   11ca0:	svclt	0x00280000
   11ca4:	movtne	lr, #7075	; 0x1ba3
   11ca8:	svcne	0x0001ebb3
   11cac:	bl	10418b4 <pclose@plt+0x103f86c>
   11cb0:	svclt	0x00280000
   11cb4:	movwne	lr, #7075	; 0x1ba3
   11cb8:	svceq	0x00c1ebb3
   11cbc:	bl	10418c4 <pclose@plt+0x103f87c>
   11cc0:	svclt	0x00280000
   11cc4:	biceq	lr, r1, #166912	; 0x28c00
   11cc8:	svceq	0x0081ebb3
   11ccc:	bl	10418d4 <pclose@plt+0x103f88c>
   11cd0:	svclt	0x00280000
   11cd4:	orreq	lr, r1, #166912	; 0x28c00
   11cd8:	svceq	0x0041ebb3
   11cdc:	bl	10418e4 <pclose@plt+0x103f89c>
   11ce0:	svclt	0x00280000
   11ce4:	movteq	lr, #7075	; 0x1ba3
   11ce8:	svceq	0x0001ebb3
   11cec:	bl	10418f4 <pclose@plt+0x103f8ac>
   11cf0:	svclt	0x00280000
   11cf4:	movweq	lr, #7075	; 0x1ba3
   11cf8:	svceq	0x0000f1bc
   11cfc:	submi	fp, r0, #72, 30	; 0x120
   11d00:	b	fe723ac8 <pclose@plt+0xfe721a80>
   11d04:	svclt	0x00480f00
   11d08:	ldrbmi	r4, [r0, -r0, asr #4]!
   11d0c:	andcs	fp, r0, r8, lsr pc
   11d10:	b	1401928 <pclose@plt+0x13ff8e0>
   11d14:			; <UNDEFINED> instruction: 0xf04070ec
   11d18:	ldrbmi	r0, [r0, -r1]!
   11d1c:			; <UNDEFINED> instruction: 0xf281fab1
   11d20:	andseq	pc, pc, #-2147483600	; 0x80000030
   11d24:	svceq	0x0000f1bc
   11d28:			; <UNDEFINED> instruction: 0xf002fa23
   11d2c:	submi	fp, r0, #72, 30	; 0x120
   11d30:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   11d34:			; <UNDEFINED> instruction: 0xf06fbfc8
   11d38:	svclt	0x00b84000
   11d3c:	andmi	pc, r0, pc, asr #32
   11d40:	stmiblt	r4, {ip, sp, lr, pc}
   11d44:	rscsle	r2, r4, r0, lsl #18
   11d48:	andmi	lr, r3, sp, lsr #18
   11d4c:	mrc2	7, 5, pc, cr3, cr15, {7}
   11d50:			; <UNDEFINED> instruction: 0x4006e8bd
   11d54:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   11d58:	smlatbeq	r3, r1, fp, lr
   11d5c:	svclt	0x00004770
   11d60:	andmi	pc, r0, r0, lsl #1
   11d64:	svclt	0x0000e002
   11d68:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
   11d6c:	svclt	0x001f0042
   11d70:	movteq	lr, #6751	; 0x1a5f
   11d74:	svceq	0x0003ea92
   11d78:			; <UNDEFINED> instruction: 0x6c22ea7f
   11d7c:			; <UNDEFINED> instruction: 0x6c23ea7f
   11d80:	b	1405f30 <pclose@plt+0x1403ee8>
   11d84:	bl	ff4aa5d4 <pclose@plt+0xff4a858c>
   11d88:	svclt	0x00c16313
   11d8c:	ldrdmi	r1, [r1], #-130	; 0xffffff7e
   11d90:	submi	r4, r1, r8, asr #32
   11d94:	subsmi	fp, fp, #184, 30	; 0x2e0
   11d98:	svclt	0x00882b19
   11d9c:			; <UNDEFINED> instruction: 0xf0104770
   11da0:			; <UNDEFINED> instruction: 0xf4404f00
   11da4:			; <UNDEFINED> instruction: 0xf0200000
   11da8:	svclt	0x0018407f
   11dac:			; <UNDEFINED> instruction: 0xf0114240
   11db0:			; <UNDEFINED> instruction: 0xf4414f00
   11db4:			; <UNDEFINED> instruction: 0xf0210100
   11db8:	svclt	0x0018417f
   11dbc:	b	fe4a26e8 <pclose@plt+0xfe4a06a0>
   11dc0:	eorsle	r0, pc, r3, lsl #30
   11dc4:	andeq	pc, r1, #-2147483608	; 0x80000028
   11dc8:	stc2	10, cr15, [r3], {65}	; 0x41	; <UNPREDICTABLE>
   11dcc:	andeq	lr, ip, r0, lsl fp
   11dd0:	msreq	CPSR_, #-1073741776	; 0xc0000030
   11dd4:			; <UNDEFINED> instruction: 0xf103fa01
   11dd8:	movwmi	pc, #0	; <UNPREDICTABLE>
   11ddc:	submi	sp, r9, #8388608	; 0x800000
   11de0:	subeq	lr, r0, r0, ror #22
   11de4:	svceq	0x0000f5b0
   11de8:			; <UNDEFINED> instruction: 0xf1b0d313
   11dec:	movwle	r7, #28544	; 0x6f80
   11df0:	b	13d3ef8 <pclose@plt+0x13d1eb0>
   11df4:			; <UNDEFINED> instruction: 0xf1020131
   11df8:	bcs	fff92604 <pclose@plt+0xfff905bc>
   11dfc:			; <UNDEFINED> instruction: 0xf1b1d251
   11e00:	bl	1025a08 <pclose@plt+0x10239c0>
   11e04:	svclt	0x000850c2
   11e08:	andeq	pc, r1, r0, lsr #32
   11e0c:	andeq	lr, r3, r0, asr #20
   11e10:	subeq	r4, r9, r0, ror r7
   11e14:	andeq	lr, r0, r0, asr #22
   11e18:	svclt	0x00283a01
   11e1c:	svceq	0x0000f5b0
   11e20:	blx	fec469dc <pclose@plt+0xfec44994>
   11e24:			; <UNDEFINED> instruction: 0xf1acfc80
   11e28:	bl	fec94e50 <pclose@plt+0xfec92e08>
   11e2c:	blx	12664 <pclose@plt+0x1061c>
   11e30:	svclt	0x00aaf00c
   11e34:	sbcpl	lr, r2, r0, lsl #22
   11e38:	tstmi	r8, #536870917	; 0x20000005
   11e3c:	ldrhmi	fp, [r0], #252	; 0xfc
   11e40:			; <UNDEFINED> instruction: 0x47704318
   11e44:	svceq	0x0000f092
   11e48:	smlabbeq	r0, r1, r4, pc	; <UNPREDICTABLE>
   11e4c:	vst4.<illegal width 64>	{d11[0],d12[0],d13[0],d14[0]}, [r0], r6
   11e50:	andcc	r0, r1, #0
   11e54:	ldr	r3, [r5, r1, lsl #22]!
   11e58:	movteq	lr, #6735	; 0x1a4f
   11e5c:			; <UNDEFINED> instruction: 0x6c22ea7f
   11e60:	b	2001ac8 <pclose@plt+0x1fffa80>
   11e64:	eorle	r6, r1, r3, lsr #24
   11e68:	svceq	0x0003ea92
   11e6c:			; <UNDEFINED> instruction: 0xf092d004
   11e70:	svclt	0x00080f00
   11e74:	ldrbmi	r4, [r0, -r8, lsl #12]!
   11e78:	svceq	0x0001ea90
   11e7c:	andcs	fp, r0, ip, lsl pc
   11e80:			; <UNDEFINED> instruction: 0xf0124770
   11e84:	tstle	r4, pc, ror pc
   11e88:	svclt	0x00280040
   11e8c:	andmi	pc, r0, r0, asr #32
   11e90:			; <UNDEFINED> instruction: 0xf1124770
   11e94:	svclt	0x003c7200
   11e98:	andeq	pc, r0, r0, lsl #10
   11e9c:			; <UNDEFINED> instruction: 0xf0004770
   11ea0:			; <UNDEFINED> instruction: 0xf0434300
   11ea4:	vst4.<illegal width 64>	{d20-d23}, [r0 :256], lr
   11ea8:	ldrbmi	r0, [r0, -r0]!
   11eac:	eorvs	lr, r2, #520192	; 0x7f000
   11eb0:			; <UNDEFINED> instruction: 0x4608bf16
   11eb4:			; <UNDEFINED> instruction: 0x6323ea7f
   11eb8:	subeq	r4, r2, #1048576	; 0x100000
   11ebc:	b	1801adc <pclose@plt+0x17ffa94>
   11ec0:	b	fe41abcc <pclose@plt+0xfe418b84>
   11ec4:			; <UNDEFINED> instruction: 0xf4400f01
   11ec8:	ldrbmi	r0, [r0, -r0, lsl #1]!
   11ecc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11ed0:	svclt	0x0000e004
   11ed4:	movwmi	pc, #16	; <UNPREDICTABLE>
   11ed8:	submi	fp, r0, #72, 30	; 0x120
   11edc:			; <UNDEFINED> instruction: 0x0c00ea5f
   11ee0:	ldrbmi	fp, [r0, -r8, lsl #30]!
   11ee4:	orrsmi	pc, r6, #67	; 0x43
   11ee8:			; <UNDEFINED> instruction: 0xf04f4601
   11eec:	ands	r0, ip, r0
   11ef0:	andeq	lr, r1, #80, 20	; 0x50000
   11ef4:	ldrbmi	fp, [r0, -r8, lsl #30]!
   11ef8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11efc:	svclt	0x0000e00a
   11f00:	andeq	lr, r1, #80, 20	; 0x50000
   11f04:	ldrbmi	fp, [r0, -r8, lsl #30]!
   11f08:	movwmi	pc, #17	; <UNPREDICTABLE>
   11f0c:	submi	sp, r0, #8388608	; 0x800000
   11f10:	cmpeq	r1, r1, ror #22
   11f14:			; <UNDEFINED> instruction: 0x0c01ea5f
   11f18:	strmi	fp, [r4], r2, lsl #30
   11f1c:	andcs	r4, r0, r1, lsl #12
   11f20:			; <UNDEFINED> instruction: 0x43b6f043
   11f24:			; <UNDEFINED> instruction: 0xf1a3bf08
   11f28:			; <UNDEFINED> instruction: 0xf5a35380
   11f2c:	blx	fef12b34 <pclose@plt+0xfef10aec>
   11f30:	bcc	24e968 <pclose@plt+0x24c920>
   11f34:	bicpl	lr, r2, #166912	; 0x28c00
   11f38:	blx	88b80 <pclose@plt+0x86b38>
   11f3c:	strbtmi	pc, [r3], #-3074	; 0xfffff3fe	; <UNPREDICTABLE>
   11f40:	stc2	10, cr15, [r2], {-0}	; <UNPREDICTABLE>
   11f44:	eoreq	pc, r0, #-2147483600	; 0x80000030
   11f48:	svcmi	0x0000f1bc
   11f4c:	vpmax.s8	d15, d2, d16
   11f50:	andeq	lr, r2, r3, asr #22
   11f54:			; <UNDEFINED> instruction: 0xf020bf08
   11f58:	ldrbmi	r0, [r0, -r1]!
   11f5c:	eoreq	pc, r0, #-2147483648	; 0x80000000
   11f60:	stc2	10, cr15, [r2], {1}	; <UNPREDICTABLE>
   11f64:	eoreq	pc, r0, #-2147483600	; 0x80000030
   11f68:	subeq	lr, ip, r0, asr sl
   11f6c:	vpmax.s8	d15, d2, d17
   11f70:	andeq	lr, r2, r3, asr #22
   11f74:	b	841b9c <pclose@plt+0x83fb54>
   11f78:			; <UNDEFINED> instruction: 0x477070dc
   11f7c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   11f80:	svclt	0x00be2900
   11f84:			; <UNDEFINED> instruction: 0xf04f2000
   11f88:	and	r4, r6, r0, lsl #2
   11f8c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   11f90:			; <UNDEFINED> instruction: 0xf06fbf1c
   11f94:			; <UNDEFINED> instruction: 0xf04f4100
   11f98:			; <UNDEFINED> instruction: 0xf00030ff
   11f9c:			; <UNDEFINED> instruction: 0xf1adb857
   11fa0:	stmdb	sp!, {r3, sl, fp}^
   11fa4:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   11fa8:	blcs	48bd4 <pclose@plt+0x46b8c>
   11fac:			; <UNDEFINED> instruction: 0xf000db1a
   11fb0:			; <UNDEFINED> instruction: 0xf8ddf853
   11fb4:	ldmib	sp, {r2, sp, lr, pc}^
   11fb8:	andlt	r2, r4, r2, lsl #6
   11fbc:	submi	r4, r0, #112, 14	; 0x1c00000
   11fc0:	cmpeq	r1, r1, ror #22
   11fc4:	blle	6dcbcc <pclose@plt+0x6dab84>
   11fc8:			; <UNDEFINED> instruction: 0xf846f000
   11fcc:	ldrd	pc, [r4], -sp
   11fd0:	movwcs	lr, #10717	; 0x29dd
   11fd4:	submi	fp, r0, #4
   11fd8:	cmpeq	r1, r1, ror #22
   11fdc:	bl	18e292c <pclose@plt+0x18e08e4>
   11fe0:	ldrbmi	r0, [r0, -r3, asr #6]!
   11fe4:	bl	18e2934 <pclose@plt+0x18e08ec>
   11fe8:			; <UNDEFINED> instruction: 0xf0000343
   11fec:			; <UNDEFINED> instruction: 0xf8ddf835
   11ff0:	ldmib	sp, {r2, sp, lr, pc}^
   11ff4:	andlt	r2, r4, r2, lsl #6
   11ff8:	bl	1862900 <pclose@plt+0x18608b8>
   11ffc:	ldrbmi	r0, [r0, -r1, asr #2]!
   12000:	bl	18e2950 <pclose@plt+0x18e0908>
   12004:			; <UNDEFINED> instruction: 0xf0000343
   12008:			; <UNDEFINED> instruction: 0xf8ddf827
   1200c:	ldmib	sp, {r2, sp, lr, pc}^
   12010:	andlt	r2, r4, r2, lsl #6
   12014:	bl	18e2964 <pclose@plt+0x18e091c>
   12018:	ldrbmi	r0, [r0, -r3, asr #6]!
   1201c:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   12020:	svclt	0x00082900
   12024:	svclt	0x001c2800
   12028:	mvnscc	pc, pc, asr #32
   1202c:	rscscc	pc, pc, pc, asr #32
   12030:	stmdalt	ip, {ip, sp, lr, pc}
   12034:	stfeqd	f7, [r8], {173}	; 0xad
   12038:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   1203c:			; <UNDEFINED> instruction: 0xf80cf000
   12040:	ldrd	pc, [r4], -sp
   12044:	movwcs	lr, #10717	; 0x29dd
   12048:	ldrbmi	fp, [r0, -r4]!
   1204c:			; <UNDEFINED> instruction: 0xf04fb502
   12050:			; <UNDEFINED> instruction: 0xf7ef0008
   12054:	stclt	13, cr14, [r2, #-352]	; 0xfffffea0
   12058:	svclt	0x00084299
   1205c:	push	{r4, r7, r9, lr}
   12060:			; <UNDEFINED> instruction: 0x46044ff0
   12064:	andcs	fp, r0, r8, lsr pc
   12068:			; <UNDEFINED> instruction: 0xf8dd460d
   1206c:	svclt	0x0038c024
   12070:	cmnle	fp, #1048576	; 0x100000
   12074:			; <UNDEFINED> instruction: 0x46994690
   12078:			; <UNDEFINED> instruction: 0xf283fab3
   1207c:	rsbsle	r2, r0, r0, lsl #22
   12080:			; <UNDEFINED> instruction: 0xf385fab5
   12084:	rsble	r2, r8, r0, lsl #26
   12088:			; <UNDEFINED> instruction: 0xf1a21ad2
   1208c:	blx	255914 <pclose@plt+0x2538cc>
   12090:	blx	250ca0 <pclose@plt+0x24ec58>
   12094:			; <UNDEFINED> instruction: 0xf1c2f30e
   12098:	b	12d3d20 <pclose@plt+0x12d1cd8>
   1209c:	blx	a14cb0 <pclose@plt+0xa12c68>
   120a0:	b	130ecc4 <pclose@plt+0x130cc7c>
   120a4:	blx	214cb8 <pclose@plt+0x212c70>
   120a8:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   120ac:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   120b0:	andcs	fp, r0, ip, lsr pc
   120b4:	movwle	r4, #42497	; 0xa601
   120b8:	bl	fed1a0c4 <pclose@plt+0xfed1807c>
   120bc:	blx	130ec <pclose@plt+0x110a4>
   120c0:	blx	84e500 <pclose@plt+0x84c4b8>
   120c4:	bl	198ece8 <pclose@plt+0x198cca0>
   120c8:	tstmi	r9, #46137344	; 0x2c00000
   120cc:	bcs	22314 <pclose@plt+0x202cc>
   120d0:	b	14061c8 <pclose@plt+0x1404180>
   120d4:	b	13d4244 <pclose@plt+0x13d21fc>
   120d8:	b	121464c <pclose@plt+0x1212604>
   120dc:	ldrmi	r7, [r6], -fp, asr #17
   120e0:	bl	fed4a114 <pclose@plt+0xfed480cc>
   120e4:	bl	1952d0c <pclose@plt+0x1950cc4>
   120e8:	ldmne	fp, {r0, r3, r9, fp}^
   120ec:	beq	2cce1c <pclose@plt+0x2cadd4>
   120f0:			; <UNDEFINED> instruction: 0xf14a1c5c
   120f4:	cfsh32cc	mvfx0, mvfx1, #0
   120f8:	strbmi	sp, [sp, #-7]
   120fc:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   12100:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   12104:	adfccsz	f4, f1, #5.0
   12108:	blx	1868ec <pclose@plt+0x1848a4>
   1210c:	blx	94fd30 <pclose@plt+0x94dce8>
   12110:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   12114:	vseleq.f32	s30, s28, s11
   12118:	blx	958520 <pclose@plt+0x9564d8>
   1211c:	b	111012c <pclose@plt+0x110e0e4>
   12120:			; <UNDEFINED> instruction: 0xf1a2040e
   12124:			; <UNDEFINED> instruction: 0xf1c20720
   12128:	blx	2139b0 <pclose@plt+0x211968>
   1212c:	blx	14ed3c <pclose@plt+0x14ccf4>
   12130:	blx	14fd54 <pclose@plt+0x14dd0c>
   12134:	b	110e944 <pclose@plt+0x110c8fc>
   12138:	blx	912d5c <pclose@plt+0x910d14>
   1213c:	bl	118f95c <pclose@plt+0x118d914>
   12140:	teqmi	r3, #1073741824	; 0x40000000
   12144:	strbmi	r1, [r5], -r0, lsl #21
   12148:	tsteq	r3, r1, ror #22
   1214c:	svceq	0x0000f1bc
   12150:	stmib	ip, {r0, ip, lr, pc}^
   12154:	pop	{r8, sl, lr}
   12158:	blx	fed36120 <pclose@plt+0xfed340d8>
   1215c:	msrcc	CPSR_, #132, 6	; 0x10000002
   12160:	blx	fee4bfb0 <pclose@plt+0xfee49f68>
   12164:	blx	fed8eb8c <pclose@plt+0xfed8cb44>
   12168:	eorcc	pc, r0, #335544322	; 0x14000002
   1216c:	orrle	r2, fp, r0, lsl #26
   12170:	svclt	0x0000e7f3
   12174:	mvnsmi	lr, #737280	; 0xb4000
   12178:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   1217c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   12180:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   12184:	ldc	7, cr15, [r6], {239}	; 0xef
   12188:	blne	1da3384 <pclose@plt+0x1da133c>
   1218c:	strhle	r1, [sl], -r6
   12190:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   12194:	svccc	0x0004f855
   12198:	strbmi	r3, [sl], -r1, lsl #8
   1219c:	ldrtmi	r4, [r8], -r1, asr #12
   121a0:	adcmi	r4, r6, #152, 14	; 0x2600000
   121a4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   121a8:	svclt	0x000083f8
   121ac:	andeq	r3, r1, r6, lsr #21
   121b0:	muleq	r1, ip, sl
   121b4:	svclt	0x00004770
   121b8:	tstcs	r0, r2, lsl #22
   121bc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   121c0:	cdplt	7, 5, cr15, cr12, cr15, {7}
   121c4:	andeq	r3, r1, r4, asr #28

Disassembly of section .fini:

000121c8 <.fini>:
   121c8:	push	{r3, lr}
   121cc:	pop	{r3, pc}
