#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Nov 12 16:58:53 2017
# Process ID: 9728
# Current directory: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7952 C:\Users\kjones\Desktop\mips_fpga_nexsys4_ddr\mips.xpr
# Log file: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/vivado.log
# Journal file: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.xpr
INFO: [Project 1-313] Project file moved from 'Y:/401_Computer_Architecture/2018_spring/mips' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
remove_files [get_files -filter {IS_AVAILABLE == 0}]
WARNING: [Vivado 12-818] No files matched '*'
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 866.746 ; gain = 19.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:36]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:12' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:74]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:26]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:56]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:62]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:26]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:77]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
INFO: [Synth 8-637] synthesizing blackbox instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:36]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 904.070 ; gain = 56.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 904.070 ; gain = 56.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:48]
Finished Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1202.582 ; gain = 355.184
56 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1202.582 ; gain = 355.184
close_design
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1202.582 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near mips1 [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:79]
INFO: [Synth 8-2810] unit test ignored due to previous errors [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1202.582 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1202.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:12' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:26]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:56]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:62]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:26]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
INFO: [Synth 8-637] synthesizing blackbox instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1202.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1202.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:48]
Finished Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1233.332 ; gain = 30.750
55 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1233.332 ; gain = 30.750
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 12 17:22:26 2017] Launched synth_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/synth_1/runme.log
[Sun Nov 12 17:22:26 2017] Launched impl_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1233.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:12' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:26]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:56]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:62]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:26]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
INFO: [Synth 8-637] synthesizing blackbox instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1243.594 ; gain = 10.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1243.594 ; gain = 10.262
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:48]
Finished Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1263.648 ; gain = 30.316
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_7seg_top.vhd' on top of itself. Importing a file from the imported source directory can cause this problem.
import_files -norecurse C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_7seg_top.vhd
CRITICAL WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_7seg_top.vhd' on top of itself. Importing a file from the imported source directory can cause this problem.
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/kjones/Desktop/mips_7seg_top.vhd
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1263.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:12' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:26]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:56]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:62]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:26]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
INFO: [Synth 8-637] synthesizing blackbox instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.648 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:48]
Finished Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1275.672 ; gain = 12.023
remove_files [get_files -filter {IS_AVAILABLE == 0}]
C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_7seg_top.vhd
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
INFO: [Synth 8-3491] module 'mips_7seg_top' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:6' bound to instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
ERROR: [Synth 8-690] width mismatch in assignment; target has 4 bits, source has 3 bits [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.672 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
set_property top mips_7seg_top [current_fileset]
update_compile_order -fileset sources_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
INFO: [Synth 8-3491] module 'mips_7seg_top' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:6' bound to instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
ERROR: [Synth 8-690] width mismatch in assignment; target has 4 bits, source has 3 bits [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
INFO: [Synth 8-3491] module 'mips_7seg_top' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:6' bound to instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element aen_reg was removed.  [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mips_7seg_top' (15#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
ERROR: [Synth 8-547] port direction mismatch for port 'clkdiv' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
ERROR: [Synth 8-285] failed synthesizing module 'top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
set_property top mips_top [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
INFO: [Synth 8-3491] module 'mips_7seg_top' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:6' bound to instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element aen_reg was removed.  [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mips_7seg_top' (15#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
ERROR: [Synth 8-547] port direction mismatch for port 'clkdiv' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
ERROR: [Synth 8-285] failed synthesizing module 'mips_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
WARNING: [Synth 8-5640] Port 'clkm' is missing in component declaration [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:37]
INFO: [Synth 8-3491] module 'mips_7seg_top' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:6' bound to instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
ERROR: [Synth 8-3493] module 'mips_7seg_top' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:6' does not have matching formal port for component port 'clk' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
ERROR: [Synth 8-285] failed synthesizing module 'mips_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.672 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
WARNING: [Synth 8-5640] Port 'clkm' is missing in component declaration [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:37]
INFO: [Synth 8-3491] module 'mips_7seg_top' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:6' bound to instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
ERROR: [Synth 8-3493] module 'mips_7seg_top' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:6' does not have matching formal port for component port 'clk' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
ERROR: [Synth 8-285] failed synthesizing module 'mips_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.672 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-989] clk is already declared in this region [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:24]
INFO: [Synth 8-2810] unit mips_7seg_top ignored due to previous errors [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1275.672 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
INFO: [Synth 8-3491] module 'mips_7seg_top' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:6' bound to instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element aen_reg was removed.  [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mips_7seg_top' (15#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mips_top' (16#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1319.129 ; gain = 43.457
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mips_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
INFO: [Synth 8-3491] module 'mips_7seg_top' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:6' bound to instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element aen_reg was removed.  [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mips_7seg_top' (15#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mips_top' (16#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1319.129 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1319.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1319.129 ; gain = 0.000
58 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1319.129 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mips_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
INFO: [Synth 8-3491] module 'mips_7seg_top' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:6' bound to instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element aen_reg was removed.  [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mips_7seg_top' (15#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mips_top' (16#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:35]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1319.129 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1319.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.910 ; gain = 5.781
58 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.910 ; gain = 5.781
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Nov 12 17:50:48 2017] Launched synth_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Nov 12 17:51:42 2017] Launched impl_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1324.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:31]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:84]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
INFO: [Synth 8-3491] module 'mips_7seg_top' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:6' bound to instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:87]
INFO: [Synth 8-638] synthesizing module 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element aen_reg was removed.  [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mips_7seg_top' (15#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mips_top' (16#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1324.910 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1324.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1336.586 ; gain = 11.676
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Nov 12 17:55:41 2017] Launched synth_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1336.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:31]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:84]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd:18]
INFO: [Synth 8-3491] module 'mips_7seg_top' declared at 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:6' bound to instance 'display' of component 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:87]
INFO: [Synth 8-638] synthesizing module 'mips_7seg_top' [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
WARNING: [Synth 8-6014] Unused sequential element aen_reg was removed.  [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mips_7seg_top' (15#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mips_top' (16#1) [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd:31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1336.586 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1336.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1348.223 ; gain = 11.637
launch_runs impl_1 -jobs 8
[Sun Nov 12 17:56:37 2017] Launched impl_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 12 17:58:09 2017] Launched impl_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BEA8A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 12 18:00:07 2017] Launched impl_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sun Nov 12 18:01:34 2017] Launched impl_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/runme.log
close_hw
open_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Nov 12 18:04:03 2017] Launched synth_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/synth_1/runme.log
[Sun Nov 12 18:04:03 2017] Launched impl_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/runme.log
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Nov 12 18:07:12 2017] Launched synth_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/synth_1/runme.log
[Sun Nov 12 18:07:12 2017] Launched impl_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Nov 12 18:12:06 2017] Launched synth_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/synth_1/runme.log
[Sun Nov 12 18:12:06 2017] Launched impl_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 12 18:14:33 2017] Launched impl_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BEA8A
set_property PROGRAM.FILE {C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/mips_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/mips_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 12 18:17:46 2017] Launched synth_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/synth_1/runme.log
[Sun Nov 12 18:17:46 2017] Launched impl_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BEA8A
set_property PROGRAM.FILE {C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/mips_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/mips_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 12 18:25:02 2017] Launched synth_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/synth_1/runme.log
[Sun Nov 12 18:25:02 2017] Launched impl_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 12 18:25:42 2017] Launched synth_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/synth_1/runme.log
[Sun Nov 12 18:25:42 2017] Launched impl_1...
Run output will be captured here: C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BEA8A
set_property PROGRAM.FILE {C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/mips_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.runs/impl_1/mips_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] top remains a black-box since it has no binding entity [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture test_simulation of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 12 18:35:33 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 12 18:35:33 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1614.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_7seg_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aludec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maindec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity flopr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sl2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signext
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
ERROR: [VRFC 10-1412] syntax error near mips_top [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd:25]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd:44]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd:46]
ERROR: [VRFC 10-1504] unit test_simulation ignored due to previous errors [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_7seg_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aludec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maindec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity flopr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sl2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signext
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
ERROR: [VRFC 10-1412] syntax error near CLKM [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd:27]
ERROR: [VRFC 10-91] mips_top is not declared [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd:35]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd:44]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd:46]
ERROR: [VRFC 10-1504] unit test_simulation ignored due to previous errors [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_7seg_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aludec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maindec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity flopr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sl2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signext
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_top_behav xil_defaultlib.mips_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture behave of entity xil_defaultlib.maindec [maindec_default]
Compiling architecture behave of entity xil_defaultlib.aludec [aludec_default]
Compiling architecture struct of entity xil_defaultlib.controller [controller_default]
Compiling architecture asynchronous of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture behave of entity xil_defaultlib.adder [\adder(width=32)\]
Compiling architecture behave of entity xil_defaultlib.sl2 [\sl2(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mux2 [\mux2(width=32)\]
Compiling architecture behave of entity xil_defaultlib.regfile [\regfile(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mux2 [\mux2(width=5)\]
Compiling architecture behave of entity xil_defaultlib.signext [\signext(width=32)\]
Compiling architecture behave of entity xil_defaultlib.alu [\alu(width=32)\]
Compiling architecture struct of entity xil_defaultlib.datapath [\datapath(width=32)\]
Compiling architecture struct of entity xil_defaultlib.mips [\mips(width=32)\]
Compiling architecture behave of entity xil_defaultlib.imem [\imem(width=32)\]
Compiling architecture behave of entity xil_defaultlib.dmem [\dmem(width=32)\]
Compiling architecture mips_7seg_top of entity xil_defaultlib.mips_7seg_top [mips_7seg_top_default]
Compiling architecture mips_top of entity xil_defaultlib.mips_top
Built simulation snapshot mips_top_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim.dir/mips_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim.dir/mips_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 12 18:49:17 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 12 18:49:17 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1614.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_top_behav -key {Behavioral:sim_1:Functional:mips_top} -tclbatch {mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1614.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

close_design
close_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2014.926 ; gain = 365.262
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_7seg_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aludec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maindec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity flopr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sl2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signext
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_top_behav xil_defaultlib.mips_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture behave of entity xil_defaultlib.maindec [maindec_default]
Compiling architecture behave of entity xil_defaultlib.aludec [aludec_default]
Compiling architecture struct of entity xil_defaultlib.controller [controller_default]
Compiling architecture asynchronous of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture behave of entity xil_defaultlib.adder [\adder(width=32)\]
Compiling architecture behave of entity xil_defaultlib.sl2 [\sl2(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mux2 [\mux2(width=32)\]
Compiling architecture behave of entity xil_defaultlib.regfile [\regfile(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mux2 [\mux2(width=5)\]
Compiling architecture behave of entity xil_defaultlib.signext [\signext(width=32)\]
Compiling architecture behave of entity xil_defaultlib.alu [\alu(width=32)\]
Compiling architecture struct of entity xil_defaultlib.datapath [\datapath(width=32)\]
Compiling architecture struct of entity xil_defaultlib.mips [\mips(width=32)\]
Compiling architecture behave of entity xil_defaultlib.imem [\imem(width=32)\]
Compiling architecture behave of entity xil_defaultlib.dmem [\dmem(width=32)\]
Compiling architecture mips_7seg_top of entity xil_defaultlib.mips_7seg_top [mips_7seg_top_default]
Compiling architecture mips_top of entity xil_defaultlib.mips_top
Built simulation snapshot mips_top_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim.dir/mips_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim.dir/mips_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 12 18:51:05 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 12 18:51:05 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2014.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_top_behav -key {Behavioral:sim_1:Functional:mips_top} -tclbatch {mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2014.926 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sun Nov 12 18:55:27 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 12 18:55:27 2017...
open_project C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
create_fileset -simset sim_2
current_fileset -simset [ get_filesets sim_2 ]
set_property SOURCE_SET sources_1 [get_filesets sim_2]
import_files -fileset sim_2 -norecurse C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/imports/mips_new/mips_testbench.vhd
update_compile_order -fileset sim_2
create_fileset -simset sim_3
file mkdir C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_3]
file mkdir C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_3/new
close [ open C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_3/new/mips_testbench2.vhd w ]
add_files -fileset sim_3 C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_3/new/mips_testbench2.vhd
update_compile_order -fileset sim_3
current_fileset -simset [ get_filesets sim_3 ]
delete_fileset sim_1
file delete -force C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_1
delete_fileset sim_2
file delete -force C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sim_2
launch_simulation -simset sim_3
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_top' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_3/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_3/behav'
"xvhdl -m64 --relax -prj mips_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/Desktop/mips_7seg_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_7seg_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aludec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_decoder_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maindec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_flip_flop_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity flopr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_mem_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_multiplexer_2_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_shift_left_by_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sl2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_sign_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signext
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.srcs/sources_1/imports/mips_new/mips_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_3/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_top_behav xil_defaultlib.mips_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture behave of entity xil_defaultlib.maindec [maindec_default]
Compiling architecture behave of entity xil_defaultlib.aludec [aludec_default]
Compiling architecture struct of entity xil_defaultlib.controller [controller_default]
Compiling architecture asynchronous of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture behave of entity xil_defaultlib.adder [\adder(width=32)\]
Compiling architecture behave of entity xil_defaultlib.sl2 [\sl2(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mux2 [\mux2(width=32)\]
Compiling architecture behave of entity xil_defaultlib.regfile [\regfile(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mux2 [\mux2(width=5)\]
Compiling architecture behave of entity xil_defaultlib.signext [\signext(width=32)\]
Compiling architecture behave of entity xil_defaultlib.alu [\alu(width=32)\]
Compiling architecture struct of entity xil_defaultlib.datapath [\datapath(width=32)\]
Compiling architecture struct of entity xil_defaultlib.mips [\mips(width=32)\]
Compiling architecture behave of entity xil_defaultlib.imem [\imem(width=32)\]
Compiling architecture behave of entity xil_defaultlib.dmem [\dmem(width=32)\]
Compiling architecture mips_7seg_top of entity xil_defaultlib.mips_7seg_top [mips_7seg_top_default]
Compiling architecture mips_top of entity xil_defaultlib.mips_top
Built simulation snapshot mips_top_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_3/behav/xsim.dir/mips_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_3/behav/xsim.dir/mips_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 12 19:08:36 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 12 19:08:36 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2014.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.sim/sim_3/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_top_behav -key {Behavioral:sim_3:Functional:mips_top} -tclbatch {mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2014.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/kjones/Desktop/mips_fpga_nexsys4_ddr/mips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 12 19:10:05 2017...
