{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1505877310550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505877310565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 20:15:10 2017 " "Processing started: Tue Sep 19 20:15:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505877310565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1505877310565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1505877310565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1505877311473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegmentDisplayDecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file SevenSegmentDisplayDecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877323628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877323635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877323641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877323647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Scope_Encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file LCD_Scope_Encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877323661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877323669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877323676 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Basic_Organ_Solution Basic_Organ_Solution.v(40) " "Verilog Module Declaration warning at Basic_Organ_Solution.v(40): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Basic_Organ_Solution\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 40 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877323690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Basic_Organ_Solution.v 1 1 " "Found 1 design units, including 1 entities, in source file Basic_Organ_Solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_Organ_Solution " "Found entity 1: Basic_Organ_Solution" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877323692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SW_CONFIG.sv 1 1 " "Found 1 design units, including 1 entities, in source file SW_CONFIG.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SW_CONFIG " "Found entity 1: SW_CONFIG" {  } { { "SW_CONFIG.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/SW_CONFIG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877323693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_Divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file Clock_Divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Clock_Divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877323694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Basic_Organ_Solution " "Elaborating entity \"Basic_Organ_Solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1505877323783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 Basic_Organ_Solution.v(260) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(260): truncated value with size 40 to match size of target (32)" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505877323793 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 Basic_Organ_Solution.v(262) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(262): truncated value with size 40 to match size of target (32)" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505877323793 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 Basic_Organ_Solution.v(263) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(263): truncated value with size 40 to match size of target (32)" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505877323793 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 Basic_Organ_Solution.v(264) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(264): truncated value with size 48 to match size of target (32)" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505877323794 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Basic_Organ_Solution.v(271) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(271): truncated value with size 32 to match size of target (1)" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505877323795 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.v(443) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(443): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505877323796 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.v(501) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(501): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505877323797 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(516) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(516): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505877323798 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(517) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(517): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505877323798 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(518) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(518): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505877323798 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(519) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(519): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505877323798 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(520) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(520): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505877323798 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(521) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(521): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505877323798 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Basic_Organ_Solution.v(50) " "Output port \"LEDR\[9..8\]\" at Basic_Organ_Solution.v(50) has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1505877323801 "|Basic_Organ_Solution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SW_CONFIG SW_CONFIG:gen_note_count " "Elaborating entity \"SW_CONFIG\" for hierarchy \"SW_CONFIG:gen_note_count\"" {  } { { "Basic_Organ_Solution.v" "gen_note_count" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877323877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:Gen_Note_clk " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:Gen_Note_clk\"" {  } { { "Basic_Organ_Solution.v" "Gen_Note_clk" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877323880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LED_display.sv(6) " "Verilog HDL information at LED_display.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1505877323890 ""}
{ "Warning" "WSGN_SEARCH_FILE" "LED_display.sv 1 1 " "Using design file LED_display.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LED_display " "Found entity 1: LED_display" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1505877323891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_display LED_display:one_hz_led " "Elaborating entity \"LED_display\" for hierarchy \"LED_display:one_hz_led\"" {  } { { "Basic_Organ_Solution.v" "one_hz_led" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877323891 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync.v 1 1 " "Using design file doublesync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323897 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1505877323897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:user_scope_enable_sync1 " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:user_scope_enable_sync1\"" {  } { { "Basic_Organ_Solution.v" "user_scope_enable_sync1" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877323898 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Generate_Arbitrary_Divided_Clk32.v 1 1 " "Using design file Generate_Arbitrary_Divided_Clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "Generate_Arbitrary_Divided_Clk32.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Generate_Arbitrary_Divided_Clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1505877323903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\"" {  } { { "Basic_Organ_Solution.v" "Generate_LCD_scope_Clk" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877323903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk_div32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk " "Elaborating entity \"var_clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\"" {  } { { "Generate_Arbitrary_Divided_Clk32.v" "Div_Clk" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Generate_Arbitrary_Divided_Clk32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877323910 ""}
{ "Warning" "WSGN_SEARCH_FILE" "scope_capture.v 1 1 " "Using design file scope_capture.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/scope_capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323933 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1505877323933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scope_capture scope_capture:LCD_scope_channelA " "Elaborating entity \"scope_capture\" for hierarchy \"scope_capture:LCD_scope_channelA\"" {  } { { "Basic_Organ_Solution.v" "LCD_scope_channelA" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877323933 ""}
{ "Warning" "WSGN_SEARCH_FILE" "LCD_Scope_Encapsulated_pacoblaze_wrapper.v 1 1 " "Using design file LCD_Scope_Encapsulated_pacoblaze_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze_wrapper " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper" {  } { { "LCD_Scope_Encapsulated_pacoblaze_wrapper.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877323940 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1505877323940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze_wrapper LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze_wrapper\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\"" {  } { { "Basic_Organ_Solution.v" "LCD_LED_scope" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877323940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\"" {  } { { "LCD_Scope_Encapsulated_pacoblaze_wrapper.v" "LCD_Scope_Encapsulated_pacoblaze_inst" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze_wrapper.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877323951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset_gen_1_pulse async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Elaborating entity \"async_trap_and_reset_gen_1_pulse\" for hierarchy \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "Basic_Organ_Solution.v" "make_speedup_pulse" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877324001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_reg_control speed_reg_control:speed_reg_control_inst " "Elaborating entity \"speed_reg_control\" for hierarchy \"speed_reg_control:speed_reg_control_inst\"" {  } { { "Basic_Organ_Solution.v" "speed_reg_control_inst" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877324022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "Basic_Organ_Solution.v" "SevenSegmentDisplayDecoder_inst0" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877324039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "Basic_Organ_Solution.v" "interface_actual_audio_data_right" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877324109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "Basic_Organ_Solution.v" "audio_control" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505877324135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88e4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88e4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88e4 " "Found entity 1: altsyncram_88e4" {  } { { "db/altsyncram_88e4.tdf" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/altsyncram_88e4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877326233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877326233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877326739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877326739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877326794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877326794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qai " "Found entity 1: cntr_qai" {  } { { "db/cntr_qai.tdf" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/cntr_qai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877326882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877326882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877326930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877326930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877326985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877326985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877327066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877327066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877327109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877327109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877327166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877327166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877327205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877327205 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877327625 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1505877327694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1505877334921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1505877335086 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1505877335488 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1505877335505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1505877335530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1505877335537 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1505877335537 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1505877336312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld59a4f0a5/alt_sld_fab.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/ip/sld59a4f0a5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877336466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877336466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877336468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877336468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877336475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877336475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877336497 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877336497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877336497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505877336508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505877336508 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Quartus II" 0 -1 1505877337359 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1505877338394 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1505877338505 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1505877338505 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[9\] VCC pin " "The pin \"GPIO_0\[9\]\" is fed by VCC" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1505877338507 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1505877338507 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338624 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1505877338624 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505877338625 "|Basic_Organ_Solution|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505877338625 "|Basic_Organ_Solution|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1505877338625 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877338748 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ScopeChannelBSignal " "Logic cell \"ScopeChannelBSignal\"" {  } { { "Basic_Organ_Solution.v" "ScopeChannelBSignal" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 313 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877339007 ""} { "Info" "ISCL_SCL_CELL_NAME" "scope_clk " "Logic cell \"scope_clk\"" {  } { { "Basic_Organ_Solution.v" "scope_clk" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 288 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877339007 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1505877339007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877339230 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.map.smsg " "Generated suppressed messages file /home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1505877339514 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 613 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 613 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1505877340457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1505877340716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877340716 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "50 " "Optimize away 50 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341051 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Quartus II" 0 -1 1505877341051 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341583 "|Basic_Organ_Solution|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341583 "|Basic_Organ_Solution|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341583 "|Basic_Organ_Solution|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341583 "|Basic_Organ_Solution|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341583 "|Basic_Organ_Solution|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505877341583 "|Basic_Organ_Solution|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1505877341583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7037 " "Implemented 7037 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1505877341604 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1505877341604 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "76 " "Implemented 76 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1505877341604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6577 " "Implemented 6577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1505877341604 ""} { "Info" "ICUT_CUT_TM_RAMS" "308 " "Implemented 308 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1505877341604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1505877341604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1172 " "Peak virtual memory: 1172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505877341697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 20:15:41 2017 " "Processing ended: Tue Sep 19 20:15:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505877341697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505877341697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505877341697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1505877341697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1505877349243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505877349245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 20:15:48 2017 " "Processing started: Tue Sep 19 20:15:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505877349245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1505877349245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution --floorplan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution --floorplan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1505877349246 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1505877349368 ""}
{ "Info" "0" "" "Project  = Basic_Organ_Solution" {  } {  } 0 0 "Project  = Basic_Organ_Solution" 0 0 "Fitter" 0 0 1505877349368 ""}
{ "Info" "0" "" "Revision = Basic_Organ_Solution" {  } {  } 0 0 "Revision = Basic_Organ_Solution" 0 0 "Fitter" 0 0 1505877349368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1505877349789 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Basic_Organ_Solution 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Basic_Organ_Solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1505877349853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1505877349929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1505877349929 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1505877350893 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1505877351520 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1505877363626 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1313 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1313 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1505877364208 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1505877364208 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505877364775 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877365221 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1505877365221 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505877365231 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1505877369216 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "67 " "Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 497 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 433 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 434 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 435 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 436 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 437 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 438 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 439 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 440 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 441 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 442 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 443 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 444 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 445 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 446 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 447 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 448 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 449 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 450 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 451 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 452 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 453 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 454 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 455 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 456 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 457 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 458 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 459 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 460 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 461 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 462 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 463 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 464 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 465 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 466 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 467 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 468 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 469 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 470 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 471 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 472 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 473 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 474 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 475 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 476 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 477 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 478 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 479 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 480 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 481 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 482 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 483 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 484 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 485 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 486 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 487 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 488 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 489 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 490 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 491 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 496 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 499 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 362 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 432 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 363 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 364 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 365 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877369266 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1505877369266 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1505877369838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 116 s Quartus II 64-Bit " "Quartus II 64-Bit I/O Assignment Analysis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1665 " "Peak virtual memory: 1665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505877370220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 20:16:10 2017 " "Processing ended: Tue Sep 19 20:16:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505877370220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505877370220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505877370220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1505877370220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1505877376562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505877376564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 20:16:15 2017 " "Processing started: Tue Sep 19 20:16:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505877376564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1505877376564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1505877376564 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1505877376605 ""}
{ "Info" "0" "" "Project  = Basic_Organ_Solution" {  } {  } 0 0 "Project  = Basic_Organ_Solution" 0 0 "Fitter" 0 0 1505877376605 ""}
{ "Info" "0" "" "Revision = Basic_Organ_Solution" {  } {  } 0 0 "Revision = Basic_Organ_Solution" 0 0 "Fitter" 0 0 1505877376606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1505877377078 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Basic_Organ_Solution 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Basic_Organ_Solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1505877377136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1505877377222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1505877377222 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1505877377924 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1505877377976 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1505877378466 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1505877378603 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1505877390457 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1313 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1313 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1505877391137 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1505877391137 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505877391770 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1505877391870 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1505877391887 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1505877391918 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1505877391947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1505877391948 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1505877391961 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394289 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394289 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394289 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1505877394289 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1505877394289 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1505877394418 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clock_Divider:Gen_1Hz_clk\|outclk Clock_Divider:Gen_1Hz_clk\|outclk " "create_clock -period 40.000 -name Clock_Divider:Gen_1Hz_clk\|outclk Clock_Divider:Gen_1Hz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394430 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1505877394430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1505877394431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1505877394546 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1505877394553 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 14 clocks " "Found 14 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Clock_Divider:Gen_1Hz_clk\|outclk " "  40.000 Clock_Divider:Gen_1Hz_clk\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 doublesync:key2_doublsync\|reg2 " "  40.000 doublesync:key2_doublsync\|reg2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "  40.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_down_event_trigger " "  40.000 speed_down_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_up_event_trigger " "  40.000 speed_up_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1505877394556 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1505877394556 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1505877395273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 EC " "Packed 18 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1505877395294 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1505877395294 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1505877395849 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1505877397180 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 535 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 535 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1505877400781 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:07 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:07" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1505877402433 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1505877403381 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1505877403433 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1505877403433 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1505877403448 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1505877404262 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1505877404281 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1505877404281 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1505877404998 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1505877404998 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505877405087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1505877413602 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1505877416240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505877431166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1505877446691 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1505877455891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505877455892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1505877461178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.3% " "2e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1505877479001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1505877480749 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1505877480749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505877490985 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "14.08 " "Total time spent on timing analysis during the Fitter is 14.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1505877498485 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1505877499378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1505877509057 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1505877509436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1505877518360 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:57 " "Fitter post-fit operations ending: elapsed time is 00:00:57" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505877555674 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1505877556420 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "67 " "Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 497 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 433 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 434 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 435 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 436 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 437 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 438 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 439 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 440 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 441 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 442 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 443 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 444 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 445 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 446 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 447 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 448 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 449 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 450 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 451 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 452 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 453 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 454 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 455 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 456 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 457 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 458 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 459 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 460 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 461 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 462 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 463 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 464 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 465 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 466 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 467 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 468 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 469 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 470 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 471 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 472 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 473 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 474 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 475 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 476 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 477 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 478 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 479 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 480 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 481 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 482 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 483 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 484 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 485 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 486 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 487 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 488 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 489 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 490 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 491 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 496 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 499 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 362 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 432 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 363 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 364 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/altera/14.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/" { { 0 { 0 ""} 0 365 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1505877556531 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1505877556531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.fit.smsg " "Generated suppressed messages file /home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1505877557786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 116 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2061 " "Peak virtual memory: 2061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505877564255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 20:19:24 2017 " "Processing ended: Tue Sep 19 20:19:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505877564255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:09 " "Elapsed time: 00:03:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505877564255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:36 " "Total CPU time (on all processors): 00:03:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505877564255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1505877564255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1505877568932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505877568933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 20:19:28 2017 " "Processing started: Tue Sep 19 20:19:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505877568933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1505877568933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1505877568934 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1505877578827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505877581418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 20:19:41 2017 " "Processing ended: Tue Sep 19 20:19:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505877581418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505877581418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505877581418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1505877581418 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1505877585169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1505877587285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505877587286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 20:19:47 2017 " "Processing started: Tue Sep 19 20:19:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505877587286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1505877587286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1505877587286 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1505877587324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1505877588474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1505877588522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1505877588522 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590638 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1505877590638 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1505877590638 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1505877590718 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clock_Divider:Gen_1Hz_clk\|outclk Clock_Divider:Gen_1Hz_clk\|outclk " "create_clock -period 40.000 -name Clock_Divider:Gen_1Hz_clk\|outclk Clock_Divider:Gen_1Hz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590726 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1505877590726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1505877590727 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1505877613803 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1505877613841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.807 " "Worst-case setup slack is 5.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.807               0.000 CLOCK_50  " "    5.807               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.998               0.000 altera_reserved_tck  " "   10.998               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.630               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   13.630               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.678               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   13.678               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.371               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   15.371               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.702               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   15.702               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.727               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.727               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.941               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   17.941               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.181               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   34.181               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.350               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   35.350               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.015               0.000 Clock_Divider:Gen_1Hz_clk\|outclk  " "   36.015               0.000 Clock_Divider:Gen_1Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1505877614232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.085               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 CLOCK_50  " "    0.223               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.250               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.267               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 altera_reserved_tck  " "    0.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.538               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.580               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.623               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 Clock_Divider:Gen_1Hz_clk\|outclk  " "    0.660               0.000 Clock_Divider:Gen_1Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.795               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    1.795               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "    2.653               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1505877614290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.205 " "Worst-case recovery slack is 5.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.205               0.000 speed_up_event_trigger  " "    5.205               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.209               0.000 speed_down_event_trigger  " "    5.209               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.252               0.000 CLOCK_50  " "    6.252               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.079               0.000 doublesync:key2_doublsync\|reg2  " "   14.079               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.803               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   14.803               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.034               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   15.034               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.292               0.000 altera_reserved_tck  " "   15.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1505877614311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.549 " "Worst-case removal slack is 0.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 CLOCK_50  " "    0.549               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 altera_reserved_tck  " "    0.742               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.385               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    1.385               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.983               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.983               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.031               0.000 doublesync:key2_doublsync\|reg2  " "    4.031               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.984               0.000 speed_down_event_trigger  " "   12.984               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.994               0.000 speed_up_event_trigger  " "   12.994               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1505877614326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.502 " "Worst-case minimum pulse width slack is 8.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.502               0.000 CLOCK_50  " "    8.502               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.105               0.000 altera_reserved_tck  " "   15.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.771               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   18.771               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.917               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   18.917               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.079               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   19.079               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.335               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   19.335               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.351               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   19.351               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.377               0.000 Clock_Divider:Gen_1Hz_clk\|outclk  " "   19.377               0.000 Clock_Divider:Gen_1Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.385               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   19.385               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.386               0.000 speed_up_event_trigger  " "   19.386               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.395               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   19.395               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.401               0.000 speed_down_event_trigger  " "   19.401               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.408               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   19.408               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.408               0.000 doublesync:key2_doublsync\|reg2  " "   19.408               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1505877614331 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 283 synchronizer chains. " "Report Metastability: Found 283 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614544 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 283 " "Number of Synchronizer Chains Found: 283" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614544 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614544 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614544 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.744 ns " "Worst Case Available Settling Time: 25.744 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614544 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614544 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.807 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.807" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.807  " "Path #1: Setup slack is 5.807 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM99 " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM99" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg2 " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 (INVERTED) " "Latch Clock  : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.772      3.772  R        clock network delay " "     3.772      3.772  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.772      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM99 " "     3.772      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM99" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.772      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[1\]_NEW_REG98\|q " "     3.772      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[1\]_NEW_REG98\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.590      0.818 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|datac " "     4.590      0.818 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|datac" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.241      0.651 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|cout " "     5.241      0.651 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.241      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cin " "     5.241      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.544      0.303 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|sumout " "     5.544      0.303 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|sumout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.003      0.459 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[2\]_NEW14\|dataf " "     6.003      0.459 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[2\]_NEW14\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.076      0.073 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[2\]_NEW14\|combout " "     6.076      0.073 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[2\]_NEW14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.217      1.141 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a0\|portaaddr\[2\] " "     7.217      1.141 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a0\|portaaddr\[2\]" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.887      0.670 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg2 " "     7.887      0.670 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg2" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.631      3.631  F        clock network delay " "    13.631      3.631  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.004      0.373           clock pessimism removed " "    14.004      0.373           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.694     -0.310           clock uncertainty " "    13.694     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.694      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg2 " "    13.694      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg2" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.887 " "Data Arrival Time  :     7.887" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.694 " "Data Required Time :    13.694" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.807  " "Slack              :     5.807 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614591 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.998 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.998" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614616 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614616 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614616 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.998  " "Path #1: Setup slack is 10.998 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|tdo_crc_len_reg\[0\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|tdo_crc_len_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.678      2.678  R        clock network delay " "     2.678      2.678  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.678      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|tdo_crc_len_reg\[0\] " "     2.678      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|tdo_crc_len_reg\[0\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1739 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.678      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\]\|q " "     2.678      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\]\|q" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1739 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.905      1.227 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|dataf " "     3.905      1.227 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|dataf" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.978      0.073 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|combout " "     3.978      0.073 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.754      0.776 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datac " "     4.754      0.776 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datac" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.194      0.440 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout " "     5.194      0.440 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.042      0.848 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|dataf " "     6.042      0.848 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|dataf" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.115      0.073 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|combout " "     6.115      0.073 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|combout" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.682      0.567 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|dataa " "     6.682      0.567 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|dataa" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.162      0.480 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|combout " "     7.162      0.480 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|combout" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.162      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     7.162      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.381      0.219 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     7.381      0.219 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.646      1.980  F        clock network delay " "    18.646      1.980  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.689      0.043           clock pessimism removed " "    18.689      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.379     -0.310           clock uncertainty " "    18.379     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.379      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.379      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.381 " "Data Arrival Time  :     7.381" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.379 " "Data Required Time :    18.379" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.998  " "Slack              :    10.998 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614618 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.630 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.630" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614634 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614634 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614634 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614634 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.630  " "Path #1: Setup slack is 13.630 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|enable_scope " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|enable_scope" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1 " "To Node      : scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg (INVERTED) " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.764      3.764  R        clock network delay " "     3.764      3.764  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.764      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|enable_scope " "     3.764      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|enable_scope" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.764      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|enable_scope\|q " "     3.764      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|enable_scope\|q" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.941      3.177 FF    IC  comb~0\|datac " "     6.941      3.177 FF    IC  comb~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.376      0.435 FF  CELL  comb~0\|combout " "     7.376      0.435 FF  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.376      0.000 FF    IC  LCD_scope_channelA\|sync_enable\|reg1\|d " "     7.376      0.000 FF    IC  LCD_scope_channelA\|sync_enable\|reg1\|d" {  } { { "doublesync.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/doublesync.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.593      0.217 FF  CELL  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1 " "     7.593      0.217 FF  CELL  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1" {  } { { "doublesync.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/doublesync.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.573      1.573  F        clock network delay " "    21.573      1.573  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.223     -0.350           clock uncertainty " "    21.223     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.223      0.000     uTsu  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1 " "    21.223      0.000     uTsu  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1" {  } { { "doublesync.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/doublesync.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.593 " "Data Arrival Time  :     7.593" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.223 " "Data Required Time :    21.223" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.630  " "Slack              :    13.630 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614636 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.678 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.678" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614638 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614638 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.678  " "Path #1: Setup slack is 13.678 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.595      2.595 FF    IC  audio_control\|u4\|LRCK_1X~0\|datae " "    22.595      2.595 FF    IC  audio_control\|u4\|LRCK_1X~0\|datae" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.779      0.184 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout " "    22.779      0.184 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.708      4.929 FF    IC  audio_control\|u4\|LRCK_1X~feeder\|dataf " "    27.708      4.929 FF    IC  audio_control\|u4\|LRCK_1X~feeder\|dataf" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.776      0.068 FF  CELL  audio_control\|u4\|LRCK_1X~feeder\|combout " "    27.776      0.068 FF  CELL  audio_control\|u4\|LRCK_1X~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.776      0.000 FF    IC  audio_control\|u4\|LRCK_1X\|d " "    27.776      0.000 FF    IC  audio_control\|u4\|LRCK_1X\|d" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.995      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    27.995      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.053      2.053  R        clock network delay " "    42.053      2.053  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.673     -0.380           clock uncertainty " "    41.673     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.673      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.673      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.995 " "Data Arrival Time  :    27.995" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.673 " "Data Required Time :    41.673" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.678  " "Slack              :    13.678 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614640 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.371 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.371" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614641 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614641 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.371  " "Path #1: Setup slack is 15.371 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[8\] " "From Node    : scope_sampling_clock_count\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[8\] " "To Node      : regd_actual_7seg_output\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.769      3.769  R        clock network delay " "    23.769      3.769  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.769      0.000     uTco  scope_sampling_clock_count\[8\] " "    23.769      0.000     uTco  scope_sampling_clock_count\[8\]" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 499 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.769      0.000 FF  CELL  scope_sampling_clock_count\[8\]\|q " "    23.769      0.000 FF  CELL  scope_sampling_clock_count\[8\]\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 499 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.478      0.709 FF    IC  regd_actual_7seg_output\[8\]\|asdata " "    24.478      0.709 FF    IC  regd_actual_7seg_output\[8\]\|asdata" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 538 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.988      0.510 FF  CELL  regd_actual_7seg_output\[8\] " "    24.988      0.510 FF  CELL  regd_actual_7seg_output\[8\]" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 538 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.709      0.709  R        clock network delay " "    40.709      0.709  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.359     -0.350           clock uncertainty " "    40.359     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.359      0.000     uTsu  regd_actual_7seg_output\[8\] " "    40.359      0.000     uTsu  regd_actual_7seg_output\[8\]" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 538 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.988 " "Data Arrival Time  :    24.988" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.359 " "Data Required Time :    40.359" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.371  " "Slack              :    15.371 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614642 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.702 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.702" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.702  " "Path #1: Setup slack is 15.702 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[2\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[2\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.739      3.739  R        clock network delay " "    23.739      3.739  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.739      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[2\] " "    23.739      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.739      0.000 RR  CELL  interface_actual_audio_data_left\|raw_outdata\[2\]\|q " "    23.739      0.000 RR  CELL  interface_actual_audio_data_left\|raw_outdata\[2\]\|q" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.146      0.407 RR    IC  interface_actual_audio_data_left\|outdata\[2\]\|asdata " "    24.146      0.407 RR    IC  interface_actual_audio_data_left\|outdata\[2\]\|asdata" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.655      0.509 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[2\] " "    24.655      0.509 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.707      0.707  R        clock network delay " "    40.707      0.707  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.357     -0.350           clock uncertainty " "    40.357     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.357      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[2\] " "    40.357      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.655 " "Data Arrival Time  :    24.655" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.357 " "Data Required Time :    40.357" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.702  " "Slack              :    15.702 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614644 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.727 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614645 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614645 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.727  " "Path #1: Setup slack is 17.727 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.619      0.619 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa " "     0.619      0.619 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.121      0.502 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "     1.121      0.502 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.798      0.677 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|dataa " "     1.798      0.677 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|dataa" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.252      0.454 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout " "     2.252      0.454 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.252      0.000 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d " "     2.252      0.000 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.470      0.218 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     2.470      0.218 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.577      0.577  F        clock network delay " "    20.577      0.577  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.197     -0.380           clock uncertainty " "    20.197     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.197      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.197      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.470 " "Data Arrival Time  :     2.470" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.197 " "Data Required Time :    20.197" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.727  " "Slack              :    17.727 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614647 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.941 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.941" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614648 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614648 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.941  " "Path #1: Setup slack is 17.941 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_up_event_trigger " "From Node    : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_up_event_trigger " "To Node      : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_up_event_trigger (INVERTED) " "Launch Clock : speed_up_event_trigger (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 449 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.241      0.241 FF    IC  speed_up_event_trigger~0\|dataf " "    20.241      0.241 FF    IC  speed_up_event_trigger~0\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 449 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.312      0.071 FF  CELL  speed_up_event_trigger~0\|combout " "    20.312      0.071 FF  CELL  speed_up_event_trigger~0\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 449 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.108      1.796 FF    IC  speed_up_event_trigger\|asdata " "    22.108      1.796 FF    IC  speed_up_event_trigger\|asdata" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 449 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.623      0.515 FF  CELL  speed_up_event_trigger " "    22.623      0.515 FF  CELL  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 449 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.944      0.944  R        clock network delay " "    40.944      0.944  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.564     -0.380           clock uncertainty " "    40.564     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.564      0.000     uTsu  speed_up_event_trigger " "    40.564      0.000     uTsu  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 449 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.623 " "Data Arrival Time  :    22.623" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.564 " "Data Required Time :    40.564" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.941  " "Slack              :    17.941 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614649 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.181 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614650 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614650 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 34.181  " "Path #1: Setup slack is 34.181 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.178      3.178  F        clock network delay " "    23.178      3.178  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.178      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    23.178      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.178      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q " "    23.178      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.829      2.651 FF    IC  audio_control\|u5\|Add0~0\|dataa " "    25.829      2.651 FF    IC  audio_control\|u5\|Add0~0\|dataa" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.285      0.456 FF  CELL  audio_control\|u5\|Add0~0\|combout " "    26.285      0.456 FF  CELL  audio_control\|u5\|Add0~0\|combout" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.589      1.304 FF    IC  audio_control\|u5\|SEL_Cont\[3\]\|asdata " "    27.589      1.304 FF    IC  audio_control\|u5\|SEL_Cont\[3\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.059      0.470 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    28.059      0.470 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.000     60.000           latch edge time " "    60.000     60.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    62.549      2.549  F        clock network delay " "    62.549      2.549  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    62.620      0.071           clock pessimism removed " "    62.620      0.071           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    62.240     -0.380           clock uncertainty " "    62.240     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    62.240      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    62.240      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.059 " "Data Arrival Time  :    28.059" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    62.240 " "Data Required Time :    62.240" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    34.181  " "Slack              :    34.181 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614651 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.350 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.350" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614654 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614654 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 35.350  " "Path #1: Setup slack is 35.350 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[4\]~DUPLICATE " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[4\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[21\] " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.285      1.285  R        clock network delay " "     1.285      1.285  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.285      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[4\]~DUPLICATE " "     1.285      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[4\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.285      0.000 FF  CELL  audio_control\|u3\|u0\|SD_COUNTER\[4\]~DUPLICATE\|q " "     1.285      0.000 FF  CELL  audio_control\|u3\|u0\|SD_COUNTER\[4\]~DUPLICATE\|q" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.503      1.218 FF    IC  audio_control\|u3\|u0\|Decoder0~0\|dataa " "     2.503      1.218 FF    IC  audio_control\|u3\|u0\|Decoder0~0\|dataa" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.983      0.480 FF  CELL  audio_control\|u3\|u0\|Decoder0~0\|combout " "     2.983      0.480 FF  CELL  audio_control\|u3\|u0\|Decoder0~0\|combout" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.383      1.400 FF    IC  audio_control\|u3\|u0\|SD\[21\]\|sload " "     4.383      1.400 FF    IC  audio_control\|u3\|u0\|SD\[21\]\|sload" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.175      0.792 FR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[21\] " "     5.175      0.792 FR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[21\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.901      0.901  R        clock network delay " "    40.901      0.901  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.905      0.004           clock pessimism removed " "    40.905      0.004           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.525     -0.380           clock uncertainty " "    40.525     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.525      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[21\] " "    40.525      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[21\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.175 " "Data Arrival Time  :     5.175" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.525 " "Data Required Time :    40.525" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    35.350  " "Slack              :    35.350 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614655 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.015 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.015" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock_Divider:Gen_1Hz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Clock_Divider:Gen_1Hz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614657 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 36.015  " "Path #1: Setup slack is 36.015 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LED_display:one_hz_led\|LED\[2\] " "From Node    : LED_display:one_hz_led\|LED\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LED_display:one_hz_led\|direction " "To Node      : LED_display:one_hz_led\|direction" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock_Divider:Gen_1Hz_clk\|outclk " "Launch Clock : Clock_Divider:Gen_1Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock_Divider:Gen_1Hz_clk\|outclk " "Latch Clock  : Clock_Divider:Gen_1Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.934      0.934  R        clock network delay " "     0.934      0.934  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.934      0.000     uTco  LED_display:one_hz_led\|LED\[2\] " "     0.934      0.000     uTco  LED_display:one_hz_led\|LED\[2\]" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.934      0.000 FF  CELL  one_hz_led\|LED\[2\]\|q " "     0.934      0.000 FF  CELL  one_hz_led\|LED\[2\]\|q" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.102      1.168 FF    IC  one_hz_led\|LED~0\|dataf " "     2.102      1.168 FF    IC  one_hz_led\|LED~0\|dataf" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.186      0.084 FR  CELL  one_hz_led\|LED~0\|combout " "     2.186      0.084 FR  CELL  one_hz_led\|LED~0\|combout" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.402      0.216 RR    IC  one_hz_led\|LED~9\|dataf " "     2.402      0.216 RR    IC  one_hz_led\|LED~9\|dataf" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.485      0.083 RF  CELL  one_hz_led\|LED~9\|combout " "     2.485      0.083 RF  CELL  one_hz_led\|LED~9\|combout" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.852      1.367 FF    IC  one_hz_led\|direction\|asdata " "     3.852      1.367 FF    IC  one_hz_led\|direction\|asdata" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 4 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.513 FF  CELL  LED_display:one_hz_led\|direction " "     4.365      0.513 FF  CELL  LED_display:one_hz_led\|direction" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 4 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.725      0.725  R        clock network delay " "    40.725      0.725  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.760      0.035           clock pessimism removed " "    40.760      0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.380     -0.380           clock uncertainty " "    40.380     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.380      0.000     uTsu  LED_display:one_hz_led\|direction " "    40.380      0.000     uTsu  LED_display:one_hz_led\|direction" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 4 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.365 " "Data Arrival Time  :     4.365" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.380 " "Data Required Time :    40.380" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    36.015  " "Slack              :    36.015 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614658 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.085 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.085" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614668 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614668 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.085  " "Path #1: Hold slack is 0.085 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[107\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[107\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.022      1.022  R        clock network delay " "     1.022      1.022  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.022      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[107\] " "     1.022      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[107\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.022      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[107\]\|q " "     1.022      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[107\]\|q" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.554      0.532 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\]~feeder\|datab " "     1.554      0.532 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\]~feeder\|datab" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.931      0.377 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\]~feeder\|combout " "     1.931      0.377 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\]~feeder\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.931      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\]\|d " "     1.931      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\]\|d" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.986      0.055 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\] " "     1.986      0.055 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.906      1.906  R        clock network delay " "     1.906      1.906  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.901     -0.005           clock pessimism removed " "     1.901     -0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.901      0.000           clock uncertainty " "     1.901      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.901      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\] " "     1.901      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.986 " "Data Arrival Time  :     1.986" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.901 " "Data Required Time :     1.901" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.085  " "Slack              :     0.085 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614670 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.223 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.223" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614695 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614695 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.223  " "Path #1: Hold slack is 0.223 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_capture:LCD_scope_channelA\|captured_data\[15\] " "From Node    : scope_capture:LCD_scope_channelA\|captured_data\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|in_port\[7\] " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|in_port\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.615      1.615  R        clock network delay " "     1.615      1.615  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.615      0.000     uTco  scope_capture:LCD_scope_channelA\|captured_data\[15\] " "     1.615      0.000     uTco  scope_capture:LCD_scope_channelA\|captured_data\[15\]" {  } { { "scope_capture.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/scope_capture.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.615      0.000 RR  CELL  LCD_scope_channelA\|captured_data\[15\]\|q " "     1.615      0.000 RR  CELL  LCD_scope_channelA\|captured_data\[15\]\|q" {  } { { "scope_capture.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/scope_capture.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.077      0.462 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~8\|datab " "     2.077      0.462 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~8\|datab" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.464      0.387 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~8\|combout " "     2.464      0.387 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~8\|combout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.952      1.488 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~11\|dataa " "     3.952      1.488 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~11\|dataa" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.339      0.387 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~11\|combout " "     4.339      0.387 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~11\|combout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.339      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|in_port\[7\]\|d " "     4.339      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|in_port\[7\]\|d" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.388      0.049 RR  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|in_port\[7\] " "     4.388      0.049 RR  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|in_port\[7\]" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.815      3.815  R        clock network delay " "     3.815      3.815  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.165      0.350           clock uncertainty " "     4.165      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.165      0.000      uTh  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|in_port\[7\] " "     4.165      0.000      uTh  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|in_port\[7\]" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.388 " "Data Arrival Time  :     4.388" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.165 " "Data Required Time :     4.165" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.223  " "Slack              :     0.223 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614697 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.250 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.250" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614699 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614699 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.250  " "Path #1: Hold slack is 0.250 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_up_event_trigger " "From Node    : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_up_event_trigger " "To Node      : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_up_event_trigger " "Launch Clock : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  speed_up_event_trigger\|q " "     0.000      0.000 RR  CELL  speed_up_event_trigger\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 449 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.234      0.234 RR    IC  speed_up_event_trigger~0\|dataf " "     0.234      0.234 RR    IC  speed_up_event_trigger~0\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 449 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.285      0.051 RR  CELL  speed_up_event_trigger~0\|combout " "     0.285      0.051 RR  CELL  speed_up_event_trigger~0\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 449 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.505      1.220 RR    IC  speed_up_event_trigger\|asdata " "     1.505      1.220 RR    IC  speed_up_event_trigger\|asdata" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 449 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.813      0.308 RR  CELL  speed_up_event_trigger " "     1.813      0.308 RR  CELL  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 449 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.183      1.183  R        clock network delay " "     1.183      1.183  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.563      0.380           clock uncertainty " "     1.563      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.563      0.000      uTh  speed_up_event_trigger " "     1.563      0.000      uTh  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 449 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.813 " "Data Arrival Time  :     1.813" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.563 " "Data Required Time :     1.563" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.250  " "Slack              :     0.250 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614700 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.267 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.267" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614703 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614703 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.267  " "Path #1: Hold slack is 0.267 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[22\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[22\]~DUPLICATE " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[22\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.792      0.792  R        clock network delay " "     0.792      0.792  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.792      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[22\] " "     0.792      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[22\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.792      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[22\]\|q " "     0.792      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[22\]\|q" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.986      0.194 FF    IC  audio_control\|u3\|mI2C_DATA\[22\]~DUPLICATE\|asdata " "     0.986      0.194 FF    IC  audio_control\|u3\|mI2C_DATA\[22\]~DUPLICATE\|asdata" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.232      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[22\]~DUPLICATE " "     1.232      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[22\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.011      1.011  R        clock network delay " "     1.011      1.011  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.965     -0.046           clock pessimism removed " "     0.965     -0.046           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.965      0.000           clock uncertainty " "     0.965      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.965      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[22\]~DUPLICATE " "     0.965      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[22\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.232 " "Data Arrival Time  :     1.232" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.965 " "Data Required Time :     0.965" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.267  " "Slack              :     0.267 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614704 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.294 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.294" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614727 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614727 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.294  " "Path #1: Hold slack is 0.294 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.202      2.202  R        clock network delay " "     2.202      2.202  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.202      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\] " "     2.202      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.202      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\]\|q " "     2.202      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\]\|q" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.410      0.208 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\]\|asdata " "     2.410      0.208 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\]\|asdata" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.666      0.256 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\] " "     2.666      0.256 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.513      2.513  R        clock network delay " "     2.513      2.513  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.372     -0.141           clock pessimism removed " "     2.372     -0.141           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.372      0.000           clock uncertainty " "     2.372      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.372      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\] " "     2.372      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[10\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.666 " "Data Arrival Time  :     2.666" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.372 " "Data Required Time :     2.372" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.294  " "Slack              :     0.294 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614728 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.538 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.538" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614730 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614730 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.538  " "Path #1: Hold slack is 0.538 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\] " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.979      0.979  R        clock network delay " "     0.979      0.979  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.979      0.000     uTco  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\] " "     0.979      0.000     uTco  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.979      0.000 FF  CELL  audio_control\|u4\|LRCK_1X_DIV\[8\]\|q " "     0.979      0.000 FF  CELL  audio_control\|u4\|LRCK_1X_DIV\[8\]\|q" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.227 FF    IC  audio_control\|u4\|Add1~1\|datac " "     1.206      0.227 FF    IC  audio_control\|u4\|Add1~1\|datac" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.406      0.200 FR  CELL  audio_control\|u4\|Add1~1\|sumout " "     1.406      0.200 FR  CELL  audio_control\|u4\|Add1~1\|sumout" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.582      0.176 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[8\]~feeder\|dataf " "     1.582      0.176 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[8\]~feeder\|dataf" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.631      0.049 RR  CELL  audio_control\|u4\|LRCK_1X_DIV\[8\]~feeder\|combout " "     1.631      0.049 RR  CELL  audio_control\|u4\|LRCK_1X_DIV\[8\]~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.631      0.000 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[8\]\|d " "     1.631      0.000 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[8\]\|d" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.688      0.057 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\] " "     1.688      0.057 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.225      1.225  R        clock network delay " "     1.225      1.225  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.150     -0.075           clock pessimism removed " "     1.150     -0.075           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.150      0.000           clock uncertainty " "     1.150      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.150      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\] " "     1.150      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.688 " "Data Arrival Time  :     1.688" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.150 " "Data Required Time :     1.150" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.538  " "Slack              :     0.538 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614731 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.580 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.580" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614732 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614732 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.580  " "Path #1: Hold slack is 0.580 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED) " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.560      0.560 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa " "    20.560      0.560 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.935      0.375 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "    20.935      0.375 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.455      0.520 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|dataa " "    21.455      0.520 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|dataa" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.839      0.384 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout " "    21.839      0.384 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.839      0.000 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d " "    21.839      0.000 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.896      0.057 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.896      0.057 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.936      0.936  F        clock network delay " "    20.936      0.936  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.316      0.380           clock uncertainty " "    21.316      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.316      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.316      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.896 " "Data Arrival Time  :    21.896" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.316 " "Data Required Time :    21.316" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.580  " "Slack              :     0.580 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614733 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.623 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.623" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614734 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614734 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.623  " "Path #1: Hold slack is 0.623 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.549      2.549  F        clock network delay " "    22.549      2.549  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.549      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    22.549      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.549      0.000 RR  CELL  audio_control\|u5\|SEL_Cont\[1\]\|q " "    22.549      0.000 RR  CELL  audio_control\|u5\|SEL_Cont\[1\]\|q" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.853      0.304 RR    IC  audio_control\|u5\|Add0~2\|datac " "    22.853      0.304 RR    IC  audio_control\|u5\|Add0~2\|datac" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.073      0.220 RR  CELL  audio_control\|u5\|Add0~2\|combout " "    23.073      0.220 RR  CELL  audio_control\|u5\|Add0~2\|combout" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.263      0.190 RR    IC  audio_control\|u5\|SEL_Cont\[1\]\|asdata " "    23.263      0.190 RR    IC  audio_control\|u5\|SEL_Cont\[1\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.503      0.240 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    23.503      0.240 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.190      3.190  F        clock network delay " "    23.190      3.190  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.880     -0.310           clock pessimism removed " "    22.880     -0.310           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.880      0.000           clock uncertainty " "    22.880      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.880      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    22.880      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.503 " "Data Arrival Time  :    23.503" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.880 " "Data Required Time :    22.880" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.623  " "Slack              :     0.623 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614735 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.660 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.660" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock_Divider:Gen_1Hz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Clock_Divider:Gen_1Hz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614736 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614736 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.660  " "Path #1: Hold slack is 0.660 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LED_display:one_hz_led\|LED\[6\] " "From Node    : LED_display:one_hz_led\|LED\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LED_display:one_hz_led\|LED\[1\] " "To Node      : LED_display:one_hz_led\|LED\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock_Divider:Gen_1Hz_clk\|outclk " "Launch Clock : Clock_Divider:Gen_1Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock_Divider:Gen_1Hz_clk\|outclk " "Latch Clock  : Clock_Divider:Gen_1Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.725      0.725  R        clock network delay " "     0.725      0.725  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.725      0.000     uTco  LED_display:one_hz_led\|LED\[6\] " "     0.725      0.000     uTco  LED_display:one_hz_led\|LED\[6\]" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.725      0.000 RR  CELL  one_hz_led\|LED\[6\]\|q " "     0.725      0.000 RR  CELL  one_hz_led\|LED\[6\]\|q" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.287      0.562 RR    IC  one_hz_led\|LED~2\|datad " "     1.287      0.562 RR    IC  one_hz_led\|LED~2\|datad" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.504      0.217 RR  CELL  one_hz_led\|LED~2\|combout " "     1.504      0.217 RR  CELL  one_hz_led\|LED~2\|combout" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.504      0.000 RR    IC  one_hz_led\|LED\[1\]\|d " "     1.504      0.000 RR    IC  one_hz_led\|LED\[1\]\|d" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.559      0.055 RR  CELL  LED_display:one_hz_led\|LED\[1\] " "     1.559      0.055 RR  CELL  LED_display:one_hz_led\|LED\[1\]" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.934      0.934  R        clock network delay " "     0.934      0.934  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.899     -0.035           clock pessimism removed " "     0.899     -0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.899      0.000           clock uncertainty " "     0.899      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.899      0.000      uTh  LED_display:one_hz_led\|LED\[1\] " "     0.899      0.000      uTh  LED_display:one_hz_led\|LED\[1\]" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/LED_display.sv" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.559 " "Data Arrival Time  :     1.559" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.899 " "Data Required Time :     0.899" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.660  " "Slack              :     0.660 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614737 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.795 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.795" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614738 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614738 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614738 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.795  " "Path #1: Hold slack is 1.795 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[0\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.296      3.296  R        clock network delay " "    23.296      3.296  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.296      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[0\] " "    23.296      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[0\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.296      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[0\]\|q " "    23.296      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[0\]\|q" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.592      0.296 FF    IC  interface_actual_audio_data_right\|outdata\[0\]~feeder\|dataf " "    23.592      0.296 FF    IC  interface_actual_audio_data_right\|outdata\[0\]~feeder\|dataf" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.637      0.045 FF  CELL  interface_actual_audio_data_right\|outdata\[0\]~feeder\|combout " "    23.637      0.045 FF  CELL  interface_actual_audio_data_right\|outdata\[0\]~feeder\|combout" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.637      0.000 FF    IC  interface_actual_audio_data_right\|outdata\[0\]\|d " "    23.637      0.000 FF    IC  interface_actual_audio_data_right\|outdata\[0\]\|d" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.694      0.057 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\] " "    23.694      0.057 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.549      1.549  F        clock network delay " "    21.549      1.549  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.899      0.350           clock uncertainty " "    21.899      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.899      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\] " "    21.899      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.694 " "Data Arrival Time  :    23.694" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.899 " "Data Required Time :    21.899" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.795  " "Slack              :     1.795 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614739 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.653 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.653" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614740 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614740 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.653  " "Path #1: Hold slack is 2.653 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[1\] " "From Node    : scope_sampling_clock_count\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[1\] " "To Node      : regd_actual_7seg_output\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      3.316  R        clock network delay " "     3.316      3.316  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.000     uTco  scope_sampling_clock_count\[1\] " "     3.316      0.000     uTco  scope_sampling_clock_count\[1\]" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 499 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.000 FF  CELL  scope_sampling_clock_count\[1\]\|q " "     3.316      0.000 FF  CELL  scope_sampling_clock_count\[1\]\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 499 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.817      0.501 FF    IC  regd_actual_7seg_output\[1\]~feeder\|dataf " "     3.817      0.501 FF    IC  regd_actual_7seg_output\[1\]~feeder\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 538 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.861      0.044 FF  CELL  regd_actual_7seg_output\[1\]~feeder\|combout " "     3.861      0.044 FF  CELL  regd_actual_7seg_output\[1\]~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 538 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.861      0.000 FF    IC  regd_actual_7seg_output\[1\]\|d " "     3.861      0.000 FF    IC  regd_actual_7seg_output\[1\]\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 538 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.918      0.057 FF  CELL  regd_actual_7seg_output\[1\] " "     3.918      0.057 FF  CELL  regd_actual_7seg_output\[1\]" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 538 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.915      0.915  R        clock network delay " "     0.915      0.915  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.265      0.350           clock uncertainty " "     1.265      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.265      0.000      uTh  regd_actual_7seg_output\[1\] " "     1.265      0.000      uTh  regd_actual_7seg_output\[1\]" {  } { { "Basic_Organ_Solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 538 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.918 " "Data Arrival Time  :     3.918" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.265 " "Data Required Time :     1.265" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.653  " "Slack              :     2.653 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614741 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.205 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.205" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614742 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614742 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.205  " "Path #1: Recovery slack is 5.205 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.019      4.019  F        clock network delay " "    34.019      4.019  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.019      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    34.019      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.019      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    34.019      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.673      0.654 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    34.673      0.654 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.751      0.078 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    34.751      0.078 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.007      0.256 RR    IC  make_speedup_pulse\|async_trap\|clrn " "    35.007      0.256 RR    IC  make_speedup_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.487      0.480 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    35.487      0.480 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.042      1.042  R        clock network delay " "    41.042      1.042  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.692     -0.350           clock uncertainty " "    40.692     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.692      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    40.692      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.487 " "Data Arrival Time  :    35.487" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.692 " "Data Required Time :    40.692" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.205  " "Slack              :     5.205 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614743 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.209 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.209" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.209  " "Path #1: Recovery slack is 5.209 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.015      4.015  F        clock network delay " "    34.015      4.015  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.015      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    34.015      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.015      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    34.015      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.655      0.640 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    34.655      0.640 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.733      0.078 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    34.733      0.078 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.981      0.248 RR    IC  make_speedown_pulse\|async_trap\|clrn " "    34.981      0.248 RR    IC  make_speedown_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.474      0.493 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    35.474      0.493 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.033      1.033  R        clock network delay " "    41.033      1.033  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.683     -0.350           clock uncertainty " "    40.683     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.683      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    40.683      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.474 " "Data Arrival Time  :    35.474" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.683 " "Data Required Time :    40.683" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.209  " "Slack              :     5.209 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614744 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.252 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.252" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614752 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614752 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.252  " "Path #1: Recovery slack is 6.252 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_negedge_sync " "From Node    : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_negedge_sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg_temp " "To Node      : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg_temp" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.014      4.014  F        clock network delay " "    14.014      4.014  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.014      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_negedge_sync " "    14.014      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_negedge_sync" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.014      0.000 FF  CELL  Generate_LCD_scope_Clk\|Div_Clk\|reset_negedge_sync\|q " "    14.014      0.000 FF  CELL  Generate_LCD_scope_Clk\|Div_Clk\|reset_negedge_sync\|q" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.321      2.307 FF    IC  Generate_LCD_scope_Clk\|Div_Clk\|tc_reg_temp\|clrn " "    16.321      2.307 FF    IC  Generate_LCD_scope_Clk\|Div_Clk\|tc_reg_temp\|clrn" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.789      0.468 FR  CELL  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg_temp " "    16.789      0.468 FR  CELL  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg_temp" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.311      3.311  R        clock network delay " "    23.311      3.311  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.351      0.040           clock pessimism removed " "    23.351      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.041     -0.310           clock uncertainty " "    23.041     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.041      0.000     uTsu  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg_temp " "    23.041      0.000     uTsu  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg_temp" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.789 " "Data Arrival Time  :    16.789" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.041 " "Data Required Time :    23.041" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.252  " "Slack              :     6.252 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.079 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.079" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614755 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614755 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.079  " "Path #1: Recovery slack is 14.079 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.766      3.766  R        clock network delay " "    23.766      3.766  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.766      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "    23.766      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } { { "speed_reg_control.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.766      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "    23.766      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } { { "speed_reg_control.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.778      2.012 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "    25.778      2.012 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.246      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    26.246      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.675      0.675  R        clock network delay " "    40.675      0.675  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.325     -0.350           clock uncertainty " "    40.325     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.325      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    40.325      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.246 " "Data Arrival Time  :    26.246" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.325 " "Data Required Time :    40.325" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.079  " "Slack              :    14.079 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614756 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.803 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.803" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614757 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614757 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.803  " "Path #1: Recovery slack is 14.803 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.836      3.836  R        clock network delay " "    23.836      3.836  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.836      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.836      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.836      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "    23.836      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.423      2.587 FF    IC  audio_control\|u4\|LRCK_1X\|clrn " "    26.423      2.587 FF    IC  audio_control\|u4\|LRCK_1X\|clrn" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.900      0.477 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    26.900      0.477 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.053      2.053  R        clock network delay " "    42.053      2.053  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.703     -0.350           clock uncertainty " "    41.703     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.703      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.703      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.900 " "Data Arrival Time  :    26.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.703 " "Data Required Time :    41.703" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.803  " "Slack              :    14.803 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614758 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.034 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.034" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.034  " "Path #1: Recovery slack is 15.034 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.836      3.836  R        clock network delay " "     3.836      3.836  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.836      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.836      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.836      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "     3.836      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.686      2.850 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clrn " "     6.686      2.850 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.163      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "     7.163      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.547      2.547  F        clock network delay " "    22.547      2.547  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.197     -0.350           clock uncertainty " "    22.197     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.197      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    22.197      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.163 " "Data Arrival Time  :     7.163" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.197 " "Data Required Time :    22.197" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.034  " "Slack              :    15.034 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614759 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.292 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.292" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.292  " "Path #1: Recovery slack is 15.292 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.158      2.158  R        clock network delay " "     2.158      2.158  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.158      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "     2.158      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } { { "sld_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.158      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q " "     2.158      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q" {  } { { "sld_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.607      0.449 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|clrn " "     2.607      0.449 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|clrn" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.087      0.480 RF  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.087      0.480 RF  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.646      1.980  F        clock network delay " "    18.646      1.980  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.689      0.043           clock pessimism removed " "    18.689      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.379     -0.310           clock uncertainty " "    18.379     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.379      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.379      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.087 " "Data Arrival Time  :     3.087" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.379 " "Data Required Time :    18.379" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.292  " "Slack              :    15.292 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614771 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.549 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.549" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614780 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614780 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.549  " "Path #1: Removal slack is 0.549 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|reset_sync3 " "From Node    : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|reset_sync3" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|reset_sync1 " "To Node      : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|reset_sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.329      3.329  R        clock network delay " "     3.329      3.329  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.329      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|reset_sync3 " "     3.329      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|reset_sync3" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.329      0.000 FF  CELL  Gen_1KHz_clk\|Div_Clk\|reset_sync3\|q " "     3.329      0.000 FF  CELL  Gen_1KHz_clk\|Div_Clk\|reset_sync3\|q" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.539      0.210 FF    IC  Gen_1KHz_clk\|Div_Clk\|reset_sync1\|clrn " "     3.539      0.210 FF    IC  Gen_1KHz_clk\|Div_Clk\|reset_sync1\|clrn" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951      0.412 FR  CELL  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|reset_sync1 " "     3.951      0.412 FR  CELL  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|reset_sync1" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.795      3.795  R        clock network delay " "     3.795      3.795  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.402     -0.393           clock pessimism removed " "     3.402     -0.393           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.402      0.000           clock uncertainty " "     3.402      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.402      0.000      uTh  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|reset_sync1 " "     3.402      0.000      uTh  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|reset_sync1" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.951 " "Data Arrival Time  :     3.951" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.402 " "Data Required Time :     3.402" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.549  " "Slack              :     0.549 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.742 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.742" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614791 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.742  " "Path #1: Removal slack is 0.742 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.728      1.728  R        clock network delay " "     1.728      1.728  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.728      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     1.728      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } { { "sld_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.728      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     1.728      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } { { "sld_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.670      0.942 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     2.670      0.942 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 238 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.134      0.464 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     3.134      0.464 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 238 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.435      2.435  R        clock network delay " "     2.435      2.435  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.392     -0.043           clock pessimism removed " "     2.392     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.392      0.000           clock uncertainty " "     2.392      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.392      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     2.392      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/parallels/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 238 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.134 " "Data Arrival Time  :     3.134" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.392 " "Data Required Time :     2.392" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.742  " "Slack              :     0.742 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614792 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.385 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.385" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614793 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614793 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.385  " "Path #1: Removal slack is 1.385 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.380      3.380  R        clock network delay " "    23.380      3.380  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.380      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.380      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.380      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "    23.380      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.449      1.069 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|clrn " "    24.449      1.069 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.913      0.464 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    24.913      0.464 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.178      3.178  F        clock network delay " "    23.178      3.178  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.528      0.350           clock uncertainty " "    23.528      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.528      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    23.528      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.913 " "Data Arrival Time  :    24.913" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.528 " "Data Required Time :    23.528" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.385  " "Slack              :     1.385 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614794 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.983 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.983" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.983  " "Path #1: Removal slack is 2.983 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.380      3.380  R        clock network delay " "     3.380      3.380  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.380      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.380      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.380      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "     3.380      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.289      1.909 RR    IC  audio_control\|u4\|LRCK_1X\|clrn " "     5.289      1.909 RR    IC  audio_control\|u4\|LRCK_1X\|clrn" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.752      0.463 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "     5.752      0.463 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.419      2.419  R        clock network delay " "     2.419      2.419  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.769      0.350           clock uncertainty " "     2.769      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.769      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "     2.769      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.752 " "Data Arrival Time  :     5.752" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.769 " "Data Required Time :     2.769" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.983  " "Slack              :     2.983 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614795 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.031 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.031" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614797 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.031  " "Path #1: Removal slack is 4.031 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      3.311  R        clock network delay " "     3.311      3.311  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "     3.311      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } { { "speed_reg_control.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "     3.311      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } { { "speed_reg_control.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.825      1.514 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "     4.825      1.514 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.256      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     5.256      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.875      0.875  R        clock network delay " "     0.875      0.875  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.225      0.350           clock uncertainty " "     1.225      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.225      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     1.225      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.256 " "Data Arrival Time  :     5.256" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.225 " "Data Required Time :     1.225" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.031  " "Slack              :     4.031 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.984 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614798 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.984  " "Path #1: Removal slack is 12.984 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.401      3.401  F        clock network delay " "    13.401      3.401  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.401      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.401      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.401      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.401      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.989      0.588 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    13.989      0.588 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.036      0.047 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    14.036      0.047 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.201      0.165 FF    IC  make_speedown_pulse\|async_trap\|clrn " "    14.201      0.165 FF    IC  make_speedown_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.613      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    14.613      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.279      1.279  R        clock network delay " "     1.279      1.279  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.629      0.350           clock uncertainty " "     1.629      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.629      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     1.629      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.613 " "Data Arrival Time  :    14.613" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.629 " "Data Required Time :     1.629" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.984  " "Slack              :    12.984 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614799 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.994 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.994" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.994  " "Path #1: Removal slack is 12.994 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.405      3.405  F        clock network delay " "    13.405      3.405  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.405      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.405      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.405      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.405      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.010      0.605 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    14.010      0.605 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.058      0.048 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    14.058      0.048 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.211      0.153 FF    IC  make_speedup_pulse\|async_trap\|clrn " "    14.211      0.153 FF    IC  make_speedup_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.635      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    14.635      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.291      1.291  R        clock network delay " "     1.291      1.291  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.641      0.350           clock uncertainty " "     1.641      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.641      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     1.641      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.635 " "Data Arrival Time  :    14.635" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.641 " "Data Required Time :     1.641" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.994  " "Slack              :    12.994 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614800 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.502 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.502" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614803 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614803 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614803 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614803 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.502  " "Path #1: slack is 8.502 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.991      0.991 FF  CELL  CLOCK_50~input\|o " "    10.991      0.991 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.014      5.023 FF    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk " "    16.014      5.023 FF    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.654      0.640 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    16.654      0.640 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.661      0.661 RR  CELL  CLOCK_50~input\|o " "    20.661      0.661 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.648      3.987 RR    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk " "    24.648      3.987 RR    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.034      0.386 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    25.034      0.386 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.713      0.679           clock pessimism removed " "    25.713      0.679           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.059 " "Actual Width     :     9.059" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.502 " "Slack            :     8.502" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614804 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.105 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.105" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614806 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614806 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614806 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614806 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 15.105  " "Path #1: slack is 15.105 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a0~CLOCK1_ENABLE1_0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a0~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666     16.666           launch edge time " "    16.666     16.666           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000           source latency " "    16.666      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000           altera_reserved_tck " "    16.666      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000 FF    IC  altera_reserved_tck~input\|i " "    16.666      0.000 FF    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.666      1.000 FF  CELL  altera_reserved_tck~input\|o " "    17.666      1.000 FF  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.666      0.000 FF    IC  altera_internal_jtag\|tck " "    17.666      0.000 FF    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.060      0.394 FF  CELL  altera_internal_jtag\|tckutap " "    18.060      0.394 FF  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.709      1.649 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk1 " "    19.709      1.649 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.889      0.180 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a0~CLOCK1_ENABLE1_0 " "    19.889      0.180 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a0~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333     33.333           launch edge time " "    33.333     33.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000           source latency " "    33.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000           altera_reserved_tck " "    33.333      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000 RR    IC  altera_reserved_tck~input\|i " "    33.333      0.000 RR    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.003      0.670 RR  CELL  altera_reserved_tck~input\|o " "    34.003      0.670 RR  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.003      0.000 RR    IC  altera_internal_jtag\|tck " "    34.003      0.000 RR    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.358      0.355 RR  CELL  altera_internal_jtag\|tckutap " "    34.358      0.355 RR  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.565      1.207 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk1 " "    35.565      1.207 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.705      0.140 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a0~CLOCK1_ENABLE1_0 " "    35.705      0.140 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a0~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.946      0.241           clock pessimism removed " "    35.946      0.241           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    16.057 " "Actual Width     :    16.057" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    15.105 " "Slack            :    15.105" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614807 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.771 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.771" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 18.771  " "Path #1: slack is 18.771 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a200~porta_datain_reg19 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a200~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Generate_LCD_scope_Clk\|Div_Clk\|tc_reg\|q " "    20.000      0.000 FF  CELL  Generate_LCD_scope_Clk\|Div_Clk\|tc_reg\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.308      1.308 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a200\|clk0 " "    21.308      1.308 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a200\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.868      0.560 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a200~porta_datain_reg19 " "    21.868      0.560 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a200~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  Generate_LCD_scope_Clk\|Div_Clk\|tc_reg\|q " "    40.000      0.000 RR  CELL  Generate_LCD_scope_Clk\|Div_Clk\|tc_reg\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.941      0.941 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a200\|clk0 " "    40.941      0.941 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a200\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.376      0.435 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a200~porta_datain_reg19 " "    41.376      0.435 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a200~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.591      0.215           clock pessimism removed " "    41.591      0.215           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.723 " "Actual Width     :    19.723" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    18.771 " "Slack            :    18.771" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614811 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.917 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.917" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|o...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|o...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 18.917  " "Path #1: slack is 18.917 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "Node             : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Clock            : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.487      2.487 FF    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk " "    22.487      2.487 FF    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.178      0.691 FR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    23.178      0.691 FR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    40.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q " "    40.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.774      1.774 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk " "    41.774      1.774 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.070      0.296 RF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    42.070      0.296 RF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.652      0.582           clock pessimism removed " "    42.652      0.582           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.474 " "Actual Width     :    19.474" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    18.917 " "Slack            :    18.917" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614812 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.079 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.079" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.079  " "Path #1: slack is 19.079 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Node             : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.161      2.161 FF    IC  audio_control\|u4\|LRCK_1X\|clk " "    22.161      2.161 FF    IC  audio_control\|u4\|LRCK_1X\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.783      0.622 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    22.783      0.622 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.666      1.666 RR    IC  audio_control\|u4\|LRCK_1X\|clk " "    41.666      1.666 RR    IC  audio_control\|u4\|LRCK_1X\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.053      0.387 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    42.053      0.387 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.419      0.366           clock pessimism removed " "    42.419      0.366           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.636 " "Actual Width     :    19.636" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.079 " "Slack            :    19.079" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614813 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.335 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.335" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|L...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|L...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614814 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614814 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614814 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614814 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.335  " "Path #1: slack is 19.335 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\] " "Node             : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Clock            : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.859      0.859 FF    IC  interface_actual_audio_data_right\|outdata\[0\]\|clk " "    20.859      0.859 FF    IC  interface_actual_audio_data_right\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.549      0.690 FR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\] " "    21.549      0.690 FR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    40.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|u4\|LRCK_1X\|q " "    40.000      0.000 RR  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.715      0.715 RR    IC  interface_actual_audio_data_right\|outdata\[0\]\|clk " "    40.715      0.715 RR    IC  interface_actual_audio_data_right\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.008      0.293 RF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\] " "    41.008      0.293 RF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.441      0.433           clock pessimism removed " "    41.441      0.433           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.892 " "Actual Width     :    19.892" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.335 " "Slack            :    19.335" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614815 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.351 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.351" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.351  " "Path #1: slack is 19.351 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[11\] " "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[11\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Clock            : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    20.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q " "    20.000      0.000 FF  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.747      0.747 FF    IC  audio_control\|u3\|u0\|SD\[11\]\|clk " "    20.747      0.747 FF    IC  audio_control\|u3\|u0\|SD\[11\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.363      0.616 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[11\] " "    21.363      0.616 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[11\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    40.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q " "    40.000      0.000 RR  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.646      0.646 RR    IC  audio_control\|u3\|u0\|SD\[11\]\|clk " "    40.646      0.646 RR    IC  audio_control\|u3\|u0\|SD\[11\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.017      0.371 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[11\] " "    41.017      0.371 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[11\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.271      0.254           clock pessimism removed " "    41.271      0.254           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.908 " "Actual Width     :    19.908" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.351 " "Slack            :    19.351" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614816 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.377 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.377" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock_Divider:Gen_1Hz_clk\|outclk\}\] " "Targets: \[get_clocks \{Clock_Divider:Gen_1Hz_clk\|outclk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.377  " "Path #1: slack is 19.377 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : LED_display:one_hz_led\|LED\[3\] " "Node             : LED_display:one_hz_led\|LED\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock_Divider:Gen_1Hz_clk\|outclk " "Clock            : Clock_Divider:Gen_1Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clock_Divider:Gen_1Hz_clk\|outclk " "     0.000      0.000           Clock_Divider:Gen_1Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  Gen_1Hz_clk\|outclk\|q " "     0.000      0.000 RR  CELL  Gen_1Hz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.370      0.370 RR    IC  one_hz_led\|LED\[3\]\|clk " "     0.370      0.370 RR    IC  one_hz_led\|LED\[3\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.936      0.566 RR  CELL  LED_display:one_hz_led\|LED\[3\] " "     0.936      0.566 RR  CELL  LED_display:one_hz_led\|LED\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Clock_Divider:Gen_1Hz_clk\|outclk " "    20.000      0.000           Clock_Divider:Gen_1Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Gen_1Hz_clk\|outclk\|q " "    20.000      0.000 FF  CELL  Gen_1Hz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.206      0.206 FF    IC  one_hz_led\|LED\[3\]\|clk " "    20.206      0.206 FF    IC  one_hz_led\|LED\[3\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.671      0.465 FF  CELL  LED_display:one_hz_led\|LED\[3\] " "    20.671      0.465 FF  CELL  LED_display:one_hz_led\|LED\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.870      0.199           clock pessimism removed " "    20.870      0.199           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.934 " "Actual Width     :    19.934" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.377 " "Slack            :    19.377" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614817 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.385 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.385" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|va...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|va...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.385  " "Path #1: slack is 19.385 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : regd_actual_7seg_output\[0\] " "Node             : regd_actual_7seg_output\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  Gen_2Hz_clk\|Div_Clk\|tc_reg\|q " "     0.000      0.000 RR  CELL  Gen_2Hz_clk\|Div_Clk\|tc_reg\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.349      0.349 RR    IC  regd_actual_7seg_output\[0\]\|clk " "     0.349      0.349 RR    IC  regd_actual_7seg_output\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.915      0.566 RR  CELL  regd_actual_7seg_output\[0\] " "     0.915      0.566 RR  CELL  regd_actual_7seg_output\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Gen_2Hz_clk\|Div_Clk\|tc_reg\|q " "    20.000      0.000 FF  CELL  Gen_2Hz_clk\|Div_Clk\|tc_reg\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.193      0.193 FF    IC  regd_actual_7seg_output\[0\]\|clk " "    20.193      0.193 FF    IC  regd_actual_7seg_output\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.658      0.465 FF  CELL  regd_actual_7seg_output\[0\] " "    20.658      0.465 FF  CELL  regd_actual_7seg_output\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.857      0.199           clock pessimism removed " "    20.857      0.199           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.942 " "Actual Width     :    19.942" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.385 " "Slack            :    19.385" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614818 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.386 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.386" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{speed_up_event_trigger\}\] " "Targets: \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.386  " "Path #1: slack is 19.386 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : speed_up_event_trigger " "Clock            : speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           speed_up_event_trigger " "    20.000      0.000           speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.709      0.709 FF    IC  make_speedup_pulse\|async_trap\|clk " "    20.709      0.709 FF    IC  make_speedup_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.348      0.639 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    21.348      0.639 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           speed_up_event_trigger " "    40.000      0.000           speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  speed_up_event_trigger\|q " "    40.000      0.000 RR  CELL  speed_up_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.654      0.654 RR    IC  make_speedup_pulse\|async_trap\|clk " "    40.654      0.654 RR    IC  make_speedup_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.042      0.388 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    41.042      0.388 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.291      0.249           clock pessimism removed " "    41.291      0.249           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.943 " "Actual Width     :    19.943" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.386 " "Slack            :    19.386" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614819 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.395 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.395" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.395  " "Path #1: slack is 19.395 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Node             : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "     0.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.345      0.345 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk " "     0.345      0.345 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.984      0.639 RF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     0.984      0.639 RF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.220      0.220 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk " "    20.220      0.220 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.577      0.357 FR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.577      0.357 FR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.936      0.359           clock pessimism removed " "    20.936      0.359           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.952 " "Actual Width     :    19.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.395 " "Slack            :    19.395" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614820 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.401 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.401" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{speed_down_event_trigger\}\] " "Targets: \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614821 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614821 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614821 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614821 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.401  " "Path #1: slack is 19.401 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : speed_down_event_trigger " "Clock            : speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           speed_down_event_trigger " "    20.000      0.000           speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.695      0.695 FF    IC  make_speedown_pulse\|async_trap\|clk " "    20.695      0.695 FF    IC  make_speedown_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.321      0.626 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    21.321      0.626 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           speed_down_event_trigger " "    40.000      0.000           speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  speed_down_event_trigger\|q " "    40.000      0.000 RR  CELL  speed_down_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.649      0.649 RR    IC  make_speedown_pulse\|async_trap\|clk " "    40.649      0.649 RR    IC  make_speedown_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.033      0.384 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    41.033      0.384 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.279      0.246           clock pessimism removed " "    41.279      0.246           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.958 " "Actual Width     :    19.958" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.401 " "Slack            :    19.401" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.408 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.408" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|v...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|v...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614822 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.408  " "Path #1: slack is 19.408 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : updown_counter\[4\]~DUPLICATE " "Node             : updown_counter\[4\]~DUPLICATE" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  Gen_1KHz_clk\|Div_Clk\|tc_reg\|q " "     0.000      0.000 RR  CELL  Gen_1KHz_clk\|Div_Clk\|tc_reg\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.451      0.451 RR    IC  updown_counter\[4\]~DUPLICATE\|clk " "     0.451      0.451 RR    IC  updown_counter\[4\]~DUPLICATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.017      0.566 RR  CELL  updown_counter\[4\]~DUPLICATE " "     1.017      0.566 RR  CELL  updown_counter\[4\]~DUPLICATE" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|Div_Clk\|tc_reg\|q " "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|Div_Clk\|tc_reg\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.303      0.303 FF    IC  updown_counter\[4\]~DUPLICATE\|clk " "    20.303      0.303 FF    IC  updown_counter\[4\]~DUPLICATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.768      0.465 FF  CELL  updown_counter\[4\]~DUPLICATE " "    20.768      0.465 FF  CELL  updown_counter\[4\]~DUPLICATE" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.982      0.214           clock pessimism removed " "    20.982      0.214           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.965 " "Actual Width     :    19.965" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.408 " "Slack            :    19.408" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.408 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.408" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "Targets: \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614823 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.408  " "Path #1: slack is 19.408 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "Node             : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : doublesync:key2_doublsync\|reg2 " "Clock            : doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           doublesync:key2_doublsync\|reg2 " "     0.000      0.000           doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  key2_doublsync\|reg2\|q " "     0.000      0.000 RR  CELL  key2_doublsync\|reg2\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.329      0.329 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk " "     0.329      0.329 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.875      0.546 RR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     0.875      0.546 RR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           doublesync:key2_doublsync\|reg2 " "    20.000      0.000           doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  key2_doublsync\|reg2\|q " "    20.000      0.000 FF  CELL  key2_doublsync\|reg2\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.202      0.202 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk " "    20.202      0.202 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.642      0.440 FF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    20.642      0.440 FF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.840      0.198           clock pessimism removed " "    20.840      0.198           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.965 " "Actual Width     :    19.965" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.408 " "Slack            :    19.408" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1505877614824 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1505877615646 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1505877615647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1098 " "Peak virtual memory: 1098 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505877616237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 20:20:16 2017 " "Processing ended: Tue Sep 19 20:20:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505877616237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505877616237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505877616237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1505877616237 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 344 s " "Quartus II Full Compilation was successful. 0 errors, 344 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1505877620553 ""}
