#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x121e061b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x121e06320 .scope module, "tb_up_down_cntr" "tb_up_down_cntr" 3 2;
 .timescale -9 -9;
P_0x6000004b4e80 .param/l "N" 1 3 4, +C4<00000000000000000000000000000100>;
P_0x6000004b4ec0 .param/l "t" 1 3 3, +C4<00000000000000000000000000001010>;
v0x6000018b43f0_0 .var "clk", 0 0;
v0x6000018b4480_0 .net "dout", 3 0, L_0x6000001b49a0;  1 drivers
v0x6000018b4510_0 .var "exp_res", 3 0;
v0x6000018b45a0_0 .var "rst", 0 0;
v0x6000018b4630_0 .var "sim_done", 0 0;
v0x6000018b46c0_0 .var "up", 0 0;
S_0x121e04b80 .scope module, "DUT" "up_down_cntr" 3 22, 4 2 0, S_0x121e06320;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "dout";
    .port_info 1 /INPUT 1 "up";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
P_0x600003fb6dc0 .param/l "N" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x6000001b49a0 .functor BUFZ 4, v0x6000018b41b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x6000018b4120_0 .net "clk", 0 0, v0x6000018b43f0_0;  1 drivers
v0x6000018b41b0_0 .var "cntr", 3 0;
v0x6000018b4240_0 .net "dout", 3 0, L_0x6000001b49a0;  alias, 1 drivers
v0x6000018b42d0_0 .net "rst", 0 0, v0x6000018b45a0_0;  1 drivers
v0x6000018b4360_0 .net "up", 0 0, v0x6000018b46c0_0;  1 drivers
E_0x600003fb6e40 .event posedge, v0x6000018b4120_0;
S_0x121e04cf0 .scope task, "reset" "reset" 3 32, 3 32 0, S_0x121e06320;
 .timescale -9 -9;
TD_tb_up_down_cntr.reset ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018b45a0_0, 0;
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600003fb6e40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018b45a0_0, 0;
    %end;
S_0x121e07c40 .scope task, "run" "run" 3 38, 3 38 0, S_0x121e06320;
 .timescale -9 -9;
TD_tb_up_down_cntr.run ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000018b4630_0, 0, 1;
    %fork TD_tb_up_down_cntr.reset, S_0x121e04cf0;
    %join;
    %vpi_call/w 3 42 "$display", "--------------- Count UP ---------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018b46c0_0, 0;
    %pushi/vec4 16, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600003fb6e40;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$display", "-------------- Count DOWN --------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018b46c0_0, 0;
    %pushi/vec4 16, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600003fb6e40;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 52 "$display", "------------ Randdom Count  ------------" {0 0 0};
    %pushi/vec4 256, 0, 32;
T_1.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.7, 5;
    %jmp/1 T_1.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 3 54 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x6000018b46c0_0, 0;
    %wait E_0x600003fb6e40;
    %jmp T_1.6;
T_1.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000018b4630_0, 0, 1;
    %end;
    .scope S_0x121e04b80;
T_2 ;
    %wait E_0x600003fb6e40;
    %load/vec4 v0x6000018b42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000018b41b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000018b4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000018b41b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000018b41b0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x6000018b41b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x6000018b41b0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x121e06320;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x6000018b43f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %store/vec4 v0x6000018b43f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x121e06320;
T_4 ;
    %wait E_0x600003fb6e40;
    %load/vec4 v0x6000018b45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000018b4510_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000018b46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x6000018b4510_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000018b4510_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x6000018b4510_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x6000018b4510_0, 0;
T_4.3 ;
    %load/vec4 v0x6000018b4510_0;
    %load/vec4 v0x6000018b4480_0;
    %cmp/e;
    %jmp/0xz  T_4.4, 4;
    %vpi_call/w 3 73 "$display", "count = %0d, exp_res = %0d, res = %0d", v0x6000018b46c0_0, v0x6000018b4510_0, v0x6000018b4480_0 {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_call/w 3 75 "$display", "------------- Simulation Fail ;( -------------" {0 0 0};
    %vpi_call/w 3 76 "$display", "count = %0d, exp_res = %0d, res = %0d", v0x6000018b46c0_0, v0x6000018b4510_0, v0x6000018b4480_0 {0 0 0};
    %vpi_call/w 3 77 "$finish" {0 0 0};
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x121e06320;
T_5 ;
    %fork TD_tb_up_down_cntr.run, S_0x121e07c40;
    %join;
    %load/vec4 v0x6000018b4630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call/w 3 87 "$display", "------------- Simulation Pass ;) -------------" {0 0 0};
T_5.0 ;
    %vpi_call/w 3 88 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x121e06320;
T_6 ;
    %vpi_call/w 3 91 "$dumpfile", "tb_up_down_cntr.vcd" {0 0 0};
    %vpi_call/w 3 92 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x121e06320 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_up_down_cntr.sv";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/up_down_cntr/up_down_cntr.sv";
