
# ğŸ“¡ UART Protocol Design & Verification (Verilog HDL)

## ğŸ“Œ Project Overview

This project implements and verifies the **Universal Asynchronous Receiver/Transmitter (UART)** protocol using **Verilog HDL**.
UART is one of the most widely used **serial communication protocols** in embedded systems, enabling full-duplex data exchange between devices over just **TX (transmit)** and **RX (receive)** lines.

The design includes **UART Transmitter, Receiver, and Baud Rate Generator**, verified with a **self-checking testbench**.
This project is part of my **self-learning journey in VLSI Design & Verification**, focusing on communication protocols.

---

## ğŸ¯ Key Features

* âœ… Implements **UART TX, RX, Baud Rate Generator**
* âœ… Supports configurable **baud rates** (default: 115200, CLK=50 MHz)
* âœ… Handles **start bit, data bits, parity, stop bit**
* âœ… Full-duplex **simultaneous TX/RX** operation
* âœ… Verification with multiple testcases:

  * Transmit only
  * Receive only
  * Full-duplex transfer
  * Error injection (parity, framing errors)
* âœ… Waveform outputs for each test scenario

---

## ğŸ› ï¸ Technical Details

### ğŸ”‘ FSM (Transmitter)

* Idle â†’ Start Bit â†’ Data Shift â†’ Parity (optional) â†’ Stop Bit â†’ Idle

### ğŸ”‘ FSM (Receiver)

* Idle â†’ Start Detection â†’ Data Sampling â†’ Parity Check â†’ Stop Detection â†’ Idle

### ğŸ“ Parameters

* **Data Width:** 8 bits
* **Baud Rate:** Configurable (115200 default)
* **Clock:** 50 MHz system clock

---

## ğŸ“‚ Project Structure

```
ğŸ“ UART-Protocol
ğŸ“ RTL_Design/          # RTL code in Verilog (FSM-based controller)
ğŸ“ Test_Bench/          # Testbench code (stimulus, monitors, assertions)
ğŸ“ Simulation_Results/  # VCD waveforms, logs, coverage reports
ğŸ“ Reports_Final_docs/  # Project documentation, design report, synthesis results

```

---

## â–¶ï¸ How to Run (Icarus Verilog + GTKWave)

### 1ï¸âƒ£ Compile the design and testbench

```bash
iverilog -o uart_tb.vvp RTL_Design/uart_tx.v RTL_Design/uart_rx.v RTL_Design/baud_gen.v RTL_Design/uart_top.v Test_Bench/uart_tb.v
```

### 2ï¸âƒ£ Run simulation

```bash
vvp uart_tb.vvp
```

### 3ï¸âƒ£ Open waveform in GTKWave

```bash
gtkwave uart_wave.vcd
```

---

## ğŸ“Š Verification Scenarios

| Test Case              | Expected Result         | Status |
| ---------------------- | ----------------------- | ------ |
| TX only                | Correct serial bits âœ…   | PASS   |
| RX only                | Correct parallel data âœ… | PASS   |
| Full-Duplex TX + RX    | Data exchanged âœ…        | PASS   |
| Parity Error Injection | Error flag raised âœ…     | PASS   |
| Framing Error          | Error flag raised âœ…     | PASS   |

---

## ğŸ“¸ Example Waveforms

* https://github.com/TEJAR-EDDY/VLSI_MAJOR_PROJECTS/tree/main/PERIPHERAL_PROTOCOLS/UART/Simulation_Results
---

## ğŸ“š References

1. [UART Protocol Basics â€“ SparkFun](https://learn.sparkfun.com/tutorials/serial-communication)
2. [Icarus Verilog](http://iverilog.icarus.com/)
3. [GTKWave](http://gtkwave.sourceforge.net/)
4. [IEEE 1800-2023 SystemVerilog Standard](https://ieeexplore.ieee.org/document/10115428)

---

## ğŸš€ Future Enhancements

* Add **FIFO buffer** for TX/RX
* Implement **9-bit data transfer support**
* Add **SystemVerilog Assertions (SVA)** for protocol checks
* Extend verification using **UVM**
* FPGA implementation with real **USB-to-UART module**

---

âœ¨ *This project is part of my self-learning journey in Digital Design & Verification, building strong protocol-level fundamentals.*

---

