
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.80000000000000000000;
1.80000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_0";
mvm_20_20_20_0
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_0' with
	the parameters "20,20,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g0 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g0' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g0' with
	the parameters "1,20,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g0 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g0' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1011 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k20_p20_b20_g0'
  Processing 'mvm_20_20_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_40_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_12_DW_mult_tc_0'
  Mapping 'mac_b20_g0_13_DW_mult_tc_0'
  Mapping 'mac_b20_g0_14_DW_mult_tc_0'
  Mapping 'mac_b20_g0_15_DW_mult_tc_0'
  Mapping 'mac_b20_g0_16_DW_mult_tc_0'
  Mapping 'mac_b20_g0_17_DW_mult_tc_0'
  Mapping 'mac_b20_g0_18_DW_mult_tc_0'
  Mapping 'mac_b20_g0_19_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:55  283812.7      1.60    1499.4   23477.3                          
    0:00:55  283812.7      1.60    1499.4   23477.3                          
    0:00:55  284147.8      1.60    1499.4   23477.3                          
    0:00:55  284475.0      1.60    1499.4   23477.3                          
    0:00:55  284802.2      1.60    1499.4   23477.3                          
    0:00:55  285129.4      1.60    1499.4   23477.3                          
    0:00:55  285456.6      1.60    1499.4   23477.3                          
    0:00:56  285783.7      1.60    1499.4   23477.3                          
    0:00:56  286327.2      1.60    1492.6   21020.8                          
    0:01:36  262327.6      0.71     294.5      16.0 path/genblk1[19].path/path/*cell*142735/U48/Z
    0:01:36  262163.2      0.39     279.4      16.0 path/genblk1[19].path/path/*cell*142735/*cell*142842/ZN
    0:01:36  262059.2      0.32     277.2      16.0 path/genblk1[19].path/path/*cell*142735/*cell*142824/ZN
    0:01:36  261926.5      0.28     274.7      16.0 path/genblk1[19].path/path/*cell*142735/*cell*142864/ZN
    0:01:36  261845.6      0.28     272.1      16.0 path/genblk1[19].path/path/*cell*142735/*cell*142753/ZN
    0:01:36  261792.4      0.28     271.4      16.0 path/genblk1[19].path/path/*cell*142735/*cell*143039/ZN
    0:01:37  261770.3      0.28     271.3      16.0 path/genblk1[19].path/path/*cell*142735/*cell*143060/ZN
    0:01:37  261744.3      0.28     271.3      16.0 path/genblk1[19].path/path/*cell*142735/*cell*143063/ZN
    0:01:37  261719.8      0.28     271.3      16.0 path/genblk1[19].path/path/*cell*142735/U240/ZN
    0:01:37  261681.0      0.28     271.2      16.0 path/genblk1[19].path/path/*cell*142735/*cell*142934/ZN
    0:01:37  261668.5      0.28     271.2      16.0 path/genblk1[19].path/path/*cell*142735/*cell*143132/ZN
    0:01:37  261646.1      0.28     271.2      16.0 path/genblk1[19].path/path/*cell*142735/*cell*142851/ZN
    0:01:37  261639.2      0.28     271.2      16.0 path/genblk1[19].path/path/*cell*142735/*cell*143179/ZN
    0:01:37  261700.6      0.37     270.7      16.0 path/genblk1[18].path/path/*cell*143191/*cell*143283/ZN
    0:01:38  261601.4      0.31     268.6      16.0 path/genblk1[18].path/path/*cell*143191/*cell*143326/ZN
    0:01:38  261502.7      0.28     266.6      16.0 path/genblk1[18].path/path/*cell*143191/*cell*143372/ZN
    0:01:38  261390.2      0.28     265.2      16.0 path/genblk1[18].path/path/*cell*143191/*cell*143285/ZN
    0:01:38  261331.7      0.28     264.4      16.0 path/genblk1[18].path/path/*cell*143191/*cell*143459/ZN
    0:01:38  261312.0      0.28     264.4      16.0 path/genblk1[18].path/path/*cell*143191/U311/ZN
    0:01:38  261283.0      0.28     264.3      16.0 path/genblk1[18].path/path/*cell*143191/*cell*143373/ZN
    0:01:38  261241.3      0.28     264.4      16.0 path/genblk1[18].path/path/*cell*143191/*cell*143450/ZN
    0:01:38  261232.2      0.28     264.4      16.0 path/genblk1[18].path/path/*cell*143191/*cell*143215/ZN
    0:01:38  261208.0      0.28     264.4      16.0 path/genblk1[18].path/path/*cell*143191/*cell*143385/ZN
    0:01:38  261166.5      0.28     264.4      16.0 path/genblk1[18].path/path/*cell*143191/U376/ZN
    0:01:38  261160.7      0.28     264.4      16.0 path/genblk1[18].path/path/*cell*143191/*cell*143631/ZN
    0:01:38  261150.3      0.28     264.4      16.0 path/genblk1[18].path/path/*cell*143191/*cell*143649/ZN
    0:01:39  261152.1      0.34     263.4      16.0 path/genblk1[17].path/path/*cell*143655/*cell*143750/ZN
    0:01:39  261040.4      0.28     261.2      16.0 path/genblk1[17].path/path/*cell*143655/U241/ZN
    0:01:39  260915.7      0.28     258.9      16.0 path/genblk1[17].path/path/*cell*143655/*cell*143774/ZN
    0:01:39  260831.1      0.28     257.4      16.0 path/genblk1[17].path/path/*cell*143655/U184/ZN
    0:01:39  260771.2      0.28     257.2      16.0 path/genblk1[17].path/path/*cell*143655/U281/ZN
    0:01:39  260736.1      0.28     256.9      16.0 path/genblk1[17].path/path/*cell*143655/*cell*143974/ZN
    0:01:39  260714.6      0.28     256.9      16.0 path/genblk1[17].path/path/*cell*143655/*cell*143939/ZN
    0:01:40  260696.5      0.28     256.9      16.0 path/genblk1[17].path/path/*cell*143655/*cell*144045/ZN
    0:01:40  260689.0      0.28     256.9      16.0 path/genblk1[17].path/path/*cell*143655/U327/ZN
    0:01:40  260661.1      0.28     256.9      16.0 path/genblk1[17].path/path/*cell*143655/*cell*143931/ZN
    0:01:40  260656.9      0.28     256.9      16.0 path/genblk1[17].path/path/*cell*143655/U383/ZN
    0:01:40  260733.5      0.47     259.8      16.0 path/genblk1[16].path/path/*cell*144095/U373/ZN
    0:01:40  260617.0      0.29     253.1      16.0 path/genblk1[16].path/path/*cell*144095/*cell*144235/ZN
    0:01:40  260511.1      0.28     251.0      16.0 path/genblk1[16].path/path/*cell*144095/*cell*144287/ZN
    0:01:41  260421.7      0.28     249.4      16.0 path/genblk1[16].path/path/*cell*144095/U283/ZN
    0:01:41  260361.3      0.28     248.1      16.0 path/genblk1[16].path/path/*cell*144095/*cell*144263/ZN
    0:01:41  260314.5      0.28     247.7      16.0 path/genblk1[16].path/path/*cell*144095/U284/ZN
    0:01:41  260288.4      0.28     247.7      16.0 path/genblk1[16].path/path/*cell*144095/*cell*144333/ZN
    0:01:41  260249.6      0.28     247.7      16.0 path/genblk1[16].path/path/*cell*144095/*cell*144459/ZN
    0:01:41  260225.4      0.28     247.7      16.0 path/genblk1[16].path/path/*cell*144095/*cell*144485/ZN
    0:01:41  260213.4      0.28     247.7      16.0 path/genblk1[16].path/path/*cell*144095/*cell*144508/ZN
    0:01:41  260181.0      0.28     247.7      16.0 path/genblk1[16].path/path/*cell*144095/*cell*144343/ZN
    0:01:41  260170.3      0.28     247.7      16.0 path/genblk1[16].path/path/*cell*144095/U404/ZN
    0:01:42  260263.2      0.46     251.7      16.0 path/genblk1[15].path/path/*cell*144550/U359/ZN
    0:01:42  260156.0      0.31     245.8      16.0 path/genblk1[15].path/path/*cell*144550/*cell*144686/ZN
    0:01:42  260030.2      0.28     243.7      16.0 path/genblk1[15].path/path/*cell*144550/*cell*144683/ZN
    0:01:42  259937.1      0.28     242.0      16.0 path/genblk1[15].path/path/*cell*144550/*cell*144742/ZN
    0:01:42  259881.5      0.28     240.9      16.0 path/genblk1[15].path/path/*cell*144550/*cell*144662/ZN
    0:01:42  259838.1      0.28     240.3      16.0 path/genblk1[15].path/path/*cell*144550/*cell*144785/ZN
    0:01:42  259812.0      0.28     240.1      16.0 path/genblk1[15].path/path/*cell*144550/*cell*144729/ZN
    0:01:42  259792.1      0.28     240.1      16.0 path/genblk1[15].path/path/*cell*144550/*cell*144677/ZN
    0:01:42  259752.2      0.28     240.1      16.0 path/genblk1[15].path/path/*cell*144550/*cell*144920/ZN
    0:01:42  259731.2      0.28     240.0      16.0 path/genblk1[15].path/path/*cell*144550/*cell*144815/ZN
    0:01:42  259716.8      0.28     240.0      16.0 path/genblk1[15].path/path/*cell*144550/*cell*144655/ZN
    0:01:42  259699.8      0.28     239.9      16.0 path/genblk1[15].path/path/*cell*144550/U391/ZN
    0:01:43  259696.1      0.28     239.9      16.0 path/genblk1[15].path/path/*cell*144550/*cell*144988/ZN
    0:01:43  259776.4      0.37     240.8      16.0 path/genblk1[14].path/path/*cell*145008/*cell*145092/ZN
    0:01:43  259666.0      0.29     237.9      16.0 path/genblk1[14].path/path/*cell*145008/U27/ZN
    0:01:43  259537.3      0.28     236.3      16.0 path/genblk1[14].path/path/*cell*145008/U339/ZN
    0:01:44  259476.9      0.28     234.8      16.0 path/genblk1[14].path/path/*cell*145008/*cell*145249/ZN
    0:01:44  259395.2      0.28     232.8      16.0 path/genblk1[14].path/path/*cell*145008/*cell*145233/ZN
    0:01:44  259374.2      0.28     232.7      16.0 path/genblk1[14].path/path/*cell*145008/*cell*145345/ZN
    0:01:44  259348.1      0.28     232.7      16.0 path/genblk1[14].path/path/*cell*145008/*cell*145285/ZN
    0:01:44  259319.4      0.28     232.6      16.0 path/genblk1[14].path/path/*cell*145008/*cell*145391/ZN
    0:01:44  259299.2      0.28     232.6      16.0 path/genblk1[14].path/path/*cell*145008/*cell*145233/ZN
    0:01:44  259275.0      0.28     232.5      16.0 path/genblk1[14].path/path/*cell*145008/*cell*145395/ZN
    0:01:44  259251.0      0.28     232.5      16.0 path/genblk1[14].path/path/*cell*145008/*cell*145439/ZN
    0:01:44  259234.6      0.28     232.5      16.0 path/genblk1[14].path/path/*cell*145008/*cell*145150/ZN
    0:01:44  259232.4      0.28     232.5      16.0 path/genblk1[14].path/path/*cell*145008/*cell*145443/ZN
    0:01:45  259263.3      0.36     233.1      16.0 path/genblk1[13].path/path/*cell*145469/*cell*145557/ZN
    0:01:45  259097.3      0.28     228.9      16.0 path/genblk1[13].path/path/*cell*145469/U200/ZN
    0:01:45  258975.2      0.28     226.6      16.0 path/genblk1[13].path/path/*cell*145469/U276/ZN
    0:01:45  258895.9      0.28     225.3      16.0 path/genblk1[13].path/path/*cell*145469/*cell*145559/ZN
    0:01:45  258863.0      0.28     225.1      16.0 path/genblk1[13].path/path/*cell*145469/*cell*145735/ZN
    0:01:45  258817.7      0.28     225.1      16.0 path/genblk1[13].path/path/*cell*145469/U379/ZN
    0:01:45  258800.4      0.28     225.1      16.0 path/genblk1[13].path/path/*cell*145469/*cell*145611/ZN
    0:01:45  258779.7      0.28     225.1      16.0 path/genblk1[13].path/path/*cell*145469/U28/ZN
    0:01:45  258768.8      0.28     225.1      16.0 path/genblk1[13].path/path/*cell*145469/*cell*145729/ZN
    0:01:45  258753.1      0.28     225.1      16.0 path/genblk1[13].path/path/*cell*145469/*cell*145673/ZN
    0:01:45  258728.6      0.28     225.1      16.0 path/genblk1[13].path/path/*cell*145469/*cell*145890/ZN
    0:01:45  258710.5      0.28     225.1      16.0 path/genblk1[13].path/path/*cell*145469/U400/ZN
    0:01:46  258770.4      0.48     230.1      16.0 path/genblk1[12].path/path/*cell*145924/*cell*146003/ZN
    0:01:46  258687.9      0.31     222.5      16.0 path/genblk1[12].path/path/*cell*145924/*cell*146035/ZN
    0:01:46  258578.3      0.28     220.6      16.0 path/genblk1[12].path/path/*cell*145924/*cell*145986/ZN
    0:01:47  258464.7      0.28     218.7      16.0 path/genblk1[12].path/path/*cell*145924/*cell*146007/ZN
    0:01:47  258388.1      0.28     217.6      16.0 path/genblk1[12].path/path/*cell*145924/*cell*146089/ZN
    0:01:47  258333.3      0.28     217.5      16.0 path/genblk1[12].path/path/*cell*145924/U316/ZN
    0:01:47  258308.3      0.28     217.5      16.0 path/genblk1[12].path/path/*cell*145924/*cell*146201/ZN
    0:01:47  258287.6      0.28     217.5      16.0 path/genblk1[12].path/path/*cell*145924/*cell*146216/ZN
    0:01:47  258275.9      0.28     217.5      16.0 path/genblk1[12].path/path/*cell*145924/*cell*145954/ZN
    0:01:47  258250.6      0.28     217.5      16.0 path/genblk1[12].path/path/*cell*145924/*cell*146224/ZN
    0:01:47  258216.6      0.28     217.4      16.0 path/genblk1[12].path/path/*cell*145924/U377/ZN
    0:01:47  258206.5      0.28     217.4      16.0 path/genblk1[12].path/path/*cell*145924/*cell*146313/ZN
    0:01:48  258353.3      0.56     225.5      16.0 path/genblk1[11].path/path/*cell*146380/U203/Z
    0:01:48  258213.1      0.34     216.5      16.0 path/genblk1[11].path/path/*cell*146380/U190/ZN
    0:01:48  258120.0      0.28     213.9      16.0 path/genblk1[11].path/path/*cell*146380/*cell*146562/ZN
    0:01:48  258020.0      0.28     211.8      16.0 path/genblk1[11].path/path/*cell*146380/U63/ZN
    0:01:48  257968.1      0.28     210.5      16.0 path/genblk1[11].path/path/*cell*146380/*cell*146626/ZN
    0:01:48  257901.6      0.28     209.5      16.0 path/genblk1[11].path/path/*cell*146380/U282/ZN
    0:01:48  257864.4      0.28     209.2      16.0 path/genblk1[11].path/path/*cell*146380/*cell*146690/ZN
    0:01:48  257842.3      0.28     209.2      16.0 path/genblk1[11].path/path/*cell*146380/*cell*146655/ZN
    0:01:49  257814.9      0.28     209.2      16.0 path/genblk1[11].path/path/*cell*146380/*cell*146617/ZN
    0:01:49  257785.7      0.28     209.1      16.0 path/genblk1[11].path/path/*cell*146380/*cell*146770/ZN
    0:01:49  257766.8      0.28     209.1      16.0 path/genblk1[11].path/path/*cell*146380/*cell*146778/ZN
    0:01:49  257735.9      0.28     209.1      16.0 path/genblk1[11].path/path/*cell*146380/*cell*146799/ZN
    0:01:49  257720.7      0.28     209.1      16.0 path/genblk1[11].path/path/*cell*146380/*cell*146487/ZN
    0:01:49  257708.8      0.28     209.1      16.0 path/genblk1[11].path/path/*cell*146380/U400/ZN
    0:01:49  257795.8      0.49     215.3      16.0 path/genblk1[10].path/path/*cell*146847/*cell*146933/ZN
    0:01:49  257706.9      0.31     206.9      16.0 path/genblk1[10].path/path/*cell*146847/*cell*146981/ZN
    0:01:50  257585.4      0.28     205.1      16.0 path/genblk1[10].path/path/*cell*146847/U37/ZN
    0:01:50  257505.3      0.28     203.7      16.0 path/genblk1[10].path/path/*cell*146847/*cell*147034/ZN
    0:01:50  257422.6      0.28     201.7      16.0 path/genblk1[10].path/path/*cell*146847/*cell*147066/ZN
    0:01:50  257370.4      0.28     201.0      16.0 path/genblk1[10].path/path/*cell*146847/*cell*147067/ZN
    0:01:50  257335.8      0.28     200.9      16.0 path/genblk1[10].path/path/*cell*146847/U385/ZN
    0:01:50  257311.6      0.28     200.7      16.0 path/genblk1[10].path/path/*cell*146847/*cell*147043/ZN
    0:01:50  257295.7      0.28     200.7      16.0 path/genblk1[10].path/path/*cell*146847/*cell*147218/ZN
    0:01:50  257276.8      0.28     200.7      16.0 path/genblk1[10].path/path/*cell*146847/*cell*147173/ZN
    0:01:50  257253.4      0.28     200.6      16.0 path/genblk1[10].path/path/*cell*146847/U16/ZN
    0:01:50  257235.6      0.28     200.6      16.0 path/genblk1[10].path/path/*cell*146847/*cell*147225/ZN
    0:01:50  257232.1      0.28     200.6      16.0 path/genblk1[10].path/path/*cell*146847/U398/ZN
    0:01:51  257306.9      0.45     203.3      16.0 path/genblk1[9].path/path/*cell*147296/U65/ZN
    0:01:51  257198.3      0.30     197.7      16.0 path/genblk1[9].path/path/*cell*147296/*cell*147422/ZN
    0:01:51  257084.2      0.28     195.7      16.0 path/genblk1[9].path/path/*cell*147296/*cell*147460/ZN
    0:01:51  256994.6      0.28     194.1      16.0 path/genblk1[9].path/path/*cell*147296/*cell*147445/ZN
    0:01:51  256943.5      0.28     193.3      16.0 path/genblk1[9].path/path/*cell*147296/U136/ZN
    0:01:51  256899.6      0.28     193.1      16.0 path/genblk1[9].path/path/*cell*147296/*cell*147383/Z
    0:01:51  256853.3      0.28     192.7      16.0 path/genblk1[9].path/path/*cell*147296/*cell*147523/ZN
    0:01:52  256837.1      0.28     192.7      16.0 path/genblk1[9].path/path/*cell*147296/*cell*147409/Z
    0:01:52  256809.4      0.28     192.7      16.0 path/genblk1[9].path/path/*cell*147296/*cell*147588/ZN
    0:01:52  256789.5      0.28     192.7      16.0 path/genblk1[9].path/path/*cell*147296/*cell*147715/ZN
    0:01:52  256768.5      0.28     192.6      16.0 path/genblk1[9].path/path/*cell*147296/*cell*147615/ZN
    0:01:52  256755.7      0.28     192.6      16.0 path/genblk1[9].path/path/*cell*147296/*cell*147491/ZN
    0:01:52  256854.9      0.58     199.4      16.0 path/genblk1[8].path/path/*cell*147761/U285/ZN
    0:01:52  256731.8      0.30     189.6      16.0 path/genblk1[8].path/path/*cell*147761/*cell*147850/ZN
    0:01:53  256589.2      0.28     187.2      16.0 path/genblk1[8].path/path/*cell*147761/*cell*147947/ZN
    0:01:53  256504.1      0.28     185.9      16.0 path/genblk1[8].path/path/*cell*147761/*cell*147887/ZN
    0:01:53  256457.5      0.28     185.2      16.0 path/genblk1[8].path/path/*cell*147761/*cell*147918/ZN
    0:01:53  256396.3      0.28     184.1      16.0 path/genblk1[8].path/path/*cell*147761/*cell*147909/ZN
    0:01:53  256358.3      0.28     184.0      16.0 path/genblk1[8].path/path/*cell*147761/U211/ZN
    0:01:53  256336.7      0.28     184.0      16.0 path/genblk1[8].path/path/*cell*147761/*cell*148114/ZN
    0:01:53  256312.0      0.28     184.0      16.0 path/genblk1[8].path/path/*cell*147761/*cell*148141/ZN
    0:01:53  256290.5      0.28     184.0      16.0 path/genblk1[8].path/path/*cell*147761/*cell*147851/ZN
    0:01:53  256263.9      0.28     183.9      16.0 path/genblk1[8].path/path/*cell*147761/*cell*148028/ZN
    0:01:53  256260.4      0.28     183.9      16.0 path/genblk1[8].path/path/*cell*147761/U386/ZN
    0:01:54  256321.1      0.46     186.5      16.0 path/genblk1[7].path/path/*cell*148198/*cell*148256/ZN
    0:01:54  256213.1      0.32     181.6      16.0 path/genblk1[7].path/path/*cell*148198/*cell*148289/ZN
    0:01:54  256127.7      0.28     180.1      16.0 path/genblk1[7].path/path/*cell*148198/*cell*148283/ZN
    0:01:54  256052.4      0.28     178.8      16.0 path/genblk1[7].path/path/*cell*148198/U314/ZN
    0:01:54  255974.7      0.28     177.4      16.0 path/genblk1[7].path/path/*cell*148198/*cell*148408/ZN
    0:01:54  255927.1      0.28     176.7      16.0 path/genblk1[7].path/path/*cell*148198/*cell*148496/ZN
    0:01:54  255889.1      0.28     176.2      16.0 path/genblk1[7].path/path/*cell*148198/U328/ZN
    0:01:54  255869.4      0.28     176.2      16.0 path/genblk1[7].path/path/*cell*148198/U306/ZN
    0:01:55  255843.3      0.28     176.2      16.0 path/genblk1[7].path/path/*cell*148198/U23/ZN
    0:01:55  255805.0      0.28     176.2      16.0 path/genblk1[7].path/path/*cell*148198/*cell*148399/ZN
    0:01:55  255785.9      0.28     176.2      16.0 path/genblk1[7].path/path/*cell*148198/*cell*148625/ZN
    0:01:55  255775.5      0.28     176.2      16.0 path/genblk1[7].path/path/*cell*148198/U393/ZN
    0:01:55  255838.5      0.52     183.6      16.0 path/genblk1[6].path/path/*cell*148653/U333/ZN
    0:01:55  255740.4      0.33     175.5      16.0 path/genblk1[6].path/path/*cell*148653/*cell*148786/ZN
    0:01:55  255617.0      0.28     173.1      16.0 path/genblk1[6].path/path/*cell*148653/*cell*148826/ZN
    0:01:56  255499.9      0.28     171.0      16.0 path/genblk1[6].path/path/*cell*148653/*cell*148874/ZN
    0:01:56  255428.4      0.28     169.5      16.0 path/genblk1[6].path/path/*cell*148653/*cell*148881/ZN
    0:01:56  255382.9      0.28     168.9      16.0 path/genblk1[6].path/path/*cell*148653/*cell*148973/ZN
    0:01:56  255360.5      0.28     168.7      16.0 path/genblk1[6].path/path/*cell*148653/*cell*148797/ZN
    0:01:56  255338.5      0.28     168.7      16.0 path/genblk1[6].path/path/*cell*148653/*cell*149028/ZN
    0:01:56  255330.5      0.28     168.7      16.0 path/genblk1[6].path/path/*cell*148653/*cell*149038/ZN
    0:01:56  255309.2      0.28     168.7      16.0 path/genblk1[6].path/path/*cell*148653/*cell*148879/ZN
    0:01:56  255283.9      0.28     168.7      16.0 path/genblk1[6].path/path/*cell*148653/*cell*148992/ZN
    0:01:56  255280.2      0.28     168.7      16.0 path/genblk1[6].path/path/*cell*148653/*cell*148889/ZN
    0:01:56  255396.7      0.57     176.7      16.0 path/genblk1[5].path/path/*cell*149103/U372/ZN
    0:01:57  255298.0      0.33     167.6      16.0 path/genblk1[5].path/path/*cell*149103/*cell*149227/ZN
    0:01:57  255203.6      0.28     165.5      16.0 path/genblk1[5].path/path/*cell*149103/*cell*149181/ZN
    0:01:57  255090.8      0.28     163.8      16.0 path/genblk1[5].path/path/*cell*149103/U279/ZN
    0:01:57  255008.9      0.28     162.0      16.0 path/genblk1[5].path/path/*cell*149103/U5/ZN
    0:01:57  254963.9      0.28     161.1      16.0 path/genblk1[5].path/path/*cell*149103/*cell*149351/ZN
    0:01:57  254932.8      0.28     160.8      16.0 path/genblk1[5].path/path/*cell*149103/*cell*149410/ZN
    0:01:57  254910.7      0.28     160.8      16.0 path/genblk1[5].path/path/*cell*149103/*cell*149358/ZN
    0:01:57  254882.0      0.28     160.7      16.0 path/genblk1[5].path/path/*cell*149103/*cell*149332/ZN
    0:01:57  254836.5      0.28     160.7      16.0 path/genblk1[5].path/path/*cell*149103/*cell*149135/ZN
    0:01:57  254820.3      0.28     160.7      16.0 path/genblk1[5].path/path/*cell*149103/*cell*149141/ZN
    0:01:57  254811.5      0.28     160.7      16.0 path/genblk1[5].path/path/*cell*149103/*cell*149317/ZN
    0:01:57  254799.3      0.28     160.7      16.0 path/genblk1[5].path/path/*cell*149103/*cell*149220/ZN
    0:01:58  254858.1      0.42     163.2      16.0 path/genblk1[4].path/path/*cell*149557/*cell*149646/ZN
    0:01:58  254740.0      0.30     158.7      16.0 path/genblk1[4].path/path/*cell*149557/*cell*149703/ZN
    0:01:58  254627.7      0.28     156.5      16.0 path/genblk1[4].path/path/*cell*149557/U217/ZN
    0:01:59  254534.3      0.28     154.1      16.0 path/genblk1[4].path/path/*cell*149557/*cell*149650/ZN
    0:01:59  254474.2      0.28     153.1      16.0 path/genblk1[4].path/path/*cell*149557/U303/ZN
    0:01:59  254444.2      0.28     153.0      16.0 path/genblk1[4].path/path/*cell*149557/*cell*149711/ZN
    0:01:59  254428.7      0.28     153.0      16.0 path/genblk1[4].path/path/*cell*149557/*cell*149885/ZN
    0:01:59  254389.9      0.28     153.0      16.0 path/genblk1[4].path/path/*cell*149557/*cell*149906/ZN
    0:01:59  254359.0      0.28     152.7      16.0 path/genblk1[4].path/path/*cell*149557/U357/ZN
    0:01:59  254337.0      0.28     152.7      16.0 path/genblk1[4].path/path/*cell*149557/*cell*149751/ZN
    0:01:59  254318.6      0.28     152.6      16.0 path/genblk1[4].path/path/*cell*149557/U358/ZN
    0:01:59  254306.1      0.28     152.6      16.0 path/genblk1[4].path/path/*cell*149557/*cell*149979/ZN
    0:02:00  254393.6      0.47     157.4      16.0 path/genblk1[3].path/path/*cell*150012/U319/ZN
    0:02:00  254285.6      0.31     150.1      16.0 path/genblk1[3].path/path/*cell*150012/U143/ZN
    0:02:00  254153.2      0.28     148.1      16.0 path/genblk1[3].path/path/*cell*150012/U309/ZN
    0:02:00  254046.2      0.28     145.8      16.0 path/genblk1[3].path/path/*cell*150012/*cell*150249/ZN
    0:02:01  253993.0      0.28     144.9      16.0 path/genblk1[3].path/path/*cell*150012/*cell*150294/ZN
    0:02:01  253974.1      0.28     144.7      16.0 path/genblk1[3].path/path/*cell*150012/*cell*150325/ZN
    0:02:01  253937.7      0.28     144.7      16.0 path/genblk1[3].path/path/*cell*150012/*cell*150324/ZN
    0:02:01  253917.2      0.28     144.7      16.0 path/genblk1[3].path/path/*cell*150012/*cell*150272/ZN
    0:02:01  253898.3      0.28     144.7      16.0 path/genblk1[3].path/path/*cell*150012/*cell*150321/ZN
    0:02:01  253875.2      0.28     144.7      16.0 path/genblk1[3].path/path/*cell*150012/*cell*150402/ZN
    0:02:01  253859.0      0.28     144.7      16.0 path/genblk1[3].path/path/*cell*150012/*cell*150214/ZN
    0:02:01  253846.5      0.28     144.7      16.0 path/genblk1[3].path/path/*cell*150012/*cell*150373/ZN
    0:02:01  253840.1      0.28     144.7      16.0 path/genblk1[3].path/path/*cell*150012/*cell*150435/ZN
    0:02:02  253918.5      0.39     145.8      16.0 path/genblk1[2].path/path/*cell*150468/*cell*150564/ZN
    0:02:02  253793.3      0.31     142.9      16.0 path/genblk1[2].path/path/*cell*150468/*cell*150595/ZN
    0:02:02  253693.0      0.28     140.9      16.0 path/genblk1[2].path/path/*cell*150468/*cell*150658/ZN
    0:02:02  253616.9      0.28     139.0      16.0 path/genblk1[2].path/path/*cell*150468/*cell*150678/ZN
    0:02:02  253541.4      0.28     137.7      16.0 path/genblk1[2].path/path/*cell*150468/*cell*150698/ZN
    0:02:02  253526.7      0.28     137.7      16.0 path/genblk1[2].path/path/*cell*150468/*cell*150784/ZN
    0:02:02  253489.0      0.28     137.6      16.0 path/genblk1[2].path/path/*cell*150468/U347/ZN
    0:02:03  253464.2      0.28     137.4      16.0 path/genblk1[2].path/path/*cell*150468/*cell*150729/ZN
    0:02:03  253433.9      0.28     137.4      16.0 path/genblk1[2].path/path/*cell*150468/*cell*150721/ZN
    0:02:03  253414.5      0.28     137.4      16.0 path/genblk1[2].path/path/*cell*150468/*cell*150737/ZN
    0:02:03  253395.9      0.28     137.4      16.0 path/genblk1[2].path/path/*cell*150468/*cell*150881/ZN
    0:02:03  253381.5      0.28     137.4      16.0 path/genblk1[2].path/path/*cell*150468/*cell*150892/ZN
    0:02:03  253446.9      0.56     145.5      16.0 path/genblk1[1].path/path/*cell*150905/*cell*150977/Z
    0:02:03  253329.6      0.31     135.2      16.0 path/genblk1[1].path/path/*cell*150905/*cell*151030/ZN
    0:02:04  253234.9      0.28     133.5      16.0 path/genblk1[1].path/path/*cell*150905/*cell*151044/ZN
    0:02:04  253122.1      0.28     131.4      16.0 path/genblk1[1].path/path/*cell*150905/U196/ZN
    0:02:04  253055.1      0.28     130.0      16.0 path/genblk1[1].path/path/*cell*150905/*cell*151038/ZN
    0:02:04  253008.8      0.28     129.7      16.0 path/genblk1[1].path/path/*cell*150905/*cell*151164/ZN
    0:02:04  252974.5      0.28     129.6      16.0 path/genblk1[1].path/path/*cell*150905/*cell*151165/ZN
    0:02:04  252962.3      0.28     129.6      16.0 path/genblk1[1].path/path/*cell*150905/*cell*151179/ZN
    0:02:04  252935.9      0.28     129.5      16.0 path/genblk1[1].path/path/*cell*150905/U366/ZN
    0:02:04  252915.5      0.28     129.5      16.0 path/genblk1[1].path/path/*cell*150905/*cell*151223/ZN
    0:02:04  252901.6      0.28     129.5      16.0 path/genblk1[1].path/path/*cell*150905/*cell*151005/ZN
    0:02:04  252893.6      0.28     129.5      16.0 path/genblk1[1].path/path/*cell*150905/*cell*151103/ZN
    0:02:05  253040.2      0.58     140.0      16.0 path/path/path/*cell*151343/U248/ZN
    0:02:05  252913.3      0.34     129.4      16.0 path/path/path/*cell*151343/U141/ZN
    0:02:05  252795.2      0.26     126.0      16.0 path/path/path/*cell*151343/U27/ZN
    0:02:06  252688.6      0.24     124.1      16.0 path/path/path/*cell*151343/*cell*151567/ZN
    0:02:06  252628.4      0.24     122.9      16.0 path/path/path/*cell*151343/*cell*151482/ZN
    0:02:06  252573.9      0.24     122.0      16.0 path/path/path/*cell*151343/*cell*151571/ZN
    0:02:06  252533.5      0.24     121.6      16.0 path/path/path/*cell*151343/*cell*151428/ZN
    0:02:06  252484.5      0.24     121.5      16.0 path/path/path/*cell*151343/*cell*151651/ZN
    0:02:06  252465.1      0.24     121.5      16.0 path/path/path/*cell*151343/*cell*151708/ZN
    0:02:06  252439.6      0.24     121.5      16.0 path/path/path/*cell*151343/*cell*151531/ZN
    0:02:06  252427.3      0.24     121.4      16.0 path/path/path/*cell*151343/*cell*151703/ZN
    0:02:06  252402.6      0.24     121.4      16.0 path/path/path/*cell*151343/*cell*151675/ZN
    0:02:06  252396.0      0.24     121.4      16.0 path/path/path/*cell*151343/U418/ZN
    0:02:15  252389.3      0.24     121.4      16.0                          
    0:02:16  252389.3      0.24     121.4      16.0                          
    0:02:16  252389.3      0.24     121.4      16.0                          
    0:02:17  252389.3      0.24     121.4      16.0                          
    0:02:18  252389.3      0.24     121.4      16.0                          
    0:02:46  199738.6      0.21      70.8       0.0                          
    0:02:50  199608.3      0.20      75.0       0.0                          
    0:02:55  199641.0      0.19      65.0       0.0                          
    0:02:56  199643.6      0.18      64.3       0.0                          
    0:03:01  199651.1      0.18      64.4       0.0                          
    0:03:02  199657.5      0.17      64.5       0.0                          
    0:03:03  199661.2      0.17      64.2       0.0                          
    0:03:04  199665.2      0.17      63.9       0.0                          
    0:03:04  199669.2      0.17      64.5       0.0                          
    0:03:05  199673.2      0.16      63.5       0.0                          
    0:03:06  199676.9      0.16      62.7       0.0                          
    0:03:06  199683.5      0.17      62.8       0.0                          
    0:03:07  199686.5      0.15      61.6       0.0                          
    0:03:08  199695.8      0.15      59.5       0.0                          
    0:03:08  199702.7      0.15      58.9       0.0                          
    0:03:09  199708.5      0.14      57.6       0.0                          
    0:03:10  199716.8      0.14      55.9       0.0                          
    0:03:10  199720.8      0.15      56.2       0.0                          
    0:03:11  199724.0      0.14      55.1       0.0                          
    0:03:12  199510.9      0.14      55.1       0.0                          
    0:03:12  199510.9      0.14      55.1       0.0                          
    0:03:12  199510.9      0.14      55.1       0.0                          
    0:03:13  199510.9      0.14      55.1       0.0                          
    0:03:13  199510.9      0.14      55.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:13  199510.9      0.14      55.1       0.0                          
    0:03:13  199543.4      0.12      49.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  199554.8      0.12      49.4       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:03:13  199566.2      0.12      48.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  199589.6      0.11      47.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:14  199605.6      0.11      46.3      13.1 path/genblk1[1].path/path/add_out_reg[37]/D
    0:03:14  199642.0      0.11      45.5     121.3 path/genblk1[8].path/path/add_out_reg[39]/D
    0:03:14  199645.0      0.11      45.1     121.3 path/genblk1[8].path/path/add_out_reg[39]/D
    0:03:14  199662.0      0.11      44.3     168.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  199689.9      0.10      43.7     182.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  199703.5      0.10      43.1     182.0 path/genblk1[10].path/path/add_out_reg[39]/D
    0:03:15  199714.9      0.10      42.3     182.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:15  199723.4      0.10      41.9     182.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  199741.5      0.10      41.4     182.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:15  199753.2      0.10      41.1     182.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:15  199767.1      0.10      40.7     182.0 path/genblk1[13].path/path/add_out_reg[32]/D
    0:03:15  199774.0      0.10      40.0     182.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:15  199779.0      0.10      39.8     182.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:16  199784.9      0.10      39.4     182.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  199793.1      0.09      38.9     182.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:16  199797.9      0.09      38.7     182.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:16  199807.0      0.09      38.0     182.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:03:16  199821.6      0.09      37.7     195.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  199825.8      0.09      37.5     195.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:16  199833.0      0.09      37.3     195.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:16  199836.2      0.09      37.0     195.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:17  199843.1      0.09      36.8     195.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:17  199854.6      0.09      36.5     195.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:03:17  199861.0      0.09      36.4     195.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:17  199864.7      0.09      36.1     195.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:03:17  199872.9      0.09      35.6     195.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:03:17  199875.1      0.09      35.3     195.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:17  199887.6      0.09      35.3     195.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:17  199890.8      0.09      35.0     195.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:17  199899.0      0.09      34.5     195.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:18  199904.1      0.09      34.3     195.0 path/genblk1[15].path/path/add_out_reg[32]/D
    0:03:18  199906.4      0.09      34.2     195.0 path/genblk1[10].path/path/add_out_reg[38]/D
    0:03:18  199913.4      0.08      34.0     195.0 path/genblk1[12].path/path/add_out_reg[33]/D
    0:03:18  199917.1      0.08      33.6     195.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:03:18  199930.4      0.08      33.6     208.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:18  199935.7      0.08      33.4     208.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:18  199945.0      0.08      32.8     208.1 path/genblk1[12].path/path/add_out_reg[32]/D
    0:03:18  199950.3      0.08      32.5     208.1 path/genblk1[2].path/path/add_out_reg[36]/D
    0:03:18  199963.6      0.08      32.3     255.6 path/path/path/add_out_reg[36]/D
    0:03:18  199965.0      0.08      32.1     255.6 path/genblk1[9].path/path/add_out_reg[38]/D
    0:03:19  199975.3      0.08      31.8     303.2 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:19  199976.9      0.08      31.4     303.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:19  199990.2      0.08      31.0     303.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:19  199992.6      0.08      31.0     303.2 path/genblk1[6].path/path/add_out_reg[38]/D
    0:03:19  199993.4      0.08      30.9     303.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:19  199997.4      0.08      30.7     303.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:19  200001.4      0.08      30.5     303.2 path/genblk1[2].path/path/add_out_reg[36]/D
    0:03:19  200006.2      0.08      30.4     303.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:19  200014.2      0.08      30.0     303.2 path/genblk1[19].path/path/add_out_reg[34]/D
    0:03:19  200025.6      0.08      29.9     316.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:20  200030.9      0.08      29.8     316.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:20  200033.9      0.08      29.7     316.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:20  200044.5      0.08      29.6     316.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:20  200047.4      0.08      29.5     316.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:20  200057.5      0.07      29.2     316.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:20  200064.2      0.07      29.0     316.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  200070.8      0.07      28.8     316.3 path/genblk1[19].path/path/add_out_reg[38]/D
    0:03:20  200075.6      0.07      28.5     303.2 path/genblk1[4].path/path/add_out_reg[34]/D
    0:03:20  200080.1      0.07      28.4     303.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:20  200082.8      0.07      28.3     303.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:21  200090.5      0.07      28.1     303.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:21  200094.8      0.07      27.9     303.1 path/genblk1[17].path/path/add_out_reg[39]/D
    0:03:21  200110.7      0.07      27.6     316.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:21  200113.7      0.07      27.4     316.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:21  200119.0      0.07      27.2     316.2 path/genblk1[17].path/path/add_out_reg[39]/D
    0:03:21  200126.4      0.07      26.9     316.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:21  200128.8      0.07      26.8     316.2 path/genblk1[11].path/path/add_out_reg[38]/D
    0:03:21  200133.9      0.07      26.6     316.2 path/genblk1[9].path/path/add_out_reg[36]/D
    0:03:21  200138.9      0.07      26.5     316.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:22  200148.0      0.07      26.4     316.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:22  200154.1      0.07      26.4     316.2 path/genblk1[11].path/path/add_out_reg[38]/D
    0:03:22  200162.9      0.07      26.2     316.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:22  200168.2      0.07      26.1     316.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:22  200173.5      0.07      26.0     316.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:22  200181.0      0.07      25.9     316.2 path/genblk1[9].path/path/add_out_reg[36]/D
    0:03:22  200189.7      0.07      25.8     316.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:22  200198.2      0.07      25.7     316.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:22  200210.0      0.07      25.4     329.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  200219.8      0.07      25.0     342.3 path/genblk1[14].path/path/add_out_reg[39]/D
    0:03:23  200228.8      0.06      24.9     342.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:23  200231.8      0.06      24.5     342.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:23  200239.2      0.06      24.4     342.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:23  200251.7      0.06      24.3     342.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  200256.8      0.06      24.2     342.3 path/genblk1[3].path/path/add_out_reg[37]/D
    0:03:23  200263.2      0.06      24.0     342.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  200261.3      0.06      24.0     342.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  200260.8      0.06      23.9     342.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  200274.3      0.06      23.6     389.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  200277.2      0.06      23.6     389.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:23  200277.5      0.06      23.6     389.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:24  200284.4      0.06      23.5     389.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:24  200286.6      0.06      23.4     389.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:24  200292.4      0.06      23.2     389.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:24  200292.9      0.06      23.1     389.8 path/genblk1[3].path/path/add_out_reg[37]/D
    0:03:24  200296.4      0.06      23.0     389.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:24  200298.3      0.06      22.9     389.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:24  200304.9      0.06      22.8     389.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  200315.8      0.06      22.5     389.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:24  200321.1      0.06      22.3     389.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:24  200324.9      0.06      22.3     389.8 path/genblk1[18].path/path/add_out_reg[33]/D
    0:03:25  200329.1      0.06      22.1     389.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:25  200332.6      0.06      22.1     389.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  200339.2      0.06      21.9     389.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  200339.8      0.06      21.8     389.8 path/genblk1[7].path/path/add_out_reg[39]/D
    0:03:25  200349.1      0.06      21.6     389.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  200362.4      0.06      21.5     437.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:25  200366.4      0.06      21.4     437.3 path/genblk1[15].path/path/add_out_reg[39]/D
    0:03:25  200374.9      0.06      21.1     437.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  200389.8      0.06      20.9     484.9 path/genblk1[17].path/path/add_out_reg[39]/D
    0:03:25  200396.9      0.06      20.7     484.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:26  200411.3      0.06      20.6     532.5 path/genblk1[2].path/path/add_out_reg[36]/D
    0:03:26  200420.4      0.06      20.4     532.5 path/genblk1[2].path/path/add_out_reg[36]/D
    0:03:26  200430.7      0.06      20.3     580.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:26  200435.5      0.06      20.3     580.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:26  200441.9      0.05      20.1     580.1 path/genblk1[17].path/path/add_out_reg[39]/D
    0:03:26  200443.0      0.05      20.0     580.1 path/genblk1[7].path/path/add_out_reg[37]/D
    0:03:26  200457.3      0.05      19.9     627.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:03:26  200468.0      0.05      19.8     627.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:26  200478.9      0.05      19.7     640.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:26  200482.3      0.05      19.6     640.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  200497.5      0.05      19.4     688.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:27  200504.4      0.05      19.4     688.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  200510.5      0.05      19.3     688.3 path/genblk1[5].path/path/add_out_reg[33]/D
    0:03:27  200512.7      0.05      19.3     688.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  200515.6      0.05      19.2     688.3 path/genblk1[19].path/path/add_out_reg[35]/D
    0:03:27  200521.4      0.05      19.1     688.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  200524.1      0.05      18.9     688.3 path/genblk1[17].path/path/add_out_reg[38]/D
    0:03:27  200527.6      0.05      18.8     688.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:27  200540.3      0.05      18.7     735.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:27  200542.5      0.05      18.5     735.9 path/genblk1[5].path/path/add_out_reg[32]/D
    0:03:27  200544.6      0.05      18.4     735.9 path/genblk1[17].path/path/add_out_reg[38]/D
    0:03:28  200552.3      0.05      18.3     735.9 path/genblk1[5].path/path/add_out_reg[38]/D
    0:03:28  200557.6      0.05      18.1     735.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:28  200560.3      0.05      18.1     735.8 path/path/path/add_out_reg[28]/D
    0:03:28  200564.8      0.05      17.7     735.8 path/genblk1[10].path/path/add_out_reg[36]/D
    0:03:28  200573.6      0.05      17.7     783.3 path/genblk1[7].path/path/add_out_reg[37]/D
    0:03:28  200580.8      0.05      17.7     783.3 path/genblk1[9].path/path/add_out_reg[33]/D
    0:03:28  200582.6      0.05      17.7     783.3 path/genblk1[8].path/path/add_out_reg[34]/D
    0:03:28  200586.6      0.05      17.5     783.3 path/genblk1[12].path/path/add_out_reg[39]/D
    0:03:28  200588.2      0.05      17.5     783.3 path/path/path/add_out_reg[39]/D
    0:03:28  200593.0      0.05      17.4     783.3 path/genblk1[17].path/path/add_out_reg[38]/D
    0:03:28  200598.6      0.05      17.3     783.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:29  200600.4      0.05      17.1     783.3 path/genblk1[17].path/path/add_out_reg[28]/D
    0:03:29  200602.3      0.05      16.9     783.3 path/genblk1[4].path/path/add_out_reg[30]/D
    0:03:29  200615.9      0.05      16.8     796.4 path/genblk1[2].path/path/add_out_reg[37]/D
    0:03:29  200616.4      0.05      16.7     796.4 path/genblk1[16].path/path/add_out_reg[39]/D
    0:03:29  200623.0      0.05      16.5     796.4 path/genblk1[10].path/path/add_out_reg[31]/D
    0:03:29  200623.8      0.05      16.5     796.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:29  200625.7      0.05      16.4     796.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:29  200635.3      0.05      16.2     796.4 path/genblk1[15].path/path/add_out_reg[30]/D
    0:03:29  200643.0      0.05      16.1     796.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:29  200645.9      0.05      16.1     796.3 path/genblk1[1].path/path/add_out_reg[37]/D
    0:03:29  200649.1      0.05      16.1     796.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:29  200653.4      0.05      16.1     796.3 path/genblk1[10].path/path/add_out_reg[31]/D
    0:03:30  200657.6      0.05      15.9     796.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:30  200663.7      0.04      15.8     796.3 path/genblk1[7].path/path/add_out_reg[37]/D
    0:03:30  200665.1      0.04      15.8     796.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:30  200670.7      0.04      15.7     796.3 path/genblk1[16].path/path/add_out_reg[39]/D
    0:03:30  200672.3      0.04      15.7     796.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  200672.3      0.04      15.6     796.3 path/genblk1[8].path/path/add_out_reg[35]/D
    0:03:30  200677.6      0.04      15.5     796.3 path/genblk1[15].path/path/add_out_reg[30]/D
    0:03:30  200682.6      0.04      15.4     796.3 path/genblk1[11].path/path/add_out_reg[38]/D
    0:03:30  200690.6      0.04      15.4     796.3 path/genblk1[10].path/path/add_out_reg[31]/D
    0:03:30  200694.3      0.04      15.3     796.3 path/genblk1[15].path/path/add_out_reg[30]/D
    0:03:30  200701.0      0.04      15.2     796.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  200700.2      0.04      15.0     796.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:31  200703.4      0.04      14.9     796.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:31  200703.1      0.04      14.9     796.3 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:31  200705.5      0.04      14.7     796.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  200706.6      0.04      14.6     796.3 path/genblk1[1].path/path/add_out_reg[37]/D
    0:03:31  200709.8      0.04      14.6     796.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:31  200715.1      0.04      14.5     796.3 path/genblk1[15].path/path/add_out_reg[30]/D
    0:03:31  200718.8      0.04      14.4     796.3 path/genblk1[9].path/path/add_out_reg[28]/D
    0:03:31  200727.1      0.04      14.0     796.3 path/path/path/add_out_reg[35]/D
    0:03:31  200729.4      0.04      14.0     796.3 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:32  200734.8      0.04      14.0     796.3 path/genblk1[3].path/path/add_out_reg[31]/D
    0:03:32  200738.8      0.04      13.8     796.2 path/genblk1[13].path/path/add_out_reg[32]/D
    0:03:32  200740.6      0.04      13.7     796.2 path/genblk1[17].path/path/add_out_reg[28]/D
    0:03:32  200749.4      0.04      13.7     843.8 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:32  200763.0      0.04      13.5     856.8 path/genblk1[10].path/path/add_out_reg[31]/D
    0:03:32  200769.9      0.04      13.4     856.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:32  200777.9      0.04      13.3     856.8 path/genblk1[17].path/path/add_out_reg[38]/D
    0:03:32  200780.8      0.04      13.2     856.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  200786.6      0.04      13.1     856.8 path/genblk1[17].path/path/add_out_reg[38]/D
    0:03:32  200788.0      0.04      13.1     856.8 path/genblk1[11].path/path/add_out_reg[38]/D
    0:03:33  200790.1      0.04      13.1     856.8 path/genblk1[18].path/path/add_out_reg[38]/D
    0:03:33  200795.9      0.04      13.0     856.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  200801.0      0.04      12.8     856.8 path/genblk1[9].path/path/add_out_reg[35]/D
    0:03:33  200804.2      0.04      12.8     856.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:33  200806.6      0.04      12.7     856.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  200814.6      0.04      12.7     856.8 path/genblk1[2].path/path/add_out_reg[34]/D
    0:03:33  200820.4      0.04      12.6     856.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:33  200825.7      0.04      12.5     856.8 path/genblk1[6].path/path/add_out_reg[31]/D
    0:03:33  200828.1      0.04      12.4     856.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  200841.2      0.04      12.3     856.8 path/genblk1[10].path/path/add_out_reg[31]/D
    0:03:33  200847.6      0.04      12.3     856.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  200853.9      0.04      12.2     856.8 path/genblk1[12].path/path/add_out_reg[39]/D
    0:03:34  200859.0      0.04      12.1     856.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:34  200863.8      0.04      12.0     856.8 path/genblk1[18].path/path/add_out_reg[33]/D
    0:03:34  200878.4      0.04      12.0     904.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:03:34  200889.8      0.04      11.8     951.9 path/genblk1[7].path/path/add_out_reg[33]/D
    0:03:34  200903.9      0.04      11.7     965.0 path/genblk1[16].path/path/add_out_reg[39]/D
    0:03:34  200911.1      0.04      11.6     965.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:03:34  200918.0      0.04      11.5     965.0 path/genblk1[6].path/path/add_out_reg[31]/D
    0:03:34  200924.7      0.03      11.5     965.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  200929.5      0.03      11.4     965.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:34  200932.7      0.03      11.3     965.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  200936.1      0.03      11.2     965.0 path/genblk1[15].path/path/add_out_reg[37]/D
    0:03:35  200941.7      0.03      11.2     965.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:03:35  200944.4      0.03      11.1     965.0 path/genblk1[17].path/path/add_out_reg[28]/D
    0:03:35  200947.3      0.03      11.0     965.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:35  200950.0      0.03      10.9     964.9 path/genblk1[7].path/path/add_out_reg[37]/D
    0:03:35  200950.8      0.03      10.6     964.9 path/genblk1[9].path/path/add_out_reg[34]/D
    0:03:35  200954.0      0.03      10.6     964.9 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:35  200960.1      0.03      10.5     964.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:03:35  200964.1      0.03      10.4     964.9 path/genblk1[13].path/path/add_out_reg[32]/D
    0:03:35  200965.7      0.03      10.3     964.9 path/genblk1[3].path/path/add_out_reg[39]/D
    0:03:35  200969.4      0.03      10.3     964.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:36  200974.4      0.03      10.2     964.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  200979.2      0.03      10.2     964.9 path/genblk1[8].path/path/add_out_reg[32]/D
    0:03:36  200987.5      0.03      10.0     964.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  200992.0      0.03       9.9     964.9 path/genblk1[12].path/path/add_out_reg[38]/D
    0:03:36  201000.8      0.03       9.7     964.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:36  201004.2      0.03       9.6     964.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  201006.4      0.03       9.6     964.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:36  201014.1      0.03       9.4     964.9 path/genblk1[3].path/path/add_out_reg[39]/D
    0:03:36  201015.4      0.03       9.4     964.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:37  201017.0      0.03       9.4     964.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:37  201019.9      0.03       9.3     964.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:37  201023.6      0.03       9.3     964.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:37  201033.0      0.03       9.2     964.9 path/genblk1[3].path/path/add_out_reg[39]/D
    0:03:37  201039.1      0.03       9.1     964.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:37  201041.7      0.03       9.1     964.9 path/path/path/add_out_reg[39]/D
    0:03:37  201045.5      0.03       9.1     964.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:37  201050.0      0.03       9.0     964.9 path/genblk1[12].path/path/add_out_reg[31]/D
    0:03:37  201056.4      0.03       8.9     964.9 path/genblk1[13].path/path/add_out_reg[30]/D
    0:03:37  201066.2      0.03       8.8     977.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:37  201071.5      0.03       8.6     977.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:03:37  201074.7      0.03       8.5     977.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:38  201076.6      0.03       8.4     977.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:38  201080.0      0.03       8.4     977.8 path/genblk1[19].path/path/add_out_reg[36]/D
    0:03:38  201088.5      0.03       8.3     977.8 path/genblk1[18].path/path/add_out_reg[36]/D
    0:03:38  201091.7      0.03       8.2     977.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:38  201096.8      0.03       8.2     977.8 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:38  201100.0      0.03       8.1     977.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:38  201109.3      0.03       8.1     977.8 path/genblk1[19].path/path/add_out_reg[35]/D
    0:03:38  201115.7      0.03       7.9     977.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:38  201117.5      0.03       7.8     977.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:38  201122.1      0.03       7.7     977.8 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:38  201131.9      0.03       7.7     990.9 path/genblk1[13].path/path/add_out_reg[37]/D
    0:03:39  201138.3      0.03       7.6     990.9 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:39  201142.5      0.03       7.6     990.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:39  201152.7      0.03       7.5     990.9 path/genblk1[6].path/path/add_out_reg[29]/D
    0:03:39  201159.3      0.03       7.4     990.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:39  201166.2      0.03       7.3     990.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:39  201170.2      0.03       7.2     990.9 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:39  201176.1      0.02       7.2     990.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:39  201186.4      0.02       7.0     990.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:39  201186.2      0.02       7.0     990.8 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:39  201190.4      0.02       7.0     990.8 path/genblk1[16].path/path/add_out_reg[35]/D
    0:03:39  201194.2      0.02       7.0     990.8 path/genblk1[15].path/path/add_out_reg[37]/D
    0:03:39  201201.3      0.02       7.0     990.8 path/path/path/add_out_reg[39]/D
    0:03:40  201205.3      0.02       6.8     990.8 path/genblk1[19].path/path/add_out_reg[35]/D
    0:03:40  201207.5      0.02       6.8     990.8 path/genblk1[14].path/path/add_out_reg[32]/D
    0:03:40  201211.2      0.02       6.6     990.8 path/genblk1[11].path/path/add_out_reg[38]/D
    0:03:40  201220.8      0.02       6.6     990.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:40  201225.5      0.02       6.5     990.8 path/path/path/add_out_reg[38]/D
    0:03:40  201226.6      0.02       6.4     990.8 path/genblk1[15].path/path/add_out_reg[37]/D
    0:03:40  201229.3      0.02       6.3     990.8 path/genblk1[7].path/path/add_out_reg[37]/D
    0:03:40  201234.3      0.02       6.3     990.8 path/genblk1[2].path/path/add_out_reg[36]/D
    0:03:40  201237.0      0.02       6.2     990.8 path/genblk1[15].path/path/add_out_reg[28]/D
    0:03:40  201239.4      0.02       6.2     990.8 path/genblk1[14].path/path/add_out_reg[32]/D
    0:03:40  201243.9      0.02       6.2     990.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:40  201245.5      0.02       6.0     990.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:41  201249.7      0.02       6.0     990.8 path/genblk1[5].path/path/add_out_reg[33]/D
    0:03:41  201254.5      0.02       5.8     990.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:41  201257.7      0.02       5.8     990.8 path/genblk1[13].path/path/add_out_reg[39]/D
    0:03:41  201261.2      0.02       5.8     990.8 path/genblk1[13].path/path/add_out_reg[37]/D
    0:03:41  201262.5      0.02       5.7     990.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:41  201263.8      0.02       5.7     990.8 path/genblk1[2].path/path/add_out_reg[36]/D
    0:03:41  201264.1      0.02       5.7     990.8 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:41  201271.8      0.02       5.6     990.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:41  201281.9      0.02       5.5     990.8 path/genblk1[11].path/path/add_out_reg[38]/D
    0:03:41  201289.1      0.02       5.5     990.8 path/genblk1[19].path/path/add_out_reg[35]/D
    0:03:41  201288.0      0.02       5.5     990.8 path/genblk1[7].path/path/add_out_reg[37]/D
    0:03:41  201289.9      0.02       5.4     990.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:42  201284.3      0.02       5.4     977.8 path/genblk1[15].path/path/add_out_reg[37]/D
    0:03:42  201285.1      0.02       5.3     977.8 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:42  201293.6      0.02       5.2     977.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:42  201296.0      0.02       5.2     977.8 path/genblk1[19].path/path/add_out_reg[35]/D
    0:03:42  201296.8      0.02       5.1     977.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:42  201300.6      0.02       5.1     977.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:03:42  201305.1      0.02       5.0     977.8 path/path/path/add_out_reg[38]/D
    0:03:42  201312.0      0.02       4.9     977.8 path/genblk1[5].path/path/add_out_reg[33]/D
    0:03:42  201311.2      0.02       4.9     977.8 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:42  201314.6      0.02       4.8     977.8 path/genblk1[16].path/path/add_out_reg[35]/D
    0:03:42  201321.8      0.02       4.8     977.8 path/path/path/add_out_reg[39]/D
    0:03:43  201327.2      0.02       4.7     977.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:43  201334.1      0.02       4.7     977.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:43  201339.1      0.02       4.6     977.8 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:43  201352.2      0.02       4.5     977.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:43  201353.2      0.02       4.5     977.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:43  201355.9      0.02       4.4     977.7 path/genblk1[16].path/path/add_out_reg[32]/D
    0:03:43  201363.9      0.02       4.4     977.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:43  201370.2      0.02       4.3     977.6 path/genblk1[9].path/path/add_out_reg[38]/D
    0:03:43  201377.4      0.02       4.3     977.6 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:43  201380.9      0.02       4.2     977.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  201385.9      0.02       4.2     977.6 path/genblk1[14].path/path/add_out_reg[32]/D
    0:03:43  201390.5      0.02       4.1     977.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:44  201392.1      0.02       4.1     977.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:44  201397.6      0.02       4.1     977.6 path/path/path/add_out_reg[39]/D
    0:03:44  201400.0      0.02       4.1     977.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:44  201407.5      0.02       4.0     977.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:44  201413.3      0.02       4.0     977.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:44  201418.1      0.02       3.9     977.6 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:44  201417.6      0.02       3.9     977.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:44  201421.6      0.02       3.8     977.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:44  201423.4      0.02       3.7     977.6 path/genblk1[4].path/path/add_out_reg[38]/D
    0:03:44  201427.2      0.02       3.7     977.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:44  201429.6      0.02       3.6     977.6 path/genblk1[16].path/path/add_out_reg[39]/D
    0:03:44  201430.4      0.02       3.6     977.6 path/genblk1[4].path/path/add_out_reg[33]/D
    0:03:45  201436.7      0.02       3.6     977.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:45  201441.8      0.02       3.5     977.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:45  201445.0      0.01       3.5     977.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:45  201449.0      0.01       3.5     977.6 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:45  201448.2      0.01       3.4     977.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:45  201455.4      0.01       3.4     977.6 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:45  201456.7      0.01       3.3     977.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:45  201459.4      0.01       3.3     977.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:45  201466.0      0.01       3.3     977.6 path/genblk1[5].path/path/add_out_reg[33]/D
    0:03:45  201468.9      0.01       3.3     977.6 path/genblk1[13].path/path/add_out_reg[36]/D
    0:03:46  201474.2      0.01       3.2     977.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:46  201478.5      0.01       3.1     977.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:46  201481.2      0.01       3.1     977.6 path/genblk1[18].path/path/add_out_reg[37]/D
    0:03:46  201488.9      0.01       3.0     977.6 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:46  201489.9      0.01       3.0     977.6 path/genblk1[12].path/path/add_out_reg[38]/D
    0:03:46  201493.7      0.01       2.9     977.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:46  201499.3      0.01       2.9     977.6 path/genblk1[17].path/path/add_out_reg[36]/D
    0:03:46  201498.7      0.01       2.8     977.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:46  201501.4      0.01       2.7     977.6 path/genblk1[5].path/path/add_out_reg[33]/D
    0:03:46  201504.6      0.01       2.6     977.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:46  201507.8      0.01       2.6     977.6 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:47  201510.4      0.01       2.5     977.6 path/genblk1[8].path/path/add_out_reg[36]/D
    0:03:47  201512.8      0.01       2.5     977.6 path/genblk1[2].path/path/add_out_reg[36]/D
    0:03:47  201516.8      0.01       2.4     977.6 path/genblk1[16].path/path/add_out_reg[39]/D
    0:03:47  201520.8      0.01       2.3     977.6 path/genblk1[14].path/path/add_out_reg[32]/D
    0:03:47  201521.6      0.01       2.3     977.6 path/genblk1[19].path/path/add_out_reg[35]/D
    0:03:47  201525.6      0.01       2.3     977.6 path/genblk1[16].path/path/add_out_reg[32]/D
    0:03:47  201531.4      0.01       2.1     977.6 path/genblk1[19].path/path/add_out_reg[35]/D
    0:03:47  201539.2      0.01       2.1    1025.2 path/genblk1[16].path/path/add_out_reg[32]/D
    0:03:47  201542.9      0.01       2.1    1025.2 path/genblk1[14].path/path/add_out_reg[32]/D
    0:03:47  201547.7      0.01       1.9    1025.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:47  201553.0      0.01       1.8    1025.2 path/genblk1[2].path/path/add_out_reg[36]/D
    0:03:47  201554.8      0.01       1.8    1025.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:48  201563.1      0.01       1.7    1025.2 path/genblk1[17].path/path/add_out_reg[36]/D
    0:03:48  201567.3      0.01       1.7    1025.2 path/genblk1[2].path/path/add_out_reg[36]/D
    0:03:48  201567.6      0.01       1.7    1025.2 path/genblk1[2].path/path/add_out_reg[36]/D
    0:03:48  201572.1      0.01       1.7    1025.2 path/genblk1[7].path/path/add_out_reg[34]/D
    0:03:48  201577.5      0.01       1.6    1025.2 path/genblk1[16].path/path/add_out_reg[32]/D
    0:03:48  201579.1      0.01       1.6    1025.2 path/genblk1[17].path/path/add_out_reg[36]/D
    0:03:48  201582.8      0.01       1.5    1025.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:48  201584.1      0.01       1.5    1025.2 path/genblk1[13].path/path/add_out_reg[39]/D
    0:03:48  201594.7      0.01       1.5    1025.2 path/genblk1[9].path/path/add_out_reg[34]/D
    0:03:48  201597.7      0.01       1.5    1025.2 path/genblk1[5].path/path/add_out_reg[33]/D
    0:03:49  201583.6      0.01       1.4     962.0 path/genblk1[14].path/path/add_out_reg[31]/D
    0:03:49  201583.6      0.01       1.4     962.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:03:49  201563.1      0.01       1.2     827.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:49  201558.0      0.01       1.2     781.6 path/genblk1[3].path/path/add_out_reg[39]/D
    0:03:49  201557.2      0.01       1.1     781.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:49  201561.2      0.01       1.1     781.6 path/genblk1[17].path/path/add_out_reg[36]/D
    0:03:49  201565.2      0.01       1.0     781.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:49  201561.2      0.01       1.0     736.0 path/genblk1[13].path/path/add_out_reg[39]/D
    0:03:49  201562.6      0.01       0.9     736.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:50  201555.9      0.01       0.9     629.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:50  201548.5      0.01       0.8     584.0 path/genblk1[5].path/path/add_out_reg[33]/D
    0:03:50  201543.4      0.01       0.8     533.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:50  201543.9      0.01       0.8     533.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:50  201545.3      0.01       0.7     533.5 path/genblk1[17].path/path/add_out_reg[36]/D
    0:03:50  201549.3      0.01       0.7     533.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:50  201551.4      0.01       0.7     533.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:50  201553.0      0.01       0.7     533.5 path/genblk1[11].path/path/add_out_reg[38]/D
    0:03:50  201558.0      0.01       0.6     533.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:50  201559.1      0.00       0.6     531.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  201570.3      0.00       0.5     574.4 path/genblk1[8].path/path/add_out_reg[32]/D
    0:03:50  201566.6      0.00       0.4     561.3 path/genblk1[8].path/path/add_out_reg[32]/D
    0:03:51  201571.9      0.00       0.4     561.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:51  201572.9      0.00       0.4     561.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:51  201577.2      0.00       0.4     561.3 path/genblk1[3].path/path/add_out_reg[39]/D
    0:03:51  201579.1      0.00       0.3     557.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:51  201579.9      0.00       0.3     555.7 path/genblk1[17].path/path/add_out_reg[36]/D
    0:03:51  201582.5      0.00       0.2     555.7 path/genblk1[8].path/path/add_out_reg[35]/D
    0:03:51  201587.0      0.00       0.2     555.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:51  201590.0      0.00       0.2     489.4 path/genblk1[13].path/path/add_out_reg[39]/D
    0:03:51  201591.3      0.00       0.2     486.9 path/genblk1[3].path/path/add_out_reg[39]/D
    0:03:51  201596.3      0.00       0.2     486.9 path/genblk1[2].path/path/add_out_reg[34]/D
    0:03:51  201600.6      0.00       0.1     486.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:51  201601.9      0.00       0.1     486.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:52  201605.4      0.00       0.1     486.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:52  201605.7      0.00       0.1     486.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:52  201607.0      0.00       0.1     486.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:52  201610.7      0.00       0.1     486.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:52  201613.1      0.00       0.1     486.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:52  201612.6      0.00       0.1     486.9 path/path/path/add_out_reg[38]/D
    0:03:52  201616.0      0.00       0.0     486.9 path/genblk1[17].path/path/add_out_reg[36]/D
    0:03:52  201616.8      0.00       0.0     486.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:52  201617.4      0.00       0.0     486.9 path/genblk1[8].path/path/add_out_reg[35]/D
    0:03:52  201620.8      0.00       0.0     445.8 path/genblk1[12].path/path/add_out_reg[38]/D
    0:03:52  201622.1      0.00       0.0     440.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:03:52  201631.7      0.00       0.0     488.5 path/path/path/add_out_reg[38]/D
    0:03:52  201634.9      0.00       0.0     488.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:53  201636.2      0.00       0.0     488.5                          
    0:03:54  197364.3      0.00       0.0     488.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:54  197364.3      0.00       0.0     488.5                          
    0:03:55  197204.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:55  197204.2      0.00       0.0       0.0                          
    0:03:55  197204.2      0.00       0.0       0.0                          
    0:04:03  193589.2      0.00       0.0       0.0                          
    0:04:07  191368.4      0.00       0.0       0.0                          
    0:04:08  190994.9      0.01       0.0       0.0                          
    0:04:09  190739.3      0.01       0.1       0.0                          
    0:04:11  190480.5      0.01       0.1       0.0                          
    0:04:12  190287.4      0.01       0.1       0.0                          
    0:04:13  190094.2      0.01       0.1       0.0                          
    0:04:13  189901.1      0.01       0.1       0.0                          
    0:04:14  189708.5      0.01       0.1       0.0                          
    0:04:15  189516.0      0.01       0.1       0.0                          
    0:04:16  189323.6      0.01       0.1       0.0                          
    0:04:17  189068.3      0.01       0.1       0.0                          
    0:04:18  188907.3      0.01       0.1       0.0                          
    0:04:19  188779.7      0.01       0.1       0.0                          
    0:04:20  188687.6      0.01       0.1       0.0                          
    0:04:21  188613.1      0.01       0.1       0.0                          
    0:04:21  188613.1      0.01       0.1       0.0                          
    0:04:21  188617.9      0.00       0.0       0.0                          
    0:04:22  188617.9      0.00       0.0       0.0                          
    0:04:24  188292.9      0.03       2.0       0.0                          
    0:04:24  188284.4      0.03       2.0       0.0                          
    0:04:24  188284.4      0.03       2.0       0.0                          
    0:04:24  188284.4      0.03       2.0       0.0                          
    0:04:25  188284.4      0.03       2.0       0.0                          
    0:04:25  188284.4      0.03       2.0       0.0                          
    0:04:25  188284.4      0.03       2.0       0.0                          
    0:04:25  188294.7      0.01       0.4       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:04:25  188296.6      0.00       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  188299.5      0.00       0.2       0.0 path/genblk1[12].path/path/add_out_reg[31]/D
    0:04:25  188301.9      0.00       0.2       0.0 path/genblk1[10].path/path/add_out_reg[32]/D
    0:04:26  188342.4      0.00       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  188348.5      0.00       0.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:04:26  188353.3      0.00       0.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  188359.4      0.00       0.0       0.0 path/genblk1[12].path/path/add_out_reg[31]/D
    0:04:26  188361.5      0.00       0.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:26  188365.8      0.00       0.0       0.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:04:26  188367.6      0.00       0.0       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:04:26  188370.6      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:27  188376.9      0.00       0.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:27  188382.0      0.00       0.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:28  188370.0      0.00       0.0       0.0                          
    0:04:30  188291.8      0.00       0.0       0.0                          
    0:04:30  188229.0      0.00       0.0       0.0                          
    0:04:30  188169.5      0.00       0.0       0.0                          
    0:04:31  188104.8      0.00       0.0       0.0                          
    0:04:31  188051.4      0.00       0.0       0.0                          
    0:04:31  187988.0      0.00       0.0       0.0                          
    0:04:32  187934.1      0.00       0.0       0.0                          
    0:04:32  187883.5      0.00       0.0       0.0                          
    0:04:33  187815.4      0.00       0.0       0.0                          
    0:04:33  187719.7      0.00       0.0       0.0                          
    0:04:33  187567.2      0.00       0.0       0.0                          
    0:04:34  187413.2      0.00       0.0       0.0                          
    0:04:34  187261.6      0.00       0.0       0.0                          
    0:04:35  187109.2      0.00       0.0       0.0                          
    0:04:35  186955.2      0.00       0.0       0.0                          
    0:04:35  186803.6      0.00       0.0       0.0                          
    0:04:36  186651.1      0.00       0.0       0.0                          
    0:04:36  186497.1      0.00       0.0       0.0                          
    0:04:37  186377.7      0.00       0.0       0.0                          
    0:04:37  186274.7      0.00       0.0       0.0                          
    0:04:38  186170.2      0.00       0.0       0.0                          
    0:04:38  186076.0      0.00       0.0       0.0                          
    0:04:39  185967.8      0.00       0.0       0.0                          
    0:04:39  185966.2      0.00       0.0       0.0                          
    0:04:39  185952.1      0.00       0.0       0.0                          
    0:04:39  185899.9      0.00       0.0       0.0                          
    0:04:39  185808.4      0.00       0.0       0.0                          
    0:04:40  185748.9      0.00       0.0       0.0                          
    0:04:40  185668.3      0.00       0.0       0.0                          
    0:04:40  185565.6      0.00       0.0       0.0                          
    0:04:40  185547.2      0.00       0.0       0.0                          
    0:04:41  185514.0      0.00       0.0       0.0                          
    0:04:41  185462.1      0.00       0.0       0.0                          
    0:04:42  185418.2      0.00       0.0       0.0                          
    0:04:42  185387.9      0.00       0.0       0.0                          
    0:04:42  185376.7      0.00       0.0       0.0                          
    0:04:42  185333.9      0.00       0.0       0.0                          
    0:04:42  185270.9      0.00       0.0       0.0                          
    0:04:43  185208.3      0.00       0.0       0.0                          
    0:04:44  185198.2      0.00       0.0       0.0                          
    0:04:44  185197.2      0.00       0.0       0.0                          
    0:04:45  185189.2      0.00       0.0       0.0                          
    0:04:45  185187.3      0.00       0.0       0.0                          
    0:04:45  185183.1      0.00       0.0       0.0                          
    0:04:45  185172.7      0.00       0.0       0.0                          
    0:04:45  185171.9      0.00       0.0       0.0                          
    0:04:45  185171.1      0.00       0.0       0.0                          
    0:04:46  185169.0      0.00       0.0       0.0                          
    0:04:48  185166.6      0.00       0.0       0.0                          
    0:04:49  185166.6      0.00       0.0       0.0                          
    0:04:50  185119.8      0.03       1.6       0.0                          
    0:04:50  185119.8      0.03       1.6       0.0                          
    0:04:50  185119.8      0.03       1.6       0.0                          
    0:04:50  185119.8      0.03       1.6       0.0                          
    0:04:50  185119.8      0.03       1.6       0.0                          
    0:04:50  185119.8      0.03       1.6       0.0                          
    0:04:51  185129.3      0.00       0.1       0.0 path/genblk1[19].path/path/add_out_reg[36]/D
    0:04:51  185139.5      0.00       0.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:51  185145.6      0.00       0.0       0.0                          
    0:04:51  185148.0      0.00       0.0       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:04:52  185151.2      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/path/reset': 1963 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 21248 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 07:28:58 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              86150.750631
Buf/Inv area:                     5973.296027
Noncombinational area:           99000.408545
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                185151.159176
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 07:29:08 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  64.0617 mW   (93%)
  Net Switching Power  =   5.1003 mW    (7%)
                         ---------
Total Dynamic Power    =  69.1620 mW  (100%)

Cell Leakage Power     =   3.9494 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       6.1956e+04          572.6811        1.6771e+06        6.4203e+04  (  87.81%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.1114e+03        4.5274e+03        2.2723e+06        8.9113e+03  (  12.19%)
--------------------------------------------------------------------------------------------------
Total          6.4067e+04 uW     5.1001e+03 uW     3.9494e+06 nW     7.3114e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 07:29:09 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[9].path/path/add_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[9].path/Mat_a_Mem/Mem/U15/Z (TBUF_X1)      0.13       0.22 f
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out[13] (memory_b20_SIZE20_LOGSIZE5_22)
                                                          0.00       0.22 f
  path/genblk1[9].path/Mat_a_Mem/data_out[13] (seqMemory_b20_SIZE20_22)
                                                          0.00       0.22 f
  path/genblk1[9].path/path/in0[13] (mac_b20_g0_11)       0.00       0.22 f
  path/genblk1[9].path/path/mult_21/a[13] (mac_b20_g0_11_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[9].path/path/mult_21/U1823/ZN (XNOR2_X1)
                                                          0.07       0.29 r
  path/genblk1[9].path/path/mult_21/U1830/ZN (NAND2_X1)
                                                          0.04       0.33 f
  path/genblk1[9].path/path/mult_21/U1281/Z (BUF_X2)      0.05       0.38 f
  path/genblk1[9].path/path/mult_21/U1756/ZN (OAI22_X1)
                                                          0.06       0.44 r
  path/genblk1[9].path/path/mult_21/U594/S (FA_X1)        0.13       0.57 f
  path/genblk1[9].path/path/mult_21/U590/CO (FA_X1)       0.10       0.67 f
  path/genblk1[9].path/path/mult_21/U580/CO (FA_X1)       0.09       0.76 f
  path/genblk1[9].path/path/mult_21/U569/S (FA_X1)        0.11       0.87 f
  path/genblk1[9].path/path/mult_21/U568/S (FA_X1)        0.15       1.01 r
  path/genblk1[9].path/path/mult_21/U1258/ZN (NOR2_X1)
                                                          0.03       1.04 f
  path/genblk1[9].path/path/mult_21/U2006/ZN (NOR2_X1)
                                                          0.05       1.09 r
  path/genblk1[9].path/path/mult_21/U1895/ZN (NAND2_X1)
                                                          0.03       1.12 f
  path/genblk1[9].path/path/mult_21/U1891/ZN (OAI21_X1)
                                                          0.05       1.18 r
  path/genblk1[9].path/path/mult_21/U1317/Z (BUF_X2)      0.05       1.23 r
  path/genblk1[9].path/path/mult_21/U2143/ZN (AOI21_X1)
                                                          0.04       1.26 f
  path/genblk1[9].path/path/mult_21/U1243/ZN (XNOR2_X1)
                                                          0.06       1.32 f
  path/genblk1[9].path/path/mult_21/product[24] (mac_b20_g0_11_DW_mult_tc_1)
                                                          0.00       1.32 f
  path/genblk1[9].path/path/add_27/A[24] (mac_b20_g0_11_DW01_add_2)
                                                          0.00       1.32 f
  path/genblk1[9].path/path/add_27/U599/ZN (NAND2_X1)     0.04       1.35 r
  path/genblk1[9].path/path/add_27/U627/ZN (INV_X1)       0.02       1.38 f
  path/genblk1[9].path/path/add_27/U647/ZN (AOI21_X1)     0.05       1.43 r
  path/genblk1[9].path/path/add_27/U662/ZN (OAI21_X1)     0.04       1.47 f
  path/genblk1[9].path/path/add_27/U434/ZN (AOI21_X1)     0.07       1.54 r
  path/genblk1[9].path/path/add_27/U729/ZN (INV_X1)       0.04       1.58 f
  path/genblk1[9].path/path/add_27/U737/ZN (AOI21_X1)     0.05       1.63 r
  path/genblk1[9].path/path/add_27/U422/ZN (XNOR2_X1)     0.06       1.70 r
  path/genblk1[9].path/path/add_27/SUM[29] (mac_b20_g0_11_DW01_add_2)
                                                          0.00       1.70 r
  path/genblk1[9].path/path/U23/ZN (INV_X1)               0.02       1.72 f
  path/genblk1[9].path/path/U24/ZN (NOR2_X1)              0.04       1.76 r
  path/genblk1[9].path/path/add_out_reg[29]/D (DFF_X1)
                                                          0.01       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.80       1.80
  clock network delay (ideal)                             0.00       1.80
  path/genblk1[9].path/path/add_out_reg[29]/CK (DFF_X1)
                                                          0.00       1.80 r
  library setup time                                     -0.03       1.77
  data required time                                                 1.77
  --------------------------------------------------------------------------
  data required time                                                 1.77
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
