def vpblendw : instruction :=
  definst "vpblendw" $ do
    pattern fun (imm_0 : imm int) (mem_1 : Mem) (xmm_2 : reg (bv 128)) (xmm_3 : reg (bv 128)) => do
      v_4 <- eval (handleImmediateWithSignExtend imm_0 8 8);
      v_5 <- getRegister (lhs.of_reg xmm_2);
      (v_6 : expression (bv 16)) <- eval (extract v_5 0 16);
      v_7 <- evaluateAddress mem_1;
      v_8 <- load v_7 16;
      (v_9 : expression (bv 16)) <- eval (extract v_8 0 16);
      (v_10 : expression (bv 16)) <- eval (extract v_5 16 32);
      (v_11 : expression (bv 16)) <- eval (extract v_8 16 32);
      (v_12 : expression (bv 16)) <- eval (extract v_5 32 48);
      (v_13 : expression (bv 16)) <- eval (extract v_8 32 48);
      (v_14 : expression (bv 16)) <- eval (extract v_5 48 64);
      (v_15 : expression (bv 16)) <- eval (extract v_8 48 64);
      (v_16 : expression (bv 16)) <- eval (extract v_5 64 80);
      (v_17 : expression (bv 16)) <- eval (extract v_8 64 80);
      (v_18 : expression (bv 16)) <- eval (extract v_5 80 96);
      (v_19 : expression (bv 16)) <- eval (extract v_8 80 96);
      (v_20 : expression (bv 16)) <- eval (extract v_5 96 112);
      (v_21 : expression (bv 16)) <- eval (extract v_8 96 112);
      (v_22 : expression (bv 16)) <- eval (extract v_5 112 128);
      (v_23 : expression (bv 16)) <- eval (extract v_8 112 128);
      setRegister (lhs.of_reg xmm_3) (concat (mux (isBitClear v_4 0) v_6 v_9) (concat (mux (isBitClear v_4 1) v_10 v_11) (concat (mux (isBitClear v_4 2) v_12 v_13) (concat (mux (isBitClear v_4 3) v_14 v_15) (concat (mux (isBitClear v_4 4) v_16 v_17) (concat (mux (isBitClear v_4 5) v_18 v_19) (concat (mux (isBitClear v_4 6) v_20 v_21) (mux (isBitClear v_4 7) v_22 v_23))))))));
      pure ()
    pat_end;
    pattern fun (imm_0 : imm int) (mem_1 : Mem) (ymm_2 : reg (bv 256)) (ymm_3 : reg (bv 256)) => do
      v_4 <- eval (handleImmediateWithSignExtend imm_0 8 8);
      v_5 <- eval (isBitClear v_4 0);
      v_6 <- getRegister (lhs.of_reg ymm_2);
      (v_7 : expression (bv 16)) <- eval (extract v_6 0 16);
      v_8 <- evaluateAddress mem_1;
      v_9 <- load v_8 32;
      (v_10 : expression (bv 16)) <- eval (extract v_9 0 16);
      v_11 <- eval (isBitClear v_4 1);
      (v_12 : expression (bv 16)) <- eval (extract v_6 16 32);
      (v_13 : expression (bv 16)) <- eval (extract v_9 16 32);
      v_14 <- eval (isBitClear v_4 2);
      (v_15 : expression (bv 16)) <- eval (extract v_6 32 48);
      (v_16 : expression (bv 16)) <- eval (extract v_9 32 48);
      v_17 <- eval (isBitClear v_4 3);
      (v_18 : expression (bv 16)) <- eval (extract v_6 48 64);
      (v_19 : expression (bv 16)) <- eval (extract v_9 48 64);
      v_20 <- eval (isBitClear v_4 4);
      (v_21 : expression (bv 16)) <- eval (extract v_6 64 80);
      (v_22 : expression (bv 16)) <- eval (extract v_9 64 80);
      v_23 <- eval (isBitClear v_4 5);
      (v_24 : expression (bv 16)) <- eval (extract v_6 80 96);
      (v_25 : expression (bv 16)) <- eval (extract v_9 80 96);
      v_26 <- eval (isBitClear v_4 6);
      (v_27 : expression (bv 16)) <- eval (extract v_6 96 112);
      (v_28 : expression (bv 16)) <- eval (extract v_9 96 112);
      v_29 <- eval (isBitClear v_4 7);
      (v_30 : expression (bv 16)) <- eval (extract v_6 112 128);
      (v_31 : expression (bv 16)) <- eval (extract v_9 112 128);
      (v_32 : expression (bv 16)) <- eval (extract v_6 128 144);
      (v_33 : expression (bv 16)) <- eval (extract v_9 128 144);
      (v_34 : expression (bv 16)) <- eval (extract v_6 144 160);
      (v_35 : expression (bv 16)) <- eval (extract v_9 144 160);
      (v_36 : expression (bv 16)) <- eval (extract v_6 160 176);
      (v_37 : expression (bv 16)) <- eval (extract v_9 160 176);
      (v_38 : expression (bv 16)) <- eval (extract v_6 176 192);
      (v_39 : expression (bv 16)) <- eval (extract v_9 176 192);
      (v_40 : expression (bv 16)) <- eval (extract v_6 192 208);
      (v_41 : expression (bv 16)) <- eval (extract v_9 192 208);
      (v_42 : expression (bv 16)) <- eval (extract v_6 208 224);
      (v_43 : expression (bv 16)) <- eval (extract v_9 208 224);
      (v_44 : expression (bv 16)) <- eval (extract v_6 224 240);
      (v_45 : expression (bv 16)) <- eval (extract v_9 224 240);
      (v_46 : expression (bv 16)) <- eval (extract v_6 240 256);
      (v_47 : expression (bv 16)) <- eval (extract v_9 240 256);
      setRegister (lhs.of_reg ymm_3) (concat (mux v_5 v_7 v_10) (concat (mux v_11 v_12 v_13) (concat (mux v_14 v_15 v_16) (concat (mux v_17 v_18 v_19) (concat (mux v_20 v_21 v_22) (concat (mux v_23 v_24 v_25) (concat (mux v_26 v_27 v_28) (concat (mux v_29 v_30 v_31) (concat (mux v_5 v_32 v_33) (concat (mux v_11 v_34 v_35) (concat (mux v_14 v_36 v_37) (concat (mux v_17 v_38 v_39) (concat (mux v_20 v_40 v_41) (concat (mux v_23 v_42 v_43) (concat (mux v_26 v_44 v_45) (mux v_29 v_46 v_47))))))))))))))));
      pure ()
    pat_end;
    pattern fun (imm_0 : imm int) (xmm_1 : reg (bv 128)) (xmm_2 : reg (bv 128)) (xmm_3 : reg (bv 128)) => do
      v_4 <- eval (handleImmediateWithSignExtend imm_0 8 8);
      v_5 <- getRegister (lhs.of_reg xmm_2);
      (v_6 : expression (bv 16)) <- eval (extract v_5 0 16);
      v_7 <- getRegister (lhs.of_reg xmm_1);
      (v_8 : expression (bv 16)) <- eval (extract v_7 0 16);
      (v_9 : expression (bv 16)) <- eval (extract v_5 16 32);
      (v_10 : expression (bv 16)) <- eval (extract v_7 16 32);
      (v_11 : expression (bv 16)) <- eval (extract v_5 32 48);
      (v_12 : expression (bv 16)) <- eval (extract v_7 32 48);
      (v_13 : expression (bv 16)) <- eval (extract v_5 48 64);
      (v_14 : expression (bv 16)) <- eval (extract v_7 48 64);
      (v_15 : expression (bv 16)) <- eval (extract v_5 64 80);
      (v_16 : expression (bv 16)) <- eval (extract v_7 64 80);
      (v_17 : expression (bv 16)) <- eval (extract v_5 80 96);
      (v_18 : expression (bv 16)) <- eval (extract v_7 80 96);
      (v_19 : expression (bv 16)) <- eval (extract v_5 96 112);
      (v_20 : expression (bv 16)) <- eval (extract v_7 96 112);
      (v_21 : expression (bv 16)) <- eval (extract v_5 112 128);
      (v_22 : expression (bv 16)) <- eval (extract v_7 112 128);
      setRegister (lhs.of_reg xmm_3) (concat (mux (isBitClear v_4 0) v_6 v_8) (concat (mux (isBitClear v_4 1) v_9 v_10) (concat (mux (isBitClear v_4 2) v_11 v_12) (concat (mux (isBitClear v_4 3) v_13 v_14) (concat (mux (isBitClear v_4 4) v_15 v_16) (concat (mux (isBitClear v_4 5) v_17 v_18) (concat (mux (isBitClear v_4 6) v_19 v_20) (mux (isBitClear v_4 7) v_21 v_22))))))));
      pure ()
    pat_end;
    pattern fun (imm_0 : imm int) (ymm_1 : reg (bv 256)) (ymm_2 : reg (bv 256)) (ymm_3 : reg (bv 256)) => do
      v_4 <- eval (handleImmediateWithSignExtend imm_0 8 8);
      v_5 <- eval (isBitClear v_4 0);
      v_6 <- getRegister (lhs.of_reg ymm_2);
      (v_7 : expression (bv 16)) <- eval (extract v_6 0 16);
      v_8 <- getRegister (lhs.of_reg ymm_1);
      (v_9 : expression (bv 16)) <- eval (extract v_8 0 16);
      v_10 <- eval (isBitClear v_4 1);
      (v_11 : expression (bv 16)) <- eval (extract v_6 16 32);
      (v_12 : expression (bv 16)) <- eval (extract v_8 16 32);
      v_13 <- eval (isBitClear v_4 2);
      (v_14 : expression (bv 16)) <- eval (extract v_6 32 48);
      (v_15 : expression (bv 16)) <- eval (extract v_8 32 48);
      v_16 <- eval (isBitClear v_4 3);
      (v_17 : expression (bv 16)) <- eval (extract v_6 48 64);
      (v_18 : expression (bv 16)) <- eval (extract v_8 48 64);
      v_19 <- eval (isBitClear v_4 4);
      (v_20 : expression (bv 16)) <- eval (extract v_6 64 80);
      (v_21 : expression (bv 16)) <- eval (extract v_8 64 80);
      v_22 <- eval (isBitClear v_4 5);
      (v_23 : expression (bv 16)) <- eval (extract v_6 80 96);
      (v_24 : expression (bv 16)) <- eval (extract v_8 80 96);
      v_25 <- eval (isBitClear v_4 6);
      (v_26 : expression (bv 16)) <- eval (extract v_6 96 112);
      (v_27 : expression (bv 16)) <- eval (extract v_8 96 112);
      v_28 <- eval (isBitClear v_4 7);
      (v_29 : expression (bv 16)) <- eval (extract v_6 112 128);
      (v_30 : expression (bv 16)) <- eval (extract v_8 112 128);
      (v_31 : expression (bv 16)) <- eval (extract v_6 128 144);
      (v_32 : expression (bv 16)) <- eval (extract v_8 128 144);
      (v_33 : expression (bv 16)) <- eval (extract v_6 144 160);
      (v_34 : expression (bv 16)) <- eval (extract v_8 144 160);
      (v_35 : expression (bv 16)) <- eval (extract v_6 160 176);
      (v_36 : expression (bv 16)) <- eval (extract v_8 160 176);
      (v_37 : expression (bv 16)) <- eval (extract v_6 176 192);
      (v_38 : expression (bv 16)) <- eval (extract v_8 176 192);
      (v_39 : expression (bv 16)) <- eval (extract v_6 192 208);
      (v_40 : expression (bv 16)) <- eval (extract v_8 192 208);
      (v_41 : expression (bv 16)) <- eval (extract v_6 208 224);
      (v_42 : expression (bv 16)) <- eval (extract v_8 208 224);
      (v_43 : expression (bv 16)) <- eval (extract v_6 224 240);
      (v_44 : expression (bv 16)) <- eval (extract v_8 224 240);
      (v_45 : expression (bv 16)) <- eval (extract v_6 240 256);
      (v_46 : expression (bv 16)) <- eval (extract v_8 240 256);
      setRegister (lhs.of_reg ymm_3) (concat (mux v_5 v_7 v_9) (concat (mux v_10 v_11 v_12) (concat (mux v_13 v_14 v_15) (concat (mux v_16 v_17 v_18) (concat (mux v_19 v_20 v_21) (concat (mux v_22 v_23 v_24) (concat (mux v_25 v_26 v_27) (concat (mux v_28 v_29 v_30) (concat (mux v_5 v_31 v_32) (concat (mux v_10 v_33 v_34) (concat (mux v_13 v_35 v_36) (concat (mux v_16 v_37 v_38) (concat (mux v_19 v_39 v_40) (concat (mux v_22 v_41 v_42) (concat (mux v_25 v_43 v_44) (mux v_28 v_45 v_46))))))))))))))));
      pure ()
    pat_end
