

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7'
================================================================
* Date:           Mon May 20 14:15:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_6_VITIS_LOOP_37_7  |       16|       16|         2|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten16"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i_2"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body83.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i5 %indvar_flatten16" [kalman_hls/kalman.cpp:36]   --->   Operation 12 'load' 'indvar_flatten16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp_eq  i5 %indvar_flatten16_load, i5 16" [kalman_hls/kalman.cpp:36]   --->   Operation 14 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.78ns)   --->   "%add_ln36_1 = add i5 %indvar_flatten16_load, i5 1" [kalman_hls/kalman.cpp:36]   --->   Operation 15 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.cond.cleanup82.i, void %for.body110.i.preheader.exitStub" [kalman_hls/kalman.cpp:36]   --->   Operation 16 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [kalman_hls/kalman.cpp:37]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_2_load = load i3 %i_2" [kalman_hls/kalman.cpp:36]   --->   Operation 18 'load' 'i_2_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.65ns)   --->   "%add_ln36 = add i3 %i_2_load, i3 1" [kalman_hls/kalman.cpp:36]   --->   Operation 19 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.13ns)   --->   "%icmp_ln37 = icmp_eq  i3 %j_load, i3 4" [kalman_hls/kalman.cpp:37]   --->   Operation 20 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.98ns)   --->   "%select_ln36 = select i1 %icmp_ln37, i3 0, i3 %j_load" [kalman_hls/kalman.cpp:36]   --->   Operation 21 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.98ns)   --->   "%select_ln36_1 = select i1 %icmp_ln37, i3 %add_ln36, i3 %i_2_load" [kalman_hls/kalman.cpp:36]   --->   Operation 22 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i3 %select_ln36_1"   --->   Operation 23 'trunc' 'trunc_ln813' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln813, i2 0"   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i3 %select_ln36"   --->   Operation 25 'zext' 'zext_ln813' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln813_1 = add i4 %tmp_s, i4 %zext_ln813"   --->   Operation 26 'add' 'add_ln813_1' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i4 %add_ln813_1"   --->   Operation 27 'zext' 'zext_ln813_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i12 %Q, i64 0, i64 %zext_ln813_1"   --->   Operation 28 'getelementptr' 'Q_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%P_prior_V_addr_1 = getelementptr i32 %P_prior_V, i64 0, i64 %zext_ln813_1"   --->   Operation 29 'getelementptr' 'P_prior_V_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%P_prior_V_load = load i4 %P_prior_V_addr_1"   --->   Operation 30 'load' 'P_prior_V_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%Q_load = load i4 %Q_addr"   --->   Operation 31 'load' 'Q_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 16> <ROM>
ST_1 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln37 = add i3 %select_ln36, i3 1" [kalman_hls/kalman.cpp:37]   --->   Operation 32 'add' 'add_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln37 = store i5 %add_ln36_1, i5 %indvar_flatten16" [kalman_hls/kalman.cpp:37]   --->   Operation 33 'store' 'store_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln37 = store i3 %select_ln36_1, i3 %i_2" [kalman_hls/kalman.cpp:37]   --->   Operation 34 'store' 'store_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln37 = store i3 %add_ln37, i3 %j" [kalman_hls/kalman.cpp:37]   --->   Operation 35 'store' 'store_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.19>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_6_VITIS_LOOP_37_7_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [kalman_hls/kalman.cpp:37]   --->   Operation 39 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%P_prior_V_load = load i4 %P_prior_V_addr_1"   --->   Operation 40 'load' 'P_prior_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%Q_load = load i4 %Q_addr"   --->   Operation 41 'load' 'Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 16> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i12 %Q_load"   --->   Operation 42 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i13 %sext_ln813"   --->   Operation 43 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln813 = add i32 %zext_ln813_2, i32 %P_prior_V_load"   --->   Operation 44 'add' 'add_ln813' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln813 = store i32 %add_ln813, i4 %P_prior_V_addr_1"   --->   Operation 45 'store' 'store_ln813' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body83.i" [kalman_hls/kalman.cpp:37]   --->   Operation 46 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.69ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i_2_load', kalman_hls/kalman.cpp:36) on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln36', kalman_hls/kalman.cpp:36) [19]  (1.65 ns)
	'select' operation ('select_ln36_1', kalman_hls/kalman.cpp:36) [24]  (0.98 ns)
	'add' operation ('add_ln813_1') [29]  (1.74 ns)
	'getelementptr' operation ('P_prior_V_addr_1') [32]  (0 ns)
	'load' operation ('P_prior_V_load') on array 'P_prior_V' [34]  (2.32 ns)

 <State 2>: 7.2ns
The critical path consists of the following:
	'load' operation ('P_prior_V_load') on array 'P_prior_V' [34]  (2.32 ns)
	'add' operation ('add_ln813') [38]  (2.55 ns)
	'store' operation ('store_ln813') of variable 'add_ln813' on array 'P_prior_V' [39]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
