
---------- Begin Simulation Statistics ----------
final_tick                                13815354280                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104483                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661260                       # Number of bytes of host memory used
host_op_rate                                   208284                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   108.06                       # Real time elapsed on the host
host_tick_rate                              127846714                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013815                       # Number of seconds simulated
sim_ticks                                 13815354280                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8125531                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6521802                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.689271                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.689271                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617423                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9568046                       # number of floating regfile writes
system.cpu.idleCycles                           39594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28915                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625336                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.101116                       # Inst execution rate
system.cpu.iew.exec_refs                     15616401                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26759                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7906010                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4864377                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4183                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27438                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22845905                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              15589642                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             51979                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              33433640                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  71292                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4759957                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25420                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4929007                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1467                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27448                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23450750                       # num instructions consuming a value
system.cpu.iew.wb_count                      22630462                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.721373                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16916740                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.745320                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22631747                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 42612124                       # number of integer regfile reads
system.cpu.int_regfile_writes                11386153                       # number of integer regfile writes
system.cpu.ipc                               0.371848                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.371848                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               792      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11488778     34.31%     34.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     34.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     34.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3203839      9.57%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  210      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594396      4.76%     48.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     48.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     48.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     48.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     48.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     48.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569819      4.69%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     53.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5508432     16.45%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1731      0.01%     69.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        10092217     30.14%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25111      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               33485619                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                18564261                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            35110446                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9592625                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9840675                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3983357                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.118957                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  100914      2.53%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            14159      0.36%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1853477     46.53%     49.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    19      0.00%     49.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           2014767     50.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18903923                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           66198663                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13037837                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13343559                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22845902                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  33485619                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          338314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             30691                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       486470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      30323823                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.104268                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.888942                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            19922194     65.70%     65.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3067040     10.11%     75.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1130998      3.73%     79.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1251210      4.13%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2313822      7.63%     91.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1416422      4.67%     95.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              674157      2.22%     98.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              363227      1.20%     99.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              184753      0.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        30323823                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.102828                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               983                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              952                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4864377                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27438                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18875871                       # number of misc regfile reads
system.cpu.numCycles                         30363417                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       170685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        374868                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1700717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        91097                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3402913                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          91097                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1692043                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1690802                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25453                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1664709                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1663948                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954286                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     302                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             287                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              268                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          342424                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25387                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     30268167                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.743606                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.024045                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        25411965     83.96%     83.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          567205      1.87%     85.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          537757      1.78%     87.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1704763      5.63%     93.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           17255      0.06%     93.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          123196      0.41%     93.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           37436      0.12%     93.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          107759      0.36%     94.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1760831      5.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     30268167                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1760831                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1250356                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1250356                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1250356                       # number of overall hits
system.cpu.dcache.overall_hits::total         1250356                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3672433                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3672433                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3672433                       # number of overall misses
system.cpu.dcache.overall_misses::total       3672433                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 176007994346                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 176007994346                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 176007994346                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 176007994346                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4922789                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4922789                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4922789                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4922789                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.746007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.746007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.746007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.746007                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47926.808834                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47926.808834                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47926.808834                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47926.808834                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9485631                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1331049                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.126433                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1767                       # number of writebacks
system.cpu.dcache.writebacks::total              1767                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1970710                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1970710                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1970710                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1970710                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1701723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1701723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1701723                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1701723                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35470301596                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35470301596                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35470301596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35470301596                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.345683                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.345683                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.345683                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.345683                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20843.757530                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20843.757530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20843.757530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20843.757530                       # average overall mshr miss latency
system.cpu.dcache.replacements                1700698                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1224406                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1224406                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3672208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3672208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 175997797430                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 175997797430                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4896614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4896614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.749948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.749948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47926.968579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47926.968579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1970708                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1970708                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1701500                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1701500                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35460411350                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35460411350                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.347485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.347485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20840.676668                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20840.676668                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25950                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25950                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10196916                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10196916                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45319.626667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45319.626667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9890246                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9890246                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008520                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008520                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44350.878924                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44350.878924                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.629476                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2952080                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1701722                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.734760                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174720                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.629476                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994755                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994755                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          80466346                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         80466346                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1054838                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              25942415                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1868856                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1432294                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25420                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1626789                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   216                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23114603                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   883                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4927866                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26762                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127236                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3352327                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11847601                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1692043                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1664269                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      26944738                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51258                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  158                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           936                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3332087                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7514                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           30323823                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.779095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.042043                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 25088646     82.74%     82.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1460413      4.82%     87.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   198795      0.66%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   219769      0.72%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   219052      0.72%     89.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1524326      5.03%     94.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    88176      0.29%     94.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   116225      0.38%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1408421      4.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             30323823                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.055726                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.390193                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3331474                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3331474                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3331474                       # number of overall hits
system.cpu.icache.overall_hits::total         3331474                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          613                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            613                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          613                       # number of overall misses
system.cpu.icache.overall_misses::total           613                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46388159                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46388159                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46388159                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46388159                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3332087                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3332087                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3332087                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3332087                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75673.995106                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75673.995106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75673.995106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75673.995106                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          504                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           84                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu.icache.writebacks::total                18                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          139                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          139                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          474                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          474                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          474                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          474                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37774554                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37774554                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37774554                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37774554                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79693.151899                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79693.151899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79693.151899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79693.151899                       # average overall mshr miss latency
system.cpu.icache.replacements                     18                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3331474                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3331474                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          613                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           613                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46388159                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46388159                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3332087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3332087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75673.995106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75673.995106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          474                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          474                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37774554                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37774554                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79693.151899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79693.151899                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           416.485516                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3331947                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               473                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7044.285412                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86905                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   416.485516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.406724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.406724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.443359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6664647                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6664647                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3332250                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           206                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         187                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   79925                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  17                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1264                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1313040                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  13815354280                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25420                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1609680                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                13947717                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2683529                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12057443                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22941810                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 76384                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3445126                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10160424                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7478                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27827599                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47549940                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21351038                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9771409                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   510128                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7818101                       # count of insts added to the skid buffer
system.cpu.rob.reads                         51357098                       # The number of ROB reads
system.cpu.rob.writes                        45755699                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       455                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1498008                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1498012                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data             1498008                       # number of overall hits
system.l2.overall_hits::total                 1498012                       # number of overall hits
system.l2.demand_misses::.cpu.inst                470                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             203714                       # number of demand (read+write) misses
system.l2.demand_misses::total                 204184                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               470                       # number of overall misses
system.l2.overall_misses::.cpu.data            203714                       # number of overall misses
system.l2.overall_misses::total                204184                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37086140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18374053880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18411140020                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37086140                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18374053880                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18411140020                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1701722                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1702196                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1701722                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1702196                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991561                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.119711                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.119953                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991561                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.119711                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.119953                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78906.680851                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90195.341901                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90169.357148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78906.680851                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90195.341901                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90169.357148                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1309                       # number of writebacks
system.l2.writebacks::total                      1309                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        203714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            204184                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       203714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           204184                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32718325                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16474827530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16507545855                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32718325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16474827530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16507545855                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.119711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.119953                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.119711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119953                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69613.457447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80872.338327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80846.422124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69613.457447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80872.338327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80846.422124                       # average overall mshr miss latency
system.l2.replacements                         171691                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1767                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1767                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           18                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               18                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           18                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           18                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        90091                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         90091                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   113                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8355165                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8355165                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.490991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.490991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76652.889908                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76652.889908                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7339465                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7339465                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.490991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.490991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67334.541284                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67334.541284                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37086140                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37086140                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78906.680851                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78906.680851                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32718325                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32718325                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69613.457447                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69613.457447                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1497895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1497895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       203605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          203605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18365698715                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18365698715                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1701500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1701500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.119662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.119662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90202.591857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90202.591857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       203605                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       203605                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  16467488065                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16467488065                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.119662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.119662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80879.585791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80879.585791                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 28672.138819                       # Cycle average of tags in use
system.l2.tags.total_refs                     3312821                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    204459                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.202862                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.638089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.578215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28662.922515                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.874723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.875004                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54651067                       # Number of tag accesses
system.l2.tags.data_accesses                 54651067                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    203714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005619760250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           79                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           79                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              403011                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1202                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      204183                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1309                       # Number of write requests accepted
system.mem_ctrls.readBursts                    204183                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1309                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                204183                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1309                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  111370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   88984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           79                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2551.012658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1102.451712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3433.096530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           35     44.30%     44.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      5.06%     49.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            5      6.33%     55.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           31     39.24%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            2      2.53%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            2      2.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            79                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           79                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.164557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.156873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.517151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               71     89.87%     89.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      3.80%     93.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      6.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            79                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13067712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                83776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    945.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   13815250995                       # Total gap between requests
system.mem_ctrls.avgGap                      67230.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13037696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        81728                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2172655.104723090772                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 943710579.964946031570                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5915736.820322786458                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          469                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       203714                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1309                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13733775                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8223048265                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 327093088205                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29283.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40365.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 249880128.50                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13037696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13067712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        83776                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        83776                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          469                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       203714                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         204183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1309                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1309                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2172655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    943710580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        945883235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2172655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2172655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6063978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6063978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6063978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2172655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    943710580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       951947213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               204183                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1277                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12807                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4408350790                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1020915000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8236782040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21590.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40340.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              112864                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1114                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.28                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        91474                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   143.732383                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    91.789485                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   228.323384                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        64176     70.16%     70.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19737     21.58%     91.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          676      0.74%     92.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          463      0.51%     92.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          427      0.47%     93.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          421      0.46%     93.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          392      0.43%     94.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          392      0.43%     94.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4790      5.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        91474                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13067712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              81728                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              945.883235                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.915737                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       331260300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       176050050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      732028500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3314700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1090371360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4759686390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1296939360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8389650660                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   607.270034                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3078371535                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    461240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10275742745                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       321921180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       171093780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      725838120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3351240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1090371360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4084297380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1865688000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8262561060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   598.070878                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4513917605                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    461240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8840196675                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             204074                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1309                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169376                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        204074                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       579051                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       579051                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 579051                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13151488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13151488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13151488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            204183                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  204183    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              204183                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           576266150                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1099579955                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1701973                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3076                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           18                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1869313                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             222                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           474                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1701500                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          965                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5104144                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               5105109                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    109023296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              109054720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          171691                       # Total snoops (count)
system.tol2bus.snoopTraffic                     83776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1873888                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.048615                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.215062                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1782789     95.14%     95.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  91099      4.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1873888                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13815354280                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1549949765                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            645645                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2322850985                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
