I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
r2: hw_input_global_wrapper_stencil$d_reg__U1$reg0
r3: hw_input_global_wrapper_stencil$d_reg__U2$reg0
r4: hw_input_global_wrapper_stencil$d_reg__U3$reg0
r5: hw_input_global_wrapper_stencil$d_reg__U4$reg0
r6: hw_input_global_wrapper_stencil$d_reg__U5$reg0
r7: hw_input_global_wrapper_stencil$d_reg__U6$reg0
m8: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet
m9: op_hcompute_hw_output_stencil_port_controller_garnet
I10: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r11: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0
r12: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1
r13: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2
r14: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3
r15: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4
p16: op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_291_292_i2627_i1096
p17: op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$opN_1$_join_i2631_i412
p18: op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_287_288_i2620_i1096
p19: op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$opN_0$_join_i2624_i412
p20: op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$_join_i2632_i2231
p21: op_hcompute_conv_stencil$inner_compute$i2599_i2600_i651
p22: op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_0$opN_0$_join_i2609_i1905
p23: op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_283_284_i2612_i1096
p24: op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_0$opN_1$_join_i2616_i412
p25: op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$_join_i2633_i1176
r26: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg5
r27: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg6
r28: pnr_pipelining28
r29: pnr_pipelining29
r30: pnr_pipelining30
r31: pnr_pipelining31
r32: pnr_pipelining32
r33: pnr_pipelining33
r34: pnr_pipelining34
r35: pnr_pipelining35
r36: pnr_pipelining36
r37: pnr_pipelining37
r38: pnr_pipelining38
r39: pnr_pipelining39
r40: pnr_pipelining40
