Resource Report
Microchip Technology Inc. - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)
Date: Tue Mar 12 14:37:51 2024

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S025         |
| Package                        | 256 VF         |
| Speed Grade                    | -1             |
| Temp                           | -40:25:100     |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 3.3V    |
| Restrict Probe Pins            | No             |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+------------------------------------------------+
| Topcell | Ux2FPGA                                        |
| Format  | Verilog                                        |
| Source  | C:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA.vm |
+---------+------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 1105 | 27696 | 3.99       |
| DFF                       | 681  | 27696 | 2.46       |
| I/O Register              | 0    | 414   | 0.00       |
| User I/O                  | 48   | 138   | 34.78      |
| -- Single-ended I/O       | 48   | 138   | 34.78      |
| -- Differential I/O Pairs | 0    | 65    | 0.00       |
| RAM64x18                  | 0    | 34    | 0.00       |
| RAM1K18                   | 0    | 31    | 0.00       |
| MACC                      | 0    | 34    | 0.00       |
| Chip Globals              | 2    | 16    | 12.50      |
| CCC                       | 1    | 6     | 16.67      |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 1    | 1     | 100.00     |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 1105 | 681 |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 1105 | 681 |
+--------------------------+------+-----+

MSS Resource Usage
+---------------+------+-------+
| Type          | Used | Total |
+---------------+------+-------+
| Cortex-M3*    | 1    | 1     |
| eNVM (256KB)* | 1    | 1     |
| eSRAM*        | 2    | 2     |
| TIMER*        | 2    | 2     |
| CAN           | 0    | 1     |
| SPI           | 0    | 2     |
| I2C           | 0    | 2     |
| UART          | 0    | 2     |
| USB           | 0    | 1     |
| MAC           | 0    | 1     |
| MDDR          | 0    | 1     |
| HPDMA         | 1    | 1     |
| PDMA          | 1    | 1     |
+---------------+------+-------+

* These resources are always marked as used when you are using the MSS

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 2      | 14   |
| 5      | 8    |
| 10     | 8    |
| 14     | 1    |
| Total  | 31   |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 19           | 0           | 0               |
| Output I/O                    | 29           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS33     |  3.30v |  N/A |  19   |  29    |  0            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+----------------------------------------------------------------------+
| Fanout | Type    | Name                                                                 |
+--------+---------+----------------------------------------------------------------------+
| 667    | INT_NET | Net   : Ux2FPGA_sb_0_FIC_0_CLK                                       |
|        |         | Driver: Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1                          |
|        |         | Source: NETLIST                                                      |
| 511    | INT_NET | Net   : Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/GPIO_1_M2F_arst                |
|        |         | Driver: Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1 |
|        |         | Source: NETLIST                                                      |
+--------+---------+----------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+------------------------------------------------------+
| Fanout | Type    | Name                                                 |
+--------+---------+------------------------------------------------------+
| 41     | INT_NET | Net   : SpiMasterPorts_1/SpiBitPos_Z[2]              |
|        |         | Driver: SpiMasterPorts_1/SpiBitPos[2]                |
| 41     | INT_NET | Net   : SpiMasterPorts_3/SpiBitPos_Z[2]              |
|        |         | Driver: SpiMasterPorts_3/SpiBitPos[2]                |
| 39     | INT_NET | Net   : SpiMasterPorts_0/ClkDiv_lcry                 |
|        |         | Driver: SpiMasterPorts_0/un6_ncslatchedlto8          |
| 38     | INT_NET | Net   : Ux2FPGA_sb_0_Ux2FPGA_sb_MSS_0_GPIO_1_M2F     |
|        |         | Driver: Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST |
| 38     | INT_NET | Net   : SpiMasterPorts_6/SpiBitPos_Z[2]              |
|        |         | Driver: SpiMasterPorts_6/SpiBitPos[2]                |
| 35     | INT_NET | Net   : SpiMasterPorts_4/ClkDiv_lcry                 |
|        |         | Driver: SpiMasterPorts_4/un6_ncslatchedlto8          |
| 34     | INT_NET | Net   : SpiMasterPorts_6/SpiBitPos_Z[1]              |
|        |         | Driver: SpiMasterPorts_6/SpiBitPos[1]                |
| 34     | INT_NET | Net   : SpiMasterPorts_3/SpiBitPos_Z[1]              |
|        |         | Driver: SpiMasterPorts_3/SpiBitPos[1]                |
| 33     | INT_NET | Net   : SpiMasterPorts_7/ClkDiv_lcry                 |
|        |         | Driver: SpiMasterPorts_7/un6_ncslatchedlto8          |
| 33     | INT_NET | Net   : SpiMasterPorts_1/SpiBitPos_Z[1]              |
|        |         | Driver: SpiMasterPorts_1/SpiBitPos[1]                |
+--------+---------+------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+------------------------------------------------------+
| Fanout | Type    | Name                                                 |
+--------+---------+------------------------------------------------------+
| 41     | INT_NET | Net   : SpiMasterPorts_1/SpiBitPos_Z[2]              |
|        |         | Driver: SpiMasterPorts_1/SpiBitPos[2]                |
| 41     | INT_NET | Net   : SpiMasterPorts_3/SpiBitPos_Z[2]              |
|        |         | Driver: SpiMasterPorts_3/SpiBitPos[2]                |
| 39     | INT_NET | Net   : SpiMasterPorts_0/ClkDiv_lcry                 |
|        |         | Driver: SpiMasterPorts_0/un6_ncslatchedlto8          |
| 38     | INT_NET | Net   : Ux2FPGA_sb_0_Ux2FPGA_sb_MSS_0_GPIO_1_M2F     |
|        |         | Driver: Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST |
| 38     | INT_NET | Net   : SpiMasterPorts_6/SpiBitPos_Z[2]              |
|        |         | Driver: SpiMasterPorts_6/SpiBitPos[2]                |
| 35     | INT_NET | Net   : SpiMasterPorts_4/ClkDiv_lcry                 |
|        |         | Driver: SpiMasterPorts_4/un6_ncslatchedlto8          |
| 34     | INT_NET | Net   : SpiMasterPorts_6/SpiBitPos_Z[1]              |
|        |         | Driver: SpiMasterPorts_6/SpiBitPos[1]                |
| 34     | INT_NET | Net   : SpiMasterPorts_3/SpiBitPos_Z[1]              |
|        |         | Driver: SpiMasterPorts_3/SpiBitPos[1]                |
| 33     | INT_NET | Net   : SpiMasterPorts_7/ClkDiv_lcry                 |
|        |         | Driver: SpiMasterPorts_7/un6_ncslatchedlto8          |
| 33     | INT_NET | Net   : SpiMasterPorts_1/SpiBitPos_Z[1]              |
|        |         | Driver: SpiMasterPorts_1/SpiBitPos[1]                |
+--------+---------+------------------------------------------------------+

