{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583680540540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583680540553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 10:15:40 2020 " "Processing started: Sun Mar 08 10:15:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583680540553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680540553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_test_project_1 -c nand4_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_test_project_1 -c nand4_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680540554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583680541210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583680541210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor4_gate_gate_tb-verify " "Found design unit 1: xor4_gate_gate_tb-verify" {  } { { "../renamed_for_quartus_hdl/xor4_gate_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554140 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor4_gate_gate_tb " "Found entity 1: xor4_gate_gate_tb" {  } { { "../renamed_for_quartus_hdl/xor4_gate_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680554140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor4_gate_gate-equation " "Found design unit 1: xor4_gate_gate-equation" {  } { { "../renamed_for_quartus_hdl/xor4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554146 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xor4_gate_gate-behavior " "Found design unit 2: xor4_gate_gate-behavior" {  } { { "../renamed_for_quartus_hdl/xor4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554146 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 xor4_gate_gate-cmpnt " "Found design unit 3: xor4_gate_gate-cmpnt" {  } { { "../renamed_for_quartus_hdl/xor4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554146 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor4_gate_gate " "Found entity 1: xor4_gate_gate" {  } { { "../renamed_for_quartus_hdl/xor4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680554146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor2_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor2_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2_gate_gate_gate-cmpnt " "Found design unit 1: xor2_gate_gate_gate-cmpnt" {  } { { "../renamed_for_quartus_hdl/xor2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor2_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554151 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2_gate_gate_gate " "Found entity 1: xor2_gate_gate_gate" {  } { { "../renamed_for_quartus_hdl/xor2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor2_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680554151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or4_gate_tb-verify " "Found design unit 1: or4_gate_tb-verify" {  } { { "../renamed_for_quartus_hdl/or4_gate_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554157 ""} { "Info" "ISGN_ENTITY_NAME" "1 or4_gate_tb " "Found entity 1: or4_gate_tb" {  } { { "../renamed_for_quartus_hdl/or4_gate_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680554157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or4_gate-equation " "Found design unit 1: or4_gate-equation" {  } { { "../renamed_for_quartus_hdl/or4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 or4_gate-behavior " "Found design unit 2: or4_gate-behavior" {  } { { "../renamed_for_quartus_hdl/or4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 or4_gate-cmpnt " "Found design unit 3: or4_gate-cmpnt" {  } { { "../renamed_for_quartus_hdl/or4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554162 ""} { "Info" "ISGN_ENTITY_NAME" "1 or4_gate " "Found entity 1: or4_gate" {  } { { "../renamed_for_quartus_hdl/or4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680554162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or2_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or2_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2_gate_gate-equation " "Found design unit 1: or2_gate_gate-equation" {  } { { "../renamed_for_quartus_hdl/or2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or2_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554172 ""} { "Info" "ISGN_ENTITY_NAME" "1 or2_gate_gate " "Found entity 1: or2_gate_gate" {  } { { "../renamed_for_quartus_hdl/or2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or2_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680554172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/not1_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/not1_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not1_gate-equation " "Found design unit 1: not1_gate-equation" {  } { { "../renamed_for_quartus_hdl/not1_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/not1_gate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554179 ""} { "Info" "ISGN_ENTITY_NAME" "1 not1_gate " "Found entity 1: not1_gate" {  } { { "../renamed_for_quartus_hdl/not1_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/not1_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680554179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand4_gate_tb-verify " "Found design unit 1: nand4_gate_tb-verify" {  } { { "../renamed_for_quartus_hdl/nand4_gate_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554186 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand4_gate_tb " "Found entity 1: nand4_gate_tb" {  } { { "../renamed_for_quartus_hdl/nand4_gate_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680554186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate.vhd 5 1 " "Found 5 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand4_gate-equation " "Found design unit 1: nand4_gate-equation" {  } { { "../renamed_for_quartus_hdl/nand4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554195 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 nand4_gate-behavior " "Found design unit 2: nand4_gate-behavior" {  } { { "../renamed_for_quartus_hdl/nand4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554195 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nand4_gate-cmpnt_prim " "Found design unit 3: nand4_gate-cmpnt_prim" {  } { { "../renamed_for_quartus_hdl/nand4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554195 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 nand4_gate-cmpnt_self " "Found design unit 4: nand4_gate-cmpnt_self" {  } { { "../renamed_for_quartus_hdl/nand4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554195 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand4_gate " "Found entity 1: nand4_gate" {  } { { "../renamed_for_quartus_hdl/nand4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680554195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand2_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand2_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand2_gate_gate_gate-equation " "Found design unit 1: nand2_gate_gate_gate-equation" {  } { { "../renamed_for_quartus_hdl/nand2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand2_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554200 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand2_gate_gate_gate " "Found entity 1: nand2_gate_gate_gate" {  } { { "../renamed_for_quartus_hdl/nand2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand2_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680554200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/and2_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/and2_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2_gate-equation " "Found design unit 1: and2_gate-equation" {  } { { "../renamed_for_quartus_hdl/and2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/and2_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554207 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2_gate " "Found entity 1: and2_gate" {  } { { "../renamed_for_quartus_hdl/and2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/and2_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583680554207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680554207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nand4_gate " "Elaborating entity \"nand4_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583680554313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand2_gate_gate_gate nand2_gate_gate_gate:nand2_gate_gate_gate_1 " "Elaborating entity \"nand2_gate_gate_gate\" for hierarchy \"nand2_gate_gate_gate:nand2_gate_gate_gate_1\"" {  } { { "../renamed_for_quartus_hdl/nand4_gate.vhd" "nand2_gate_gate_gate_1" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583680554410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583680554975 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583680554975 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583680554975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583680554975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583680555253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 10:15:55 2020 " "Processing ended: Sun Mar 08 10:15:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583680555253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583680555253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583680555253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583680555253 ""}
