<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.3.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/npm/pace-js@1/themes/blue/pace-theme-minimal.css">
  <script src="//cdn.jsdelivr.net/npm/pace-js@1/pace.min.js"></script>

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"xn--ssy-lq6e63gg6fuu2d.com","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":false,"style":"mac"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="本文主要对牛客网Verilog刷题中的进阶习题进行记录。">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog之进阶级刷题">
<meta property="og:url" content="http://ssy的小天地.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/index.html">
<meta property="og:site_name" content="ssy的小天地">
<meta property="og:description" content="本文主要对牛客网Verilog刷题中的进阶习题进行记录。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240113174445243.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240916123454507.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240916134936207.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240916142134289.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240917163116780.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240917163750125.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240917163520227.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240917172628400.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240917220618909.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240918145814104.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240919150515791.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240919151229197.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240919154353458.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240920140736362.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240920160548636.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240920162131517.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240923142613137.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240923162758494.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240925142052058.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240925142232868.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240925154025505.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240925154456206.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240926132356818.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240926132428378.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240926133500919.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240926133518169.png">
<meta property="article:published_time" content="2024-01-10T02:07:12.000Z">
<meta property="article:modified_time" content="2024-09-26T05:36:05.964Z">
<meta property="article:author" content="ssy">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240113174445243.png">

<link rel="canonical" href="http://ssy的小天地.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>Verilog之进阶级刷题 | ssy的小天地</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

  <!--pjax：防止跳转页面音乐暂停-->
  <script src="https://cdn.jsdelivr.net/npm/pjax@0.2.8/pjax.js"></script>
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>
    <a target="_blank" rel="noopener" href="https://github.com/ssy1938010014" class="github-corner" aria-label="View source on GitHub"><svg width="80" height="80" viewBox="0 0 250 250" style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a><style>.github-corner:hover .octo-arm{animation:octocat-wave 560ms ease-in-out}@keyframes octocat-wave{0%,100%{transform:rotate(0)}20%,60%{transform:rotate(-25deg)}40%,80%{transform:rotate(10deg)}}@media (max-width:500px){.github-corner:hover .octo-arm{animation:none}.github-corner .octo-arm{animation:octocat-wave 560ms ease-in-out}}</style>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">ssy的小天地</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">愿汝如是 千金不换</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-fw fa-user"></i>关于</a>

  </li>
        <li class="menu-item menu-item-works">

    <a href="/works/" rel="section"><i class="fa fa-fw fa-sitemap"></i>文章</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-fw fa-tags"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://ssy的小天地.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/ssy.png">
      <meta itemprop="name" content="ssy">
      <meta itemprop="description" content="满怀希望 就会所向披靡">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="ssy的小天地">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          Verilog之进阶级刷题
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">



              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2024-01-10 10:07:12" itemprop="dateCreated datePublished" datetime="2024-01-10T10:07:12+08:00">2024-01-10</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2024-09-26 13:36:05" itemprop="dateModified" datetime="2024-09-26T13:36:05+08:00">2024-09-26</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E5%AD%A6%E4%B9%A0%E7%A7%AF%E7%B4%AF/" itemprop="url" rel="index"><span itemprop="name">学习积累</span></a>
                </span>
            </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>本文主要对牛客网Verilog刷题中的进阶习题进行记录。</p>
<span id="more"></span>
<h1 id="输入序列连续的序列检测"><a href="#输入序列连续的序列检测" class="headerlink" title="输入序列连续的序列检测"></a>输入序列连续的序列检测</h1><ul>
<li><p>请编写一个序列检测模块，检测输入信号a是否满足01110001序列，当信号满足该序列，给出指示信号match。</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240113174445243.png" alt="image-20240113174445243"></p>
</li>
<li><p>sequence_detect_easy.v</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sequence_detect_easy(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> a,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> match</span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//状态定义</span></span><br><span class="line">    <span class="keyword">parameter</span> IDLE = <span class="number">4&#x27;d0</span>,  <span class="comment">//初始状态</span></span><br><span class="line">              S1 = <span class="number">4&#x27;d1</span>,    <span class="comment">//&quot;0&quot;</span></span><br><span class="line">              S2 = <span class="number">4&#x27;d2</span>,    <span class="comment">//&quot;01&quot;</span></span><br><span class="line">              S3 = <span class="number">4&#x27;d3</span>,    <span class="comment">//&quot;011&quot;</span></span><br><span class="line">              S4 = <span class="number">4&#x27;d4</span>,    <span class="comment">//&quot;0111&quot;</span></span><br><span class="line">              S5 = <span class="number">4&#x27;d5</span>,    <span class="comment">//&quot;01110&quot;</span></span><br><span class="line">              S6 = <span class="number">4&#x27;d6</span>,    <span class="comment">//&quot;011100&quot;</span></span><br><span class="line">              S7 = <span class="number">4&#x27;d7</span>,    <span class="comment">//&quot;0111000&quot;</span></span><br><span class="line">              S8 = <span class="number">4&#x27;d8</span>;    <span class="comment">//&quot;01110001&quot;</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] state,next_state;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//状态跳转</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            state &lt;= next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//次态判断</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (state)</span><br><span class="line">            IDLE: next_state = a ? IDLE : S1;</span><br><span class="line">            S1: next_state = a ? S2 : S1;</span><br><span class="line">            S2: next_state = a ? S3 : S1;</span><br><span class="line">            S3: next_state = a ? S4 : S1;</span><br><span class="line">            S4: next_state = a ? IDLE : S5;</span><br><span class="line">            S5: next_state = a ? S2 : S6;</span><br><span class="line">            S6: next_state = a ? S2 : S7;</span><br><span class="line">            S7: next_state = a ? S8 : S1;</span><br><span class="line">            S8: next_state = a ? S3 : S1;   <span class="comment">//这里实际上重复检测了，重复的是“011”</span></span><br><span class="line">            <span class="keyword">default</span>: next_state = IDLE;     <span class="comment">//本来想省略一个状态的，但若省略S8，那么输出会提前一个clk输出，且不能重复检测</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//输出时序</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            match &lt;= (state == S8) ? <span class="number">1</span> : <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/*使用移位寄存器实现序列检测器会更简单</span></span><br><span class="line"><span class="comment">`timescale 1ns/1ns</span></span><br><span class="line"><span class="comment">module sequence_detect(</span></span><br><span class="line"><span class="comment">	input clk,</span></span><br><span class="line"><span class="comment">	input rst_n,</span></span><br><span class="line"><span class="comment">	input a,</span></span><br><span class="line"><span class="comment">	output reg match</span></span><br><span class="line"><span class="comment">	);</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">	reg [7:0] a_tem;</span></span><br><span class="line"><span class="comment">	</span></span><br><span class="line"><span class="comment">	always @(posedge clk or negedge rst_n)</span></span><br><span class="line"><span class="comment">		if (!rst_n)</span></span><br><span class="line"><span class="comment">			begin </span></span><br><span class="line"><span class="comment">				match &lt;= 1&#x27;b0;</span></span><br><span class="line"><span class="comment">			end</span></span><br><span class="line"><span class="comment">		else if (a_tem == 8&#x27;b0111_0001)</span></span><br><span class="line"><span class="comment">			begin</span></span><br><span class="line"><span class="comment">				match &lt;= 1&#x27;b1;</span></span><br><span class="line"><span class="comment">			end</span></span><br><span class="line"><span class="comment">		else </span></span><br><span class="line"><span class="comment">			begin	</span></span><br><span class="line"><span class="comment">				match &lt;= 1&#x27;b0;</span></span><br><span class="line"><span class="comment">			end</span></span><br><span class="line"><span class="comment">		</span></span><br><span class="line"><span class="comment">	always @(posedge clk or negedge rst_n)</span></span><br><span class="line"><span class="comment">		if (!rst_n)</span></span><br><span class="line"><span class="comment">			begin </span></span><br><span class="line"><span class="comment">				a_tem &lt;= 8&#x27;b0;</span></span><br><span class="line"><span class="comment">			end</span></span><br><span class="line"><span class="comment">		else </span></span><br><span class="line"><span class="comment">			begin</span></span><br><span class="line"><span class="comment">				a_tem &lt;= &#123;a_tem[6:0],a&#125;;</span></span><br><span class="line"><span class="comment">			end</span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">*/</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="含有无关项的序列检测"><a href="#含有无关项的序列检测" class="headerlink" title="含有无关项的序列检测*"></a>含有无关项的序列检测*</h1><ul>
<li><p>请编写一个序列检测模块，检测输入信号a是否满足011XXX110序列（长度为9位数据，前三位是011，后三位是110，中间三位不做要求），当信号满足该序列，给出指示信号match。</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240916123454507.png" alt="image-20240916123454507" style="zoom: 33%;"></p>
</li>
<li><p><strong>该题使用移位寄存器可以很好的实现</strong></p>
</li>
<li><p>源代码</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sequence_detect(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> a,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> match</span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">8</span> : <span class="number">0</span>]	 a_shift_reg;</span><br><span class="line"></span><br><span class="line">	<span class="comment">//移位寄存器</span></span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">			a_shift_reg &lt;= <span class="number">9&#x27;d0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			a_shift_reg &lt;= &#123;a_shift_reg[<span class="number">7</span> : <span class="number">0</span>], a&#125;;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">//match判断</span></span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">			match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(a_shift_reg[<span class="number">8</span> -: <span class="number">3</span>] == <span class="number">3&#x27;b011</span> &amp;&amp; a_shift_reg[<span class="number">0</span> +: <span class="number">3</span>] == <span class="number">3&#x27;b110</span>) <span class="keyword">begin</span></span><br><span class="line">				match &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">				match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="不重复序列检测"><a href="#不重复序列检测" class="headerlink" title="不重复序列检测*"></a>不重复序列检测*</h1><ul>
<li><p>请编写一个序列检测模块，检测输入信号（a）是否满足011100序列， 要求以每六个输入为一组，不检测重复序列，例如第一位数据不符合，则不考虑后五位。一直到第七位数据即下一组信号的第一位开始检测。当信号满足该序列，给出指示信号match。当不满足时给出指示信号not_match。</p>
<p>模块的接口信号图如下：（要求必须用状态机实现）</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240916134936207.png" alt="image-20240916134936207" style="zoom:50%;"></p>
</li>
<li><p><strong>添加一个ERROR状态，当出现某位出现错误是，不再检测后面的位，只是等待这组数据的结束</strong></p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Sequence_detect_no_repeat(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> data,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> match,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> not_match</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//===============================参数定义=========================</span></span><br><span class="line">    <span class="comment">//状态定义</span></span><br><span class="line">    <span class="keyword">localparam</span>  IDLE = <span class="number">4&#x27;d0</span>,</span><br><span class="line">                S1 = <span class="number">4&#x27;d1</span>,</span><br><span class="line">                S2 = <span class="number">4&#x27;d2</span>,</span><br><span class="line">                S3 = <span class="number">4&#x27;d3</span>,</span><br><span class="line">                S4 = <span class="number">4&#x27;d4</span>,</span><br><span class="line">                S5 = <span class="number">4&#x27;d5</span>,</span><br><span class="line">                ERROR = <span class="number">4&#x27;d7</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//现态与次态的定义</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span> : <span class="number">0</span>] cur_state, next_state;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//计数器</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] counter; </span><br><span class="line"></span><br><span class="line">    <span class="comment">//===============================状态机逻辑=========================</span></span><br><span class="line">    <span class="comment">//计数器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            counter &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(counter == <span class="number">5</span>) <span class="keyword">begin</span></span><br><span class="line">                counter &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                counter &lt;= counter + <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//1.状态转移</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.次态判断</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        next_state = IDLE;</span><br><span class="line">        <span class="keyword">case</span>(cur_state) </span><br><span class="line">            IDLE: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">                    next_state = S1;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    next_state = ERROR;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S1: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                    next_state = S2;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    next_state = ERROR;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S2: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                    next_state = S3;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    next_state = ERROR;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S3: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                    next_state = S4;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    next_state = ERROR;</span><br><span class="line">                <span class="keyword">end</span>                </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S4: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">                    next_state = S5;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    next_state = ERROR;</span><br><span class="line">                <span class="keyword">end</span>                </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S5: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">                    next_state = IDLE;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    next_state = ERROR;</span><br><span class="line">                <span class="keyword">end</span>                </span><br><span class="line">            <span class="keyword">end</span>        </span><br><span class="line">            ERROR: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(counter == <span class="number">5</span>) <span class="keyword">begin</span></span><br><span class="line">                    next_state = IDLE;</span><br><span class="line">                <span class="keyword">end</span> </span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    next_state = ERROR;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span>  </span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//3.输出逻辑</span></span><br><span class="line">   <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cur_state == S5 &amp;&amp; data == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">                match &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            not_match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cur_state == ERROR &amp;&amp; counter == <span class="number">&#x27;d5</span>) <span class="keyword">begin</span></span><br><span class="line">                not_match &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                not_match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="输入序列不连续的序列检测"><a href="#输入序列不连续的序列检测" class="headerlink" title="输入序列不连续的序列检测*"></a>输入序列不连续的序列检测*</h1><ul>
<li><p>请编写一个序列检测模块，输入信号端口为data，表示数据有效的指示信号端口为data_valid。当data_valid信号为高时，表示此刻的输入信号data有效，参与序列检测；当data_valid为低时，data无效，抛弃该时刻的输入。当输入序列的有效信号满足0110时，拉高序列匹配信号match。（要求用状态机实现）</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240916142134289.png" alt="image-20240916142134289" style="zoom:50%;"></p>
</li>
<li><p><strong>注意判断输出时，由于S3只是011，所以还需对此时输入data（且有效）判断</strong>：<code>cur_state == S3 &amp;&amp; data == 1&#39;b0 &amp;&amp; data_valid == 1&#39;b1</code></p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Sequence_detect_Discontinuous(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> data,</span><br><span class="line">	<span class="keyword">input</span> data_valid,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> match</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//===============================参数定义=========================</span></span><br><span class="line">    <span class="comment">//状态定义</span></span><br><span class="line">    <span class="keyword">localparam</span>  IDLE = <span class="number">2&#x27;d0</span>,</span><br><span class="line">                S1 = <span class="number">2&#x27;d1</span>,</span><br><span class="line">                S2 = <span class="number">2&#x27;d2</span>,</span><br><span class="line">                S3 = <span class="number">2&#x27;d3</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//现态与次态定义</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span> : <span class="number">0</span>] cur_state, next_state;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//===============================状态机逻辑=========================</span></span><br><span class="line">    <span class="comment">//1.状态转移</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.次态判断</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        next_state = IDLE;</span><br><span class="line">        <span class="keyword">case</span>(cur_state)</span><br><span class="line">            IDLE: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data_valid &amp;&amp; data == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">                    next_state = S1;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    next_state = IDLE;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S1: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data_valid &amp;&amp; data == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                    next_state = S2;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    next_state = S1;</span><br><span class="line">                <span class="keyword">end</span>                </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S2: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data_valid &amp;&amp; data == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                    next_state = S3;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    next_state = S2;</span><br><span class="line">                <span class="keyword">end</span>                </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S3: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data_valid &amp;&amp; data == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">                    next_state = IDLE;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    next_state = S3;</span><br><span class="line">                <span class="keyword">end</span>                </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//3.输出逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cur_state == S3 &amp;&amp; data == <span class="number">1&#x27;b0</span> &amp;&amp; data_valid == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                match &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="信号发生器"><a href="#信号发生器" class="headerlink" title="信号发生器*"></a>信号发生器*</h1><ul>
<li><p>请编写一个信号发生器模块，根据波形选择信号wave_choise发出相应的波形：wave_choice=0时，发出方波信号；wave_choice=1时，发出锯齿波信号；wave_choice=2时，发出三角波信号。</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240917163116780.png" alt="image-20240917163116780" style="zoom: 67%;"></p>
</li>
<li><p>注意<code>square_wave_cnt &lt; &#39;d10</code>（<code>1~10、11~19~0</code>）与<code>square_wave_cnt &lt; &#39;d9 || square_wave_cnt == &#39;d19</code>（<code>0~9、9~19</code>）的区别。正常来说都是50%占空比的方波，不知为何不加就会牛客网编译器就会报错</p>
<ul>
<li><p>square_wave_cnt &lt; ‘d10：</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240917163750125.png" alt="image-20240917163750125"></p>
</li>
<li><p>square_wave_cnt &lt; ‘d9 || square_wave_cnt == ‘d19</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240917163520227.png" alt="image-20240917163520227"></p>
</li>
</ul>
</li>
<li><p>源代码</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> signal_generator(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] wave_choise,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">4</span>:<span class="number">0</span>]wave</span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//方波计数器</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">4</span> : <span class="number">0</span>] square_wave_cnt;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            square_wave_cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(wave_choise == <span class="number">&#x27;d0</span>) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(square_wave_cnt == <span class="number">&#x27;d19</span>) <span class="keyword">begin</span></span><br><span class="line">                    square_wave_cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    square_wave_cnt &lt;= square_wave_cnt + <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                square_wave_cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//三角波控制器</span></span><br><span class="line">    <span class="keyword">reg</span> triangle_wave_flag; <span class="comment">//其中flag=0代表下降，=1代表上升</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            triangle_wave_flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(wave_choise == <span class="number">&#x27;d2</span>) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(wave == <span class="number">&#x27;d1</span>) <span class="keyword">begin</span></span><br><span class="line">                    triangle_wave_flag &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span>(wave == <span class="number">&#x27;d19</span>) <span class="keyword">begin</span>      <span class="comment">//其实此时是1~20的wave为上升，21~0的wave为下降</span></span><br><span class="line">                        triangle_wave_flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                triangle_wave_flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//输出选择控制</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            wave &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(wave_choise)</span><br><span class="line">                <span class="number">2&#x27;d0</span>: <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span>(square_wave_cnt &lt; <span class="number">&#x27;d9</span> || square_wave_cnt == <span class="number">&#x27;d19</span>) <span class="keyword">begin</span></span><br><span class="line">                        wave &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                        wave &lt;= <span class="number">&#x27;d20</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="number">2&#x27;d1</span>: <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span>(wave == <span class="number">&#x27;d20</span>) <span class="keyword">begin</span></span><br><span class="line">                        wave &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                        wave &lt;= wave + <span class="number">1</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="number">2&#x27;d2</span>: <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span>(triangle_wave_flag == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">                        wave &lt;= wave - <span class="number">1</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                        wave &lt;= wave + <span class="number">1</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: wave &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="数据串转并电路"><a href="#数据串转并电路" class="headerlink" title="数据串转并电路"></a>数据串转并电路</h1><ul>
<li><p>实现串并转换电路，输入端输入单bit数据，每当本模块接收到6个输入数据后，输出端输出拼接后的6bit数据。本模块输入端与上游的采用valid-ready双向握手机制，输出端与下游采用valid-only握手机制。数据拼接时先接收到的数据放到data_b的低位。电路的接口如下图所示。valid_a用来指示数据输入data_a的有效性，valid_b用来指示数据输出data_b的有效性；ready_a用来指示本模块是否准备好接收上游数据，本模块中一直拉高；clk是时钟信号；rst_n是异步复位信号。</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240917172628400.png" alt="image-20240917172628400" style="zoom: 33%;"></p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> s_to_p(</span><br><span class="line">	<span class="keyword">input</span> 				clk 		,   </span><br><span class="line">	<span class="keyword">input</span> 				rst_n		,</span><br><span class="line">	<span class="keyword">input</span>				valid_a		,</span><br><span class="line">	<span class="keyword">input</span>	 			data_a		,</span><br><span class="line"> </span><br><span class="line"> 	<span class="keyword">output</span>	<span class="keyword">reg</span> 		ready_a		,</span><br><span class="line"> 	<span class="keyword">output</span>	<span class="keyword">reg</span>			valid_b		,</span><br><span class="line">	<span class="keyword">output</span>  <span class="keyword">reg</span> [<span class="number">5</span>:<span class="number">0</span>] 	data_b</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">5</span> : <span class="number">0</span>] data_out_r;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_a &amp;&amp; ready_a) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(cnt == <span class="number">&#x27;d5</span>) <span class="keyword">begin</span></span><br><span class="line">                    cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    cnt &lt;= cnt + <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_out_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_a) <span class="keyword">begin</span></span><br><span class="line">                data_out_r &lt;= &#123;data_a, data_out_r[<span class="number">5</span> : <span class="number">1</span>]&#125;;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_b &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">&#x27;d5</span>) <span class="keyword">begin</span></span><br><span class="line">                data_b &lt;= &#123;data_a, data_out_r[<span class="number">5</span> : <span class="number">1</span>]&#125;;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            ready_a &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            ready_a &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            valid_b &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">&#x27;d5</span>) <span class="keyword">begin</span></span><br><span class="line">                valid_b &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                valid_b &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="数据累加输出"><a href="#数据累加输出" class="headerlink" title="数据累加输出*"></a>数据累加输出<em>*</em></h1><ul>
<li><p>实现串行输入数据累加输出，输入端输入8bit数据，每当模块接收到4个输入数据后，输出端输出4个接收到数据的累加结果。输入端和输出端与上下游的交互采用valid-ready双向握手机制。要求上下游均能满速传输时，数据传输无气泡，不能由于本模块的设计原因产生额外的性能损失。</p>
</li>
<li><p>电路的接口如下图所示。valid_a用来指示数据输入data_in的有效性，valid_b用来指示数据输出data_out的有效性；ready_a用来指示本模块是否准备好接收上游数据，ready_b表示下游是否准备好接收本模块的输出数据；clk是时钟信号；rst_n是异步复位信号。</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240917220618909.png" alt="image-20240917220618909" style="zoom:50%;"></p>
</li>
<li><p><strong>好好理解ready_a和ready_b信号对正常只有valid逻辑的影响，重点看代码里面的注释！</strong></p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> valid_ready(</span><br><span class="line">	<span class="keyword">input</span> 				clk 		,   </span><br><span class="line">	<span class="keyword">input</span> 				rst_n		,</span><br><span class="line">	<span class="keyword">input</span>		[<span class="number">7</span>:<span class="number">0</span>]	data_in		,</span><br><span class="line">	<span class="keyword">input</span>				valid_a		,</span><br><span class="line">	<span class="keyword">input</span>	 			ready_b		,</span><br><span class="line"> </span><br><span class="line"> 	<span class="keyword">output</span>		 		ready_a		,</span><br><span class="line"> 	<span class="keyword">output</span>	<span class="keyword">reg</span>			valid_b		,</span><br><span class="line">	<span class="keyword">output</span>  <span class="keyword">reg</span> [<span class="number">9</span>:<span class="number">0</span>] 	data_out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span> : <span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_a &amp;&amp; ready_a) <span class="keyword">begin</span>                            <span class="comment">//与输出相关的信号时，都带上ready_a就行，因为当本级准备好时，才能正常工作</span></span><br><span class="line">                <span class="keyword">if</span>(cnt == <span class="number">&#x27;d3</span>) <span class="keyword">begin</span></span><br><span class="line">                    cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    cnt &lt;= cnt + <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//数据输出</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">&#x27;d0</span> &amp;&amp; valid_a &amp;&amp; ready_a &amp;&amp; ready_b) <span class="keyword">begin</span>   <span class="comment">//这里其实不太好理解，就是当cnt == 0的时候是要开启下一次计算（正常来说），重新加载第一个数据</span></span><br><span class="line">                data_out &lt;= data_in;                                <span class="comment">//如果下一级准备好了，就正常加载，如果没有准备好，数据应该保持，</span></span><br><span class="line">            <span class="keyword">end</span>                                                     </span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(valid_a &amp;&amp; ready_a) <span class="keyword">begin</span>                       <span class="comment">//其实~ready_b成立时，ready_a == 0（根据ready_a的组合逻辑）,那么就肯定是data_out保持了</span></span><br><span class="line">                data_out &lt;= data_out + data_in;                     <span class="comment">//所以这里写法可以这样简化，没有单独写出~ready_b的情况</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//数据有效信号</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            valid_b &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">&#x27;d3</span> &amp;&amp; valid_a &amp;&amp; ready_a) <span class="keyword">begin</span>  <span class="comment">//这里很容易出错，注意当cnt==&#x27;d3时，可不一定是valid_a==1</span></span><br><span class="line">                valid_b &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(~ready_b) <span class="keyword">begin</span>          <span class="comment">//可以等效成代码：else if(valid_b &amp;&amp; ready_b)</span></span><br><span class="line">                    valid_b &lt;= valid_b;     <span class="comment">//                  valid_b &lt;= 1&#x27;d0;</span></span><br><span class="line">                <span class="keyword">end</span>                         <span class="comment">//该等效代码的理解是：运算完成后需置高1clk，在下一个时钟周期就要归0了</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span>                  <span class="comment">//如果此时下一级准备好了，说明下一级已经读到数据运算有效信号了，就拉低valid_b（就跟没有这个ready信号的正常操作一样）</span></span><br><span class="line">                    valid_b &lt;= <span class="number">1&#x27;b0</span>;        <span class="comment">//如果此时下一级还没有准备好，那么就要继续保持这个valid_b信号，直到下一级在准备好的时候能读到这个信号，知道数据已经运算有效了</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span>         <span class="comment">//这个我自己写的分支的理解是：运算有效后如果下一级模块还没有准备好(~ready)，那么该valid_b信号就要继续保持（因为如果没有准备好，所有输出数据都是要保持的）</span></span><br><span class="line">        <span class="keyword">end</span>             <span class="comment">//如果准备好了，那就正常归0（因为正常情况下valid就只会拉高1clk）</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//输出给上一级的ready</span></span><br><span class="line">    <span class="keyword">assign</span> ready_a = (valid_b &amp;&amp; ~ready_b) ? <span class="number">0</span> : <span class="number">1</span>; <span class="comment">//数据有效且下一级未准备好时 输出给上一级的ready拉高</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="非整数倍数据位宽转换24to128"><a href="#非整数倍数据位宽转换24to128" class="headerlink" title="非整数倍数据位宽转换24to128*"></a>非整数倍数据位宽转换24to128*</h1><ul>
<li><p>实现数据位宽转换电路，实现24bit数据输入转换为128bit数据输出。其中，先到的数据应置于输出的高bit位。电路的接口如下图所示。valid_in用来指示数据输入data_in的有效性，valid_out用来指示数据输出data_out的有效性；clk是时钟信号；rst_n是异步复位信号。</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240918145814104.png" alt="image-20240918145814104" style="zoom:33%;"></p>
</li>
<li><p>这里的解题思路很巧妙，输入数据是24bit，输出数据是128bit。因为128×3=24×16128×3=24×16，<strong>所以每输入16个有效数据，就可以产生三个完整的输出</strong>。<strong>因此设置一个仅在输入数据有效时工作的计数器<code>cnt</code>，计数范围是0-15。</strong></p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240919150515791.png" alt="image-20240919150515791" style="zoom: 67%;"></p>
</li>
<li><p><strong>设置一个数据暂存器<code>data_lock</code>（128bit），每当输入有效时，将数据从低位移入。</strong></p>
</li>
<li><p><strong>每当计数器<code>cnt</code>计数到5、10、15时，<code>data_out</code>要进行更新，并拉高<code>valid_out</code>一个周期。</strong></p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> width_24to128(</span><br><span class="line">	<span class="keyword">input</span> 				clk 		,   </span><br><span class="line">	<span class="keyword">input</span> 				rst_n		,</span><br><span class="line">	<span class="keyword">input</span>				valid_in	,</span><br><span class="line">	<span class="keyword">input</span>	[<span class="number">23</span>:<span class="number">0</span>]		data_in		,</span><br><span class="line"> </span><br><span class="line"> 	<span class="keyword">output</span>	<span class="keyword">reg</span>			valid_out	,</span><br><span class="line">	<span class="keyword">output</span>  <span class="keyword">reg</span> [<span class="number">127</span>:<span class="number">0</span>]	data_out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span> : <span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">127</span> : <span class="number">0</span>] data_lock;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//计数器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(cnt == <span class="number">&#x27;d15</span>) <span class="keyword">begin</span></span><br><span class="line">                    cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    cnt &lt;= cnt + <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//移位拼接</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_lock &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">                data_lock &lt;= &#123;data_lock[<span class="number">103</span> : <span class="number">0</span>], data_in&#125;;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">&#x27;d5</span> &amp;&amp; valid_in) <span class="keyword">begin</span></span><br><span class="line">                data_out &lt;= &#123;data_lock[<span class="number">119</span> : <span class="number">0</span>], data_in[<span class="number">23</span> : <span class="number">16</span>]&#125;;		<span class="comment">//在输出这组数据最后一个数的同时，这个数将被存到data_lock中，以便下次使用</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">&#x27;d10</span> &amp;&amp; valid_in) <span class="keyword">begin</span></span><br><span class="line">                data_out &lt;= &#123;data_lock[<span class="number">111</span> : <span class="number">0</span>], data_in[<span class="number">23</span> : <span class="number">8</span>]&#125;;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">&#x27;d15</span> &amp;&amp; valid_in) <span class="keyword">begin</span></span><br><span class="line">                data_out &lt;= &#123;data_lock[<span class="number">103</span> : <span class="number">0</span>], data_in[<span class="number">23</span> : <span class="number">0</span>]&#125;;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//输出有效信号</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in &amp;&amp; (cnt == <span class="number">&#x27;d5</span> || cnt == <span class="number">&#x27;d10</span> || cnt == <span class="number">&#x27;d15</span>)) <span class="keyword">begin</span></span><br><span class="line">                valid_out &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="非整数倍数据位宽转换8to12"><a href="#非整数倍数据位宽转换8to12" class="headerlink" title="非整数倍数据位宽转换8to12"></a>非整数倍数据位宽转换8to12</h1><ul>
<li><p>实现数据位宽转换电路，实现8bit数据输入转换为12bit数据输出。其中，先到的数据应置于输出的高bit位。电路的接口如下图所示。valid_in用来指示数据输入data_in的有效性，valid_out用来指示数据输出data_out的有效性；clk是时钟信号；rst_n是异步复位信号。</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240919151229197.png" alt="image-20240919151229197" style="zoom:50%;"></p>
</li>
<li><p>本题解法与上题一致</p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> width_8to12(</span><br><span class="line">	<span class="keyword">input</span> 				   clk 		,   </span><br><span class="line">	<span class="keyword">input</span> 			      rst_n		,</span><br><span class="line">	<span class="keyword">input</span>				      valid_in	,</span><br><span class="line">	<span class="keyword">input</span>	[<span class="number">7</span>:<span class="number">0</span>]			   data_in	,</span><br><span class="line"> </span><br><span class="line"> 	<span class="keyword">output</span>  <span class="keyword">reg</span>			   valid_out,</span><br><span class="line">	<span class="keyword">output</span>  <span class="keyword">reg</span> [<span class="number">11</span>:<span class="number">0</span>]   data_out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//8 * 3 = 12 * 2</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span> : <span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">11</span> : <span class="number">0</span>] data_lock;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//计数器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(cnt == <span class="number">&#x27;d2</span>) <span class="keyword">begin</span></span><br><span class="line">                    cnt &lt;= <span class="number">0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    cnt &lt;= cnt + <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//移位锁存</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_lock &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">                data_lock &lt;= &#123;data_lock[<span class="number">3</span> : <span class="number">0</span>], data_in&#125;;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in &amp;&amp; cnt == <span class="number">&#x27;d1</span>) <span class="keyword">begin</span></span><br><span class="line">                data_out &lt;= &#123;data_lock[<span class="number">7</span> : <span class="number">0</span>], data_in[<span class="number">7</span> : <span class="number">4</span>]&#125;;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(valid_in &amp;&amp; cnt == <span class="number">&#x27;d2</span>) <span class="keyword">begin</span></span><br><span class="line">                data_out &lt;= &#123;data_lock[<span class="number">3</span> : <span class="number">0</span>], data_in&#125;;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//数据有效信号</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in &amp;&amp; (cnt == <span class="number">&#x27;d1</span> || cnt == <span class="number">&#x27;d2</span>)) <span class="keyword">begin</span></span><br><span class="line">                valid_out &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="整数倍数据位宽转换8to16"><a href="#整数倍数据位宽转换8to16" class="headerlink" title="整数倍数据位宽转换8to16"></a>整数倍数据位宽转换8to16</h1><ul>
<li><p>实现数据位宽转换电路，实现8bit数据输入转换为16bit数据输出。其中，先到的8bit数据应置于输出16bit的高8位。电路的接口如下图所示。valid_in用来指示数据输入data_in的有效性，valid_out用来指示数据输出data_out的有效性；clk是时钟信号；rst_n是异步复位信号。</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240919154353458.png" alt="image-20240919154353458" style="zoom:50%;"></p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> width_8to16_integer(</span><br><span class="line">	<span class="keyword">input</span> 				    clk 		,   </span><br><span class="line">	<span class="keyword">input</span> 				    rst_n		,</span><br><span class="line">	<span class="keyword">input</span>				    valid_in	,</span><br><span class="line">	<span class="keyword">input</span>	    [<span class="number">7</span>:<span class="number">0</span>]	    data_in	    ,</span><br><span class="line"> </span><br><span class="line"> 	<span class="keyword">output</span>  <span class="keyword">reg</span>			    valid_out   ,</span><br><span class="line">	<span class="keyword">output</span>  <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]	    data_out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">15</span> : <span class="number">0</span>] data_lock;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//8 * 2 = 16</span></span><br><span class="line">    <span class="keyword">reg</span> cnt;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">                cnt &lt;= ~cnt;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//移位输出</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_lock &lt;=<span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">                data_lock &lt;= &#123;data_lock[<span class="number">7</span> : <span class="number">0</span>], data_in&#125;;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in &amp;&amp; cnt == <span class="number">&#x27;d1</span>) <span class="keyword">begin</span></span><br><span class="line">                data_out &lt;= &#123;data_lock[<span class="number">7</span> : <span class="number">0</span>], data_in&#125;;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//数据输出有效</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_in &amp;&amp; cnt == <span class="number">&#x27;d1</span>) <span class="keyword">begin</span></span><br><span class="line">                valid_out &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="状态机-非重叠的序列检测"><a href="#状态机-非重叠的序列检测" class="headerlink" title="状态机-非重叠的序列检测"></a>状态机-非重叠的序列检测</h1><ul>
<li><p>设计一个状态机，用来检测序列 10111，要求：</p>
<p>1、进行非重叠检测  即101110111 只会被检测通过一次</p>
<p>2、寄存器输出且同步输出结果（注意rst为<strong>低电平复位</strong>）</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240920140736362.png" alt="image-20240920140736362" style="zoom:33%;"></p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sequence_test1(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> data ,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> flag</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//状态定义</span></span><br><span class="line">    <span class="keyword">localparam</span>  IDLE = <span class="number">3&#x27;d0</span>,</span><br><span class="line">                S1  = <span class="number">3&#x27;d1</span>,</span><br><span class="line">                S2  = <span class="number">3&#x27;d2</span>,</span><br><span class="line">                S3  = <span class="number">3&#x27;d3</span>,</span><br><span class="line">                S4  = <span class="number">3&#x27;d4</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//现态与次态定义</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] cur_state, next_state;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//1.状态跳转</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.次态判断</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(cur_state)</span><br><span class="line">            IDLE: next_state = data == <span class="number">1</span> ? S1 : IDLE;</span><br><span class="line">            S1: next_state = data == <span class="number">0</span> ? S2 : S1;</span><br><span class="line">            S2: next_state = data == <span class="number">1</span> ? S3 : S2;</span><br><span class="line">            S3: next_state = data == <span class="number">1</span> ? S4 : S3;</span><br><span class="line">            S4: next_state = data == <span class="number">1</span> ? IDLE : S4;</span><br><span class="line">            <span class="keyword">default</span>: next_state = IDLE;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//3.输出判断</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cur_state == S4 &amp;&amp; data == <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                flag &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="状态机-重叠序列检测"><a href="#状态机-重叠序列检测" class="headerlink" title="状态机-重叠序列检测"></a>状态机-重叠序列检测</h1><ul>
<li><p>设计一个状态机，用来检测序列 1011，要求：</p>
<p>1、进行重叠检测  即10110111 会被检测通过2次</p>
<p>2、寄存器输出，在序列检测完成下一拍输出检测有效（注意rst为<strong>低电平复位</strong>）</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240920160548636.png" alt="image-20240920160548636" style="zoom: 33%;"></p>
</li>
<li><p>源文件：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sequence_test2(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> data ,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> flag</span><br><span class="line">);</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="comment">//状态定义</span></span><br><span class="line">    <span class="keyword">localparam</span>  IDLE = <span class="number">3&#x27;d0</span>,</span><br><span class="line">                S1  = <span class="number">3&#x27;d1</span>,</span><br><span class="line">                S2  = <span class="number">3&#x27;d2</span>,</span><br><span class="line">                S3  = <span class="number">3&#x27;d3</span>,</span><br><span class="line">                S4  = <span class="number">3&#x27;d4</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//现态与次态定义</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] cur_state, next_state;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//1.状态跳转</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.次态判断</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(cur_state)</span><br><span class="line">            IDLE: next_state = data == <span class="number">1</span> ? S1 : IDLE;</span><br><span class="line">            S1: next_state = data == <span class="number">0</span> ? S2 : S1;</span><br><span class="line">            S2: next_state = data == <span class="number">1</span> ? S3 : S2;</span><br><span class="line">            S3: next_state = data == <span class="number">1</span> ? S4 : S3;</span><br><span class="line">            S4: next_state = data == <span class="number">1</span> ? S1 : S2;</span><br><span class="line">            <span class="keyword">default</span>: next_state = IDLE;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//3.输出判断</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cur_state == S4) <span class="keyword">begin</span></span><br><span class="line">                flag &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="时钟分频（偶数）"><a href="#时钟分频（偶数）" class="headerlink" title="时钟分频（偶数）*"></a>时钟分频（偶数）*</h1><ul>
<li><p>请使用D触发器设计一个同时输出2/4/8分频的50%占空比的时钟分频。注意rst为<strong>低电平复位</strong></p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240920162131517.png" alt="image-20240920162131517" style="zoom: 33%;"></p>
</li>
<li><p>其实偶数分频是有些小技巧的，即利用计数器，不过之前已经会啦</p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> even_div</span><br><span class="line">    (</span><br><span class="line">    <span class="keyword">input</span>     <span class="keyword">wire</span> rst ,</span><br><span class="line">    <span class="keyword">input</span>     <span class="keyword">wire</span> clk_in,</span><br><span class="line">    <span class="keyword">output</span>    <span class="keyword">wire</span> clk_out2,</span><br><span class="line">    <span class="keyword">output</span>    <span class="keyword">wire</span> clk_out4,</span><br><span class="line">    <span class="keyword">output</span>    <span class="keyword">wire</span> clk_out8</span><br><span class="line">    );</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] clk_reg;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> clk_out2_r;</span><br><span class="line">    <span class="keyword">reg</span> clk_out4_r;</span><br><span class="line">    <span class="keyword">reg</span> clk_out8_r;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            clk_reg &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            clk_reg &lt;= clk_reg + <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            clk_out2_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            clk_out4_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            clk_out8_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            clk_out2_r &lt;= clk_reg[<span class="number">0</span>];</span><br><span class="line">            clk_out4_r &lt;= clk_reg[<span class="number">1</span>];</span><br><span class="line">            clk_out8_r &lt;= clk_reg[<span class="number">2</span>];            </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> clk_out2 = ~clk_out2_r;</span><br><span class="line">    <span class="keyword">assign</span> clk_out4 = ~clk_out4_r;</span><br><span class="line">    <span class="keyword">assign</span> clk_out8 = ~clk_out8_r;</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="自动贩售机1"><a href="#自动贩售机1" class="headerlink" title="自动贩售机1**"></a>自动贩售机1**</h1><ul>
<li><p>设计一个自动贩售机，输入货币有三种，为0.5/1/2元，饮料价格是1.5元，要求进行找零，找零只会支付0.5元。</p>
<p>ps:投入的货币会自动经过边沿检测并输出一个在时钟上升沿到1，在下降沿到0的脉冲信号</p>
<p>（d1  0.5元；d2  1元；d3  2元；out1 饮料；out2 零钱）</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240923142613137.png" alt="image-20240923142613137" style="zoom:80%;"></p>
</li>
<li><p>可以借助该题好好理解<strong>米粒（输出取决于当前状态+输入）和摩尔型（输出只取决于当前状态）的区别</strong></p>
<ul>
<li>米粒型由于当前状态与输入有关，可以放在输出逻辑里面判断输出，从而减小状态机数量，但增加输出逻辑的复杂度</li>
<li>摩尔型由于当前状态与输出无关，那么其实有很多状态只是为了指示输出，这无形中增加了状态机的数量</li>
</ul>
</li>
<li><p>米粒型版本：（状态仅表示空闲、累计0.5元、累计1元）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seller1(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> d1 ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> d2 ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> d3 ,</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> out1,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]out2</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//状态定义</span></span><br><span class="line">    <span class="keyword">parameter</span>  IDLE = <span class="number">&#x27;d0</span>,</span><br><span class="line">                S1 = <span class="number">&#x27;d1</span>,   <span class="comment">//0.5</span></span><br><span class="line">                S2 = <span class="number">&#x27;d2</span>;   <span class="comment">//1</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//现态与次态定义</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] cur_state, next_state;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//1.状态跳转</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.次态判断</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//next_state = IDLE; 因为次态判断中存在next_state = next_state;这样的写法，那么就不能把该语句放在前面，不然每次判断后next_state都只会等于IDLE</span></span><br><span class="line">        <span class="keyword">case</span>(cur_state)         <span class="comment">//主要原因在于d1，d2，d3都只拉高半个时钟周期</span></span><br><span class="line">            IDLE: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(&#123;d1,d2,d3&#125;)</span><br><span class="line">                    <span class="number">3&#x27;b100</span>: next_state = S1;</span><br><span class="line">                    <span class="number">3&#x27;b010</span>: next_state = S2;</span><br><span class="line">                    <span class="number">3&#x27;b001</span>: next_state = IDLE;</span><br><span class="line">                    <span class="keyword">default</span>: next_state = next_state;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S1: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(&#123;d1,d2,d3&#125;)</span><br><span class="line">                    <span class="number">3&#x27;b100</span>: next_state = S2;</span><br><span class="line">                    <span class="number">3&#x27;b010</span>: next_state = IDLE;</span><br><span class="line">                    <span class="number">3&#x27;b001</span>: next_state = IDLE;</span><br><span class="line">                    <span class="keyword">default</span>: next_state = next_state;</span><br><span class="line">                <span class="keyword">endcase</span>                </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S2: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(&#123;d1,d2,d3&#125;)</span><br><span class="line">                    <span class="number">3&#x27;b100</span>: next_state = IDLE;</span><br><span class="line">                    <span class="number">3&#x27;b010</span>: next_state = IDLE;</span><br><span class="line">                    <span class="number">3&#x27;b001</span>: next_state = IDLE;</span><br><span class="line">                    <span class="keyword">default</span>: next_state = next_state;</span><br><span class="line">                <span class="keyword">endcase</span>                     </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>: next_state = IDLE;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//3.输出逻辑</span></span><br><span class="line">    <span class="keyword">reg</span> out1_r;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span> : <span class="number">0</span>] out2_r;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            out1_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            out2_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(cur_state) </span><br><span class="line">                IDLE: <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span>(&#123;d1,d2,d3&#125; == <span class="number">3&#x27;b001</span>) <span class="keyword">begin</span>	<span class="comment">//这里&#123;d1,d2,d3&#125;能被捕获到也是挺神奇的</span></span><br><span class="line">                        out1_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                        out2_r &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">                    <span class="keyword">end</span>   </span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                        out1_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">                        out2_r &lt;= <span class="number">&#x27;d0</span>;                      </span><br><span class="line">                    <span class="keyword">end</span>                 </span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                S1: <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">case</span>(&#123;d1,d2,d3&#125;)</span><br><span class="line">                        <span class="number">3&#x27;b010</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d0</span>;                               </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                        <span class="number">3&#x27;b001</span>:  <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d2</span>;                               </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                        <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d0</span>;                               </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">endcase</span>                       </span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                S2: <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">case</span>(&#123;d1,d2,d3&#125;)</span><br><span class="line">                        <span class="number">3&#x27;b100</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d0</span>;                               </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                        <span class="number">3&#x27;b010</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d1</span>;                               </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                        <span class="number">3&#x27;b001</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d3</span>;                               </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                        <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d0</span>;                               </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">endcase</span>                       </span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                    out1_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    out2_r &lt;= <span class="number">&#x27;d0</span>; </span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            out1 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            out2 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            out1 &lt;= out1_r;</span><br><span class="line">            out2 &lt;= out2_r;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>摩尔型版本（<strong>状态表示可能出现的所有累积钱数</strong>）：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seller1(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> d1 ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> d2 ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> d3 ,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> out1,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]out2</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//状态定义</span></span><br><span class="line">    <span class="keyword">parameter</span>  IDLE = <span class="number">&#x27;d0</span>,</span><br><span class="line">                S1 = <span class="number">&#x27;d1</span>,   <span class="comment">//0.5</span></span><br><span class="line">                S2 = <span class="number">&#x27;d2</span>,   <span class="comment">//1</span></span><br><span class="line">                S3 = <span class="number">&#x27;d3</span>,   <span class="comment">//1.5</span></span><br><span class="line">                S4 = <span class="number">&#x27;d4</span>,   <span class="comment">//2</span></span><br><span class="line">                S5 = <span class="number">&#x27;d5</span>,   <span class="comment">//2.5</span></span><br><span class="line">                S6 = <span class="number">&#x27;d6</span>;   <span class="comment">//3</span></span><br><span class="line"> </span><br><span class="line">    <span class="comment">//现态与次态定义</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] cur_state, next_state;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//1.状态跳转</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.次态判断</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//next_state = IDLE; 因为次态判断中存在next_state = next_state;这样的写法，那么就不能把该语句放在前面，不然每次判断后next_state都只会等于IDLE</span></span><br><span class="line">        <span class="keyword">case</span>(cur_state)         <span class="comment">//主要原因在于d1，d2，d3都只拉高半个时钟周期</span></span><br><span class="line">            IDLE: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(&#123;d1,d2,d3&#125;)</span><br><span class="line">                    <span class="number">3&#x27;b100</span>: next_state = S1;</span><br><span class="line">                    <span class="number">3&#x27;b010</span>: next_state = S2;</span><br><span class="line">                    <span class="number">3&#x27;b001</span>: next_state = S4;</span><br><span class="line">                    <span class="keyword">default</span>: next_state = next_state;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S1: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(&#123;d1,d2,d3&#125;)</span><br><span class="line">                    <span class="number">3&#x27;b100</span>: next_state = S2;</span><br><span class="line">                    <span class="number">3&#x27;b010</span>: next_state = S3;</span><br><span class="line">                    <span class="number">3&#x27;b001</span>: next_state = S5;</span><br><span class="line">                    <span class="keyword">default</span>: next_state = next_state;</span><br><span class="line">                <span class="keyword">endcase</span>                </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S2: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(&#123;d1,d2,d3&#125;)</span><br><span class="line">                    <span class="number">3&#x27;b100</span>: next_state = S3;</span><br><span class="line">                    <span class="number">3&#x27;b010</span>: next_state = S4;</span><br><span class="line">                    <span class="number">3&#x27;b001</span>: next_state = S6;</span><br><span class="line">                    <span class="keyword">default</span>: next_state = next_state;</span><br><span class="line">                <span class="keyword">endcase</span>                     </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>: next_state = IDLE;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//3.输出逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            out1 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(next_state == S3 || next_state == S4 || next_state == S5 || next_state == S6) <span class="keyword">begin</span></span><br><span class="line">                out1 &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                out1 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            out2 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(next_state) </span><br><span class="line">                S4: out2 &lt;= <span class="number">&#x27;d1</span>;</span><br><span class="line">                S5: out2 &lt;= <span class="number">&#x27;d2</span>;</span><br><span class="line">                S6: out2 &lt;= <span class="number">&#x27;d3</span>;</span><br><span class="line">                <span class="keyword">default</span>: out2 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="自动贩售机2"><a href="#自动贩售机2" class="headerlink" title="自动贩售机2*"></a>自动贩售机2*</h1><ul>
<li><p>设计一个自动贩售机，输入货币有两种，为0.5/1元，饮料价格是1.5/2.5元，要求进行找零，找零只会支付0.5元。</p>
<p>ps：1、投入的货币会自动经过边沿检测并输出一个在时钟上升沿到1，在下降沿到0的脉冲信号</p>
<p>2、此题忽略出饮料后才能切换饮料的问题</p>
<p>（d1 0.5 d2 1 sel 选择饮料 out1 饮料1 out2 饮料2 out3 零钱）</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240923162758494.png" alt="image-20240923162758494" style="zoom:80%;"></p>
</li>
<li><p>与上一题类似，次态判断时加上sel判断就行</p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seller2(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> d1 ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> d2 ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> sel ,</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> out1,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> out2,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> out3</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//状态定义</span></span><br><span class="line">    <span class="keyword">localparam</span>  IDLE = <span class="number">&#x27;d0</span>,</span><br><span class="line">                S0_5 = <span class="number">&#x27;d1</span>,</span><br><span class="line">                S1   = <span class="number">&#x27;d2</span>,</span><br><span class="line">                S1_5 = <span class="number">&#x27;d3</span>,</span><br><span class="line">                S2   = <span class="number">&#x27;d4</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//现态与次态定义</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] cur_state, next_state;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//1.状态跳转</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.次态判断</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(cur_state) </span><br><span class="line">            IDLE: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(&#123;d1,d2&#125;) </span><br><span class="line">                    <span class="number">2&#x27;b10</span>: next_state = S0_5;</span><br><span class="line">                    <span class="number">2&#x27;b01</span>: next_state = S1;</span><br><span class="line">                    <span class="keyword">default</span>: next_state = next_state;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S0_5: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(&#123;d1,d2&#125;) </span><br><span class="line">                    <span class="number">2&#x27;b10</span>: next_state = S1;</span><br><span class="line">                    <span class="number">2&#x27;b01</span>: next_state = ~sel ? IDLE : S1_5;</span><br><span class="line">                    <span class="keyword">default</span>: next_state = next_state;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S1: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(&#123;d1,d2&#125;) </span><br><span class="line">                    <span class="number">2&#x27;b10</span>: next_state = ~sel ? IDLE : S1_5;</span><br><span class="line">                    <span class="number">2&#x27;b01</span>: next_state = ~sel ? IDLE : S2;</span><br><span class="line">                    <span class="keyword">default</span>: next_state = next_state;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S1_5: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(&#123;d1,d2&#125;) </span><br><span class="line">                    <span class="number">2&#x27;b10</span>: next_state = S2;</span><br><span class="line">                    <span class="number">2&#x27;b01</span>: next_state = IDLE;</span><br><span class="line">                    <span class="keyword">default</span>: next_state = next_state;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S2: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(&#123;d1,d2&#125;) </span><br><span class="line">                    <span class="number">2&#x27;b10</span>: next_state = IDLE;</span><br><span class="line">                    <span class="number">2&#x27;b01</span>: next_state = IDLE;</span><br><span class="line">                    <span class="keyword">default</span>: next_state = next_state;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                next_state = IDLE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//3.输出逻辑</span></span><br><span class="line">    <span class="keyword">reg</span> out1_r;</span><br><span class="line">    <span class="keyword">reg</span> out2_r;</span><br><span class="line">    <span class="keyword">reg</span> out3_r;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            out1_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            out2_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            out3_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(cur_state) </span><br><span class="line">                S0_5: <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">case</span>(&#123;d1,d2&#125;)</span><br><span class="line">                        <span class="number">2&#x27;b10</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out3_r &lt;= <span class="number">&#x27;d0</span>;                            </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                        <span class="number">3&#x27;b01</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= ~sel ? <span class="number">&#x27;d1</span> : <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out3_r &lt;= <span class="number">&#x27;d0</span>;                             </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                        <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out3_r &lt;= <span class="number">&#x27;d0</span>;                               </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">endcase</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                S1: <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">case</span>(&#123;d1,d2&#125;)</span><br><span class="line">                        <span class="number">2&#x27;b10</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= ~sel ? <span class="number">&#x27;d1</span> : <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out3_r &lt;= <span class="number">&#x27;d0</span>;                            </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                        <span class="number">3&#x27;b01</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= ~sel ? <span class="number">&#x27;d1</span> : <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out3_r &lt;= ~sel ? <span class="number">&#x27;d1</span> : <span class="number">&#x27;d0</span>;                             </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                        <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out3_r &lt;= <span class="number">&#x27;d0</span>;                               </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">endcase</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                S1_5: <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">case</span>(&#123;d1,d2&#125;)</span><br><span class="line">                        <span class="number">2&#x27;b10</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out3_r &lt;= <span class="number">&#x27;d0</span>;                            </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                        <span class="number">3&#x27;b01</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out2_r &lt;= sel ? <span class="number">&#x27;d1</span> : <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out3_r &lt;= <span class="number">&#x27;d0</span>;                             </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                        <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out3_r &lt;= <span class="number">&#x27;d0</span>;                               </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">endcase</span></span><br><span class="line">                <span class="keyword">end</span>     </span><br><span class="line">                S2: <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">case</span>(&#123;d1,d2&#125;)</span><br><span class="line">                        <span class="number">2&#x27;b10</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out2_r &lt;= sel ? <span class="number">&#x27;d1</span> : <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out3_r &lt;= <span class="number">&#x27;d0</span>;                            </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                        <span class="number">3&#x27;b01</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out2_r &lt;= sel ? <span class="number">&#x27;d1</span> : <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out3_r &lt;= <span class="number">&#x27;d1</span>;                             </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                        <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                            out1_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out2_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                            out3_r &lt;= <span class="number">&#x27;d0</span>;                               </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">endcase</span></span><br><span class="line">                <span class="keyword">end</span>  </span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                    out1_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                    out2_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                    out3_r &lt;= <span class="number">&#x27;d0</span>;                    </span><br><span class="line">                <span class="keyword">end</span>               </span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            out1 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            out2 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            out3 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            out1 &lt;= out1_r;</span><br><span class="line">            out2 &lt;= out2_r;</span><br><span class="line">            out3 &lt;= out3_r;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<hr>
</li>
</ul>
<h1 id="占空比50-的奇数分频"><a href="#占空比50-的奇数分频" class="headerlink" title="占空比50%的奇数分频*"></a>占空比50%的奇数分频*</h1><ul>
<li><p>设计一个同时输出7分频的时钟分频器，占空比要求为50%。注意rst为<strong>低电平复位</strong></p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240925142052058.png" alt="image-20240925142052058"></p>
</li>
<li><p><strong>分别利用上升沿和下降沿对计数器进行判断，最后对结果取或</strong></p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240925142232868.png" alt="image-20240925142232868"></p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> odo_div_or(</span><br><span class="line">    <span class="keyword">input</span>    <span class="keyword">wire</span>  rst ,</span><br><span class="line">    <span class="keyword">input</span>    <span class="keyword">wire</span>  clk_in,</span><br><span class="line">    <span class="keyword">output</span>   <span class="keyword">wire</span>  clk_out7</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] cnt;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">7</span> - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                cnt &lt;= cnt + <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//上升沿判断</span></span><br><span class="line">    <span class="keyword">reg</span> clk_up;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            clk_up &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">7</span> / <span class="number">2</span>) <span class="keyword">begin</span></span><br><span class="line">                clk_up &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(cnt == <span class="number">6</span>) <span class="keyword">begin</span></span><br><span class="line">                    clk_up &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    clk_up &lt;= clk_up;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//下升沿判断</span></span><br><span class="line">    <span class="keyword">reg</span> clk_down;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            clk_down &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">7</span> / <span class="number">2</span>) <span class="keyword">begin</span></span><br><span class="line">                clk_down &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(cnt == <span class="number">6</span>) <span class="keyword">begin</span></span><br><span class="line">                    clk_down &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    clk_down &lt;= clk_down;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> clk_out7 = clk_up | clk_down;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="任意小数分频"><a href="#任意小数分频" class="headerlink" title="任意小数分频*"></a>任意小数分频*</h1><ul>
<li><p>请设计一个可以实现任意小数分频的时钟分频器，比如说8.7分频的时钟信号，注意rst为<strong>低电平复位</strong>。</p>
</li>
<li><p>假设输出<code>clk_out</code>是输入<code>clk_in</code>的N<em>N</em>分频。首先要将分频系数N<em>N</em>化为分数形式，比如4.75→$\frac{19}{4}$，3.4→$\frac{34}{10}$。本题中，8.7可以化为$\frac{87}{10}$。这意味着在87个<code>clk_in</code>周期内输出10个<code>clk_out</code>周期就可以实现分频。</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240925154025505.png" alt="image-20240925154025505" style="zoom: 67%;"></p>
</li>
<li><p>然后采用若干种（一般是两种）整数分频在87个原周期<code>clk_in</code>内产生10个新时钟周期<code>clk_out</code>。整数分频的分频系数有很多种选择，但要尽可能接近，提高<code>clk_out</code>的均匀度。一般推荐在小数分频系数N<em>N</em>的附近选取。因为8&lt;N&lt;9，所以两个整数分频系数是8和9。接着要计算87个<code>clk_out</code>周期分别有多少个是8分频和9分频的。设每10个<code>clk_out</code>中有<em>x</em>个8分频输出和<em>y</em>个9分频输出，则可列出如下方程：</p>
<script type="math/tex; mode=display">
x+y=10 \\
8x+9y = 87</script></li>
<li><p>可得x=3，y=7。也就是3个8分频和7个9分频一组，循环输出，就等效于8.7分频。 最后安排组内8分频和9分频的位置。这里的方法也不固定，不过本题要求3个8分频先输出，再输出7个9分频，如下图。</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240925154456206.png" alt="image-20240925154456206"></p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> div_M_N(</span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> clk_in,</span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> rst,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> clk_out</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">parameter</span> M_N = <span class="number">8&#x27;d87</span>; </span><br><span class="line">    <span class="keyword">parameter</span> c89 = <span class="number">8&#x27;d24</span>; <span class="comment">// 8/9时钟切换点</span></span><br><span class="line">    <span class="keyword">parameter</span> div_e = <span class="number">5&#x27;d8</span>; <span class="comment">//偶数周期</span></span><br><span class="line">    <span class="keyword">parameter</span> div_o = <span class="number">5&#x27;d9</span>; <span class="comment">//奇数周期</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//分频器内部计数器</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span> : <span class="number">0</span>] cnt_in;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//分频转换标志</span></span><br><span class="line">    <span class="keyword">reg</span> div_flag;       <span class="comment">//0表示偶数分配，1表示奇数分频</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//外部总计数器</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">6</span> : <span class="number">0</span>] cnt_out;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//1.分频器内部计数器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            cnt_in &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(~div_flag) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(cnt_in == div_e - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                    cnt_in &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    cnt_in &lt;= cnt_in + <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span> </span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(cnt_in == div_o - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                    cnt_in &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    cnt_in &lt;= cnt_in + <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span>                </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.外部计数器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            cnt_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt_out == M_N - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                cnt_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                cnt_out &lt;= cnt_out + <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//3.分频转化器逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            div_flag &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt_out == M_N - <span class="number">1</span> || cnt_out == c89 - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                div_flag &lt;= ~div_flag;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                div_flag &lt;= div_flag;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//4.时钟输出</span></span><br><span class="line">    <span class="keyword">reg</span> clk_out_r;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            clk_out_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">// if(~div_flag) begin      //这种是在先低后高的情况下</span></span><br><span class="line">            <span class="comment">//     if(cnt_in == (div_e / 2 - 1 ) || cnt_in == div_e - 1) begin</span></span><br><span class="line">            <span class="comment">//         clk_out_r &lt;= ~clk_out_r;</span></span><br><span class="line">            <span class="comment">//     end</span></span><br><span class="line">            <span class="comment">// end</span></span><br><span class="line">            <span class="comment">// else begin</span></span><br><span class="line">            <span class="comment">//     if(cnt_in == div_o / 2 || cnt_in == div_o - 1) begin</span></span><br><span class="line">            <span class="comment">//         clk_out_r &lt;= ~clk_out_r;</span></span><br><span class="line">            <span class="comment">//     end                </span></span><br><span class="line">            <span class="comment">// end</span></span><br><span class="line"></span><br><span class="line">            <span class="keyword">if</span>(~div_flag) <span class="keyword">begin</span>         <span class="comment">//题目要求是先高后低</span></span><br><span class="line">                <span class="keyword">if</span>(cnt_in &lt;= (div_e / <span class="number">2</span> - <span class="number">1</span> )) <span class="keyword">begin</span></span><br><span class="line">                    clk_out_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    clk_out_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(cnt_in &lt;= div_o /<span class="number">4</span> + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                    clk_out_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">end</span>               </span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    clk_out_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span> </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> clk_out = clk_out_r;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="无占空比要去的奇数分频"><a href="#无占空比要去的奇数分频" class="headerlink" title="无占空比要去的奇数分频"></a>无占空比要去的奇数分频</h1><ul>
<li><p>请设计一个同时输出5分频的时钟分频器，本题对占空比没有要求</p>
</li>
<li><p>对占空比没有要求的话，仅在上升沿计数就好</p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> odd_div(</span><br><span class="line">    <span class="keyword">input</span>     <span class="keyword">wire</span> rst ,</span><br><span class="line">    <span class="keyword">input</span>     <span class="keyword">wire</span> clk_in,</span><br><span class="line">    <span class="keyword">output</span>    <span class="keyword">wire</span> clk_out5</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//计数器</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">&#x27;d4</span>) <span class="keyword">begin</span></span><br><span class="line">                cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                cnt &lt;= cnt + <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//上升沿判断</span></span><br><span class="line">    <span class="keyword">reg</span> clk_up;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            clk_up &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">2</span>) <span class="keyword">begin</span></span><br><span class="line">                clk_up &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">                clk_up &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> clk_out5 = clk_up;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="根据状态转移写状态机-三段式"><a href="#根据状态转移写状态机-三段式" class="headerlink" title="根据状态转移写状态机-三段式"></a>根据状态转移写状态机-三段式</h1><ul>
<li><p>如图所示为两种状态机中的一种，请根据状态转移图写出代码，状态转移线上的0/0等表示的意思是过程中data/flag的值。</p>
<p>要求：</p>
<p>1、 必须使用对应类型的状态机</p>
<p>2、 使用三段式描述方法，输出判断要求要用到对现态的判断</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240926132356818.png" alt="image-20240926132356818" style="zoom:80%;"></p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240926132428378.png" alt="image-20240926132428378" style="zoom:80%;"></p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> fsm1(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> data ,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> flag</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//状态定义</span></span><br><span class="line">    <span class="keyword">parameter</span>   S0 = <span class="number">2&#x27;d0</span>,</span><br><span class="line">                S1 = <span class="number">2&#x27;d1</span>,</span><br><span class="line">                S2 = <span class="number">2&#x27;d2</span>,</span><br><span class="line">                S3 = <span class="number">2&#x27;d3</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//现态与次态定义</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span> : <span class="number">0</span>] cur_state, next_state;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//1.状态跳转</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= S0;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.次态判断</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        next_state = cur_state;</span><br><span class="line">        <span class="keyword">case</span>(cur_state)</span><br><span class="line">            S0: next_state = data ? S1 : S0;</span><br><span class="line">            S1: next_state = data ? S2 : S1;</span><br><span class="line">            S2: next_state = data ? S3 : S2;</span><br><span class="line">            S3: next_state = data ? S0 : S3;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//3.输出判断</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cur_state == S3 &amp;&amp; data == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                flag &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>
<h1 id="根据状态转移写状态机-二段式"><a href="#根据状态转移写状态机-二段式" class="headerlink" title="根据状态转移写状态机-二段式"></a>根据状态转移写状态机-二段式</h1><ul>
<li><p>如图所示为两种状态机中的一种，请根据状态转移图写出代码，状态转移线上的0/0等表示的意思是过程中data/flag的值。</p>
<p>要求：</p>
<p>1、 必须使用对应类型的状态机</p>
<p>2、 使用二段式描述方法</p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240926133500919.png" alt="image-20240926133500919" style="zoom:80%;"></p>
<p><img src="/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/image-20240926133518169.png" alt="image-20240926133518169" style="zoom:80%;"></p>
</li>
<li><p>源代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> fsm2(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> data ,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> flag</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//状态定义</span></span><br><span class="line">    <span class="keyword">parameter</span>   S0 = <span class="number">3&#x27;d0</span>,</span><br><span class="line">                S1 = <span class="number">3&#x27;d1</span>,</span><br><span class="line">                S2 = <span class="number">3&#x27;d2</span>,</span><br><span class="line">                S3 = <span class="number">3&#x27;d3</span>,</span><br><span class="line">                S4 = <span class="number">3&#x27;d4</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//现态与次态定义</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span> : <span class="number">0</span>] cur_state, next_state;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//1.状态跳转</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= S0;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cur_state &lt;= next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//2.次态判断与输出判断</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        next_state = cur_state;</span><br><span class="line">        flag = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">case</span>(cur_state)</span><br><span class="line">            S0: <span class="keyword">begin</span></span><br><span class="line">                next_state = data ? S1 : S0;</span><br><span class="line">                flag = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S1: <span class="keyword">begin</span></span><br><span class="line">                next_state = data ? S2 : S1;</span><br><span class="line">                flag = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S2: <span class="keyword">begin</span></span><br><span class="line">                next_state = data ? S3 : S2;</span><br><span class="line">                flag = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S3: <span class="keyword">begin</span></span><br><span class="line">                next_state = data ? S4 : S3;</span><br><span class="line">                flag = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S4: <span class="keyword">begin</span></span><br><span class="line">                next_state = data ? S1 : S0;</span><br><span class="line">                flag = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<hr>

    </div>

    
    
    
        <div class="reward-container">
  <div>欢迎来到ssy的世界</div>
  <button onclick="var qr = document.getElementById('qr'); qr.style.display = (qr.style.display === 'none') ? 'block' : 'none';">
    打赏
  </button>
  <div id="qr" style="display: none;">
      
      <div style="display: inline-block;">
        <img src="/images/WeChaPay.jpg" alt="ssy 微信支付">
        <p>微信支付</p>
      </div>

  </div>
</div>

        

<div>
<ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者： </strong>ssy
  </li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="http://ssy的小天地.com/2024/01/10/Verilog%E4%B9%8B%E8%BF%9B%E9%98%B6%E7%BA%A7%E5%88%B7%E9%A2%98/" title="Verilog之进阶级刷题">http://ssy的小天地.com/2024/01/10/Verilog之进阶级刷题/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fa fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！
  </li>
</ul>
</div>


      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/Verilog/" rel="tag"># Verilog</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2023/12/24/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8BFIFO/" rel="prev" title="FPGA数字信号处理之FIFO">
      <i class="fa fa-chevron-left"></i> FPGA数字信号处理之FIFO
    </a></div>
      <div class="post-nav-item">
    <a href="/2024/01/18/FPGA%E5%AE%9E%E7%8E%B0CNN%E4%B9%8B%E5%8D%B7%E7%A7%AF%E7%A5%9E%E7%BB%8F%E7%BD%91%E7%BB%9C%E7%90%86%E8%AE%BA%E5%9F%BA%E7%A1%80/" rel="next" title="FPGA实现CNN之卷积神经网络理论基础">
      FPGA实现CNN之卷积神经网络理论基础 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%BE%93%E5%85%A5%E5%BA%8F%E5%88%97%E8%BF%9E%E7%BB%AD%E7%9A%84%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B"><span class="nav-number">1.</span> <span class="nav-text">输入序列连续的序列检测</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%90%AB%E6%9C%89%E6%97%A0%E5%85%B3%E9%A1%B9%E7%9A%84%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B"><span class="nav-number">2.</span> <span class="nav-text">含有无关项的序列检测*</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E4%B8%8D%E9%87%8D%E5%A4%8D%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B"><span class="nav-number">3.</span> <span class="nav-text">不重复序列检测*</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%BE%93%E5%85%A5%E5%BA%8F%E5%88%97%E4%B8%8D%E8%BF%9E%E7%BB%AD%E7%9A%84%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B"><span class="nav-number">4.</span> <span class="nav-text">输入序列不连续的序列检测*</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8"><span class="nav-number">5.</span> <span class="nav-text">信号发生器*</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%95%B0%E6%8D%AE%E4%B8%B2%E8%BD%AC%E5%B9%B6%E7%94%B5%E8%B7%AF"><span class="nav-number">6.</span> <span class="nav-text">数据串转并电路</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%95%B0%E6%8D%AE%E7%B4%AF%E5%8A%A0%E8%BE%93%E5%87%BA"><span class="nav-number">7.</span> <span class="nav-text">数据累加输出*</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E9%9D%9E%E6%95%B4%E6%95%B0%E5%80%8D%E6%95%B0%E6%8D%AE%E4%BD%8D%E5%AE%BD%E8%BD%AC%E6%8D%A224to128"><span class="nav-number">8.</span> <span class="nav-text">非整数倍数据位宽转换24to128*</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E9%9D%9E%E6%95%B4%E6%95%B0%E5%80%8D%E6%95%B0%E6%8D%AE%E4%BD%8D%E5%AE%BD%E8%BD%AC%E6%8D%A28to12"><span class="nav-number">9.</span> <span class="nav-text">非整数倍数据位宽转换8to12</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%95%B4%E6%95%B0%E5%80%8D%E6%95%B0%E6%8D%AE%E4%BD%8D%E5%AE%BD%E8%BD%AC%E6%8D%A28to16"><span class="nav-number">10.</span> <span class="nav-text">整数倍数据位宽转换8to16</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%8A%B6%E6%80%81%E6%9C%BA-%E9%9D%9E%E9%87%8D%E5%8F%A0%E7%9A%84%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B"><span class="nav-number">11.</span> <span class="nav-text">状态机-非重叠的序列检测</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%8A%B6%E6%80%81%E6%9C%BA-%E9%87%8D%E5%8F%A0%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B"><span class="nav-number">12.</span> <span class="nav-text">状态机-重叠序列检测</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%97%B6%E9%92%9F%E5%88%86%E9%A2%91%EF%BC%88%E5%81%B6%E6%95%B0%EF%BC%89"><span class="nav-number">13.</span> <span class="nav-text">时钟分频（偶数）*</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%87%AA%E5%8A%A8%E8%B4%A9%E5%94%AE%E6%9C%BA1"><span class="nav-number">14.</span> <span class="nav-text">自动贩售机1**</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%87%AA%E5%8A%A8%E8%B4%A9%E5%94%AE%E6%9C%BA2"><span class="nav-number">15.</span> <span class="nav-text">自动贩售机2*</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%8D%A0%E7%A9%BA%E6%AF%9450-%E7%9A%84%E5%A5%87%E6%95%B0%E5%88%86%E9%A2%91"><span class="nav-number">16.</span> <span class="nav-text">占空比50%的奇数分频*</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E4%BB%BB%E6%84%8F%E5%B0%8F%E6%95%B0%E5%88%86%E9%A2%91"><span class="nav-number">17.</span> <span class="nav-text">任意小数分频*</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%97%A0%E5%8D%A0%E7%A9%BA%E6%AF%94%E8%A6%81%E5%8E%BB%E7%9A%84%E5%A5%87%E6%95%B0%E5%88%86%E9%A2%91"><span class="nav-number">18.</span> <span class="nav-text">无占空比要去的奇数分频</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%A0%B9%E6%8D%AE%E7%8A%B6%E6%80%81%E8%BD%AC%E7%A7%BB%E5%86%99%E7%8A%B6%E6%80%81%E6%9C%BA-%E4%B8%89%E6%AE%B5%E5%BC%8F"><span class="nav-number">19.</span> <span class="nav-text">根据状态转移写状态机-三段式</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%A0%B9%E6%8D%AE%E7%8A%B6%E6%80%81%E8%BD%AC%E7%A7%BB%E5%86%99%E7%8A%B6%E6%80%81%E6%9C%BA-%E4%BA%8C%E6%AE%B5%E5%BC%8F"><span class="nav-number">20.</span> <span class="nav-text">根据状态转移写状态机-二段式</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="ssy"
      src="/images/ssy.png">
  <p class="site-author-name" itemprop="name">ssy</p>
  <div class="site-description" itemprop="description">满怀希望 就会所向披靡</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">142</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">39</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/ssy1938010014" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;ssy1938010014" rel="noopener" target="_blank"><i class="fa fa-fw fa-github"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://m.weibo.cn/u/5469432500?uid=5469432500&t=0&luicode=10000011&lfid=100103type=1&q=JIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" title="Weibo → https:&#x2F;&#x2F;m.weibo.cn&#x2F;u&#x2F;5469432500?uid&#x3D;5469432500&amp;t&#x3D;0&amp;luicode&#x3D;10000011&amp;lfid&#x3D;100103type%3D1%26q%3DJIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" rel="noopener" target="_blank"><i class="fa fa-fw fa-weibo"></i>Weibo</a>
      </span>
  </div>
  <div class="cc-license motion-element" itemprop="license">
    <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" class="cc-opacity" rel="noopener" target="_blank"><img src="/images/cc-by-nc-sa.svg" alt="Creative Commons"></a>
  </div>


  <div class="links-of-blogroll motion-element">
    <div class="links-of-blogroll-title">
      <i class="fa fa-fw fa-link"></i>
      Links
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="http://ssy1938010014.github.io/" title="http:&#x2F;&#x2F;ssy1938010014.github.io" rel="noopener" target="_blank">ssy的小天地</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://y006.github.io/" title="http:&#x2F;&#x2F;y006.github.io" rel="noopener" target="_blank">邱院士的Blog</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://bengoooo.github.io/" title="http:&#x2F;&#x2F;BENgoooo.github.io" rel="noopener" target="_blank">赵总的Blog</a>
        </li>
    </ul>
  </div>

      </div>
        <iframe frameborder="no" border="0" marginwidth="0" marginheight="0" width=330 height=86 src="//music.163.com/outchain/player?type=2&id=1469041281&auto=1&height=66"></iframe>
    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2024</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">ssy</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

        
<div class="busuanzi-count">
  <script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script size="300" alpha="0.6" zIndex="-1" src="//cdn.jsdelivr.net/gh/theme-next/theme-next-canvas-ribbon@1/canvas-ribbon.js"></script>
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/pjax/pjax.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>

  <script>
var pjax = new Pjax({
  selectors: [
    'head title',
    '#page-configurations',
    '.content-wrap',
    '.post-toc-wrap',
    '.languages',
    '#pjax'
  ],
  switches: {
    '.post-toc-wrap': Pjax.switches.innerHTML
  },
  analytics: false,
  cacheBust: false,
  scrollTo : !CONFIG.bookmark.enable
});

window.addEventListener('pjax:success', () => {
  document.querySelectorAll('script[data-pjax], script#page-configurations, #pjax script').forEach(element => {
    var code = element.text || element.textContent || element.innerHTML || '';
    var parent = element.parentNode;
    parent.removeChild(element);
    var script = document.createElement('script');
    if (element.id) {
      script.id = element.id;
    }
    if (element.className) {
      script.className = element.className;
    }
    if (element.type) {
      script.type = element.type;
    }
    if (element.src) {
      script.src = element.src;
      // Force synchronous loading of peripheral JS.
      script.async = false;
    }
    if (element.dataset.pjax !== undefined) {
      script.dataset.pjax = '';
    }
    if (code !== '') {
      script.appendChild(document.createTextNode(code));
    }
    parent.appendChild(script);
  });
  NexT.boot.refresh();
  // Define Motion Sequence & Bootstrap Motion.
  if (CONFIG.motion.enable) {
    NexT.motion.integrator
      .init()
      .add(NexT.motion.middleWares.subMenu)
      .add(NexT.motion.middleWares.postList)
      .bootstrap();
  }
  NexT.utils.updateSidebarPosition();
});
</script>


  <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three.min.js"></script>
    <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three-waves.min.js"></script>


  




  
<script src="/js/local-search.js"></script>









<script data-pjax>
document.querySelectorAll('.pdfobject-container').forEach(element => {
  let url = element.dataset.target;
  let pdfOpenParams = {
    navpanes : 0,
    toolbar  : 0,
    statusbar: 0,
    pagemode : 'thumbs',
    view     : 'FitH'
  };
  let pdfOpenFragment = '#' + Object.entries(pdfOpenParams).map(([key, value]) => `${key}=${encodeURIComponent(value)}`).join('&');
  let fullURL = `/lib/pdf/web/viewer.html?file=${encodeURIComponent(url)}${pdfOpenFragment}`;

  if (NexT.utils.supportsPDFs()) {
    element.innerHTML = `<embed class="pdfobject" src="${url + pdfOpenFragment}" type="application/pdf" style="height: ${element.dataset.height};">`;
  } else {
    element.innerHTML = `<iframe src="${fullURL}" style="height: ${element.dataset.height};" frameborder="0"></iframe>`;
  }
});
</script>




    <div id="pjax">
  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
          load: ['[tex]/mhchem'],
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
          packages: {'[+]': ['mhchem']},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  

    </div>
</body>
</html>
