{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529117200183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529117200199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 23:46:39 2018 " "Processing started: Fri Jun 15 23:46:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529117200199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117200199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117200199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529117202388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529117202388 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "FUNSLL Parametros.v(51) " "Verilog HDL Declaration error at Parametros.v(51): identifier \"FUNSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 51 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224395 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "FUNSRA Parametros.v(52) " "Verilog HDL Declaration error at Parametros.v(52): identifier \"FUNSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 52 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224395 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "TopDE.v(358) " "Verilog HDL Module Instantiation warning at TopDE.v(358): ignored dangling comma in List of Port Connections" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1529117224395 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TopDE TopDE.v(39) " "Ignored design unit \"TopDE\" at TopDE.v(39) due to previous errors" {  } { { "TopDE.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/TopDE.v" 39 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1529117224395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 0 0 " "Found 0 design units, including 0 entities, in source file topde.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224395 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224395 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224395 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224395 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224395 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224410 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_uni.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/datapath_uni.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_multi.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/datapath_multi.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224426 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_pipem.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/datapath_pipem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224441 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_uni.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/control_uni.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_multi.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/control_multi.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224457 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_pipem.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/control_pipem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224473 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224488 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alucontrol.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/alucontrol.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/registers.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnitM " "Found entity 1: HazardUnitM" {  } { { "CPU/HazardUnitM.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/HazardUnitM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitM " "Found entity 1: ForwardUnitM" {  } { { "CPU/ForwardUnitM.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/ForwardUnitM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_pipem.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/branch_pipem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/clock_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/clock_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_Interface " "Found entity 1: CLOCK_Interface" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/CLOCK_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file tempo/break_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "Tempo/oneshot.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/mono.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/mono.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono " "Found entity 1: mono" {  } { { "Tempo/mono.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/mono.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/breaker.v 2 2 " "Found 2 design units, including 2 entities, in source file tempo/breaker.v" { { "Info" "ISGN_ENTITY_NAME" "1 breaker_lpm_constant_kva " "Found entity 1: breaker_lpm_constant_kva" {  } { { "Tempo/breaker.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/breaker.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224598 ""} { "Info" "ISGN_ENTITY_NAME" "2 breaker " "Found entity 2: breaker" {  } { { "Tempo/breaker.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/breaker.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Tempo/reset_delay.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main " "Found entity 1: PLL_Main" {  } { { "Tempo/PLL_Main.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main_0002 " "Found entity 1: PLL_Main_0002" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/codememory_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file memoria/codememory_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224629 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/datamemory_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file memoria/datamemory_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224645 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memory_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file memoria/memory_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memstore.v 0 0 " "Found 0 design units, including 0 entities, in source file memoria/memstore.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224660 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memload.v 0 0 " "Found 0 design units, including 0 entities, in source file memoria/memload.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/userdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/userdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/usercodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Memoria/UserCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224691 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file stopwatch/stopwatch_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_divider_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch_divider_clk " "Found entity 1: Stopwatch_divider_clk" {  } { { "stopwatch/Stopwatch_divider_clk.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/stopwatch/Stopwatch_divider_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador_Interface " "Found entity 1: Sintetizador_Interface" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Sintetizador_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/syscallsynthcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyscallSynthControl " "Found entity 1: SyscallSynthControl" {  } { { "Sintetizador/SyscallSynthControl.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SyscallSynthControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthesizer.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SampleSynthesizer " "Found entity 1: SampleSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Synthesizer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224754 ""} { "Info" "ISGN_ENTITY_NAME" "2 PolyphonicSynthesizer " "Found entity 2: PolyphonicSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Synthesizer.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 SynthControl " "Found entity 1: SynthControl" {  } { { "Sintetizador/SynthControl.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SynthControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador " "Found entity 1: Sintetizador" {  } { { "Sintetizador/Sintetizador.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Sintetizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 SineTable " "Found entity 1: SineTable" {  } { { "Sintetizador/SineTable.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SineTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinecalculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineCalculator " "Found entity 1: SineCalculator" {  } { { "Sintetizador/SineCalculator.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/SineCalculator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Oscillator.sv(12) " "Verilog HDL Declaration information at Oscillator.sv(12): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Oscillator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529117224816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/oscillator.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OscillatorSine (SystemVerilog) " "Found design unit 1: OscillatorSine (SystemVerilog)" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Oscillator.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224832 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscillator " "Found entity 1: Oscillator" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Oscillator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/notetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/notetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteTable " "Found entity 1: NoteTable" {  } { { "Sintetizador/NoteTable.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/NoteTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/note.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/note.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoteController " "Found entity 1: NoteController" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Note.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224895 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoteInfoDatabase " "Found entity 2: NoteInfoDatabase" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Note.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/filter.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/filter.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilterSine (SystemVerilog) " "Found design unit 1: DigitalFilterSine (SystemVerilog)" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Filter.sv" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224910 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/envelope.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envelope " "Found entity 1: Envelope" {  } { { "Sintetizador/Envelope.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Envelope.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHANNEL channel Channel.sv(7) " "Verilog HDL Declaration information at Channel.sv(7): object \"CHANNEL\" differs only in case from object \"channel\" in the same scope" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Channel.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529117224926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/channel.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChannelBank " "Found entity 1: ChannelBank" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Channel.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224941 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mixer " "Found entity 2: Mixer" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Channel.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 TecladoPS2_Interface " "Found entity 1: TecladoPS2_Interface" {  } { { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/TecladoPS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouseps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MousePS2_Interface " "Found entity 1: MousePS2_Interface" {  } { { "PS2/MousePS2_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/MousePS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladoPS2 " "Found entity 1: tecladoPS2" {  } { { "PS2/tecladoPS2.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/tecladoPS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/scan2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2ascii " "Found entity 1: scan2ascii" {  } { { "PS2/scan2ascii.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/scan2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117224988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117224988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2/PS2_Controller.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouse_hugo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_hugo " "Found entity 1: mouse_hugo" {  } { { "PS2/mouse_hugo.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/mouse_hugo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "PS2/keyscan.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "PS2/keyboard.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225066 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(6) " "Verilog HDL Declaration error at Parametros.v(6): identifier \"ON\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225066 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(7) " "Verilog HDL Declaration error at Parametros.v(7): identifier \"OFF\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225066 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"ZERO\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPAND\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPXOR\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPADD\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPSUB\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPSLT\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPGE\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPGEU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPSLL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPSRL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(22) " "Verilog HDL Declaration error at Parametros.v(22): identifier \"OPSRA\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPLUI Parametros.v(23) " "Verilog HDL Declaration error at Parametros.v(23): identifier \"OPLUI\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMUL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"OPMUL\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULH Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"OPMULH\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPMULHU Parametros.v(26) " "Verilog HDL Declaration error at Parametros.v(26): identifier \"OPMULHU\" is already declared in the present scope" {  } { { "../Parametros.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Parametros.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file lfsr/lfsr_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_word.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_word " "Found entity 1: LFSR_word" {  } { { "lfsr/LFSR_word.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/lfsr/LFSR_word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225082 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_Interface.v(46) " "Verilog HDL information at IrDA_Interface.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_Interface.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529117225098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_Interface " "Found entity 1: IrDA_Interface" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_Interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225098 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_transmitter.v(73) " "Verilog HDL information at IrDA_transmitter.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_transmitter.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529117225098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_transmitter " "Found entity 1: IrDA_transmitter" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225113 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_receiver.v(160) " "Verilog HDL information at IrDA_receiver.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_receiver.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529117225113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_receiver " "Found entity 1: IrDA_receiver" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file irda/irda_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225129 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_decoder.v(101) " "Verilog HDL information at IrDA_decoder.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_decoder.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529117225129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_decoder " "Found entity 1: IrDA_decoder" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_clk " "Found entity 1: IrDA_clk" {  } { { "IrDA/IrDA_clk.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/display7_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/display7_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7_Interface " "Found entity 1: Display7_Interface" {  } { { "Display7/Display7_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Display7/Display7_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Display7/decoder7.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Display7/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiocodec_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCODEC_Interface " "Found entity 1: AudioCODEC_Interface" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/AudioCODEC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "AudioCODEC/I2C_Controller.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "AudioCODEC/I2C_AV_Config.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiovideo_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioVideo_PLL " "Found entity 1: AudioVideo_PLL" {  } { { "AudioCODEC/AudioVideo_PLL.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/AudioVideo_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "AudioCODEC/audio_converter.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "AudioCODEC/audio_clock.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/AudioCODEC/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA/VGA_Interface.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VGA_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll " "Found entity 1: VgaPll" {  } { { "VGA/VgaPll.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VgaPll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll/vgapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll_0002 " "Found entity 1: VgaPll_0002" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VgaPll/VgaPll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgaadapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgaadapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaAdapter " "Found entity 1: VgaAdapter" {  } { { "VGA/VgaAdapter.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VgaAdapter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA/VGA_Audio_PLL.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/regdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/regdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDisplay " "Found entity 1: RegDisplay" {  } { { "VGA/RegDisplay.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/RegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hexfont.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hexfont.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexFont " "Found entity 1: HexFont" {  } { { "VGA/HexFont.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/HexFont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/memoryvga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/memoryvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA " "Found entity 1: MemoryVGA" {  } { { "VGA/MemoryVGA.v" "" { Text "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/VGA/MemoryVGA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529117225332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225504 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 364 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 364 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529117225962 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 15 23:47:05 2018 " "Processing ended: Fri Jun 15 23:47:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529117225962 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529117225962 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529117225962 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529117225962 ""}
