{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604386542173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604386542173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 14:55:41 2020 " "Processing started: Tue Nov 03 14:55:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604386542173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604386542173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adderwxwjw -c adderwxwjw " "Command: quartus_map --read_settings_files=on --write_settings_files=off adderwxwjw -c adderwxwjw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604386542173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1604386542360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "D:/wx19030419wjw19074104/WX/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604386542391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604386542391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderwxwjw.v 1 1 " "Found 1 design units, including 1 entities, in source file adderwxwjw.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderwxwjw " "Found entity 1: adderwxwjw" {  } { { "adderwxwjw.v" "" { Text "D:/wx19030419wjw19074104/WX/adderwxwjw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604386542391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604386542391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/wx19030419wjw19074104/WX/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604386542407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604386542407 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shuma.v(23) " "Verilog HDL warning at shuma.v(23): extended using \"x\" or \"z\"" {  } { { "shuma.v" "" { Text "D:/wx19030419wjw19074104/WX/shuma.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1604386542407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuma.v 1 1 " "Found 1 design units, including 1 entities, in source file shuma.v" { { "Info" "ISGN_ENTITY_NAME" "1 shuma " "Found entity 1: shuma" {  } { { "shuma.v" "" { Text "D:/wx19030419wjw19074104/WX/shuma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604386542407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604386542407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604386542422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shuma shuma:inst " "Elaborating entity \"shuma\" for hierarchy \"shuma:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/wx19030419wjw19074104/WX/Block1.bdf" { { 248 1176 1328 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604386542422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderwxwjw adderwxwjw:inst1 " "Elaborating entity \"adderwxwjw\" for hierarchy \"adderwxwjw:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "D:/wx19030419wjw19074104/WX/Block1.bdf" { { 320 704 864 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604386542422 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "co adderwxwjw.v(7) " "Verilog HDL Always Construct warning at adderwxwjw.v(7): inferring latch(es) for variable \"co\", which holds its previous value in one or more paths through the always construct" {  } { { "adderwxwjw.v" "" { Text "D:/wx19030419wjw19074104/WX/adderwxwjw.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1604386542422 "|adderwxwjw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "co adderwxwjw.v(16) " "Inferred latch for \"co\" at adderwxwjw.v(16)" {  } { { "adderwxwjw.v" "" { Text "D:/wx19030419wjw19074104/WX/adderwxwjw.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604386542422 "|adderwxwjw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M 74139M:inst12 " "Elaborating entity \"74139M\" for hierarchy \"74139M:inst12\"" {  } { { "Block1.bdf" "inst12" { Schematic "D:/wx19030419wjw19074104/WX/Block1.bdf" { { 32 520 624 128 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604386542438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74139M:inst12 " "Elaborated megafunction instantiation \"74139M:inst12\"" {  } { { "Block1.bdf" "" { Schematic "D:/wx19030419wjw19074104/WX/Block1.bdf" { { 32 520 624 128 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604386542438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst3 " "Elaborating entity \"led\" for hierarchy \"led:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "D:/wx19030419wjw19074104/WX/Block1.bdf" { { 320 968 1088 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604386542438 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"shuma:inst\|Decoder0\" " "Converted tri-state node feeding \"shuma:inst\|Decoder0\" into a selector" {  } { { "shuma.v" "" { Text "D:/wx19030419wjw19074104/WX/shuma.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1604386542563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"shuma:inst\|Decoder0\" " "Converted tri-state node feeding \"shuma:inst\|Decoder0\" into a selector" {  } { { "shuma.v" "" { Text "D:/wx19030419wjw19074104/WX/shuma.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1604386542563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"shuma:inst\|Decoder0\" " "Converted tri-state node feeding \"shuma:inst\|Decoder0\" into a selector" {  } { { "shuma.v" "" { Text "D:/wx19030419wjw19074104/WX/shuma.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1604386542563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"shuma:inst\|Decoder0\" " "Converted tri-state node feeding \"shuma:inst\|Decoder0\" into a selector" {  } { { "shuma.v" "" { Text "D:/wx19030419wjw19074104/WX/shuma.v" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1604386542563 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1604386542563 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "yinji GND " "Pin \"yinji\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/wx19030419wjw19074104/WX/Block1.bdf" { { 544 1408 1584 560 "yinji" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604386542797 "|Block1|yinji"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1604386542797 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1604386542890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/wx19030419wjw19074104/WX/output_files/adderwxwjw.map.smsg " "Generated suppressed messages file D:/wx19030419wjw19074104/WX/output_files/adderwxwjw.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1604386543015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604386543077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604386543077 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604386543093 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604386543093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604386543093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604386543093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604386543109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 14:55:43 2020 " "Processing ended: Tue Nov 03 14:55:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604386543109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604386543109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604386543109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604386543109 ""}
