// Seed: 924564773
module module_0 ();
  tri id_2;
  if (1) assign id_2 = id_1;
  assign id_2 = 1;
  wire id_3;
  tri  id_4 = id_1 - 1;
endmodule
module module_1 #(
    parameter id_23 = 32'd51,
    parameter id_24 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_21;
  module_0();
  wire id_22;
  defparam id_23#(
      .id_24(1)
  ) = 1;
  always_comb id_3 <= id_2;
  wire id_25;
  assign id_4 = id_6[1][1];
endmodule
