int cxd2820r_set_frontend_t2(struct dvb_frontend *fe)\r\n{\r\nstruct cxd2820r_priv *priv = fe->demodulator_priv;\r\nstruct i2c_client *client = priv->client[0];\r\nstruct dtv_frontend_properties *c = &fe->dtv_property_cache;\r\nint ret, bw_i;\r\nunsigned int utmp;\r\nu32 if_frequency;\r\nu8 buf[3], bw_param;\r\nu8 bw_params1[][5] = {\r\n{ 0x1c, 0xb3, 0x33, 0x33, 0x33 },\r\n{ 0x17, 0xea, 0xaa, 0xaa, 0xaa },\r\n{ 0x14, 0x80, 0x00, 0x00, 0x00 },\r\n{ 0x11, 0xf0, 0x00, 0x00, 0x00 },\r\n};\r\nstruct reg_val_mask tab[] = {\r\n{ 0x00080, 0x02, 0xff },\r\n{ 0x00081, 0x20, 0xff },\r\n{ 0x00085, 0x07, 0xff },\r\n{ 0x00088, 0x01, 0xff },\r\n{ 0x02069, 0x01, 0xff },\r\n{ 0x0207f, 0x2a, 0xff },\r\n{ 0x02082, 0x0a, 0xff },\r\n{ 0x02083, 0x0a, 0xff },\r\n{ 0x020cb, priv->if_agc_polarity << 6, 0x40 },\r\n{ 0x02070, priv->ts_mode, 0xff },\r\n{ 0x02071, !priv->ts_clk_inv << 6, 0x40 },\r\n{ 0x020b5, priv->spec_inv << 4, 0x10 },\r\n{ 0x02567, 0x07, 0x0f },\r\n{ 0x02569, 0x03, 0x03 },\r\n{ 0x02595, 0x1a, 0xff },\r\n{ 0x02596, 0x50, 0xff },\r\n{ 0x02a8c, 0x00, 0xff },\r\n{ 0x02a8d, 0x34, 0xff },\r\n{ 0x02a45, 0x06, 0x07 },\r\n{ 0x03f10, 0x0d, 0xff },\r\n{ 0x03f11, 0x02, 0xff },\r\n{ 0x03f12, 0x01, 0xff },\r\n{ 0x03f23, 0x2c, 0xff },\r\n{ 0x03f51, 0x13, 0xff },\r\n{ 0x03f52, 0x01, 0xff },\r\n{ 0x03f53, 0x00, 0xff },\r\n{ 0x027e6, 0x14, 0xff },\r\n{ 0x02786, 0x02, 0x07 },\r\n{ 0x02787, 0x40, 0xe0 },\r\n{ 0x027ef, 0x10, 0x18 },\r\n};\r\ndev_dbg(&client->dev,\r\n"delivery_system=%d modulation=%d frequency=%u bandwidth_hz=%u inversion=%d stream_id=%u\n",\r\nc->delivery_system, c->modulation, c->frequency,\r\nc->bandwidth_hz, c->inversion, c->stream_id);\r\nswitch (c->bandwidth_hz) {\r\ncase 5000000:\r\nbw_i = 0;\r\nbw_param = 3;\r\nbreak;\r\ncase 6000000:\r\nbw_i = 1;\r\nbw_param = 2;\r\nbreak;\r\ncase 7000000:\r\nbw_i = 2;\r\nbw_param = 1;\r\nbreak;\r\ncase 8000000:\r\nbw_i = 3;\r\nbw_param = 0;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nif (fe->ops.tuner_ops.set_params)\r\nfe->ops.tuner_ops.set_params(fe);\r\nif (priv->delivery_system != SYS_DVBT2) {\r\nret = cxd2820r_wr_reg_val_mask_tab(priv, tab, ARRAY_SIZE(tab));\r\nif (ret)\r\ngoto error;\r\n}\r\npriv->delivery_system = SYS_DVBT2;\r\nif (fe->ops.tuner_ops.get_if_frequency) {\r\nret = fe->ops.tuner_ops.get_if_frequency(fe, &if_frequency);\r\nif (ret)\r\ngoto error;\r\ndev_dbg(&client->dev, "if_frequency=%u\n", if_frequency);\r\n} else {\r\nret = -EINVAL;\r\ngoto error;\r\n}\r\nutmp = DIV_ROUND_CLOSEST_ULL((u64)if_frequency * 0x1000000, CXD2820R_CLK);\r\nbuf[0] = (utmp >> 16) & 0xff;\r\nbuf[1] = (utmp >> 8) & 0xff;\r\nbuf[2] = (utmp >> 0) & 0xff;\r\nret = regmap_bulk_write(priv->regmap[0], 0x20b6, buf, 3);\r\nif (ret)\r\ngoto error;\r\nif (c->stream_id > 255) {\r\ndev_dbg(&client->dev, "disable PLP filtering\n");\r\nret = regmap_write(priv->regmap[0], 0x23ad, 0x00);\r\nif (ret)\r\ngoto error;\r\n} else {\r\ndev_dbg(&client->dev, "enable PLP filtering\n");\r\nret = regmap_write(priv->regmap[0], 0x23af, c->stream_id & 0xff);\r\nif (ret)\r\ngoto error;\r\nret = regmap_write(priv->regmap[0], 0x23ad, 0x01);\r\nif (ret)\r\ngoto error;\r\n}\r\nret = regmap_bulk_write(priv->regmap[0], 0x209f, bw_params1[bw_i], 5);\r\nif (ret)\r\ngoto error;\r\nret = regmap_update_bits(priv->regmap[0], 0x20d7, 0xc0, bw_param << 6);\r\nif (ret)\r\ngoto error;\r\nret = regmap_write(priv->regmap[0], 0x00ff, 0x08);\r\nif (ret)\r\ngoto error;\r\nret = regmap_write(priv->regmap[0], 0x00fe, 0x01);\r\nif (ret)\r\ngoto error;\r\nreturn ret;\r\nerror:\r\ndev_dbg(&client->dev, "failed=%d\n", ret);\r\nreturn ret;\r\n}\r\nint cxd2820r_get_frontend_t2(struct dvb_frontend *fe,\r\nstruct dtv_frontend_properties *c)\r\n{\r\nstruct cxd2820r_priv *priv = fe->demodulator_priv;\r\nstruct i2c_client *client = priv->client[0];\r\nint ret;\r\nunsigned int utmp;\r\nu8 buf[2];\r\ndev_dbg(&client->dev, "\n");\r\nret = regmap_bulk_read(priv->regmap[0], 0x205c, buf, 2);\r\nif (ret)\r\ngoto error;\r\nswitch ((buf[0] >> 0) & 0x07) {\r\ncase 0:\r\nc->transmission_mode = TRANSMISSION_MODE_2K;\r\nbreak;\r\ncase 1:\r\nc->transmission_mode = TRANSMISSION_MODE_8K;\r\nbreak;\r\ncase 2:\r\nc->transmission_mode = TRANSMISSION_MODE_4K;\r\nbreak;\r\ncase 3:\r\nc->transmission_mode = TRANSMISSION_MODE_1K;\r\nbreak;\r\ncase 4:\r\nc->transmission_mode = TRANSMISSION_MODE_16K;\r\nbreak;\r\ncase 5:\r\nc->transmission_mode = TRANSMISSION_MODE_32K;\r\nbreak;\r\n}\r\nswitch ((buf[1] >> 4) & 0x07) {\r\ncase 0:\r\nc->guard_interval = GUARD_INTERVAL_1_32;\r\nbreak;\r\ncase 1:\r\nc->guard_interval = GUARD_INTERVAL_1_16;\r\nbreak;\r\ncase 2:\r\nc->guard_interval = GUARD_INTERVAL_1_8;\r\nbreak;\r\ncase 3:\r\nc->guard_interval = GUARD_INTERVAL_1_4;\r\nbreak;\r\ncase 4:\r\nc->guard_interval = GUARD_INTERVAL_1_128;\r\nbreak;\r\ncase 5:\r\nc->guard_interval = GUARD_INTERVAL_19_128;\r\nbreak;\r\ncase 6:\r\nc->guard_interval = GUARD_INTERVAL_19_256;\r\nbreak;\r\n}\r\nret = regmap_bulk_read(priv->regmap[0], 0x225b, buf, 2);\r\nif (ret)\r\ngoto error;\r\nswitch ((buf[0] >> 0) & 0x07) {\r\ncase 0:\r\nc->fec_inner = FEC_1_2;\r\nbreak;\r\ncase 1:\r\nc->fec_inner = FEC_3_5;\r\nbreak;\r\ncase 2:\r\nc->fec_inner = FEC_2_3;\r\nbreak;\r\ncase 3:\r\nc->fec_inner = FEC_3_4;\r\nbreak;\r\ncase 4:\r\nc->fec_inner = FEC_4_5;\r\nbreak;\r\ncase 5:\r\nc->fec_inner = FEC_5_6;\r\nbreak;\r\n}\r\nswitch ((buf[1] >> 0) & 0x07) {\r\ncase 0:\r\nc->modulation = QPSK;\r\nbreak;\r\ncase 1:\r\nc->modulation = QAM_16;\r\nbreak;\r\ncase 2:\r\nc->modulation = QAM_64;\r\nbreak;\r\ncase 3:\r\nc->modulation = QAM_256;\r\nbreak;\r\n}\r\nret = regmap_read(priv->regmap[0], 0x20b5, &utmp);\r\nif (ret)\r\ngoto error;\r\nswitch ((utmp >> 4) & 0x01) {\r\ncase 0:\r\nc->inversion = INVERSION_OFF;\r\nbreak;\r\ncase 1:\r\nc->inversion = INVERSION_ON;\r\nbreak;\r\n}\r\nreturn ret;\r\nerror:\r\ndev_dbg(&client->dev, "failed=%d\n", ret);\r\nreturn ret;\r\n}\r\nint cxd2820r_read_status_t2(struct dvb_frontend *fe, enum fe_status *status)\r\n{\r\nstruct cxd2820r_priv *priv = fe->demodulator_priv;\r\nstruct dtv_frontend_properties *c = &fe->dtv_property_cache;\r\nstruct i2c_client *client = priv->client[0];\r\nint ret;\r\nunsigned int utmp, utmp1, utmp2;\r\nu8 buf[4];\r\nret = regmap_bulk_read(priv->regmap[0], 0x2010, &buf[0], 1);\r\nif (ret)\r\ngoto error;\r\nutmp1 = (buf[0] >> 0) & 0x07;\r\nutmp2 = (buf[0] >> 5) & 0x01;\r\nif (utmp1 == 6 && utmp2 == 1) {\r\n*status = FE_HAS_SIGNAL | FE_HAS_CARRIER |\r\nFE_HAS_VITERBI | FE_HAS_SYNC | FE_HAS_LOCK;\r\n} else if (utmp1 == 6 || utmp2 == 1) {\r\n*status = FE_HAS_SIGNAL | FE_HAS_CARRIER |\r\nFE_HAS_VITERBI | FE_HAS_SYNC;\r\n} else {\r\n*status = 0;\r\n}\r\ndev_dbg(&client->dev, "status=%02x raw=%*ph sync=%u ts=%u\n",\r\n*status, 1, buf, utmp1, utmp2);\r\nif (*status & FE_HAS_SIGNAL) {\r\nunsigned int strength;\r\nret = regmap_bulk_read(priv->regmap[0], 0x2026, buf, 2);\r\nif (ret)\r\ngoto error;\r\nutmp = buf[0] << 8 | buf[1] << 0;\r\nutmp = ~utmp & 0x0fff;\r\nstrength = utmp << 4 | utmp >> 8;\r\nc->strength.len = 1;\r\nc->strength.stat[0].scale = FE_SCALE_RELATIVE;\r\nc->strength.stat[0].uvalue = strength;\r\n} else {\r\nc->strength.len = 1;\r\nc->strength.stat[0].scale = FE_SCALE_NOT_AVAILABLE;\r\n}\r\nif (*status & FE_HAS_VITERBI) {\r\nunsigned int cnr;\r\nret = regmap_bulk_read(priv->regmap[0], 0x2028, buf, 2);\r\nif (ret)\r\ngoto error;\r\nutmp = buf[0] << 8 | buf[1] << 0;\r\nutmp = utmp & 0x0fff;\r\n#define CXD2820R_LOG10_8_24 15151336\r\nif (utmp)\r\ncnr = div_u64((u64)(intlog10(utmp)\r\n- CXD2820R_LOG10_8_24) * 10000,\r\n(1 << 24));\r\nelse\r\ncnr = 0;\r\nc->cnr.len = 1;\r\nc->cnr.stat[0].scale = FE_SCALE_DECIBEL;\r\nc->cnr.stat[0].svalue = cnr;\r\n} else {\r\nc->cnr.len = 1;\r\nc->cnr.stat[0].scale = FE_SCALE_NOT_AVAILABLE;\r\n}\r\nif (*status & FE_HAS_SYNC) {\r\nunsigned int post_bit_error;\r\nret = regmap_bulk_read(priv->regmap[0], 0x2039, buf, 4);\r\nif (ret)\r\ngoto error;\r\nif ((buf[0] >> 4) & 0x01) {\r\npost_bit_error = buf[0] << 24 | buf[1] << 16 |\r\nbuf[2] << 8 | buf[3] << 0;\r\npost_bit_error &= 0x0fffffff;\r\n} else {\r\npost_bit_error = 0;\r\n}\r\npriv->post_bit_error += post_bit_error;\r\nc->post_bit_error.len = 1;\r\nc->post_bit_error.stat[0].scale = FE_SCALE_COUNTER;\r\nc->post_bit_error.stat[0].uvalue = priv->post_bit_error;\r\n} else {\r\nc->post_bit_error.len = 1;\r\nc->post_bit_error.stat[0].scale = FE_SCALE_NOT_AVAILABLE;\r\n}\r\nreturn ret;\r\nerror:\r\ndev_dbg(&client->dev, "failed=%d\n", ret);\r\nreturn ret;\r\n}\r\nint cxd2820r_sleep_t2(struct dvb_frontend *fe)\r\n{\r\nstruct cxd2820r_priv *priv = fe->demodulator_priv;\r\nstruct i2c_client *client = priv->client[0];\r\nint ret;\r\nstruct reg_val_mask tab[] = {\r\n{ 0x000ff, 0x1f, 0xff },\r\n{ 0x00085, 0x00, 0xff },\r\n{ 0x00088, 0x01, 0xff },\r\n{ 0x02069, 0x00, 0xff },\r\n{ 0x00081, 0x00, 0xff },\r\n{ 0x00080, 0x00, 0xff },\r\n};\r\ndev_dbg(&client->dev, "\n");\r\nret = cxd2820r_wr_reg_val_mask_tab(priv, tab, ARRAY_SIZE(tab));\r\nif (ret)\r\ngoto error;\r\npriv->delivery_system = SYS_UNDEFINED;\r\nreturn ret;\r\nerror:\r\ndev_dbg(&client->dev, "failed=%d\n", ret);\r\nreturn ret;\r\n}\r\nint cxd2820r_get_tune_settings_t2(struct dvb_frontend *fe,\r\nstruct dvb_frontend_tune_settings *s)\r\n{\r\ns->min_delay_ms = 1500;\r\ns->step_size = fe->ops.info.frequency_stepsize * 2;\r\ns->max_drift = (fe->ops.info.frequency_stepsize * 2) + 1;\r\nreturn 0;\r\n}
