0x0001: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0006: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0018: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x002b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0033: mov_imm:
	regs[5] = 0xfd0e7543, opcode= 0x00
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0040: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0045: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0049: jmp_imm:
	pc += 0x1, opcode= 0x04
0x004e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0058: jmp_imm:
	pc += 0x1, opcode= 0x04
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0064: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0069: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x006c: mov_imm:
	regs[5] = 0x753c7a01, opcode= 0x00
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0076: jmp_imm:
	pc += 0x1, opcode= 0x04
0x007b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x007e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0085: jmp_imm:
	pc += 0x1, opcode= 0x04
0x008a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0090: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0093: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x009c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x009f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x00a2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x00a5: mov_imm:
	regs[5] = 0x942ece35, opcode= 0x00
0x00ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x00af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00b4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x00b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00bd: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x00c1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00c6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x00c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x00cf: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x00d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x00d5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x00d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00de: mov_imm:
	regs[5] = 0xbda41467, opcode= 0x00
0x00e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x00e7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x00ea: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x00f0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x00f6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x00f9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x00fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0100: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0105: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0108: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x010b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x010e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0112: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0117: mov_imm:
	regs[5] = 0x929e309d, opcode= 0x00
0x011e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0123: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0126: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0129: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x012c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x012f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0132: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0135: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0138: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x013b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x013e: mov_imm:
	regs[5] = 0x15df053, opcode= 0x00
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x04
0x014a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x014e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0153: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0156: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x015c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0163: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0168: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x016b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x016f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0174: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0177: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0180: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0183: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0187: jmp_imm:
	pc += 0x1, opcode= 0x04
0x018c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x018f: mov_imm:
	regs[5] = 0x2c491224, opcode= 0x00
0x0195: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0198: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x019b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x019e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x01a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x01ae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01b3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x01b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x01bf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x01c2: mov_imm:
	regs[5] = 0xed5234d8, opcode= 0x00
0x01c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x01cb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01d4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x01da: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x01e0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x01e4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01e9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x01ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01f6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x01ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0204: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0207: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x020a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x020d: mov_imm:
	regs[5] = 0xb4405ee3, opcode= 0x00
0x0213: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0216: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0219: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x021c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x021f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0222: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0225: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0228: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x022b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x022e: mov_imm:
	regs[5] = 0xf22662b8, opcode= 0x00
0x0234: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0237: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0240: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0246: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x024c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x024f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0252: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0255: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0259: jmp_imm:
	pc += 0x1, opcode= 0x04
0x025e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0261: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0264: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0268: jmp_imm:
	pc += 0x1, opcode= 0x04
0x026d: mov_imm:
	regs[5] = 0x58f0570c, opcode= 0x00
0x0273: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x04
0x027c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x027f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0282: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0285: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0288: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x028b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x028e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0291: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0294: mov_imm:
	regs[5] = 0xd33943f6, opcode= 0x00
0x029a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x029d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x02a0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x02a7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02ac: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x02b2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x02b5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x02b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x02be: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x02c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x02c4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x02c8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02cd: mov_imm:
	regs[5] = 0x2b77f690, opcode= 0x00
0x02d4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x02dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02e2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x02e5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x02e8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x02fd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0306: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0309: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x030c: mov_imm:
	regs[5] = 0xfb9a697, opcode= 0x00
0x0313: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0318: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x031b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x031e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0324: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x032a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x032e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0333: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0336: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0339: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x033c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x033f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0342: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0345: mov_imm:
	regs[5] = 0xb026375a, opcode= 0x00
0x034b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x034e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0351: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0355: jmp_imm:
	pc += 0x1, opcode= 0x04
0x035a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x035e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0363: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0366: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0369: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x036d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0372: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0376: jmp_imm:
	pc += 0x1, opcode= 0x04
0x037b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0384: mov_imm:
	regs[5] = 0x1eb35c3, opcode= 0x00
0x038a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x038d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0390: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0396: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x039c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x039f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x03a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x03af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03b4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x03b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x03ba: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x03bd: mov_imm:
	regs[5] = 0xfb2c1daf, opcode= 0x00
0x03c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x03cd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03d2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x03d6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03db: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03e4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x03e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x03ed: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x03f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x03f3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x03f6: mov_imm:
	regs[5] = 0xbf07ba8f, opcode= 0x00
0x03fd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0402: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0405: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0408: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0414: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x041b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0420: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0423: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0426: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0429: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x042d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0432: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0435: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0438: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x043b: mov_imm:
	regs[5] = 0x3d11f80b, opcode= 0x00
0x0441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x04
0x044a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x044d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0450: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0453: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0456: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0459: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x045c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0460: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0465: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0468: mov_imm:
	regs[5] = 0x109beb71, opcode= 0x00
0x046e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0472: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0477: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x047a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0480: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0486: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0489: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x048d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0492: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0495: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x04
0x049e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x04a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x04a4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x04a7: mov_imm:
	regs[5] = 0xd4a15874, opcode= 0x00
0x04ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x04b0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x04b3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04bc: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x04bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x04cc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04d1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x04d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x04d7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x04da: mov_imm:
	regs[5] = 0x7ddc1fb2, opcode= 0x00
0x04e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x04e3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x04e6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x04ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04f2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x04f8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x04fb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x04ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0504: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0508: jmp_imm:
	pc += 0x1, opcode= 0x04
0x050d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0510: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0513: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0516: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0519: mov_imm:
	regs[5] = 0xb1b2c334, opcode= 0x00
0x051f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0523: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0528: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x052b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x052e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0531: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0534: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0537: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x053a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x053d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0540: mov_imm:
	regs[5] = 0xdf5b8b38, opcode= 0x00
0x0547: jmp_imm:
	pc += 0x1, opcode= 0x04
0x054c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x054f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0552: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0558: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x055e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0561: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0564: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0567: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x056b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0570: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0573: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0576: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x057a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x057f: mov_imm:
	regs[5] = 0x6932e4f1, opcode= 0x00
0x0585: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0588: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x058b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x058e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0591: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0594: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0597: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x059a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x059d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x05a0: mov_imm:
	regs[5] = 0x43ac917c, opcode= 0x00
0x05a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x05a9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x05ac: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x05b2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x05b8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x05bb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x05be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x05c4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x05c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x05ca: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x05cd: mov_imm:
	regs[5] = 0x4143f870, opcode= 0x00
0x05d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x05d6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x05da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05df: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x05e2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x05e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x05ec: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05f1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x05f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x05f7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x05fa: mov_imm:
	regs[5] = 0xcc837e14, opcode= 0x00
0x0600: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0604: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0609: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x060c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0612: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0618: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x061b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x061e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0621: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0625: jmp_imm:
	pc += 0x1, opcode= 0x04
0x062a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x062d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0631: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0636: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0639: mov_imm:
	regs[5] = 0x9f8eb49f, opcode= 0x00
0x063f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0642: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0646: jmp_imm:
	pc += 0x1, opcode= 0x04
0x064b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x064e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0651: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0654: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0657: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x065a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x065e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0663: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0666: mov_imm:
	regs[5] = 0xee04cb53, opcode= 0x00
0x066d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0672: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x04
0x067b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x067f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0684: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x068a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0691: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0696: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x069a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x069f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x06a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06a6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x06ae: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x06b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x06b4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x06b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06bd: mov_imm:
	regs[5] = 0x4d08af9d, opcode= 0x00
0x06c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x06c6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x06ca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06cf: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x06d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x06d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x06db: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x06df: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x06e7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x06eb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06f0: mov_imm:
	regs[5] = 0x16666e19, opcode= 0x00
0x06f7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0700: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0705: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0708: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x070e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0714: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0717: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x071b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0720: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0723: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0726: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0729: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x072c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x072f: mov_imm:
	regs[5] = 0x53f2b224, opcode= 0x00
0x0735: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0739: jmp_imm:
	pc += 0x1, opcode= 0x04
0x073e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0742: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0747: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x074a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x074d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0751: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0756: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x075a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x075f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0762: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0766: jmp_imm:
	pc += 0x1, opcode= 0x04
0x076b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x076e: mov_imm:
	regs[5] = 0xda9eeb70, opcode= 0x00
0x0774: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0777: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x077a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0781: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0786: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x078c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x078f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0792: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0795: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0798: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x079c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x07a4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x07a8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07ad: mov_imm:
	regs[5] = 0x4241c367, opcode= 0x00
0x07b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x07b6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x07b9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x07bc: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x07bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x07c5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x07c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x07cb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x07ce: mov_imm:
	regs[5] = 0x4ad1c253, opcode= 0x00
0x07d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x07d7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x07da: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x07e0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x07e6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x07e9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x07ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07f0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x07f8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x07fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x07ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0804: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0807: mov_imm:
	regs[5] = 0x8c0ed33f, opcode= 0x00
0x080d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0811: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0816: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0819: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x081c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x081f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0822: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0825: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0828: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x082b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x082e: mov_imm:
	regs[5] = 0xb243a928, opcode= 0x00
0x0835: jmp_imm:
	pc += 0x1, opcode= 0x04
0x083a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x083d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0841: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0846: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x084c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0853: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0858: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x085c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0861: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0864: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0868: jmp_imm:
	pc += 0x1, opcode= 0x04
0x086d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0871: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0876: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x087a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x087f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0883: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0888: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x088c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0891: mov_imm:
	regs[5] = 0x620f386, opcode= 0x00
0x0897: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x089a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x089d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x08a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08a6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x08a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08ad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x08b5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x08b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x08bb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x08be: mov_imm:
	regs[5] = 0x43fe4211, opcode= 0x00
0x08c5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x08cd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x08d0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x08d7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08dc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x08e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08eb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x08ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x08f5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08fa: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x08fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0900: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0909: mov_imm:
	regs[5] = 0x6eaf693, opcode= 0x00
0x090f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0912: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0916: jmp_imm:
	pc += 0x1, opcode= 0x04
0x091b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x091e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0921: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0924: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0927: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x092a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x092d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0930: mov_imm:
	regs[5] = 0x1f2dd0ea, opcode= 0x00
0x0936: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0939: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0942: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0948: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x094f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0954: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0957: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x095a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x095d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0960: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0963: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0966: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0969: mov_imm:
	regs[5] = 0x66676ab8, opcode= 0x00
0x096f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0972: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0976: jmp_imm:
	pc += 0x1, opcode= 0x04
0x097b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x097e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0981: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0984: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x04
0x098d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0991: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0996: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0999: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x099c: mov_imm:
	regs[5] = 0x789bd97e, opcode= 0x00
0x09a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x09a5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x09a8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x09ae: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x09b4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x09b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09bd: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x09c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x09c6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x09c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x09cc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x09cf: mov_imm:
	regs[5] = 0xdfd2e826, opcode= 0x00
0x09d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x09d8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09e1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x09e4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x09e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x09ed: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x09f1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x09fa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09ff: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0a03: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a08: mov_imm:
	regs[5] = 0x84ff990e, opcode= 0x00
0x0a0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0a11: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a1a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0a20: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0a26: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0a2a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a2f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0a32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a35: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a39: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a3e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0a41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0a44: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0a47: mov_imm:
	regs[5] = 0x9c3ce3c, opcode= 0x00
0x0a4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0a51: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a56: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0a59: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0a5c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0a5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a65: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0a68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0a6c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a71: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0a74: mov_imm:
	regs[5] = 0x7e06f09f, opcode= 0x00
0x0a7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0a7d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0a80: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0a87: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a8c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0a92: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0a95: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0a98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a9e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0aa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0aa4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0aa7: mov_imm:
	regs[5] = 0xa983de7d, opcode= 0x00
0x0aad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0ab0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0ab3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0ab6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0ab9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0abc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0abf: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0ac2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0ac6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0acb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0acf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ad4: mov_imm:
	regs[5] = 0x4b6992f, opcode= 0x00
0x0ada: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0add: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0ae0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0aec: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0af2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0af5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0afe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b0a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0b0e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0b17: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b1c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0b1f: mov_imm:
	regs[5] = 0x896925c, opcode= 0x00
0x0b26: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0b2e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0b31: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0b34: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0b38: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b3d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b40: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b44: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b49: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0b4c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0b4f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0b53: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b58: mov_imm:
	regs[5] = 0xd9be14f5, opcode= 0x00
0x0b5e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0b62: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b67: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0b6a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0b71: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b76: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b82: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0b85: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0b88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b8e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0b91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0b94: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0b97: mov_imm:
	regs[5] = 0xaf237d94, opcode= 0x00
0x0b9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0ba0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0ba3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0ba6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0ba9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bb2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0bb5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0bb8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0bbb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0bbe: mov_imm:
	regs[5] = 0x374b110, opcode= 0x00
0x0bc4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0bc7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0bca: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0bd0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0bd6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0bd9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0bdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0be3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0be8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0beb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0bee: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0bf1: mov_imm:
	regs[5] = 0x5109b1f3, opcode= 0x00
0x0bf7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0bfb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c00: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0c03: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0c06: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0c09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0c15: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0c21: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0c24: mov_imm:
	regs[5] = 0x25aee8b9, opcode= 0x00
0x0c2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0c2d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0c30: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0c36: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0c3c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0c3f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0c42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0c49: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c4e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0c51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0c54: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0c57: mov_imm:
	regs[5] = 0x4f713275, opcode= 0x00
0x0c5e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0c66: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0c69: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0c6c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0c6f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c72: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0c76: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c7b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0c7f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0c87: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0c8a: mov_imm:
	regs[5] = 0x560ea2d9, opcode= 0x00
0x0c90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0c93: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0c96: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0c9c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0ca2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0ca5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cb1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0cb4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0cb7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0cbb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cc0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0cc4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cc9: mov_imm:
	regs[5] = 0x71b7334, opcode= 0x00
0x0ccf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0cd2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0cd6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cdb: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0cde: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0ce2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ce7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cf0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0cf3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0cf6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0cfa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cff: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0d02: mov_imm:
	regs[5] = 0xe793b753, opcode= 0x00
0x0d08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0d0b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0d0f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d14: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0d1b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d20: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0d26: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0d29: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0d2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d32: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0d35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0d38: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0d3b: mov_imm:
	regs[5] = 0x2a94c950, opcode= 0x00
0x0d41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0d44: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0d47: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0d4a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0d4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d53: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0d56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0d5a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d5f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0d62: mov_imm:
	regs[5] = 0x6c4041fd, opcode= 0x00
0x0d68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0d6c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d71: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0d74: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0d7a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0d80: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0d83: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0d86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d8c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0d8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0d93: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d98: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0d9b: mov_imm:
	regs[5] = 0x36bc32af, opcode= 0x00
0x0da1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0da4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0da7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0dab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0db0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0db9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0dbc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0dbf: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0dc8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0dcb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0dce: mov_imm:
	regs[5] = 0xfb0798e3, opcode= 0x00
0x0dd4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0dd7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0ddb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0de0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0de7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0dec: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0df2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0df5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0df8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0dfc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e05: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e0a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0e0e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0e16: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0e1a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e1f: mov_imm:
	regs[5] = 0x3f8ac19d, opcode= 0x00
0x0e25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0e29: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e2e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0e31: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0e35: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e3a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0e3e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e47: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e4f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0e52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0e56: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e5b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0e5e: mov_imm:
	regs[5] = 0x4b5fe294, opcode= 0x00
0x0e65: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0e6d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0e71: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e76: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0e7c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0e82: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0e85: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0e88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e8e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0e91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0e94: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0e97: mov_imm:
	regs[5] = 0xb7f9d540, opcode= 0x00
0x0e9e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ea3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0ea6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0ea9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0ead: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0eb2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0eb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0eb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ebc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ec1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0ec4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0ec7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0eca: mov_imm:
	regs[5] = 0x3dd23235, opcode= 0x00
0x0ed1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ed6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0eda: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0edf: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0ee2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0ee8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0eee: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0ef2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ef7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0efa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0efe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f06: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0f0a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0f12: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0f15: mov_imm:
	regs[5] = 0xc5da6a33, opcode= 0x00
0x0f1b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0f1f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f24: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0f27: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0f2a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0f2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f33: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0f37: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0f3f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0f43: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f48: mov_imm:
	regs[5] = 0xdee600d9, opcode= 0x00
0x0f4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0f51: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0f55: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f5a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0f60: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0f66: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0f69: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0f6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f72: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0f75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0f78: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0f7b: mov_imm:
	regs[5] = 0xe110ade2, opcode= 0x00
0x0f81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0f84: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0f87: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0f8a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0f8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f94: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f99: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0f9d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fa2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0fa5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0fa8: mov_imm:
	regs[5] = 0x19a556e8, opcode= 0x00
0x0fae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0fb1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0fb4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0fba: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0fc0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x0fc3: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x0fc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0fcd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fd2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x0fd5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0fd8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0fdc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fe1: mov_imm:
	regs[5] = 0x790d3c5, opcode= 0x00
0x0fe8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0ff0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0ff3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x0ff6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x0ff9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ffc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0fff: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1002: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1005: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1008: mov_imm:
	regs[5] = 0x2af48dcd, opcode= 0x00
0x100e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1011: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1014: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x101a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1021: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1026: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1029: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x102c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x102f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1038: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x103b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x103e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1041: mov_imm:
	regs[5] = 0x296d0abb, opcode= 0x00
0x1048: jmp_imm:
	pc += 0x1, opcode= 0x04
0x104d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1051: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1056: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1059: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x105d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1062: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1065: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1068: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x106b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x106e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1072: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1077: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x107b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1080: mov_imm:
	regs[5] = 0x410d2225, opcode= 0x00
0x1086: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1089: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x108d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1092: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x04
0x109e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x10a4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10ad: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x10b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x10bc: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x10bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x10c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10c8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x10cb: mov_imm:
	regs[5] = 0xcdcaaf18, opcode= 0x00
0x10d2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x10da: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x10de: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10e3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x10e6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x10e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x10f5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x10f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x10fb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1104: mov_imm:
	regs[5] = 0xf3b96c66, opcode= 0x00
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1110: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1113: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x04
0x111c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1122: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1128: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x112b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x112e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1131: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1134: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1137: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x113b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1140: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1143: mov_imm:
	regs[5] = 0x11b38c1c, opcode= 0x00
0x1149: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x114c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x114f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1152: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1155: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1158: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x115b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x115e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1161: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1164: mov_imm:
	regs[5] = 0x62e1078d, opcode= 0x00
0x116b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1170: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1173: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1176: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x117c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1182: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1185: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1188: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x118b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x118e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1191: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1194: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1197: mov_imm:
	regs[5] = 0x43c6e9ac, opcode= 0x00
0x119d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x11a0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x11a3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x11a6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x11a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x11af: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x11b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x11b5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x11b9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11be: mov_imm:
	regs[5] = 0x73531dd8, opcode= 0x00
0x11c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x11c7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x11ca: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x11d0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x11d6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x11da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11df: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x11e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x11e8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x11eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x11ef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11f4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x11f7: mov_imm:
	regs[5] = 0x1c1db8df, opcode= 0x00
0x11fe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1203: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1206: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1209: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x120d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1212: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1215: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1219: jmp_imm:
	pc += 0x1, opcode= 0x04
0x121e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1221: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1224: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1228: jmp_imm:
	pc += 0x1, opcode= 0x04
0x122d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1230: mov_imm:
	regs[5] = 0x5d8a5d4a, opcode= 0x00
0x1236: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1239: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x123d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1242: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1248: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x124e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1251: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1255: jmp_imm:
	pc += 0x1, opcode= 0x04
0x125a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x125d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1260: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1264: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1269: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x126c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x126f: mov_imm:
	regs[5] = 0xdb34b8fe, opcode= 0x00
0x1276: jmp_imm:
	pc += 0x1, opcode= 0x04
0x127b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x127e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1281: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1284: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1288: jmp_imm:
	pc += 0x1, opcode= 0x04
0x128d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1290: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1299: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x129c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x12a0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12a5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x12a8: mov_imm:
	regs[5] = 0x5c9d136a, opcode= 0x00
0x12ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x12b2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12b7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x12ba: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x12c0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12cc: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x12cf: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x12d3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x12de: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x12e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x12e4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x12e7: mov_imm:
	regs[5] = 0xe27f3768, opcode= 0x00
0x12ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x12f0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x12f3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x12f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x12f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12fd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1302: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1305: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1308: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x130b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x130e: mov_imm:
	regs[5] = 0x945e00b6, opcode= 0x00
0x1314: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1317: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x131a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1320: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1326: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1329: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x132c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x132f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1338: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x133c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1341: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x04
0x134a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x134d: mov_imm:
	regs[5] = 0x3f5094a3, opcode= 0x00
0x1354: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1359: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x135c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1360: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1365: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1368: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x136b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x136e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1371: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1374: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1377: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x137a: mov_imm:
	regs[5] = 0x2e14a62e, opcode= 0x00
0x1380: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1384: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1389: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x138c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1392: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1398: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x139b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x139f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x13aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x13b6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x13b9: mov_imm:
	regs[5] = 0x92c5b926, opcode= 0x00
0x13bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x13c2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x13c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x13c9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x13d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x13d7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x13da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x13dd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x13e0: mov_imm:
	regs[5] = 0x7f49e701, opcode= 0x00
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x13f0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13f5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x13f8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x13fe: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1404: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1407: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x140a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x140d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1410: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1413: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1416: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1419: mov_imm:
	regs[5] = 0x4aabd837, opcode= 0x00
0x1420: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1425: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1428: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x142b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x142f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1434: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1437: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x143a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x143d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1440: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1443: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1447: jmp_imm:
	pc += 0x1, opcode= 0x04
0x144c: mov_imm:
	regs[5] = 0xa76c7bed, opcode= 0x00
0x1452: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1455: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1458: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x145e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1464: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1467: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x146b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1470: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1473: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1476: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1479: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x147d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1482: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1485: mov_imm:
	regs[5] = 0x38e693a9, opcode= 0x00
0x148b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x148f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1494: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1497: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x149a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x149d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14a9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x14ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x14af: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x14b2: mov_imm:
	regs[5] = 0x92e20e30, opcode= 0x00
0x14b9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x14c1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x14c5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14ca: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x14d0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x14d6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x14d9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x14dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x14e2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x14e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x14e8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x14eb: mov_imm:
	regs[5] = 0xdbe388ae, opcode= 0x00
0x14f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x14f4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x14f7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x14fa: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x14fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1500: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1503: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1506: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1509: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x150c: mov_imm:
	regs[5] = 0x5ff8607a, opcode= 0x00
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1518: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x151b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x151e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1524: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x152a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x152e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1533: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1536: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x153a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x153f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1542: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1545: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1548: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x154b: mov_imm:
	regs[5] = 0xcc2ba7a2, opcode= 0x00
0x1551: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1554: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1558: jmp_imm:
	pc += 0x1, opcode= 0x04
0x155d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1560: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1564: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1569: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x156c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x156f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1572: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1575: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1578: mov_imm:
	regs[5] = 0xa9cf5a9a, opcode= 0x00
0x157e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1582: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1587: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x158b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1590: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1596: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x159d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15a2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x15a6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15ab: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x15ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x15b4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x15b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x15ba: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x15bd: mov_imm:
	regs[5] = 0xed1b2843, opcode= 0x00
0x15c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x15cc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x15cf: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x15d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x15d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x15db: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x15de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x15e1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15ea: mov_imm:
	regs[5] = 0x3673357f, opcode= 0x00
0x15f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x15f3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x15f6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x15fd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1602: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1608: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x160b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x160e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1611: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x04
0x161a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x161e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1623: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1626: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1629: mov_imm:
	regs[5] = 0x115e1479, opcode= 0x00
0x162f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1632: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1636: jmp_imm:
	pc += 0x1, opcode= 0x04
0x163b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x163e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1641: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1645: jmp_imm:
	pc += 0x1, opcode= 0x04
0x164a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x164d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1651: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1656: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1659: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x165d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1662: mov_imm:
	regs[5] = 0xe50f98a4, opcode= 0x00
0x1668: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x166b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x166e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1674: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x167a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x167d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1680: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1683: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1686: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1689: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x168c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1690: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1695: mov_imm:
	regs[5] = 0xe5d8684e, opcode= 0x00
0x169b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x169e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x16a1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x16a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16aa: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x16ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x16b3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x16b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x16b9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x16bc: mov_imm:
	regs[5] = 0x3dbb4ab4, opcode= 0x00
0x16c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16d1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x16d4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x16da: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x16e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16e6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x16e9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x16ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x16f2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x16f6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x16fe: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1701: mov_imm:
	regs[5] = 0x5944689, opcode= 0x00
0x1707: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x170a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x170d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1710: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1713: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1716: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1719: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x171d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1722: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1725: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1728: mov_imm:
	regs[5] = 0x2fbfda75, opcode= 0x00
0x172f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1734: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1737: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x173a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1741: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1746: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x174c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1750: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1755: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1758: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1761: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1764: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1767: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x176a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x176d: mov_imm:
	regs[5] = 0x6c7c871, opcode= 0x00
0x1773: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1776: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1779: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x177d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1782: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1785: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1788: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x178b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x178e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1791: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1795: jmp_imm:
	pc += 0x1, opcode= 0x04
0x179a: mov_imm:
	regs[5] = 0xd1a7497, opcode= 0x00
0x17a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x17a9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x17ac: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x17b2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x17b8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x17bc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17c1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x17c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17c8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17d6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x17d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x17dc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x17df: mov_imm:
	regs[5] = 0x40a43821, opcode= 0x00
0x17e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x17e9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17ee: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x17f1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x17f4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x17f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x17fd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1800: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1803: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1806: mov_imm:
	regs[5] = 0x76433992, opcode= 0x00
0x180c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x180f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1812: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1818: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x181e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1821: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1824: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1828: jmp_imm:
	pc += 0x1, opcode= 0x04
0x182d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1830: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1833: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1836: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1839: mov_imm:
	regs[5] = 0x779a58a9, opcode= 0x00
0x183f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1843: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1848: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x184c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1851: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x04
0x185a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x185d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1860: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1864: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1869: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1872: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1875: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1878: mov_imm:
	regs[5] = 0xdacbcfb6, opcode= 0x00
0x187e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1881: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1885: jmp_imm:
	pc += 0x1, opcode= 0x04
0x188a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1890: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1896: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1899: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x189c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x189f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x18a2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x18a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18ae: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x18b1: mov_imm:
	regs[5] = 0xdc0a658d, opcode= 0x00
0x18b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x18ba: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x18bd: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x18c0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x18c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x18c9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x18cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x18d0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18d5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x18d8: mov_imm:
	regs[5] = 0xa99ef569, opcode= 0x00
0x18de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x18e1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x18e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18ea: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x18f0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x18f6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x18f9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x18fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1902: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1905: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1908: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x190b: mov_imm:
	regs[5] = 0x3b5848a5, opcode= 0x00
0x1911: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1914: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1917: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x191a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x191d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1920: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1923: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1926: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1929: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x192c: mov_imm:
	regs[5] = 0x611ef712, opcode= 0x00
0x1932: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1936: jmp_imm:
	pc += 0x1, opcode= 0x04
0x193b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x193e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1944: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x194a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x194e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1953: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1957: jmp_imm:
	pc += 0x1, opcode= 0x04
0x195c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1960: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1965: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1968: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x196b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x196e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1971: mov_imm:
	regs[5] = 0x49a6376e, opcode= 0x00
0x1977: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x197a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x197d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1981: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1986: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x198a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x198f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1992: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1995: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1999: jmp_imm:
	pc += 0x1, opcode= 0x04
0x199e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x19a1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19aa: mov_imm:
	regs[5] = 0x9dc903d3, opcode= 0x00
0x19b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x19b9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19c2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x19c8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x19ce: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x19d1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x19d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19e0: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x19e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x19e6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x19ea: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19ef: mov_imm:
	regs[5] = 0xea29e87, opcode= 0x00
0x19f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x19f8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x19fb: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x19fe: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1a01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a0d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1a10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1a13: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1a17: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a1c: mov_imm:
	regs[5] = 0xde9493f9, opcode= 0x00
0x1a23: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1a2b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1a2e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1a34: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1a3a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1a3e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a43: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1a47: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a58: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1a5c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1a64: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1a67: mov_imm:
	regs[5] = 0xda16c32, opcode= 0x00
0x1a6e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a7c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1a7f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1a82: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1a86: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a91: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1a94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1a97: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1a9a: mov_imm:
	regs[5] = 0xfad774aa, opcode= 0x00
0x1aa0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1aa3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1aa6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1aac: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1ab3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ab8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1abb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1abe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ac1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1ac4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1ac8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1acd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1ad0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1ad4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ad9: mov_imm:
	regs[5] = 0x7b7d4bd0, opcode= 0x00
0x1adf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1ae2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1ae5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1ae8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1aeb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1aee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1af1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1af4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1af8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1afd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b06: mov_imm:
	regs[5] = 0x4bdab2b7, opcode= 0x00
0x1b0d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1b15: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1b18: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1b1e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1b24: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1b27: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1b2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b30: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1b33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1b36: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1b39: mov_imm:
	regs[5] = 0x49dbc7f6, opcode= 0x00
0x1b3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1b43: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b48: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1b4b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1b4e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1b51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b58: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b5d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1b61: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1b69: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1b6c: mov_imm:
	regs[5] = 0x357f4547, opcode= 0x00
0x1b72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1b75: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1b78: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1b7e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1b84: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1b87: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1b8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b90: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1b93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1b96: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1b99: mov_imm:
	regs[5] = 0x498695ff, opcode= 0x00
0x1b9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1ba2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1ba6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bab: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1bae: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1bb2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1bbe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bc3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1bc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1bc9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1bcc: mov_imm:
	regs[5] = 0x569db98e, opcode= 0x00
0x1bd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1bd6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bdb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1bdf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1be4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1bea: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1bf0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bf9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1bfc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c00: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c09: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c0e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1c11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1c15: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c1a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1c1d: mov_imm:
	regs[5] = 0x3aba274e, opcode= 0x00
0x1c23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1c26: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1c29: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1c2c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1c2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c35: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1c38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1c3b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1c3e: mov_imm:
	regs[5] = 0xfbd2208a, opcode= 0x00
0x1c44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1c47: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1c4a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c56: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1c5c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1c60: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c65: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1c68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c6f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c74: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1c77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1c7a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1c7d: mov_imm:
	regs[5] = 0x847788a3, opcode= 0x00
0x1c83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1c86: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1c89: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1c8d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c92: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1c95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c9b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1c9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1ca1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1ca5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1caa: mov_imm:
	regs[5] = 0x8b428303, opcode= 0x00
0x1cb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1cb3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1cb7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cbc: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1cc2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1cc8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1ccb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1ccf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1cda: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1cdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ce6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1ce9: mov_imm:
	regs[5] = 0x2a0cfb6b, opcode= 0x00
0x1cf0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cf5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1cf9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cfe: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1d02: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d07: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1d0a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1d0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d19: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1d1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1d1f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1d22: mov_imm:
	regs[5] = 0xff2f9869, opcode= 0x00
0x1d28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1d2b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1d2e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1d34: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1d3a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d43: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1d47: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d50: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d58: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1d5c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1d64: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1d67: mov_imm:
	regs[5] = 0xaafb1739, opcode= 0x00
0x1d6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1d70: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1d74: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d79: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1d7c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1d80: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d8b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1d8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1d91: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1d95: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d9a: mov_imm:
	regs[5] = 0xd66c235, opcode= 0x00
0x1da0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1da3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1da6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1dac: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1db2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1db6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dbb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1dbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1dc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1dc4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1dc8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1dd0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dd9: mov_imm:
	regs[5] = 0xe751384b, opcode= 0x00
0x1ddf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1de2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1de5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dee: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1df1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1df4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1df7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1dfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1dfe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e03: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e0c: mov_imm:
	regs[5] = 0x42654e73, opcode= 0x00
0x1e12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1e15: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1e18: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1e1e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1e25: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e2a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1e2d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1e30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e36: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1e39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1e3c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1e3f: mov_imm:
	regs[5] = 0xd7edf5e9, opcode= 0x00
0x1e45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1e48: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1e4b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1e4e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1e51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e5d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1e60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1e63: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e6c: mov_imm:
	regs[5] = 0x1846aec6, opcode= 0x00
0x1e72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1e75: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1e78: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1e7e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1e84: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1e87: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1e8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e91: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e96: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1e99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1e9c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1ea0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ea5: mov_imm:
	regs[5] = 0x7551a3d4, opcode= 0x00
0x1eab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1eae: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1eb1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1eb4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1eb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1eba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1ebd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1ec1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ec6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1ec9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1ecc: mov_imm:
	regs[5] = 0xcd4f8e3d, opcode= 0x00
0x1ed3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ed8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1edb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1ede: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1ee4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1eea: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1eed: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1ef1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ef6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ef9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1efc: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1f00: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1f08: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1f0b: mov_imm:
	regs[5] = 0xe99cb9d, opcode= 0x00
0x1f12: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1f1a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1f1d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1f20: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1f23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1f2a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f2f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1f33: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1f3c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f41: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1f44: mov_imm:
	regs[5] = 0x3d7aaec8, opcode= 0x00
0x1f4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1f4e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f53: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1f56: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1f5c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1f62: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1f65: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1f74: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1f77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1f7a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1f7d: mov_imm:
	regs[5] = 0x22a0c538, opcode= 0x00
0x1f84: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f89: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1f8c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1f90: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f95: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f9e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x1fa2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fa7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1faa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1fad: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1fb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1fb4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fb9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1fbc: mov_imm:
	regs[5] = 0x2fb49205, opcode= 0x00
0x1fc2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1fc5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1fc8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1fce: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1fd4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x1fd7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x1fda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1fdd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1fe1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fe6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x1fe9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1fec: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1fef: mov_imm:
	regs[5] = 0xc3b5ec63, opcode= 0x00
0x1ff6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ffb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1ffe: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2007: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x200a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x200d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2010: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2013: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2016: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2019: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2022: mov_imm:
	regs[5] = 0x57e67427, opcode= 0x00
0x2029: jmp_imm:
	pc += 0x1, opcode= 0x04
0x202e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2032: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2037: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2040: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2046: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x204c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x204f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2053: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2058: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x205c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2061: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2064: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2067: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2070: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2074: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2079: mov_imm:
	regs[5] = 0x4f08d89d, opcode= 0x00
0x207f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2088: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x208c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2091: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2094: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2097: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x209b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x20a3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x20a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x20a9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x20ad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20b2: mov_imm:
	regs[5] = 0x634dfb7d, opcode= 0x00
0x20b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x20bc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20c1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x20c4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x20ca: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x20d0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x20d3: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x20d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x20dc: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x20e0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x20e8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x20eb: mov_imm:
	regs[5] = 0x30f5a8ee, opcode= 0x00
0x20f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x20f4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x20f7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x20fa: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x20fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2100: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2103: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2106: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2109: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x210c: mov_imm:
	regs[5] = 0xf390419, opcode= 0x00
0x2112: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2115: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2118: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x211e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2124: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2127: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x212a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x212d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2130: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2134: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2139: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x213c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2140: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2145: mov_imm:
	regs[5] = 0xaad24dc, opcode= 0x00
0x214b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x214e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2152: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2157: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x215a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x215e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2163: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2166: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x216a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x216f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2172: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2176: jmp_imm:
	pc += 0x1, opcode= 0x04
0x217b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x217e: mov_imm:
	regs[5] = 0x3c638339, opcode= 0x00
0x2185: jmp_imm:
	pc += 0x1, opcode= 0x04
0x218a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x218d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2191: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2196: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21a2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x21a8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x21ac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21b1: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x21b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x21ba: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x21bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x21c0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x21c3: mov_imm:
	regs[5] = 0xc2965a92, opcode= 0x00
0x21c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x21cc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x21cf: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21d8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x21db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x21e1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x21e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x21e7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x21ea: mov_imm:
	regs[5] = 0xac1ec07d, opcode= 0x00
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x21f9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x21fd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2202: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2208: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x220e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2212: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2217: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x221a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x221e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2223: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x04
0x222c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x222f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2232: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2235: mov_imm:
	regs[5] = 0x679e2fd4, opcode= 0x00
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2241: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2244: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2247: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x224a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x224d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2250: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2253: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2256: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2259: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x225c: mov_imm:
	regs[5] = 0x516ab79a, opcode= 0x00
0x2262: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2265: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2268: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x226e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2274: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2277: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x227a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x227e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2283: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2286: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2289: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x228c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x228f: mov_imm:
	regs[5] = 0xafc4a22d, opcode= 0x00
0x2295: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2298: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x229b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22a4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x22a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x22ad: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x22b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x22b9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x22bc: mov_imm:
	regs[5] = 0xd88cb9a, opcode= 0x00
0x22c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x22cb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x22ce: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x22d4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x22db: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22e0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x22e4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22e9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x22ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x22f8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x22fc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2301: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2304: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2307: mov_imm:
	regs[5] = 0xaaafdd0e, opcode= 0x00
0x230d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2310: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2314: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2319: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x231c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x231f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2322: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2325: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2328: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x232b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x232e: mov_imm:
	regs[5] = 0xa7ae2e40, opcode= 0x00
0x2334: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2337: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x233b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2340: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2346: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x234c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x234f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2352: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2355: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x04
0x235e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2361: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2365: jmp_imm:
	pc += 0x1, opcode= 0x04
0x236a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x236e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2373: mov_imm:
	regs[5] = 0x95f4bf33, opcode= 0x00
0x2379: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x237c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x237f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2383: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2388: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x238b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x238f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2394: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2397: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x239a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x239e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23a3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x23a7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23ac: mov_imm:
	regs[5] = 0x757572d8, opcode= 0x00
0x23b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23bb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23c4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x23ca: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x23d0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x23d3: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x23d7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x23e2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x23e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x23e8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x23eb: mov_imm:
	regs[5] = 0xdb326038, opcode= 0x00
0x23f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x23f4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x23f7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x23fa: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x23fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2400: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2403: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2406: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2409: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x240c: mov_imm:
	regs[5] = 0x63d58f19, opcode= 0x00
0x2412: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2416: jmp_imm:
	pc += 0x1, opcode= 0x04
0x241b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x241e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2424: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x242a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x242d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2430: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2434: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2439: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x243c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x243f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2442: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2445: mov_imm:
	regs[5] = 0xfbadb4e1, opcode= 0x00
0x244b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x244e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2451: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2454: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2457: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x245b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2460: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2464: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2469: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x246d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2472: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2475: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2478: mov_imm:
	regs[5] = 0x6998a225, opcode= 0x00
0x247e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2482: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2487: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x248a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2490: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2496: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2499: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x249c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x249f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x24a2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x24a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x24a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24ae: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24b7: mov_imm:
	regs[5] = 0xd0e7b6cb, opcode= 0x00
0x24be: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x24c6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x24c9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x24cc: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x24cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x24d5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x24d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x24e2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24e7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x24eb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24f0: mov_imm:
	regs[5] = 0x2b4391bf, opcode= 0x00
0x24f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x24fa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24ff: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2502: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2508: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2514: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2517: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x251a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x251d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2521: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2526: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2529: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x252c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x252f: mov_imm:
	regs[5] = 0xaaf10d70, opcode= 0x00
0x2536: jmp_imm:
	pc += 0x1, opcode= 0x04
0x253b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x253f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2544: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2547: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x254a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x254e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2553: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2556: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2559: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x255c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2560: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2565: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2569: jmp_imm:
	pc += 0x1, opcode= 0x04
0x256e: mov_imm:
	regs[5] = 0x6dc7dcf7, opcode= 0x00
0x2575: jmp_imm:
	pc += 0x1, opcode= 0x04
0x257a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x257d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2581: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2586: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x258c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2592: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2596: jmp_imm:
	pc += 0x1, opcode= 0x04
0x259b: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x259e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x25a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x25ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x25b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25b6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x25b9: mov_imm:
	regs[5] = 0x15701a38, opcode= 0x00
0x25bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x25c2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x25c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x25c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x25cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x25d1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x25d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x25d8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25dd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x25e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25e6: mov_imm:
	regs[5] = 0x5c4c4690, opcode= 0x00
0x25ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x25ef: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x25f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25f8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x25fe: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2604: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2607: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x260a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x260d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2610: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2613: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2616: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x261a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x261f: mov_imm:
	regs[5] = 0xce46b8e9, opcode= 0x00
0x2625: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2629: jmp_imm:
	pc += 0x1, opcode= 0x04
0x262e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2631: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2635: jmp_imm:
	pc += 0x1, opcode= 0x04
0x263a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x263d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2640: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2643: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x04
0x264c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x264f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2652: mov_imm:
	regs[5] = 0xeb575c7, opcode= 0x00
0x2658: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x265b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x265e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2664: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x266a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x266e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2673: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2676: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2679: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2682: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2686: jmp_imm:
	pc += 0x1, opcode= 0x04
0x268b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x268f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2694: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x04
0x269d: mov_imm:
	regs[5] = 0x7df9faf7, opcode= 0x00
0x26a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x26a6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x26a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x26ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x26af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x26b5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x26b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x26bc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26c1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x26c4: mov_imm:
	regs[5] = 0xdca213e0, opcode= 0x00
0x26ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x26cd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x26d0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x26d7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26dc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x26e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x26e5: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x26e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26ec: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x26f4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x26f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x26fa: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x26fd: mov_imm:
	regs[5] = 0x65090eea, opcode= 0x00
0x2703: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2707: jmp_imm:
	pc += 0x1, opcode= 0x04
0x270c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x270f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2712: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2715: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2718: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x271c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2721: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2724: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2728: jmp_imm:
	pc += 0x1, opcode= 0x04
0x272d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2730: mov_imm:
	regs[5] = 0x4acbd565, opcode= 0x00
0x2736: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2739: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x273c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2743: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2748: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x274e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2752: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2757: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x275a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x275e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2763: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2766: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2769: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x276c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x276f: mov_imm:
	regs[5] = 0x2adec786, opcode= 0x00
0x2775: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2778: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x277b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x277e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2782: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2787: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x278a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x278d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2790: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2793: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2796: mov_imm:
	regs[5] = 0xdbd67589, opcode= 0x00
0x279c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x279f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x27a2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x27a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27ae: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x27b4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x27b7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x27ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x27c0: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x27c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x27c6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x27c9: mov_imm:
	regs[5] = 0xf27c07c4, opcode= 0x00
0x27d0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x27d8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x27db: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x27df: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27e4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x27e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27eb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x27f3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x27f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x27f9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x27fc: mov_imm:
	regs[5] = 0xa8917d95, opcode= 0x00
0x2802: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2806: jmp_imm:
	pc += 0x1, opcode= 0x04
0x280b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x280e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2815: jmp_imm:
	pc += 0x1, opcode= 0x04
0x281a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2821: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2826: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2829: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x282d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2832: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2835: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2838: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x283c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2841: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2844: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2847: mov_imm:
	regs[5] = 0xbf56d838, opcode= 0x00
0x284e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2853: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2856: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x285a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x285f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2863: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2868: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x286b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x286e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2877: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x287b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2880: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2889: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x288c: mov_imm:
	regs[5] = 0x9e3bde61, opcode= 0x00
0x2893: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2898: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x289b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x289f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28a4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x28aa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x28b0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x28b3: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x28b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x28bc: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x28bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x28c2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x28c5: mov_imm:
	regs[5] = 0x6977c6f3, opcode= 0x00
0x28cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x28ce: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x28d1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x28d4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x28d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x28dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x28e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x28e3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x28e6: mov_imm:
	regs[5] = 0x90ceee0e, opcode= 0x00
0x28ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x28f5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x28f8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x28ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2904: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x290a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x290d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2910: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2919: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x291c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x291f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2922: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2926: jmp_imm:
	pc += 0x1, opcode= 0x04
0x292b: mov_imm:
	regs[5] = 0x4a19c5e1, opcode= 0x00
0x2931: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2934: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2938: jmp_imm:
	pc += 0x1, opcode= 0x04
0x293d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2940: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2943: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2947: jmp_imm:
	pc += 0x1, opcode= 0x04
0x294c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x294f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2952: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2956: jmp_imm:
	pc += 0x1, opcode= 0x04
0x295b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x295e: mov_imm:
	regs[5] = 0x709abb9e, opcode= 0x00
0x2964: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2967: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x296a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2971: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2976: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x297c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x297f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2982: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2985: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2989: jmp_imm:
	pc += 0x1, opcode= 0x04
0x298e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2992: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2997: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x299a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x299d: mov_imm:
	regs[5] = 0xaf5a793f, opcode= 0x00
0x29a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x29a7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29ac: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x29af: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x29b2: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x29b6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29bf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x29c7: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x29ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x29cd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x29d0: mov_imm:
	regs[5] = 0x28f5b3cb, opcode= 0x00
0x29d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x29da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29df: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x29e2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x29e8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29f4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x29f8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29fd: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2a00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a04: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2a0c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2a0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2a13: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a18: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2a1c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a21: mov_imm:
	regs[5] = 0x47292945, opcode= 0x00
0x2a27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2a2a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2a2d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2a30: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2a33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2a39: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2a3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2a3f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2a42: mov_imm:
	regs[5] = 0x7e577b26, opcode= 0x00
0x2a48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2a4b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2a4e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2a54: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a60: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2a63: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2a66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a72: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2a75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2a78: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2a7c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a81: mov_imm:
	regs[5] = 0x4049892b, opcode= 0x00
0x2a87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a90: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2a93: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2a96: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2a9a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2aa2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2aa5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2aa8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ab1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2aba: mov_imm:
	regs[5] = 0x74e711f, opcode= 0x00
0x2ac0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ac3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2ac6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2acd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ad2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2ad8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2adb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2ade: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ae2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ae7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2aea: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2aed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2af0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2af4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2af9: mov_imm:
	regs[5] = 0x66ffc79f, opcode= 0x00
0x2aff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2b02: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2b05: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2b08: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b17: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2b1b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2b24: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b29: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b32: mov_imm:
	regs[5] = 0x9f354daa, opcode= 0x00
0x2b38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2b3b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2b3e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2b44: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2b4b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b50: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2b53: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2b56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b62: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2b65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b6e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2b71: mov_imm:
	regs[5] = 0x51f66d5d, opcode= 0x00
0x2b77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2b7b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b80: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b89: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2b8c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2b90: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b9c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ba1: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2ba4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2ba7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2bab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bb0: mov_imm:
	regs[5] = 0xb902160d, opcode= 0x00
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2bbf: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2bc2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2bc8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2bce: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2bd2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bd7: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2bda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bdd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2be1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2be6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2be9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bf2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2bf5: mov_imm:
	regs[5] = 0x38823b3f, opcode= 0x00
0x2bfc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2c04: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2c07: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2c0a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2c0e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2c1a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c1f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2c22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2c25: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2c28: mov_imm:
	regs[5] = 0x1372a95f, opcode= 0x00
0x2c2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2c32: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c37: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2c3a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2c40: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2c46: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2c49: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2c4d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2c59: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c5e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2c61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2c65: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c6a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2c6d: mov_imm:
	regs[5] = 0xed8ac9e4, opcode= 0x00
0x2c73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2c76: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2c79: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2c7d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c82: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2c85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c89: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2c91: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2c94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2c97: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2c9a: mov_imm:
	regs[5] = 0xbbe94267, opcode= 0x00
0x2ca0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ca3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cac: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2cb2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2cb8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2cbb: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2cbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2cc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2cc4: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2cc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2cca: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2ccd: mov_imm:
	regs[5] = 0xc3997da5, opcode= 0x00
0x2cd3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2cd6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2cd9: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2cdc: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2cdf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ce3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ce8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ceb: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2cef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cf4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2cf8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cfd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d06: mov_imm:
	regs[5] = 0xa3c13920, opcode= 0x00
0x2d0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2d0f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2d12: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2d19: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d1e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2d24: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2d27: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2d2b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d34: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d42: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2d45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2d48: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2d4b: mov_imm:
	regs[5] = 0xc9faaa56, opcode= 0x00
0x2d51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2d54: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2d57: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2d5b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d60: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2d63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d6a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d6f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2d72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2d75: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2d78: mov_imm:
	regs[5] = 0xe1d8d408, opcode= 0x00
0x2d7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2d81: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2d84: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2d8a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2d90: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2d93: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2d96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d9c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2d9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2da2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2da5: mov_imm:
	regs[5] = 0x52f1ce35, opcode= 0x00
0x2dab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2dae: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2db1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2db4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2db8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2dbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2dc0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2dc3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2dc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2dca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2dcf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2dd2: mov_imm:
	regs[5] = 0xde30f7ed, opcode= 0x00
0x2dd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ddb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2dde: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2de4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2dea: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2ded: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2df1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2df6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2df9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e02: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2e05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2e08: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2e0b: mov_imm:
	regs[5] = 0xf6dd59f8, opcode= 0x00
0x2e11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2e14: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2e17: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2e1b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e20: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2e23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e27: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e2f: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2e32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2e35: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2e38: mov_imm:
	regs[5] = 0xb182f69c, opcode= 0x00
0x2e3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2e41: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2e44: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2e4a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2e50: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2e53: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2e57: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e62: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2e65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2e68: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2e6b: mov_imm:
	regs[5] = 0x7fc43b5b, opcode= 0x00
0x2e71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2e74: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2e77: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2e7a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2e7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e83: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2e87: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2e8f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2e92: mov_imm:
	regs[5] = 0x89c9f594, opcode= 0x00
0x2e98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2e9b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2e9e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2ea4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2eaa: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2ead: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2eb0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2eb3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2eb6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2eb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2ebc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2ebf: mov_imm:
	regs[5] = 0x5cb74da3, opcode= 0x00
0x2ec6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ecb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ece: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2ed1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2eda: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2edd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ee0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ee3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2ee6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2ee9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2eec: mov_imm:
	regs[5] = 0xcb4684b, opcode= 0x00
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ef8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2efc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f01: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2f05: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f0a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2f10: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2f17: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f1c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2f1f: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2f22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2f29: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f2e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2f31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2f34: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2f37: mov_imm:
	regs[5] = 0x542c9880, opcode= 0x00
0x2f3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2f40: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2f44: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f49: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2f4c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2f5c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f61: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2f64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2f67: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2f6a: mov_imm:
	regs[5] = 0x8dbbbe76, opcode= 0x00
0x2f70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2f73: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2f77: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f7c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2f82: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2f89: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f8e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x2f92: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f97: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x2f9b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fa0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2fa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2fa6: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2fa9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2fac: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2fb0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fb5: mov_imm:
	regs[5] = 0x67f87ad, opcode= 0x00
0x2fbc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2fc4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2fc8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fcd: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x2fd1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fd6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x2fda: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fdf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2fe2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2fe5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x2fe8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2feb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2fef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ff4: mov_imm:
	regs[5] = 0x83eee30e, opcode= 0x00
0x2ffb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3000: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3003: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3006: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x300c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3012: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3015: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x04
0x301e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3024: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3028: jmp_imm:
	pc += 0x1, opcode= 0x04
0x302d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3036: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x303a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x303f: mov_imm:
	regs[5] = 0xca21edf5, opcode= 0x00
0x3045: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3048: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x304b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x304e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3055: jmp_imm:
	pc += 0x1, opcode= 0x04
0x305a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x305e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3063: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x04
0x306c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x306f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3072: mov_imm:
	regs[5] = 0x4fc808d4, opcode= 0x00
0x3078: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x307b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3084: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x308a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3090: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3093: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x309a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x309f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x30a2: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x30a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x30a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30ae: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x30b1: mov_imm:
	regs[5] = 0x5a0eadbd, opcode= 0x00
0x30b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x30c0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x30c3: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x30c6: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x30ca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x30d5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x30e1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x30e4: mov_imm:
	regs[5] = 0xa4621e89, opcode= 0x00
0x30eb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x30f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30f9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3102: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3109: jmp_imm:
	pc += 0x1, opcode= 0x04
0x310e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3114: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3118: jmp_imm:
	pc += 0x1, opcode= 0x04
0x311d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3120: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3123: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3126: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x312f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3138: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x313c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3141: mov_imm:
	regs[5] = 0xb8e91ff4, opcode= 0x00
0x3147: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x314a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x314d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3150: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3153: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3156: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3159: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x315c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x315f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3162: mov_imm:
	regs[5] = 0xaf937294, opcode= 0x00
0x3168: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x316b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x316e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3174: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x317b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3180: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3184: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3189: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x318c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x318f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3192: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3195: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3198: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x319b: mov_imm:
	regs[5] = 0xf5bdb19f, opcode= 0x00
0x31a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x31a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31aa: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x31ad: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x31b0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x31b4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31bd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x31c5: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x31c9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x31d2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31d7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x31da: mov_imm:
	regs[5] = 0x9cd515ee, opcode= 0x00
0x31e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x31e9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x31ec: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x31f2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x31f8: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x31fc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3201: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3204: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3207: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x320a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x320e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3213: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3216: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3219: mov_imm:
	regs[5] = 0x17a6c6b4, opcode= 0x00
0x3220: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3225: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3228: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x322b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x322f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3234: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3237: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x323a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x323d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3240: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3243: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3246: mov_imm:
	regs[5] = 0xf9cc6cfe, opcode= 0x00
0x324c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x324f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3252: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3258: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x325e: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3261: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3264: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3268: jmp_imm:
	pc += 0x1, opcode= 0x04
0x326d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3270: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3274: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3279: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x327c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x327f: mov_imm:
	regs[5] = 0x40966747, opcode= 0x00
0x3285: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3288: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x328b: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3294: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3298: jmp_imm:
	pc += 0x1, opcode= 0x04
0x329d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x32a3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x32a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x32a9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x32ad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32b2: mov_imm:
	regs[5] = 0x8b8af4a2, opcode= 0x00
0x32b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x32bb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x32be: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32ca: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x32d0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x32d4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32d9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x32dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x32e3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32e8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x32ec: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x32f4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x32f7: mov_imm:
	regs[5] = 0xd1ecdbb9, opcode= 0x00
0x32fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3301: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3306: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x330a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x330f: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3312: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3315: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3318: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x331b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x331e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3321: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3324: mov_imm:
	regs[5] = 0xd99c377e, opcode= 0x00
0x332a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x332d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3330: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3336: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x333d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3342: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3345: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3348: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x334b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x334e: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3351: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3354: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3357: mov_imm:
	regs[5] = 0xf107b7d7, opcode= 0x00
0x335d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3360: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3364: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3369: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x336c: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x336f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3378: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x337b: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x337f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3387: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x338a: mov_imm:
	regs[5] = 0x704a6f39, opcode= 0x00
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3396: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3399: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x339d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33a2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x33a8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x33af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33b4: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x33b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33bd: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x33c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33cc: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x33cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x33d2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x33d5: mov_imm:
	regs[5] = 0xdb2db17f, opcode= 0x00
0x33db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x33de: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x33e1: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x33e4: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x33e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x33f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33f9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x33fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3400: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3405: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3408: mov_imm:
	regs[5] = 0x4302c395, opcode= 0x00
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3414: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3417: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x341a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3421: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3426: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x342c: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3430: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3435: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x04
0x343e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3442: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3447: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x344a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x344d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3450: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3453: mov_imm:
	regs[5] = 0x64dc0659, opcode= 0x00
0x3459: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x345d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3462: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3465: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3469: jmp_imm:
	pc += 0x1, opcode= 0x04
0x346e: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3471: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3474: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3477: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x347b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3480: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3484: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3489: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x348c: mov_imm:
	regs[5] = 0x5abb8aed, opcode= 0x00
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3498: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x349c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34a1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x34a4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x34aa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x34b0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x34b3: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x34b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x34bc: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x34c0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x34c8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x34cb: mov_imm:
	regs[5] = 0xf9ff2635, opcode= 0x00
0x34d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x34d4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x34d7: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x34da: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x34dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34e1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x34e9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x34ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x34ef: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x34f2: mov_imm:
	regs[5] = 0xfdd37aca, opcode= 0x00
0x34f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x34fb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x34fe: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3504: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x350a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x350d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3511: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3516: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3519: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x351c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x351f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3522: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3525: mov_imm:
	regs[5] = 0xa6ed04b5, opcode= 0x00
0x352b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x352e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3531: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x04
0x353a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x353e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3543: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3546: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3549: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x354c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x354f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3552: mov_imm:
	regs[5] = 0xac095b43, opcode= 0x00
0x3558: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x355b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x355e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3564: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x356a: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x356d: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3570: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3573: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3576: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3579: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x357c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x357f: mov_imm:
	regs[5] = 0x17f9b3fe, opcode= 0x00
0x3586: jmp_imm:
	pc += 0x1, opcode= 0x04
0x358b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3594: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3597: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x359a: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x359d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x35a3: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x35a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x35aa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35af: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x35b2: mov_imm:
	regs[5] = 0x19566d9e, opcode= 0x00
0x35b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x35bc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35c1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x35c4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x35cb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35d0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x35d6: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x35da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35df: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x35ee: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x35f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x35f5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35fa: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x35fe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3603: mov_imm:
	regs[5] = 0x9e86466a, opcode= 0x00
0x3609: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x360d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3612: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3615: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3618: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x361b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x361e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3621: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3624: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3627: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x362a: mov_imm:
	regs[5] = 0xcaac7d41, opcode= 0x00
0x3630: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3639: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x363c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3642: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3648: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x364c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3651: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3654: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3657: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x365a: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x365e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3663: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3667: jmp_imm:
	pc += 0x1, opcode= 0x04
0x366c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x366f: mov_imm:
	regs[5] = 0xfa4f0cb6, opcode= 0x00
0x3676: jmp_imm:
	pc += 0x1, opcode= 0x04
0x367b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x367e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3681: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3684: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3687: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x368a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x368d: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3690: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3693: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3696: mov_imm:
	regs[5] = 0x713fa531, opcode= 0x00
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x36a5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x36a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36ae: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x36b4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36c0: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x36c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36c9: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x36cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36d0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x36d8: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x36db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x36de: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x36e1: mov_imm:
	regs[5] = 0x8c3486c6, opcode= 0x00
0x36e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x36ea: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x36ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x36f0: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x36f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x36f9: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x36fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3700: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3705: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3708: mov_imm:
	regs[5] = 0x845362e0, opcode= 0x00
0x370e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3711: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3714: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x371a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3720: mov_regs:
	regs[2] = regs[1], opcode= 0x0a
0x3723: mov_regs:
	regs[3] = regs[1], opcode= 0x0a
0x3726: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3729: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x372c: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3730: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3735: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3738: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x373b: mov_imm:
	regs[5] = 0x4fc70152, opcode= 0x00
0x3741: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3744: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3748: jmp_imm:
	pc += 0x1, opcode= 0x04
0x374d: mov_regs:
	regs[2] = regs[0], opcode= 0x0a
0x3750: mov_regs:
	regs[3] = regs[0], opcode= 0x0a
0x3753: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3757: jmp_imm:
	pc += 0x1, opcode= 0x04
0x375c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3760: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3765: mov_regs:
	regs[4] = regs[2], opcode= 0x0a
0x3768: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x376b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x376e: mov_imm:
	regs[5] = 0x83fb598b, opcode= 0x00
0x3774: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3778: jmp_imm:
	pc += 0x1, opcode= 0x04
0x377d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3780: mov_imm:
	regs[30] = 0x998b6b9, opcode= 0x00
0x3786: mov_imm:
	regs[31] = 0x2375926d, opcode= 0x00
0x378c: xor_regs:
	regs[0] ^= regs[30], opcode= 0x05
0x3790: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3795: xor_regs:
	regs[1] ^= regs[31], opcode= 0x05
max register index:31
