
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem add_and_or_thm.extracted_1._1 : âˆ€ (x x_1 : BitVec 32), (x_1 &&& x) + (x_1 ||| x) = x_1 + x :=
sorry