#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\pds_22\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: JIA
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri May 12 23:54:27 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/top.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/source/top.v
I: Found Verilog include file F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/source/top.v(line number: 3)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/top.v successfully.
W: Public-4030: File 'F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v' has been added. It is skipped.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/DDR/axi_ctrl.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/source/DDR/axi_ctrl.v
I: Found Verilog include file F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v
W: Public-4030: File 'F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v' has been added. It is skipped.
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/source/DDR/axi_ctrl.v(line number: 2)] Analyzing module axi_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/DDR/axi_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/DDR/axi_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/source/DDR/axi_rd_ctrl.v
I: Found Verilog include file F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v
W: Public-4030: File 'F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v' has been added. It is skipped.
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/source/DDR/axi_rd_ctrl.v(line number: 3)] Analyzing module axi_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/DDR/axi_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/DDR/axi_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/source/DDR/axi_wr_ctrl.v
I: Found Verilog include file F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v
W: Public-4030: File 'F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v' has been added. It is skipped.
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/source/DDR/axi_wr_ctrl.v(line number: 2)] Analyzing module axi_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/DDR/axi_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/hv_cnt.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/source/HDMI/hv_cnt.v
I: Found Verilog include file F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v
W: Public-4030: File 'F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v' has been added. It is skipped.
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/source/HDMI/hv_cnt.v(line number: 2)] Analyzing module hv_cnt (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/hv_cnt.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/iic_dri.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/source/HDMI/iic_dri.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/source/HDMI/iic_dri.v(line number: 28)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/ms7200_ctl.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/source/HDMI/ms7200_ctl.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/source/HDMI/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/ms7200_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/ms7210_ctl.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/source/HDMI/ms7210_ctl.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/source/HDMI/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/ms72xx_ctl.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/source/HDMI/ms72xx_ctl.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/source/HDMI/ms72xx_ctl.v(line number: 22)] Analyzing module ms72xx_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/ms72xx_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/utils/cnt_once.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/source/utils/cnt_once.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/source/utils/cnt_once.v(line number: 1)] Analyzing module cnt_once (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/utils/cnt_once.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/hdmi_out.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/source/HDMI/hdmi_out.v
I: Found Verilog include file F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v
W: Public-4030: File 'F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v' has been added. It is skipped.
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/source/HDMI/hdmi_out.v(line number: 4)] Analyzing module hdmi_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/hdmi_out.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/hdmi_in.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/source/HDMI/hdmi_in.v
I: Found Verilog include file F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v
W: Public-4030: File 'F:/PDS_DEMO/ObjectRecognition/source/parameter/p_ddr.v' has been added. It is skipped.
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/source/HDMI/hdmi_in.v(line number: 3)] Analyzing module hdmi_in (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/source/HDMI/hdmi_in.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/DDR_IPC.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/DDR_IPC.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/DDR_IPC.v(line number: 9)] Analyzing module DDR_IPC (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/DDR_IPC.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v(line number: 10)] Analyzing module DDR_IPC_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Analyzing module ipsxb_rst_sync_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ipsxb_rst_sync_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Analyzing module ipsxb_ddrphy_calib_mux_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Analyzing module ipsxb_ddrphy_calib_top_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_control_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Analyzing module ipsxb_ddrphy_data_slice_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Analyzing module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Analyzing module ipsxb_ddrphy_data_slice_wrlvl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Analyzing module ipsxb_ddrphy_dfi_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Analyzing module ipsxb_ddrphy_dll_update_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Analyzing module ipsxb_ddrphy_dqsi_rdel_cal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Analyzing module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Analyzing module ipsxb_ddrphy_dqs_rddata_align_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Analyzing module ipsxb_ddrphy_drift_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Analyzing module ipsxb_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Analyzing module ipsxb_ddrphy_gatecal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Analyzing module ipsxb_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Analyzing module ipsxb_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Analyzing module ipsxb_ddrphy_main_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Analyzing module ipsxb_ddrphy_rdcal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Analyzing module ipsxb_ddrphy_reset_ctrl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Analyzing module ipsxb_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Analyzing module ipsxb_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Analyzing module ipsxb_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Analyzing module ipsxb_ddrphy_upcal_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_wdata_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Analyzing module ipsxb_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 9)] Analyzing module ipsxb_ddrphy_slice_top_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Analyzing module ipsxb_ddrphy_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/pll/ipsxb_ddrphy_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ipsxb_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ipsxb_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ipsxb_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ipsxb_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ipsxb_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ipsxb_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ipsxb_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ipsxb_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ipsxb_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ipsxb_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ipsxb_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ipsxb_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ipsxb_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ipsxb_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ipsxb_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ipsxb_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ipsxb_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Analyzing module ipsxb_mcdq_ui_axi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ipsxb_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ipsxb_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ipsxb_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Analyzing module ipsxb_mcdq_wrapper_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ipsxb_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ipsxb_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ipsxb_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ipsxb_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ipsxb_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ipsxb_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ipsxb_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ipsxb_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Analyzing module ipsxb_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipsxb_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Analyzing module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Analyzing module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
W: Verilog-2010: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 59)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 64)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/PLL_top/PLL_top.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/PLL_top/PLL_top.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/PLL_top/PLL_top.v(line number: 20)] Analyzing module PLL_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/PLL_top/PLL_top.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_PIX_BUFF (library work)
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_fifo_v1_6_PIX_BUFF.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_fifo_v1_6_PIX_BUFF.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_fifo_v1_6_PIX_BUFF.v(line number: 25)] Analyzing module ipml_fifo_v1_6_PIX_BUFF (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/rtl/ipml_fifo_v1_6_PIX_BUFF.v successfully.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/PIX_BUFF.v
I: Verilog-0001: Analyzing file F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/PIX_BUFF.v
I: Verilog-0002: [F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/PIX_BUFF.v(line number: 18)] Analyzing module PIX_BUFF (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/PDS_DEMO/ObjectRecognition} F:/PDS_DEMO/ObjectRecognition/ipcore/PIX_BUFF/PIX_BUFF.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.524s wall, 0.141s user + 0.031s system = 0.172s CPU (11.3%)

Start rtl-elaborate.
I: Verilog-0003: [F:/PDS_DEMO/ObjectRecognition/source/top.v(line number: 3)] Elaborating module top
E: Verilog-4072: [F:/PDS_DEMO/ObjectRecognition/source/top.v(line number: 76)] init_rst is referenced to undefined module
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri May 12 23:54:29 2023
Action compile: Peak memory pool usage is 139 MB
