<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver hwicap v10_0: xhwicap_l.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xhwicap_l.h File Reference</h1><code>#include &lt;xil_types.h&gt;</code><br/>
<code>#include &lt;xil_assert.h&gt;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a8bd5296cc98d371f7e4f133b33bfc313">XHWICAP_L_H_</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a51de7b3fb1d06e1cec320cf550854beb">XHwIcap_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a86698b383a584c465c8d93e38eafa34e">XHwIcap_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a7061e53605486f268a5e2205828d5921">XHwIcap_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XHwIcap_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a8abfb8a13021622966d96781cb1a0f86">XHwIcap_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;XHwIcap_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a> Register offsets for the <a class="el" href="struct_x_hw_icap.html">XHwIcap</a> device. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#acc55662e7438a63d17100c391701bca0">XHI_GIER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a4ff2b0721655b2764bff81449b368478">XHI_IPISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a8723cf72ecf20356371e6f6d2ce55543">XHI_IPIER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a9f823f835a5a4cc52bb93dd31f88c62c">XHI_WF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a880c301214287dc0231e142662bba24c">XHI_RF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x104</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a61e8525d9e209cad45122af264f276f0">XHI_SZ_OFFSET</a>&nbsp;&nbsp;&nbsp;0x108</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#ad7d94ec59e14347684d309b0b6406ab2">XHI_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#ad582c2c3fe5aa1d83b43dc7a0d243da8">XHI_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x110</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a2d5e8341edaacfbd2e50e6d348ad8131">XHI_WFV_OFFSET</a>&nbsp;&nbsp;&nbsp;0x114</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a9bc6d60763a4589772fbab9611444a76">XHI_RFO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x118</td></tr>
<tr><td colspan="2"><div class="groupHeader">Device Global Interrupt Enable Register (GIER) bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpaa770a4f261dc09b2e1919d27fef4b82"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a312f920dfd13871dfc397bb734e81542">XHI_GIER_GIE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">HwIcap Device Interrupt Status/Enable Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp2b951a0cbd739a92d41a375323eeb185"></a> <b> Interrupt Status Register (IPISR) </b></p>
<p>This register holds the interrupt status flags for the device. These bits are toggle on write.</p>
<p><b> Interrupt Enable Register (IPIER) </b></p>
<p>This register is used to enable interrupt sources for the device. Writing a '1' to a bit in this register enables the corresponding Interrupt. Writing a '0' to a bit in this register disables the corresponding Interrupt.</p>
<p>IPISR/IPIER registers have the same bit definitions and are only defined once. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#ae940123f31edca885cce128466074fbd">XHI_IPIXR_RFULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a47f9b5b4f4e16c810064acf5ce674575">XHI_IPIXR_WEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#ae64834b12bee384ff441cf4ca68b060b">XHI_IPIXR_RDP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a3d51a2ca2954770e68e8304c6d45a797">XHI_IPIXR_WRP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a796c30e8bebadbe5c18ce0af9b10d30a">XHI_IPIXR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>
<tr><td colspan="2"><div class="groupHeader">Control Register (CR)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp6ae893c74f0541dc80869aa2f8438e09"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a776ac9dc4020f86bab9c5b1fd9221dd1">XHI_CR_SW_ABORT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a50e289c4313fa405cf086df7ce901a1b">XHI_CR_SW_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#afd19f105fe87bc06e8970c46f2f23508">XHI_CR_FIFO_CLR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a5f79a1af0d4909378342da1723568653">XHI_CR_READ_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#aef1da3487a4b5b56304445dd5892855b">XHI_CR_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Status Register (SR)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp28c4a5b4b9d1f32b084066296ad621d7"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a70dd605f5c61f0d4dca8f7d2c7818b96">XHI_SR_CFGERR_N_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#ab20344d8715b57430612cbee984dc22e">XHI_SR_DALIGN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#abd2efa3b995368421322945fcf4a0193">XHI_SR_RIP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a4e0a65580d8d9e4ea6a0df1a65c5308c">XHI_SR_IN_ABORT_N_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a5f6dfed1a6cda2d244f7b58ccf734eb3">XHI_SR_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a4b189772fde4c6ca3bc0c20b7b1fc3af">XHI_SR_EOS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and basic driver functions (or macros) that can be used to access the device. Other driver functions are defined in <a class="el" href="xhwicap_8h.html">xhwicap.h</a>.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 2.00a sv   09/28/07 First release for the FIFO mode
 3.00a sv   11/28/08 Added Abort bit definition in the Control Register
		      Removed XHI_WFO_MAX_VACANCY and XHI_RFO_MAX_OCCUPANCY
		      definitions.
 3.01a sv   10/21/09 Corrected the IDCODE definitions for some of the
                     V5 FX parts.
 4.00a hvm  11/30/09 Added support for V6 and updated with HAL phase 1
		      modifications
 5.00a hvm  02/04/10 Added S6 Support
 5.03a hvm  15/4/11  Updated with V6 CXT device definitions.
 6.00a hvm  08/01/11 Updated with K7 device Ids.
 7.00a bss  03/14/12 Added EOS mask and Hang mask CR CR 637538
		      Added Virtex 7 and Zynq Idcodes - CR 647140, CR 643295</pre><pre> 8.00a bss  06/20/12 Deleted Hang mask definition as per CR 656162
 9.0   bss  02/20/14 Added Kintex 8 and Virtex72000T device Idcodes.
 10.0  bss  6/24/14  Removed support for families older than 7 series</pre><pre> </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="afd19f105fe87bc06e8970c46f2f23508"></a><!-- doxytag: member="xhwicap_l.h::XHI_CR_FIFO_CLR_MASK" ref="afd19f105fe87bc06e8970c46f2f23508" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_CR_FIFO_CLR_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO Clear Mask </p>

</div>
</div>
<a class="anchor" id="ad7d94ec59e14347684d309b0b6406ab2"></a><!-- doxytag: member="xhwicap_l.h::XHI_CR_OFFSET" ref="ad7d94ec59e14347684d309b0b6406ab2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_CR_OFFSET&nbsp;&nbsp;&nbsp;0x10C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control Register </p>

</div>
</div>
<a class="anchor" id="a5f79a1af0d4909378342da1723568653"></a><!-- doxytag: member="xhwicap_l.h::XHI_CR_READ_MASK" ref="a5f79a1af0d4909378342da1723568653" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_CR_READ_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read from ICAP to FIFO </p>

</div>
</div>
<a class="anchor" id="a776ac9dc4020f86bab9c5b1fd9221dd1"></a><!-- doxytag: member="xhwicap_l.h::XHI_CR_SW_ABORT_MASK" ref="a776ac9dc4020f86bab9c5b1fd9221dd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_CR_SW_ABORT_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Abort current ICAP Read/Write </p>

</div>
</div>
<a class="anchor" id="a50e289c4313fa405cf086df7ce901a1b"></a><!-- doxytag: member="xhwicap_l.h::XHI_CR_SW_RESET_MASK" ref="a50e289c4313fa405cf086df7ce901a1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_CR_SW_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SW Reset Mask </p>

</div>
</div>
<a class="anchor" id="aef1da3487a4b5b56304445dd5892855b"></a><!-- doxytag: member="xhwicap_l.h::XHI_CR_WRITE_MASK" ref="aef1da3487a4b5b56304445dd5892855b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_CR_WRITE_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write from FIFO to ICAP </p>

</div>
</div>
<a class="anchor" id="a312f920dfd13871dfc397bb734e81542"></a><!-- doxytag: member="xhwicap_l.h::XHI_GIER_GIE_MASK" ref="a312f920dfd13871dfc397bb734e81542" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_GIER_GIE_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Global Interrupt enable Mask </p>

</div>
</div>
<a class="anchor" id="acc55662e7438a63d17100c391701bca0"></a><!-- doxytag: member="xhwicap_l.h::XHI_GIER_OFFSET" ref="acc55662e7438a63d17100c391701bca0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_GIER_OFFSET&nbsp;&nbsp;&nbsp;0x1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device Global Interrupt Enable Reg </p>

</div>
</div>
<a class="anchor" id="a8723cf72ecf20356371e6f6d2ce55543"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPIER_OFFSET" ref="a8723cf72ecf20356371e6f6d2ce55543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_IPIER_OFFSET&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enable Register </p>

</div>
</div>
<a class="anchor" id="a4ff2b0721655b2764bff81449b368478"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPISR_OFFSET" ref="a4ff2b0721655b2764bff81449b368478" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_IPISR_OFFSET&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Status Register </p>

</div>
</div>
<a class="anchor" id="a796c30e8bebadbe5c18ce0af9b10d30a"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPIXR_ALL_MASK" ref="a796c30e8bebadbe5c18ce0af9b10d30a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_IPIXR_ALL_MASK&nbsp;&nbsp;&nbsp;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask of all interrupts </p>

</div>
</div>
<a class="anchor" id="ae64834b12bee384ff441cf4ca68b060b"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPIXR_RDP_MASK" ref="ae64834b12bee384ff441cf4ca68b060b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_IPIXR_RDP_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read FIFO half full </p>

</div>
</div>
<a class="anchor" id="ae940123f31edca885cce128466074fbd"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPIXR_RFULL_MASK" ref="ae940123f31edca885cce128466074fbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_IPIXR_RFULL_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read FIFO Full </p>

</div>
</div>
<a class="anchor" id="a47f9b5b4f4e16c810064acf5ce674575"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPIXR_WEMPTY_MASK" ref="a47f9b5b4f4e16c810064acf5ce674575" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_IPIXR_WEMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write FIFO Empty </p>

</div>
</div>
<a class="anchor" id="a3d51a2ca2954770e68e8304c6d45a797"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPIXR_WRP_MASK" ref="a3d51a2ca2954770e68e8304c6d45a797" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_IPIXR_WRP_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write FIFO half full </p>

</div>
</div>
<a class="anchor" id="a880c301214287dc0231e142662bba24c"></a><!-- doxytag: member="xhwicap_l.h::XHI_RF_OFFSET" ref="a880c301214287dc0231e142662bba24c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_RF_OFFSET&nbsp;&nbsp;&nbsp;0x104</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read FIFO </p>

</div>
</div>
<a class="anchor" id="a9bc6d60763a4589772fbab9611444a76"></a><!-- doxytag: member="xhwicap_l.h::XHI_RFO_OFFSET" ref="a9bc6d60763a4589772fbab9611444a76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_RFO_OFFSET&nbsp;&nbsp;&nbsp;0x118</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read FIFO Occupancy Register </p>

</div>
</div>
<a class="anchor" id="a70dd605f5c61f0d4dca8f7d2c7818b96"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_CFGERR_N_MASK" ref="a70dd605f5c61f0d4dca8f7d2c7818b96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_SR_CFGERR_N_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Config Error Mask </p>

</div>
</div>
<a class="anchor" id="ab20344d8715b57430612cbee984dc22e"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_DALIGN_MASK" ref="ab20344d8715b57430612cbee984dc22e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_SR_DALIGN_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Alignment Mask </p>

</div>
</div>
<a class="anchor" id="a5f6dfed1a6cda2d244f7b58ccf734eb3"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_DONE_MASK" ref="a5f6dfed1a6cda2d244f7b58ccf734eb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_SR_DONE_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Done bit Mask </p>

</div>
</div>
<a class="anchor" id="a4b189772fde4c6ca3bc0c20b7b1fc3af"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_EOS_MASK" ref="a4b189772fde4c6ca3bc0c20b7b1fc3af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_SR_EOS_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EOS bit Mask </p>

</div>
</div>
<a class="anchor" id="a4e0a65580d8d9e4ea6a0df1a65c5308c"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_IN_ABORT_N_MASK" ref="a4e0a65580d8d9e4ea6a0df1a65c5308c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_SR_IN_ABORT_N_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Select Map Abort Mask </p>

</div>
</div>
<a class="anchor" id="ad582c2c3fe5aa1d83b43dc7a0d243da8"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_OFFSET" ref="ad582c2c3fe5aa1d83b43dc7a0d243da8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_SR_OFFSET&nbsp;&nbsp;&nbsp;0x110</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status Register </p>

</div>
</div>
<a class="anchor" id="abd2efa3b995368421322945fcf4a0193"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_RIP_MASK" ref="abd2efa3b995368421322945fcf4a0193" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_SR_RIP_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read back Mask </p>

</div>
</div>
<a class="anchor" id="a61e8525d9e209cad45122af264f276f0"></a><!-- doxytag: member="xhwicap_l.h::XHI_SZ_OFFSET" ref="a61e8525d9e209cad45122af264f276f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_SZ_OFFSET&nbsp;&nbsp;&nbsp;0x108</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Size Register </p>

</div>
</div>
<a class="anchor" id="a9f823f835a5a4cc52bb93dd31f88c62c"></a><!-- doxytag: member="xhwicap_l.h::XHI_WF_OFFSET" ref="a9f823f835a5a4cc52bb93dd31f88c62c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_WF_OFFSET&nbsp;&nbsp;&nbsp;0x100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write FIFO </p>

</div>
</div>
<a class="anchor" id="a2d5e8341edaacfbd2e50e6d348ad8131"></a><!-- doxytag: member="xhwicap_l.h::XHI_WFV_OFFSET" ref="a2d5e8341edaacfbd2e50e6d348ad8131" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_WFV_OFFSET&nbsp;&nbsp;&nbsp;0x114</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write FIFO Vacancy Register </p>

</div>
</div>
<a class="anchor" id="a51de7b3fb1d06e1cec320cf550854beb"></a><!-- doxytag: member="xhwicap_l.h::XHwIcap_In32" ref="a51de7b3fb1d06e1cec320cf550854beb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHwIcap_In32&nbsp;&nbsp;&nbsp;Xil_In32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8bd5296cc98d371f7e4f133b33bfc313"></a><!-- doxytag: member="xhwicap_l.h::XHWICAP_L_H_" ref="a8bd5296cc98d371f7e4f133b33bfc313" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHWICAP_L_H_</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a86698b383a584c465c8d93e38eafa34e"></a><!-- doxytag: member="xhwicap_l.h::XHwIcap_Out32" ref="a86698b383a584c465c8d93e38eafa34e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHwIcap_Out32&nbsp;&nbsp;&nbsp;Xil_Out32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7061e53605486f268a5e2205828d5921"></a><!-- doxytag: member="xhwicap_l.h::XHwIcap_ReadReg" ref="a7061e53605486f268a5e2205828d5921" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHwIcap_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XHwIcap_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read from the specified HwIcap device register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xhwicap__l_8h.html#a7061e53605486f268a5e2205828d5921">XHwIcap_ReadReg(u32 BaseAddress, u32 RegOffset)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a8abfb8a13021622966d96781cb1a0f86"></a><!-- doxytag: member="xhwicap_l.h::XHwIcap_WriteReg" ref="a8abfb8a13021622966d96781cb1a0f86" args="(BaseAddress, RegOffset, RegisterValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHwIcap_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegisterValue&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XHwIcap_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write to the specified HwIcap device register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XHwIcap_WriteReg(u32 BaseAddress, u32 RegOffset, u32 RegisterValue); </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
