[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847283 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847283 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847283 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11600292 heartbeat IPC: 1.142 cumulative IPC: 1.142 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18839370 heartbeat IPC: 1.381 cumulative IPC: 1.251 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26909121 heartbeat IPC: 1.239 cumulative IPC: 1.247 (Simulation time: 00 hr 02 min 46 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31715379 cumulative IPC: 1.261 (Simulation time: 00 hr 03 min 30 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31715379 cumulative IPC: 1.261 (Simulation time: 00 hr 03 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.261 instructions: 40000000 cycles: 31715379
CPU 0 Branch Prediction Accuracy: 94.97% MPKI: 11.36 Average ROB Occupancy at Mispredict: 43.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 9.484
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197873 HIT:     194264 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197873 HIT:     194264 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 149.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568237 HIT:     460013 MISS:     108224 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430595 HIT:     343070 MISS:      87525 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35263 HIT:      21626 MISS:      13637 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95301 HIT:      95055 MISS:        246 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        262 MISS:       6816 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3096222 HIT:    2828323 MISS:     267899 MSHR_MERGE:      68169
cpu0->cpu0_L1I LOAD         ACCESS:    3096222 HIT:    2828323 MISS:     267899 MSHR_MERGE:      68169
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.418 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13361458 HIT:   12944874 MISS:     416584 MSHR_MERGE:     143374
cpu0->cpu0_L1D LOAD         ACCESS:    7466695 HIT:    7170260 MISS:     296435 MSHR_MERGE:      65570
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5887023 HIT:    5773968 MISS:     113055 MSHR_MERGE:      77788
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        646 MISS:       7094 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.81 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2728811 HIT:    2684813 MISS:      43998 MSHR_MERGE:      28120
cpu0->cpu0_ITLB LOAD         ACCESS:    2728811 HIT:    2684813 MISS:      43998 MSHR_MERGE:      28120
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.385 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12643535 HIT:   12403464 MISS:     240071 MSHR_MERGE:      58076
cpu0->cpu0_DTLB LOAD         ACCESS:   12643535 HIT:   12403464 MISS:     240071 MSHR_MERGE:      58076
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.862 cycles
cpu0->LLC TOTAL        ACCESS:     136613 HIT:     129278 MISS:       7335 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87525 HIT:      84358 MISS:       3167 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13637 HIT:      10925 MISS:       2712 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28635 HIT:      28526 MISS:        109 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6816 HIT:       5469 MISS:       1347 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 163.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        472
  ROW_BUFFER_MISS:       6754
  AVG DBUS CONGESTED CYCLE: 5.118
Channel 0 WQ ROW_BUFFER_HIT:          7
  ROW_BUFFER_MISS:        130
  FULL:          0
Channel 0 REFRESHES ISSUED:       2643
