; ModuleID = 'infeasable.ll'
source_filename = "infeasable.c"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind optnone uwtable
define dso_local i32 @main() #0 {
entry:
  %retval = alloca i32, align 4
  call void @__DSE_Init__()
  %x = alloca i32, align 4
  call void @__DSE_Alloca__(i32 0, i32* %x)
  %c = alloca i32, align 4
  call void @__DSE_Alloca__(i32 1, i32* %c)
  %y = alloca i32, align 4
  call void @__DSE_Alloca__(i32 2, i32* %y)
  %i = alloca i32, align 4
  call void @__DSE_Alloca__(i32 3, i32* %i)
  store i32 0, i32* %retval, align 4
  call void @__DSE_Const__(i32 0)
  call void @__DSE_Store__(i32* %retval)
  call void @__DSE_Input__(i32* %x, i32 0)
  store i32 34571, i32* %c, align 4
  call void @__DSE_Const__(i32 34571)
  call void @__DSE_Store__(i32* %c)
  store i32 1, i32* %y, align 4
  call void @__DSE_Const__(i32 1)
  call void @__DSE_Store__(i32* %y)
  store i32 0, i32* %i, align 4
  call void @__DSE_Const__(i32 0)
  call void @__DSE_Store__(i32* %i)
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %0 = load i32, i32* %i, align 4
  call void @__DSE_Load__(i32 4, i32* %i)
  %1 = load i32, i32* %x, align 4
  call void @__DSE_Load__(i32 5, i32* %x)
  %cmp = icmp slt i32 %0, %1
  call void @__DSE_Register__(i32 4)
  call void @__DSE_Register__(i32 5)
  call void @__DSE_ICmp__(i32 6, i32 40)
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  call void @__DSE_Branch__(i32 0, i32 6, i32 1)
  %2 = load i32, i32* %y, align 4
  call void @__DSE_Load__(i32 7, i32* %y)
  %mul = mul nsw i32 %2, 2
  call void @__DSE_Register__(i32 7)
  call void @__DSE_Const__(i32 2)
  call void @__DSE_BinOp__(i32 8, i32 16)
  store i32 %mul, i32* %y, align 4
  call void @__DSE_Register__(i32 8)
  call void @__DSE_Store__(i32* %y)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %3 = load i32, i32* %i, align 4
  call void @__DSE_Load__(i32 9, i32* %i)
  %inc = add nsw i32 %3, 1
  call void @__DSE_Register__(i32 9)
  call void @__DSE_Const__(i32 1)
  call void @__DSE_BinOp__(i32 10, i32 12)
  store i32 %inc, i32* %i, align 4
  call void @__DSE_Register__(i32 10)
  call void @__DSE_Store__(i32* %i)
  br label %for.cond

for.end:                                          ; preds = %for.cond
  call void @__DSE_Branch__(i32 0, i32 6, i32 0)
  %4 = load i32, i32* %y, align 4
  call void @__DSE_Load__(i32 11, i32* %y)
  %5 = load i32, i32* %c, align 4
  call void @__DSE_Load__(i32 12, i32* %c)
  %rem = srem i32 %4, %5
  call void @__DSE_Register__(i32 11)
  call void @__DSE_Register__(i32 12)
  call void @__DSE_BinOp__(i32 13, i32 22)
  %cmp1 = icmp eq i32 %rem, 17
  call void @__DSE_Register__(i32 13)
  call void @__DSE_Const__(i32 17)
  call void @__DSE_ICmp__(i32 14, i32 32)
  br i1 %cmp1, label %if.then, label %if.end

if.then:                                          ; preds = %for.end
  call void @__DSE_Branch__(i32 1, i32 14, i32 1)
  %6 = load i32, i32* %x, align 4
  call void @__DSE_Load__(i32 15, i32* %x)
  %7 = load i32, i32* %c, align 4
  call void @__DSE_Load__(i32 16, i32* %c)
  %8 = load i32, i32* %c, align 4
  call void @__DSE_Load__(i32 17, i32* %c)
  %sub = sub nsw i32 %7, %8
  call void @__DSE_Register__(i32 16)
  call void @__DSE_Register__(i32 17)
  call void @__DSE_BinOp__(i32 18, i32 14)
  %div = sdiv i32 %6, %sub
  call void @__DSE_Register__(i32 15)
  call void @__DSE_Register__(i32 18)
  call void @__DSE_BinOp__(i32 19, i32 19)
  store i32 %div, i32* %x, align 4
  call void @__DSE_Register__(i32 19)
  call void @__DSE_Store__(i32* %x)
  br label %if.end

if.end:                                           ; preds = %if.then, %for.end
  call void @__DSE_Branch__(i32 1, i32 14, i32 0)
  ret i32 0
}

declare dso_local void @__DSE_Input__(i32*, i32) #1

declare void @__DSE_Init__()

declare void @__DSE_Register__(i32)

declare void @__DSE_Const__(i32)

declare void @__DSE_Alloca__(i32, i32*)

declare void @__DSE_Store__(i32*)

declare void @__DSE_Load__(i32, i32*)

declare void @__DSE_ICmp__(i32, i32)

declare void @__DSE_BinOp__(i32, i32)

declare void @__DSE_Branch__(i32, i32, i32)

attributes #0 = { noinline nounwind optnone uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 8.0.1 (tags/RELEASE_801/final)"}
