RADIX hex
CDEBUG 0
DEBUGVARS {arr INOUT transactor_arr 0 low IN transactor_low 0 high IN transactor_high 0 }
WAVELIST {{DUT arr:rsc arr_rsc_zin {scverify_top rtl arr_rsc_zin} {}} {DUT arr:rsc arr_rsc_lzout {scverify_top rtl arr_rsc_lzout} {}} {DUT arr:rsc arr_rsc_zout {scverify_top rtl arr_rsc_zout} {}} {DUT low:rsc low_rsc_dat {scverify_top rtl low_rsc_dat} {}} {DUT high:rsc high_rsc_dat {scverify_top rtl high_rsc_dat} {}} {DUT {} arr_triosy_lz {scverify_top rtl arr_triosy_lz} {}} {DUT {} low_triosy_lz {scverify_top rtl low_triosy_lz} {}} {DUT {} high_triosy_lz {scverify_top rtl high_triosy_lz} {}} {OutputCompare arr arr-TRANS# {scverify_top user_tb arr_comp _compare_cnt_sig} blue} {OutputCompare arr arr-GOLDEN {scverify_top user_tb arr_comp _golden_sig} {}} {OutputCompare arr arr-DUT {scverify_top user_tb arr_comp _dut_sig} {}} {OutputCompare arr arr-ERR# {scverify_top user_tb arr_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst_n {scverify_top rtl rst_n} {}} }
STALL_CTRLS_ADDED 1
