 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_cipher_top
Version: V-2023.12-SP1
Date   : Tue Mar 25 17:49:42 2025
****************************************

Operating Conditions: wc_1.10V_125C   Library: CORE65LPSVT
Wire Load Model Mode: enclosed

  Startpoint: clk_r_REG125_S12
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG13_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes_cipher_top     area_12Kto18K         CORE65LPSVT

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clk_r_REG125_S12/CP (HS65_LS_DFPQX9)                    0.00       0.05 r
  clk_r_REG125_S12/Q (HS65_LS_DFPQX9)                     0.20       0.25 r
  U18102/Z (HS65_LS_IVX9)                                 0.05       0.30 f
  U14347/Z (HS65_LS_AND2X18)                              0.08       0.38 f
  U12502/Z (HS65_LS_NAND2X14)                             0.07       0.45 r
  U9255/Z (HS65_LS_IVX9)                                  0.08       0.54 f
  U9471/Z (HS65_LS_NOR2X2)                                0.12       0.65 r
  U14553/Z (HS65_LS_AOI21X2)                              0.13       0.78 f
  U14369/Z (HS65_LS_NOR4ABX4)                             0.12       0.90 r
  U13936/Z (HS65_LS_NOR4ABX9)                             0.15       1.05 r
  U12629/Z (HS65_LS_NAND4ABX6)                            0.08       1.13 f
  U12372/Z (HS65_LS_NAND4ABX6)                            0.16       1.29 f
  U12461/Z (HS65_LS_OR3X18)                               0.13       1.42 f
  U12460/Z (HS65_LS_IVX9)                                 0.06       1.49 r
  U15055/Z (HS65_LS_NAND2X7)                              0.06       1.55 f
  U15057/Z (HS65_LS_NAND2X7)                              0.05       1.59 r
  U13193/Z (HS65_LS_XOR2X18)                              0.10       1.69 f
  U14118/Z (HS65_LS_XNOR2X18)                             0.12       1.81 f
  U15424/Z (HS65_LS_OAI12X18)                             0.04       1.86 r
  U12564/Z (HS65_LS_IVX9)                                 0.05       1.90 f
  clk_r_REG13_S5/D (HS65_LS_DFPQX9)                       0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.05       2.00
  clk_r_REG13_S5/CP (HS65_LS_DFPQX9)                      0.00       2.00 r
  library setup time                                     -0.10       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
