; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_gelu_36(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %5 = shl i32 %4, 9, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = shl i32 %6, 2, !dbg !12
  %8 = and i32 %7, 508, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = sext i32 %9 to i64, !dbg !14
  %11 = getelementptr float, ptr addrspace(1) %0, i64 %10, !dbg !14
  %12 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %11, i1 true) #3, !dbg !15
  %13 = extractvalue { i32, i32, i32, i32 } %12, 0, !dbg !15
  %14 = extractvalue { i32, i32, i32, i32 } %12, 1, !dbg !15
  %15 = extractvalue { i32, i32, i32, i32 } %12, 2, !dbg !15
  %16 = extractvalue { i32, i32, i32, i32 } %12, 3, !dbg !15
  %17 = bitcast i32 %13 to float, !dbg !15
  %18 = bitcast i32 %14 to float, !dbg !15
  %19 = bitcast i32 %15 to float, !dbg !15
  %20 = bitcast i32 %16 to float, !dbg !15
  %21 = fmul float %17, 0x3FE6A09E60000000, !dbg !16
  %22 = fmul float %18, 0x3FE6A09E60000000, !dbg !16
  %23 = fmul float %19, 0x3FE6A09E60000000, !dbg !16
  %24 = fmul float %20, 0x3FE6A09E60000000, !dbg !16
  %25 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not.i = icmp eq i32 %25, 0, !dbg !17
  %26 = tail call float @llvm.nvvm.fabs.ftz.f(float %21) #3, !dbg !17
  %27 = tail call float @llvm.nvvm.fabs.f(float %21) #3, !dbg !17
  %.0.i = select i1 %.not.i, float %27, float %26, !dbg !17
  %28 = fcmp oge float %.0.i, 0x3FF00C1FC0000000, !dbg !17
  br i1 %28, label %__nv_fabsf.exit1.i, label %30, !dbg !17

__nv_fabsf.exit1.i:                               ; preds = %3
  %29 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not1.i = icmp eq i32 %29, 0, !dbg !17
  %.01.i = select i1 %.not1.i, float %27, float %26, !dbg !17
  br label %__internal_fmad.exit.i, !dbg !17

30:                                               ; preds = %3
  %31 = fmul float %21, %21, !dbg !17
  br label %__internal_fmad.exit.i, !dbg !17

__internal_fmad.exit.i:                           ; preds = %30, %__nv_fabsf.exit1.i
  %32 = phi float [ 0x3FE41B0840000000, %__nv_fabsf.exit1.i ], [ 0x3FC06EBA60000000, %30 ], !dbg !17
  %33 = phi float [ 0x3FED526FC0000000, %__nv_fabsf.exit1.i ], [ 0xBFD8127580000000, %30 ], !dbg !17
  %34 = phi float [ 0x3FC39F20C0000000, %__nv_fabsf.exit1.i ], [ 0x3FBCE315E0000000, %30 ], !dbg !17
  %35 = phi float [ 0xBFA1902C40000000, %__nv_fabsf.exit1.i ], [ 0xBF9B837CE0000000, %30 ], !dbg !17
  %36 = phi float [ 0x3F75908160000000, %__nv_fabsf.exit1.i ], [ 0x3F755ABD40000000, %30 ], !dbg !17
  %37 = phi float [ 0xBF3EAC1720000000, %__nv_fabsf.exit1.i ], [ 0xBF4AE9A400000000, %30 ], !dbg !17
  %38 = phi float [ 0x3EF1394780000000, %__nv_fabsf.exit1.i ], [ 0x3F163D2D40000000, %30 ], !dbg !17
  %39 = phi float [ %.01.i, %__nv_fabsf.exit1.i ], [ %31, %30 ], !dbg !17
  %40 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not2.i = icmp eq i32 %40, 0, !dbg !17
  %41 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %38, float %39, float %37) #3, !dbg !17
  %42 = tail call float @llvm.nvvm.fma.rn.f(float %38, float %39, float %37) #3, !dbg !17
  %.02.i = select i1 %.not2.i, float %42, float %41, !dbg !17
  %43 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not3.i = icmp eq i32 %43, 0, !dbg !17
  %44 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float %39, float %36) #3, !dbg !17
  %45 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float %39, float %36) #3, !dbg !17
  %.03.i = select i1 %.not3.i, float %45, float %44, !dbg !17
  %46 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not4.i = icmp eq i32 %46, 0, !dbg !17
  %47 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.03.i, float %39, float %35) #3, !dbg !17
  %48 = tail call float @llvm.nvvm.fma.rn.f(float %.03.i, float %39, float %35) #3, !dbg !17
  %.04.i = select i1 %.not4.i, float %48, float %47, !dbg !17
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not5.i = icmp eq i32 %49, 0, !dbg !17
  %50 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %39, float %34) #3, !dbg !17
  %51 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %39, float %34) #3, !dbg !17
  %.05.i = select i1 %.not5.i, float %51, float %50, !dbg !17
  %52 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not6.i = icmp eq i32 %52, 0, !dbg !17
  %53 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %39, float %33) #3, !dbg !17
  %54 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %39, float %33) #3, !dbg !17
  %.06.i = select i1 %.not6.i, float %54, float %53, !dbg !17
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not7.i = icmp eq i32 %55, 0, !dbg !17
  %56 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %39, float %32) #3, !dbg !17
  %57 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %39, float %32) #3, !dbg !17
  %.07.i = select i1 %.not7.i, float %57, float %56, !dbg !17
  %58 = fneg float %39, !dbg !17
  %59 = select i1 %28, float %58, float %21, !dbg !17
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not8.i = icmp eq i32 %60, 0, !dbg !17
  %61 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i, float %59, float %59) #3, !dbg !17
  %62 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i, float %59, float %59) #3, !dbg !17
  %.08.i = select i1 %.not8.i, float %62, float %61, !dbg !17
  br i1 %28, label %63, label %__nv_erff.exit, !dbg !17

63:                                               ; preds = %__internal_fmad.exit.i
  %64 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %.08.i) #3, !dbg !17
  %65 = fsub float 1.000000e+00, %64, !dbg !17
  %66 = bitcast float %65 to i32, !dbg !17
  %67 = bitcast float %21 to i32, !dbg !17
  %68 = and i32 %67, -2147483648, !dbg !17
  %69 = or i32 %68, %66, !dbg !17
  %70 = bitcast i32 %69 to float, !dbg !17
  br label %__nv_erff.exit, !dbg !17

__nv_erff.exit:                                   ; preds = %__internal_fmad.exit.i, %63
  %r.0.i = phi float [ %70, %63 ], [ %.08.i, %__internal_fmad.exit.i ], !dbg !17
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not.i1 = icmp eq i32 %71, 0, !dbg !17
  %72 = tail call float @llvm.nvvm.fabs.ftz.f(float %22) #3, !dbg !17
  %73 = tail call float @llvm.nvvm.fabs.f(float %22) #3, !dbg !17
  %.0.i2 = select i1 %.not.i1, float %73, float %72, !dbg !17
  %74 = fcmp oge float %.0.i2, 0x3FF00C1FC0000000, !dbg !17
  br i1 %74, label %__nv_fabsf.exit1.i19, label %76, !dbg !17

__nv_fabsf.exit1.i19:                             ; preds = %__nv_erff.exit
  %75 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not1.i20 = icmp eq i32 %75, 0, !dbg !17
  %.01.i21 = select i1 %.not1.i20, float %73, float %72, !dbg !17
  br label %__internal_fmad.exit.i3, !dbg !17

76:                                               ; preds = %__nv_erff.exit
  %77 = fmul float %22, %22, !dbg !17
  br label %__internal_fmad.exit.i3, !dbg !17

__internal_fmad.exit.i3:                          ; preds = %76, %__nv_fabsf.exit1.i19
  %78 = phi float [ 0x3FE41B0840000000, %__nv_fabsf.exit1.i19 ], [ 0x3FC06EBA60000000, %76 ], !dbg !17
  %79 = phi float [ 0x3FED526FC0000000, %__nv_fabsf.exit1.i19 ], [ 0xBFD8127580000000, %76 ], !dbg !17
  %80 = phi float [ 0x3FC39F20C0000000, %__nv_fabsf.exit1.i19 ], [ 0x3FBCE315E0000000, %76 ], !dbg !17
  %81 = phi float [ 0xBFA1902C40000000, %__nv_fabsf.exit1.i19 ], [ 0xBF9B837CE0000000, %76 ], !dbg !17
  %82 = phi float [ 0x3F75908160000000, %__nv_fabsf.exit1.i19 ], [ 0x3F755ABD40000000, %76 ], !dbg !17
  %83 = phi float [ 0xBF3EAC1720000000, %__nv_fabsf.exit1.i19 ], [ 0xBF4AE9A400000000, %76 ], !dbg !17
  %84 = phi float [ 0x3EF1394780000000, %__nv_fabsf.exit1.i19 ], [ 0x3F163D2D40000000, %76 ], !dbg !17
  %85 = phi float [ %.01.i21, %__nv_fabsf.exit1.i19 ], [ %77, %76 ], !dbg !17
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not2.i4 = icmp eq i32 %86, 0, !dbg !17
  %87 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %84, float %85, float %83) #3, !dbg !17
  %88 = tail call float @llvm.nvvm.fma.rn.f(float %84, float %85, float %83) #3, !dbg !17
  %.02.i5 = select i1 %.not2.i4, float %88, float %87, !dbg !17
  %89 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not3.i6 = icmp eq i32 %89, 0, !dbg !17
  %90 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i5, float %85, float %82) #3, !dbg !17
  %91 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i5, float %85, float %82) #3, !dbg !17
  %.03.i7 = select i1 %.not3.i6, float %91, float %90, !dbg !17
  %92 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not4.i8 = icmp eq i32 %92, 0, !dbg !17
  %93 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.03.i7, float %85, float %81) #3, !dbg !17
  %94 = tail call float @llvm.nvvm.fma.rn.f(float %.03.i7, float %85, float %81) #3, !dbg !17
  %.04.i9 = select i1 %.not4.i8, float %94, float %93, !dbg !17
  %95 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not5.i10 = icmp eq i32 %95, 0, !dbg !17
  %96 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i9, float %85, float %80) #3, !dbg !17
  %97 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i9, float %85, float %80) #3, !dbg !17
  %.05.i11 = select i1 %.not5.i10, float %97, float %96, !dbg !17
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not6.i12 = icmp eq i32 %98, 0, !dbg !17
  %99 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i11, float %85, float %79) #3, !dbg !17
  %100 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i11, float %85, float %79) #3, !dbg !17
  %.06.i13 = select i1 %.not6.i12, float %100, float %99, !dbg !17
  %101 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not7.i14 = icmp eq i32 %101, 0, !dbg !17
  %102 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i13, float %85, float %78) #3, !dbg !17
  %103 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i13, float %85, float %78) #3, !dbg !17
  %.07.i15 = select i1 %.not7.i14, float %103, float %102, !dbg !17
  %104 = fneg float %85, !dbg !17
  %105 = select i1 %74, float %104, float %22, !dbg !17
  %106 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not8.i16 = icmp eq i32 %106, 0, !dbg !17
  %107 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i15, float %105, float %105) #3, !dbg !17
  %108 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i15, float %105, float %105) #3, !dbg !17
  %.08.i17 = select i1 %.not8.i16, float %108, float %107, !dbg !17
  br i1 %74, label %109, label %__nv_erff.exit22, !dbg !17

109:                                              ; preds = %__internal_fmad.exit.i3
  %110 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %.08.i17) #3, !dbg !17
  %111 = fsub float 1.000000e+00, %110, !dbg !17
  %112 = bitcast float %111 to i32, !dbg !17
  %113 = bitcast float %22 to i32, !dbg !17
  %114 = and i32 %113, -2147483648, !dbg !17
  %115 = or i32 %114, %112, !dbg !17
  %116 = bitcast i32 %115 to float, !dbg !17
  br label %__nv_erff.exit22, !dbg !17

__nv_erff.exit22:                                 ; preds = %__internal_fmad.exit.i3, %109
  %r.0.i18 = phi float [ %116, %109 ], [ %.08.i17, %__internal_fmad.exit.i3 ], !dbg !17
  %117 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not.i23 = icmp eq i32 %117, 0, !dbg !17
  %118 = tail call float @llvm.nvvm.fabs.ftz.f(float %23) #3, !dbg !17
  %119 = tail call float @llvm.nvvm.fabs.f(float %23) #3, !dbg !17
  %.0.i24 = select i1 %.not.i23, float %119, float %118, !dbg !17
  %120 = fcmp oge float %.0.i24, 0x3FF00C1FC0000000, !dbg !17
  br i1 %120, label %__nv_fabsf.exit1.i41, label %122, !dbg !17

__nv_fabsf.exit1.i41:                             ; preds = %__nv_erff.exit22
  %121 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not1.i42 = icmp eq i32 %121, 0, !dbg !17
  %.01.i43 = select i1 %.not1.i42, float %119, float %118, !dbg !17
  br label %__internal_fmad.exit.i25, !dbg !17

122:                                              ; preds = %__nv_erff.exit22
  %123 = fmul float %23, %23, !dbg !17
  br label %__internal_fmad.exit.i25, !dbg !17

__internal_fmad.exit.i25:                         ; preds = %122, %__nv_fabsf.exit1.i41
  %124 = phi float [ 0x3FE41B0840000000, %__nv_fabsf.exit1.i41 ], [ 0x3FC06EBA60000000, %122 ], !dbg !17
  %125 = phi float [ 0x3FED526FC0000000, %__nv_fabsf.exit1.i41 ], [ 0xBFD8127580000000, %122 ], !dbg !17
  %126 = phi float [ 0x3FC39F20C0000000, %__nv_fabsf.exit1.i41 ], [ 0x3FBCE315E0000000, %122 ], !dbg !17
  %127 = phi float [ 0xBFA1902C40000000, %__nv_fabsf.exit1.i41 ], [ 0xBF9B837CE0000000, %122 ], !dbg !17
  %128 = phi float [ 0x3F75908160000000, %__nv_fabsf.exit1.i41 ], [ 0x3F755ABD40000000, %122 ], !dbg !17
  %129 = phi float [ 0xBF3EAC1720000000, %__nv_fabsf.exit1.i41 ], [ 0xBF4AE9A400000000, %122 ], !dbg !17
  %130 = phi float [ 0x3EF1394780000000, %__nv_fabsf.exit1.i41 ], [ 0x3F163D2D40000000, %122 ], !dbg !17
  %131 = phi float [ %.01.i43, %__nv_fabsf.exit1.i41 ], [ %123, %122 ], !dbg !17
  %132 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not2.i26 = icmp eq i32 %132, 0, !dbg !17
  %133 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %130, float %131, float %129) #3, !dbg !17
  %134 = tail call float @llvm.nvvm.fma.rn.f(float %130, float %131, float %129) #3, !dbg !17
  %.02.i27 = select i1 %.not2.i26, float %134, float %133, !dbg !17
  %135 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not3.i28 = icmp eq i32 %135, 0, !dbg !17
  %136 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i27, float %131, float %128) #3, !dbg !17
  %137 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i27, float %131, float %128) #3, !dbg !17
  %.03.i29 = select i1 %.not3.i28, float %137, float %136, !dbg !17
  %138 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not4.i30 = icmp eq i32 %138, 0, !dbg !17
  %139 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.03.i29, float %131, float %127) #3, !dbg !17
  %140 = tail call float @llvm.nvvm.fma.rn.f(float %.03.i29, float %131, float %127) #3, !dbg !17
  %.04.i31 = select i1 %.not4.i30, float %140, float %139, !dbg !17
  %141 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not5.i32 = icmp eq i32 %141, 0, !dbg !17
  %142 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i31, float %131, float %126) #3, !dbg !17
  %143 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i31, float %131, float %126) #3, !dbg !17
  %.05.i33 = select i1 %.not5.i32, float %143, float %142, !dbg !17
  %144 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not6.i34 = icmp eq i32 %144, 0, !dbg !17
  %145 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i33, float %131, float %125) #3, !dbg !17
  %146 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i33, float %131, float %125) #3, !dbg !17
  %.06.i35 = select i1 %.not6.i34, float %146, float %145, !dbg !17
  %147 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not7.i36 = icmp eq i32 %147, 0, !dbg !17
  %148 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i35, float %131, float %124) #3, !dbg !17
  %149 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i35, float %131, float %124) #3, !dbg !17
  %.07.i37 = select i1 %.not7.i36, float %149, float %148, !dbg !17
  %150 = fneg float %131, !dbg !17
  %151 = select i1 %120, float %150, float %23, !dbg !17
  %152 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not8.i38 = icmp eq i32 %152, 0, !dbg !17
  %153 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i37, float %151, float %151) #3, !dbg !17
  %154 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i37, float %151, float %151) #3, !dbg !17
  %.08.i39 = select i1 %.not8.i38, float %154, float %153, !dbg !17
  br i1 %120, label %155, label %__nv_erff.exit44, !dbg !17

155:                                              ; preds = %__internal_fmad.exit.i25
  %156 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %.08.i39) #3, !dbg !17
  %157 = fsub float 1.000000e+00, %156, !dbg !17
  %158 = bitcast float %157 to i32, !dbg !17
  %159 = bitcast float %23 to i32, !dbg !17
  %160 = and i32 %159, -2147483648, !dbg !17
  %161 = or i32 %160, %158, !dbg !17
  %162 = bitcast i32 %161 to float, !dbg !17
  br label %__nv_erff.exit44, !dbg !17

__nv_erff.exit44:                                 ; preds = %__internal_fmad.exit.i25, %155
  %r.0.i40 = phi float [ %162, %155 ], [ %.08.i39, %__internal_fmad.exit.i25 ], !dbg !17
  %163 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not.i45 = icmp eq i32 %163, 0, !dbg !17
  %164 = tail call float @llvm.nvvm.fabs.ftz.f(float %24) #3, !dbg !17
  %165 = tail call float @llvm.nvvm.fabs.f(float %24) #3, !dbg !17
  %.0.i46 = select i1 %.not.i45, float %165, float %164, !dbg !17
  %166 = fcmp oge float %.0.i46, 0x3FF00C1FC0000000, !dbg !17
  br i1 %166, label %__nv_fabsf.exit1.i63, label %168, !dbg !17

__nv_fabsf.exit1.i63:                             ; preds = %__nv_erff.exit44
  %167 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not1.i64 = icmp eq i32 %167, 0, !dbg !17
  %.01.i65 = select i1 %.not1.i64, float %165, float %164, !dbg !17
  br label %__internal_fmad.exit.i47, !dbg !17

168:                                              ; preds = %__nv_erff.exit44
  %169 = fmul float %24, %24, !dbg !17
  br label %__internal_fmad.exit.i47, !dbg !17

__internal_fmad.exit.i47:                         ; preds = %168, %__nv_fabsf.exit1.i63
  %170 = phi float [ 0x3FE41B0840000000, %__nv_fabsf.exit1.i63 ], [ 0x3FC06EBA60000000, %168 ], !dbg !17
  %171 = phi float [ 0x3FED526FC0000000, %__nv_fabsf.exit1.i63 ], [ 0xBFD8127580000000, %168 ], !dbg !17
  %172 = phi float [ 0x3FC39F20C0000000, %__nv_fabsf.exit1.i63 ], [ 0x3FBCE315E0000000, %168 ], !dbg !17
  %173 = phi float [ 0xBFA1902C40000000, %__nv_fabsf.exit1.i63 ], [ 0xBF9B837CE0000000, %168 ], !dbg !17
  %174 = phi float [ 0x3F75908160000000, %__nv_fabsf.exit1.i63 ], [ 0x3F755ABD40000000, %168 ], !dbg !17
  %175 = phi float [ 0xBF3EAC1720000000, %__nv_fabsf.exit1.i63 ], [ 0xBF4AE9A400000000, %168 ], !dbg !17
  %176 = phi float [ 0x3EF1394780000000, %__nv_fabsf.exit1.i63 ], [ 0x3F163D2D40000000, %168 ], !dbg !17
  %177 = phi float [ %.01.i65, %__nv_fabsf.exit1.i63 ], [ %169, %168 ], !dbg !17
  %178 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not2.i48 = icmp eq i32 %178, 0, !dbg !17
  %179 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %176, float %177, float %175) #3, !dbg !17
  %180 = tail call float @llvm.nvvm.fma.rn.f(float %176, float %177, float %175) #3, !dbg !17
  %.02.i49 = select i1 %.not2.i48, float %180, float %179, !dbg !17
  %181 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not3.i50 = icmp eq i32 %181, 0, !dbg !17
  %182 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i49, float %177, float %174) #3, !dbg !17
  %183 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i49, float %177, float %174) #3, !dbg !17
  %.03.i51 = select i1 %.not3.i50, float %183, float %182, !dbg !17
  %184 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not4.i52 = icmp eq i32 %184, 0, !dbg !17
  %185 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.03.i51, float %177, float %173) #3, !dbg !17
  %186 = tail call float @llvm.nvvm.fma.rn.f(float %.03.i51, float %177, float %173) #3, !dbg !17
  %.04.i53 = select i1 %.not4.i52, float %186, float %185, !dbg !17
  %187 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not5.i54 = icmp eq i32 %187, 0, !dbg !17
  %188 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i53, float %177, float %172) #3, !dbg !17
  %189 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i53, float %177, float %172) #3, !dbg !17
  %.05.i55 = select i1 %.not5.i54, float %189, float %188, !dbg !17
  %190 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not6.i56 = icmp eq i32 %190, 0, !dbg !17
  %191 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i55, float %177, float %171) #3, !dbg !17
  %192 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i55, float %177, float %171) #3, !dbg !17
  %.06.i57 = select i1 %.not6.i56, float %192, float %191, !dbg !17
  %193 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not7.i58 = icmp eq i32 %193, 0, !dbg !17
  %194 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i57, float %177, float %170) #3, !dbg !17
  %195 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i57, float %177, float %170) #3, !dbg !17
  %.07.i59 = select i1 %.not7.i58, float %195, float %194, !dbg !17
  %196 = fneg float %177, !dbg !17
  %197 = select i1 %166, float %196, float %24, !dbg !17
  %198 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not8.i60 = icmp eq i32 %198, 0, !dbg !17
  %199 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i59, float %197, float %197) #3, !dbg !17
  %200 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i59, float %197, float %197) #3, !dbg !17
  %.08.i61 = select i1 %.not8.i60, float %200, float %199, !dbg !17
  br i1 %166, label %201, label %__nv_erff.exit66, !dbg !17

201:                                              ; preds = %__internal_fmad.exit.i47
  %202 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %.08.i61) #3, !dbg !17
  %203 = fsub float 1.000000e+00, %202, !dbg !17
  %204 = bitcast float %203 to i32, !dbg !17
  %205 = bitcast float %24 to i32, !dbg !17
  %206 = and i32 %205, -2147483648, !dbg !17
  %207 = or i32 %206, %204, !dbg !17
  %208 = bitcast i32 %207 to float, !dbg !17
  br label %__nv_erff.exit66, !dbg !17

__nv_erff.exit66:                                 ; preds = %__internal_fmad.exit.i47, %201
  %r.0.i62 = phi float [ %208, %201 ], [ %.08.i61, %__internal_fmad.exit.i47 ], !dbg !17
  %209 = fmul float %20, 5.000000e-01, !dbg !18
  %210 = fmul float %19, 5.000000e-01, !dbg !18
  %211 = fmul float %18, 5.000000e-01, !dbg !18
  %212 = fmul float %17, 5.000000e-01, !dbg !18
  %213 = fadd float %r.0.i, 1.000000e+00, !dbg !19
  %214 = fadd float %r.0.i18, 1.000000e+00, !dbg !19
  %215 = fadd float %r.0.i40, 1.000000e+00, !dbg !19
  %216 = fadd float %r.0.i62, 1.000000e+00, !dbg !19
  %217 = fmul float %212, %213, !dbg !20
  %218 = fmul float %211, %214, !dbg !20
  %219 = fmul float %210, %215, !dbg !20
  %220 = fmul float %209, %216, !dbg !20
  %221 = getelementptr float, ptr addrspace(1) %1, i64 %10, !dbg !21
  %222 = bitcast float %217 to i32, !dbg !22
  %223 = bitcast float %218 to i32, !dbg !22
  %224 = bitcast float %219 to i32, !dbg !22
  %225 = bitcast float %220 to i32, !dbg !22
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %222, i32 %223, i32 %224, i32 %225, ptr addrspace(1) %221, i1 true) #3, !dbg !22
  ret void, !dbg !23
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cygo4jr45xcxdn7gai5cnpbjogkb6rk37gt3pxqqnrbxzlpqsjgf.py", directory: "inductor_cache/yg")
!4 = !{ptr @triton_poi_fused_gelu_36, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_gelu_36, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_gelu_36", linkageName: "triton_poi_fused_gelu_36", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 30, scope: !7)
!15 = !DILocation(line: 25, column: 35, scope: !7)
!16 = !DILocation(line: 29, column: 18, scope: !7)
!17 = !DILocation(line: 30, column: 25, scope: !7)
!18 = !DILocation(line: 27, column: 18, scope: !7)
!19 = !DILocation(line: 32, column: 18, scope: !7)
!20 = !DILocation(line: 33, column: 18, scope: !7)
!21 = !DILocation(line: 34, column: 25, scope: !7)
!22 = !DILocation(line: 34, column: 36, scope: !7)
!23 = !DILocation(line: 34, column: 4, scope: !7)
