<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v</a>
defines: 
time_elapsed: 2.328s
ram usage: 46840 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpoitji1du/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:33</a>: No timescale set for &#34;fifo_rx&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:33</a>: Compile module &#34;work@fifo_rx&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:42</a>: Implicit port type (wire) for &#34;f_empty&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:33</a>: Top level module &#34;work@fifo_rx&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>: Cannot find a module definition for &#34;work@fifo_rx::mem_data&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpoitji1du/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_fifo_rx
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpoitji1du/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpoitji1du/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@fifo_rx)
 |vpiName:work@fifo_rx
 |uhdmallPackages:
 \_package: builtin, parent:work@fifo_rx
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@fifo_rx, file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v</a>, line:33, parent:work@fifo_rx
   |vpiDefName:work@fifo_rx
   |vpiFullName:work@fifo_rx
   |vpiProcess:
   \_always: , line:67
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:67
       |vpiStmt:
       \_begin: , line:68
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_assignment: , line:69
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (next_state_open_slot), line:69
             |vpiName:next_state_open_slot
             |vpiFullName:work@fifo_rx.next_state_open_slot
           |vpiRhs:
           \_ref_obj: (state_open_slot), line:69
             |vpiName:state_open_slot
             |vpiFullName:work@fifo_rx.state_open_slot
         |vpiStmt:
         \_case_stmt: , line:71
           |vpiCaseType:1
           |vpiCondition:
           \_ref_obj: (state_open_slot), line:71
             |vpiName:state_open_slot
             |vpiFullName:work@fifo_rx.state_open_slot
           |vpiCaseItem:
           \_case_item: , line:72
             |vpiExpr:
             \_constant: , line:72
               |vpiConstType:3
               |vpiDecompile:2&#39;d0
               |BIN:2&#39;d0
             |vpiStmt:
             \_begin: , line:73
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:74
                 |vpiCondition:
                 \_operation: , line:74
                   |vpiOpType:27
                   |vpiOperand:
                   \_operation: , line:74
                     |vpiOpType:27
                     |vpiOperand:
                     \_operation: , line:74
                       |vpiOpType:27
                       |vpiOperand:
                       \_operation: , line:74
                         |vpiOpType:27
                         |vpiOperand:
                         \_operation: , line:74
                           |vpiOpType:27
                           |vpiOperand:
                           \_operation: , line:74
                             |vpiOpType:27
                             |vpiOperand:
                             \_operation: , line:74
                               |vpiOpType:27
                               |vpiOperand:
                               \_operation: , line:74
                                 |vpiOpType:14
                                 |vpiOperand:
                                 \_ref_obj: (rd_ptr), line:74
                                   |vpiName:rd_ptr
                                   |vpiFullName:work@fifo_rx.rd_ptr
                                 |vpiOperand:
                                 \_constant: , line:74
                                   |vpiConstType:3
                                   |vpiDecompile:6&#39;d7
                                   |BIN:6&#39;d7
                               |vpiOperand:
                               \_operation: , line:74
                                 |vpiOpType:14
                                 |vpiOperand:
                                 \_ref_obj: (rd_ptr), line:74
                                   |vpiName:rd_ptr
                                   |vpiFullName:work@fifo_rx.rd_ptr
                                 |vpiOperand:
                                 \_constant: , line:74
                                   |vpiConstType:3
                                   |vpiDecompile:6&#39;d15
                                   |BIN:6&#39;d15
                             |vpiOperand:
                             \_operation: , line:74
                               |vpiOpType:14
                               |vpiOperand:
                               \_ref_obj: (rd_ptr), line:74
                                 |vpiName:rd_ptr
                                 |vpiFullName:work@fifo_rx.rd_ptr
                               |vpiOperand:
                               \_constant: , line:74
                                 |vpiConstType:3
                                 |vpiDecompile:6&#39;d23
                                 |BIN:6&#39;d23
                           |vpiOperand:
                           \_operation: , line:74
                             |vpiOpType:14
                             |vpiOperand:
                             \_ref_obj: (rd_ptr), line:74
                               |vpiName:rd_ptr
                               |vpiFullName:work@fifo_rx.rd_ptr
                             |vpiOperand:
                             \_constant: , line:74
                               |vpiConstType:3
                               |vpiDecompile:6&#39;d31
                               |BIN:6&#39;d31
                         |vpiOperand:
                         \_operation: , line:74
                           |vpiOpType:14
                           |vpiOperand:
                           \_ref_obj: (rd_ptr), line:74
                             |vpiName:rd_ptr
                             |vpiFullName:work@fifo_rx.rd_ptr
                           |vpiOperand:
                           \_constant: , line:74
                             |vpiConstType:3
                             |vpiDecompile:6&#39;d39
                             |BIN:6&#39;d39
                       |vpiOperand:
                       \_operation: , line:74
                         |vpiOpType:14
                         |vpiOperand:
                         \_ref_obj: (rd_ptr), line:74
                           |vpiName:rd_ptr
                           |vpiFullName:work@fifo_rx.rd_ptr
                         |vpiOperand:
                         \_constant: , line:74
                           |vpiConstType:3
                           |vpiDecompile:6&#39;d47
                           |BIN:6&#39;d47
                     |vpiOperand:
                     \_operation: , line:74
                       |vpiOpType:14
                       |vpiOperand:
                       \_ref_obj: (rd_ptr), line:74
                         |vpiName:rd_ptr
                         |vpiFullName:work@fifo_rx.rd_ptr
                       |vpiOperand:
                       \_constant: , line:74
                         |vpiConstType:3
                         |vpiDecompile:6&#39;d55
                         |BIN:6&#39;d55
                   |vpiOperand:
                   \_operation: , line:74
                     |vpiOpType:14
                     |vpiOperand:
                     \_ref_obj: (rd_ptr), line:74
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
                     |vpiOperand:
                     \_constant: , line:74
                       |vpiConstType:3
                       |vpiDecompile:6&#39;d63
                       |BIN:6&#39;d63
                 |vpiStmt:
                 \_begin: , line:75
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:76
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_open_slot), line:76
                       |vpiName:next_state_open_slot
                       |vpiFullName:work@fifo_rx.next_state_open_slot
                     |vpiRhs:
                     \_constant: , line:76
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d1
                       |BIN:2&#39;d1
                 |vpiElseStmt:
                 \_begin: , line:79
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:80
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_open_slot), line:80
                       |vpiName:next_state_open_slot
                       |vpiFullName:work@fifo_rx.next_state_open_slot
                     |vpiRhs:
                     \_constant: , line:80
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d0
                       |BIN:2&#39;d0
           |vpiCaseItem:
           \_case_item: , line:83
             |vpiExpr:
             \_constant: , line:83
               |vpiConstType:3
               |vpiDecompile:2&#39;d1
               |BIN:2&#39;d1
             |vpiStmt:
             \_begin: , line:84
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:85
                 |vpiCondition:
                 \_operation: , line:85
                   |vpiOpType:15
                   |vpiOperand:
                   \_ref_obj: (counter_wait), line:85
                     |vpiName:counter_wait
                     |vpiFullName:work@fifo_rx.counter_wait
                   |vpiOperand:
                   \_constant: , line:85
                     |vpiConstType:3
                     |vpiDecompile:11&#39;d300
                     |BIN:11&#39;d300
                 |vpiStmt:
                 \_assignment: , line:86
                   |vpiOpType:82
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (next_state_open_slot), line:86
                     |vpiName:next_state_open_slot
                     |vpiFullName:work@fifo_rx.next_state_open_slot
                   |vpiRhs:
                   \_constant: , line:86
                     |vpiConstType:3
                     |vpiDecompile:2&#39;d1
                     |BIN:2&#39;d1
                 |vpiElseStmt:
                 \_assignment: , line:88
                   |vpiOpType:82
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (next_state_open_slot), line:88
                     |vpiName:next_state_open_slot
                     |vpiFullName:work@fifo_rx.next_state_open_slot
                   |vpiRhs:
                   \_constant: , line:88
                     |vpiConstType:3
                     |vpiDecompile:2&#39;d2
                     |BIN:2&#39;d2
           |vpiCaseItem:
           \_case_item: , line:90
             |vpiExpr:
             \_constant: , line:90
               |vpiConstType:3
               |vpiDecompile:2&#39;d2
               |BIN:2&#39;d2
             |vpiStmt:
             \_begin: , line:91
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:92
                 |vpiCondition:
                 \_operation: , line:92
                   |vpiOpType:27
                   |vpiOperand:
                   \_operation: , line:92
                     |vpiOpType:27
                     |vpiOperand:
                     \_operation: , line:92
                       |vpiOpType:27
                       |vpiOperand:
                       \_operation: , line:92
                         |vpiOpType:27
                         |vpiOperand:
                         \_operation: , line:92
                           |vpiOpType:27
                           |vpiOperand:
                           \_operation: , line:92
                             |vpiOpType:27
                             |vpiOperand:
                             \_operation: , line:92
                               |vpiOpType:27
                               |vpiOperand:
                               \_operation: , line:92
                                 |vpiOpType:14
                                 |vpiOperand:
                                 \_ref_obj: (rd_ptr), line:92
                                   |vpiName:rd_ptr
                                   |vpiFullName:work@fifo_rx.rd_ptr
                                 |vpiOperand:
                                 \_constant: , line:92
                                   |vpiConstType:3
                                   |vpiDecompile:6&#39;d7
                                   |BIN:6&#39;d7
                               |vpiOperand:
                               \_operation: , line:92
                                 |vpiOpType:14
                                 |vpiOperand:
                                 \_ref_obj: (rd_ptr), line:92
                                   |vpiName:rd_ptr
                                   |vpiFullName:work@fifo_rx.rd_ptr
                                 |vpiOperand:
                                 \_constant: , line:92
                                   |vpiConstType:3
                                   |vpiDecompile:6&#39;d15
                                   |BIN:6&#39;d15
                             |vpiOperand:
                             \_operation: , line:92
                               |vpiOpType:14
                               |vpiOperand:
                               \_ref_obj: (rd_ptr), line:92
                                 |vpiName:rd_ptr
                                 |vpiFullName:work@fifo_rx.rd_ptr
                               |vpiOperand:
                               \_constant: , line:92
                                 |vpiConstType:3
                                 |vpiDecompile:6&#39;d23
                                 |BIN:6&#39;d23
                           |vpiOperand:
                           \_operation: , line:92
                             |vpiOpType:14
                             |vpiOperand:
                             \_ref_obj: (rd_ptr), line:92
                               |vpiName:rd_ptr
                               |vpiFullName:work@fifo_rx.rd_ptr
                             |vpiOperand:
                             \_constant: , line:92
                               |vpiConstType:3
                               |vpiDecompile:6&#39;d31
                               |BIN:6&#39;d31
                         |vpiOperand:
                         \_operation: , line:92
                           |vpiOpType:14
                           |vpiOperand:
                           \_ref_obj: (rd_ptr), line:92
                             |vpiName:rd_ptr
                             |vpiFullName:work@fifo_rx.rd_ptr
                           |vpiOperand:
                           \_constant: , line:92
                             |vpiConstType:3
                             |vpiDecompile:6&#39;d39
                             |BIN:6&#39;d39
                       |vpiOperand:
                       \_operation: , line:92
                         |vpiOpType:14
                         |vpiOperand:
                         \_ref_obj: (rd_ptr), line:92
                           |vpiName:rd_ptr
                           |vpiFullName:work@fifo_rx.rd_ptr
                         |vpiOperand:
                         \_constant: , line:92
                           |vpiConstType:3
                           |vpiDecompile:6&#39;d47
                           |BIN:6&#39;d47
                     |vpiOperand:
                     \_operation: , line:92
                       |vpiOpType:14
                       |vpiOperand:
                       \_ref_obj: (rd_ptr), line:92
                         |vpiName:rd_ptr
                         |vpiFullName:work@fifo_rx.rd_ptr
                       |vpiOperand:
                       \_constant: , line:92
                         |vpiConstType:3
                         |vpiDecompile:6&#39;d55
                         |BIN:6&#39;d55
                   |vpiOperand:
                   \_operation: , line:92
                     |vpiOpType:14
                     |vpiOperand:
                     \_ref_obj: (rd_ptr), line:92
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
                     |vpiOperand:
                     \_constant: , line:92
                       |vpiConstType:3
                       |vpiDecompile:6&#39;d63
                       |BIN:6&#39;d63
                 |vpiStmt:
                 \_begin: , line:93
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:94
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_open_slot), line:94
                       |vpiName:next_state_open_slot
                       |vpiFullName:work@fifo_rx.next_state_open_slot
                     |vpiRhs:
                     \_constant: , line:94
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d2
                       |BIN:2&#39;d2
                 |vpiElseStmt:
                 \_begin: , line:97
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:98
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_open_slot), line:98
                       |vpiName:next_state_open_slot
                       |vpiFullName:work@fifo_rx.next_state_open_slot
                     |vpiRhs:
                     \_constant: , line:98
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d0
                       |BIN:2&#39;d0
           |vpiCaseItem:
           \_case_item: , line:102
             |vpiStmt:
             \_begin: , line:103
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_assignment: , line:104
                 |vpiOpType:82
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state_open_slot), line:104
                   |vpiName:next_state_open_slot
                   |vpiFullName:work@fifo_rx.next_state_open_slot
                 |vpiRhs:
                 \_constant: , line:104
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
   |vpiProcess:
   \_always: , line:111
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:111
       |vpiStmt:
       \_begin: , line:112
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_assignment: , line:113
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (next_state_data_write), line:113
             |vpiName:next_state_data_write
             |vpiFullName:work@fifo_rx.next_state_data_write
           |vpiRhs:
           \_ref_obj: (state_data_write), line:113
             |vpiName:state_data_write
             |vpiFullName:work@fifo_rx.state_data_write
         |vpiStmt:
         \_case_stmt: , line:115
           |vpiCaseType:1
           |vpiCondition:
           \_ref_obj: (state_data_write), line:115
             |vpiName:state_data_write
             |vpiFullName:work@fifo_rx.state_data_write
           |vpiCaseItem:
           \_case_item: , line:116
             |vpiExpr:
             \_constant: , line:116
               |vpiConstType:3
               |vpiDecompile:2&#39;d0
               |BIN:2&#39;d0
             |vpiStmt:
             \_begin: , line:117
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:118
                 |vpiCondition:
                 \_operation: , line:118
                   |vpiOpType:26
                   |vpiOperand:
                   \_ref_obj: (wr_en), line:118
                     |vpiName:wr_en
                     |vpiFullName:work@fifo_rx.wr_en
                   |vpiOperand:
                   \_operation: , line:118
                     |vpiOpType:3
                     |vpiOperand:
                     \_ref_obj: (f_full), line:118
                       |vpiName:f_full
                       |vpiFullName:work@fifo_rx.f_full
                 |vpiStmt:
                 \_begin: , line:119
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:120
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_write), line:120
                       |vpiName:next_state_data_write
                       |vpiFullName:work@fifo_rx.next_state_data_write
                     |vpiRhs:
                     \_constant: , line:120
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d1
                       |BIN:2&#39;d1
                 |vpiElseStmt:
                 \_begin: , line:123
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:124
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_write), line:124
                       |vpiName:next_state_data_write
                       |vpiFullName:work@fifo_rx.next_state_data_write
                     |vpiRhs:
                     \_constant: , line:124
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d0
                       |BIN:2&#39;d0
           |vpiCaseItem:
           \_case_item: , line:127
             |vpiExpr:
             \_constant: , line:127
               |vpiConstType:3
               |vpiDecompile:2&#39;d1
               |BIN:2&#39;d1
             |vpiStmt:
             \_begin: , line:128
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:129
                 |vpiCondition:
                 \_ref_obj: (wr_en), line:129
                   |vpiName:wr_en
                   |vpiFullName:work@fifo_rx.wr_en
                 |vpiStmt:
                 \_begin: , line:130
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:131
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_write), line:131
                       |vpiName:next_state_data_write
                       |vpiFullName:work@fifo_rx.next_state_data_write
                     |vpiRhs:
                     \_constant: , line:131
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d1
                       |BIN:2&#39;d1
                 |vpiElseStmt:
                 \_begin: , line:134
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:135
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_write), line:135
                       |vpiName:next_state_data_write
                       |vpiFullName:work@fifo_rx.next_state_data_write
                     |vpiRhs:
                     \_constant: , line:135
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d2
                       |BIN:2&#39;d2
           |vpiCaseItem:
           \_case_item: , line:138
             |vpiExpr:
             \_constant: , line:138
               |vpiConstType:3
               |vpiDecompile:2&#39;d2
               |BIN:2&#39;d2
             |vpiStmt:
             \_begin: , line:139
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_assignment: , line:140
                 |vpiOpType:82
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state_data_write), line:140
                   |vpiName:next_state_data_write
                   |vpiFullName:work@fifo_rx.next_state_data_write
                 |vpiRhs:
                 \_constant: , line:140
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
           |vpiCaseItem:
           \_case_item: , line:142
             |vpiStmt:
             \_begin: , line:143
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_assignment: , line:144
                 |vpiOpType:82
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state_data_write), line:144
                   |vpiName:next_state_data_write
                   |vpiFullName:work@fifo_rx.next_state_data_write
                 |vpiRhs:
                 \_constant: , line:144
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
   |vpiProcess:
   \_always: , line:151
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:151
       |vpiStmt:
       \_begin: , line:152
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_assignment: , line:153
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (next_state_data_read), line:153
             |vpiName:next_state_data_read
             |vpiFullName:work@fifo_rx.next_state_data_read
           |vpiRhs:
           \_ref_obj: (state_data_read), line:153
             |vpiName:state_data_read
             |vpiFullName:work@fifo_rx.state_data_read
         |vpiStmt:
         \_case_stmt: , line:155
           |vpiCaseType:1
           |vpiCondition:
           \_ref_obj: (state_data_read), line:155
             |vpiName:state_data_read
             |vpiFullName:work@fifo_rx.state_data_read
           |vpiCaseItem:
           \_case_item: , line:156
             |vpiExpr:
             \_constant: , line:156
               |vpiConstType:3
               |vpiDecompile:2&#39;d0
               |BIN:2&#39;d0
             |vpiStmt:
             \_begin: , line:157
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:158
                 |vpiCondition:
                 \_operation: , line:158
                   |vpiOpType:26
                   |vpiOperand:
                   \_ref_obj: (rd_en), line:158
                     |vpiName:rd_en
                     |vpiFullName:work@fifo_rx.rd_en
                   |vpiOperand:
                   \_operation: , line:158
                     |vpiOpType:3
                     |vpiOperand:
                     \_ref_obj: (f_empty), line:158
                       |vpiName:f_empty
                       |vpiFullName:work@fifo_rx.f_empty
                 |vpiStmt:
                 \_begin: , line:159
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:160
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_read), line:160
                       |vpiName:next_state_data_read
                       |vpiFullName:work@fifo_rx.next_state_data_read
                     |vpiRhs:
                     \_constant: , line:160
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d1
                       |BIN:2&#39;d1
                 |vpiElseStmt:
                 \_begin: , line:163
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:164
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_read), line:164
                       |vpiName:next_state_data_read
                       |vpiFullName:work@fifo_rx.next_state_data_read
                     |vpiRhs:
                     \_constant: , line:164
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d0
                       |BIN:2&#39;d0
           |vpiCaseItem:
           \_case_item: , line:167
             |vpiExpr:
             \_constant: , line:167
               |vpiConstType:3
               |vpiDecompile:2&#39;d1
               |BIN:2&#39;d1
             |vpiStmt:
             \_begin: , line:168
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:169
                 |vpiCondition:
                 \_ref_obj: (rd_en), line:169
                   |vpiName:rd_en
                   |vpiFullName:work@fifo_rx.rd_en
                 |vpiStmt:
                 \_begin: , line:170
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:171
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_read), line:171
                       |vpiName:next_state_data_read
                       |vpiFullName:work@fifo_rx.next_state_data_read
                     |vpiRhs:
                     \_constant: , line:171
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d1
                       |BIN:2&#39;d1
                 |vpiElseStmt:
                 \_begin: , line:174
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:175
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_read), line:175
                       |vpiName:next_state_data_read
                       |vpiFullName:work@fifo_rx.next_state_data_read
                     |vpiRhs:
                     \_constant: , line:175
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d2
                       |BIN:2&#39;d2
           |vpiCaseItem:
           \_case_item: , line:178
             |vpiExpr:
             \_constant: , line:178
               |vpiConstType:3
               |vpiDecompile:2&#39;d2
               |BIN:2&#39;d2
             |vpiStmt:
             \_begin: , line:179
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_assignment: , line:180
                 |vpiOpType:82
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state_data_read), line:180
                   |vpiName:next_state_data_read
                   |vpiFullName:work@fifo_rx.next_state_data_read
                 |vpiRhs:
                 \_constant: , line:180
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
           |vpiCaseItem:
           \_case_item: , line:182
             |vpiStmt:
             \_begin: , line:183
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_assignment: , line:184
                 |vpiOpType:82
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state_data_read), line:184
                   |vpiName:next_state_data_read
                   |vpiFullName:work@fifo_rx.next_state_data_read
                 |vpiRhs:
                 \_constant: , line:184
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
   |vpiProcess:
   \_always: , line:189
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:189
       |vpiCondition:
       \_operation: , line:189
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:189
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clock), line:189
             |vpiName:clock
         |vpiOperand:
         \_operation: , line:189
           |vpiOpType:40
           |vpiOperand:
           \_ref_obj: (reset), line:189
             |vpiName:reset
       |vpiStmt:
       \_begin: , line:190
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_if_else: , line:191
           |vpiCondition:
           \_operation: , line:191
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (reset), line:191
               |vpiName:reset
               |vpiFullName:work@fifo_rx.reset
           |vpiStmt:
           \_begin: , line:192
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:193
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (state_open_slot), line:193
                 |vpiName:state_open_slot
                 |vpiFullName:work@fifo_rx.state_open_slot
               |vpiRhs:
               \_constant: , line:193
                 |vpiConstType:3
                 |vpiDecompile:2&#39;d0
                 |BIN:2&#39;d0
             |vpiStmt:
             \_assignment: , line:194
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (open_slot_fct), line:194
                 |vpiName:open_slot_fct
                 |vpiFullName:work@fifo_rx.open_slot_fct
               |vpiRhs:
               \_constant: , line:194
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:195
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (counter_wait), line:195
                 |vpiName:counter_wait
                 |vpiFullName:work@fifo_rx.counter_wait
               |vpiRhs:
               \_constant: , line:195
                 |vpiConstType:3
                 |vpiDecompile:11&#39;d0
                 |BIN:11&#39;d0
           |vpiElseStmt:
           \_begin: , line:198
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:199
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (state_open_slot), line:199
                 |vpiName:state_open_slot
                 |vpiFullName:work@fifo_rx.state_open_slot
               |vpiRhs:
               \_ref_obj: (next_state_open_slot), line:199
                 |vpiName:next_state_open_slot
                 |vpiFullName:work@fifo_rx.next_state_open_slot
             |vpiStmt:
             \_case_stmt: , line:201
               |vpiCaseType:1
               |vpiCondition:
               \_ref_obj: (state_open_slot), line:201
                 |vpiName:state_open_slot
                 |vpiFullName:work@fifo_rx.state_open_slot
               |vpiCaseItem:
               \_case_item: , line:202
                 |vpiExpr:
                 \_constant: , line:202
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
                 |vpiStmt:
                 \_begin: , line:203
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_if_else: , line:204
                     |vpiCondition:
                     \_operation: , line:204
                       |vpiOpType:27
                       |vpiOperand:
                       \_operation: , line:204
                         |vpiOpType:27
                         |vpiOperand:
                         \_operation: , line:204
                           |vpiOpType:27
                           |vpiOperand:
                           \_operation: , line:204
                             |vpiOpType:27
                             |vpiOperand:
                             \_operation: , line:204
                               |vpiOpType:27
                               |vpiOperand:
                               \_operation: , line:204
                                 |vpiOpType:27
                                 |vpiOperand:
                                 \_operation: , line:204
                                   |vpiOpType:27
                                   |vpiOperand:
                                   \_operation: , line:204
                                     |vpiOpType:14
                                     |vpiOperand:
                                     \_ref_obj: (rd_ptr), line:204
                                       |vpiName:rd_ptr
                                       |vpiFullName:work@fifo_rx.rd_ptr
                                     |vpiOperand:
                                     \_constant: , line:204
                                       |vpiConstType:3
                                       |vpiDecompile:6&#39;d7
                                       |BIN:6&#39;d7
                                   |vpiOperand:
                                   \_operation: , line:204
                                     |vpiOpType:14
                                     |vpiOperand:
                                     \_ref_obj: (rd_ptr), line:204
                                       |vpiName:rd_ptr
                                       |vpiFullName:work@fifo_rx.rd_ptr
                                     |vpiOperand:
                                     \_constant: , line:204
                                       |vpiConstType:3
                                       |vpiDecompile:6&#39;d15
                                       |BIN:6&#39;d15
                                 |vpiOperand:
                                 \_operation: , line:204
                                   |vpiOpType:14
                                   |vpiOperand:
                                   \_ref_obj: (rd_ptr), line:204
                                     |vpiName:rd_ptr
                                     |vpiFullName:work@fifo_rx.rd_ptr
                                   |vpiOperand:
                                   \_constant: , line:204
                                     |vpiConstType:3
                                     |vpiDecompile:6&#39;d23
                                     |BIN:6&#39;d23
                               |vpiOperand:
                               \_operation: , line:204
                                 |vpiOpType:14
                                 |vpiOperand:
                                 \_ref_obj: (rd_ptr), line:204
                                   |vpiName:rd_ptr
                                   |vpiFullName:work@fifo_rx.rd_ptr
                                 |vpiOperand:
                                 \_constant: , line:204
                                   |vpiConstType:3
                                   |vpiDecompile:6&#39;d31
                                   |BIN:6&#39;d31
                             |vpiOperand:
                             \_operation: , line:204
                               |vpiOpType:14
                               |vpiOperand:
                               \_ref_obj: (rd_ptr), line:204
                                 |vpiName:rd_ptr
                                 |vpiFullName:work@fifo_rx.rd_ptr
                               |vpiOperand:
                               \_constant: , line:204
                                 |vpiConstType:3
                                 |vpiDecompile:6&#39;d39
                                 |BIN:6&#39;d39
                           |vpiOperand:
                           \_operation: , line:204
                             |vpiOpType:14
                             |vpiOperand:
                             \_ref_obj: (rd_ptr), line:204
                               |vpiName:rd_ptr
                               |vpiFullName:work@fifo_rx.rd_ptr
                             |vpiOperand:
                             \_constant: , line:204
                               |vpiConstType:3
                               |vpiDecompile:6&#39;d47
                               |BIN:6&#39;d47
                         |vpiOperand:
                         \_operation: , line:204
                           |vpiOpType:14
                           |vpiOperand:
                           \_ref_obj: (rd_ptr), line:204
                             |vpiName:rd_ptr
                             |vpiFullName:work@fifo_rx.rd_ptr
                           |vpiOperand:
                           \_constant: , line:204
                             |vpiConstType:3
                             |vpiDecompile:6&#39;d55
                             |BIN:6&#39;d55
                       |vpiOperand:
                       \_operation: , line:204
                         |vpiOpType:14
                         |vpiOperand:
                         \_ref_obj: (rd_ptr), line:204
                           |vpiName:rd_ptr
                           |vpiFullName:work@fifo_rx.rd_ptr
                         |vpiOperand:
                         \_constant: , line:204
                           |vpiConstType:3
                           |vpiDecompile:6&#39;d63
                           |BIN:6&#39;d63
                     |vpiStmt:
                     \_begin: , line:205
                       |vpiFullName:work@fifo_rx
                       |vpiStmt:
                       \_assignment: , line:206
                         |vpiOpType:82
                         |vpiLhs:
                         \_ref_obj: (open_slot_fct), line:206
                           |vpiName:open_slot_fct
                           |vpiFullName:work@fifo_rx.open_slot_fct
                         |vpiRhs:
                         \_constant: , line:206
                           |vpiConstType:3
                           |vpiDecompile:&#39;b1
                           |vpiSize:1
                           |BIN:1
                       |vpiStmt:
                       \_assignment: , line:207
                         |vpiOpType:82
                         |vpiLhs:
                         \_ref_obj: (counter_wait), line:207
                           |vpiName:counter_wait
                           |vpiFullName:work@fifo_rx.counter_wait
                         |vpiRhs:
                         \_operation: , line:207
                           |vpiOpType:24
                           |vpiOperand:
                           \_ref_obj: (counter_wait), line:207
                             |vpiName:counter_wait
                             |vpiFullName:work@fifo_rx.counter_wait
                           |vpiOperand:
                           \_constant: , line:207
                             |vpiConstType:3
                             |vpiDecompile:11&#39;d1
                             |BIN:11&#39;d1
                     |vpiElseStmt:
                     \_begin: , line:210
                       |vpiFullName:work@fifo_rx
                       |vpiStmt:
                       \_assignment: , line:211
                         |vpiOpType:82
                         |vpiLhs:
                         \_ref_obj: (open_slot_fct), line:211
                           |vpiName:open_slot_fct
                           |vpiFullName:work@fifo_rx.open_slot_fct
                         |vpiRhs:
                         \_constant: , line:211
                           |vpiConstType:3
                           |vpiDecompile:&#39;b0
                           |vpiSize:1
                           |BIN:0
               |vpiCaseItem:
               \_case_item: , line:214
                 |vpiExpr:
                 \_constant: , line:214
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d1
                   |BIN:2&#39;d1
                 |vpiStmt:
                 \_begin: , line:215
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_if_else: , line:216
                     |vpiCondition:
                     \_operation: , line:216
                       |vpiOpType:15
                       |vpiOperand:
                       \_ref_obj: (counter_wait), line:216
                         |vpiName:counter_wait
                         |vpiFullName:work@fifo_rx.counter_wait
                       |vpiOperand:
                       \_constant: , line:216
                         |vpiConstType:3
                         |vpiDecompile:11&#39;d300
                         |BIN:11&#39;d300
                     |vpiStmt:
                     \_assignment: , line:217
                       |vpiOpType:82
                       |vpiLhs:
                       \_ref_obj: (counter_wait), line:217
                         |vpiName:counter_wait
                         |vpiFullName:work@fifo_rx.counter_wait
                       |vpiRhs:
                       \_operation: , line:217
                         |vpiOpType:24
                         |vpiOperand:
                         \_ref_obj: (counter_wait), line:217
                           |vpiName:counter_wait
                           |vpiFullName:work@fifo_rx.counter_wait
                         |vpiOperand:
                         \_constant: , line:217
                           |vpiConstType:3
                           |vpiDecompile:11&#39;d1
                           |BIN:11&#39;d1
                     |vpiElseStmt:
                     \_assignment: , line:219
                       |vpiOpType:82
                       |vpiLhs:
                       \_ref_obj: (counter_wait), line:219
                         |vpiName:counter_wait
                         |vpiFullName:work@fifo_rx.counter_wait
                       |vpiRhs:
                       \_ref_obj: (counter_wait), line:219
                         |vpiName:counter_wait
                         |vpiFullName:work@fifo_rx.counter_wait
                   |vpiStmt:
                   \_assignment: , line:221
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (open_slot_fct), line:221
                       |vpiName:open_slot_fct
                       |vpiFullName:work@fifo_rx.open_slot_fct
                     |vpiRhs:
                     \_constant: , line:221
                       |vpiConstType:3
                       |vpiDecompile:&#39;b1
                       |vpiSize:1
                       |BIN:1
               |vpiCaseItem:
               \_case_item: , line:223
                 |vpiExpr:
                 \_constant: , line:223
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d2
                   |BIN:2&#39;d2
                 |vpiStmt:
                 \_begin: , line:224
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:225
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (counter_wait), line:225
                       |vpiName:counter_wait
                       |vpiFullName:work@fifo_rx.counter_wait
                     |vpiRhs:
                     \_constant: , line:225
                       |vpiConstType:3
                       |vpiDecompile:11&#39;d0
                       |BIN:11&#39;d0
                   |vpiStmt:
                   \_assignment: , line:226
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (open_slot_fct), line:226
                       |vpiName:open_slot_fct
                       |vpiFullName:work@fifo_rx.open_slot_fct
                     |vpiRhs:
                     \_constant: , line:226
                       |vpiConstType:3
                       |vpiDecompile:&#39;b0
                       |vpiSize:1
                       |BIN:0
               |vpiCaseItem:
               \_case_item: , line:228
                 |vpiStmt:
                 \_begin: , line:229
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:230
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (open_slot_fct), line:230
                       |vpiName:open_slot_fct
                       |vpiFullName:work@fifo_rx.open_slot_fct
                     |vpiRhs:
                     \_ref_obj: (open_slot_fct), line:230
                       |vpiName:open_slot_fct
                       |vpiFullName:work@fifo_rx.open_slot_fct
   |vpiProcess:
   \_always: , line:237
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:237
       |vpiCondition:
       \_operation: , line:237
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:237
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clock), line:237
             |vpiName:clock
         |vpiOperand:
         \_operation: , line:237
           |vpiOpType:40
           |vpiOperand:
           \_ref_obj: (reset), line:237
             |vpiName:reset
       |vpiStmt:
       \_begin: , line:238
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_if_else: , line:239
           |vpiCondition:
           \_operation: , line:239
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (reset), line:239
               |vpiName:reset
               |vpiFullName:work@fifo_rx.reset
           |vpiStmt:
           \_begin: , line:240
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:241
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (state_data_write), line:241
                 |vpiName:state_data_write
                 |vpiFullName:work@fifo_rx.state_data_write
               |vpiRhs:
               \_constant: , line:241
                 |vpiConstType:3
                 |vpiDecompile:2&#39;d0
                 |BIN:2&#39;d0
             |vpiStmt:
             \_assignment: , line:242
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (wr_ptr), line:242
                 |vpiName:wr_ptr
                 |vpiFullName:work@fifo_rx.wr_ptr
               |vpiRhs:
               \_operation: , line:242
                 |vpiOpType:34
                 |vpiOperand:
                 \_ref_obj: (AWIDTH), line:242
                   |vpiName:AWIDTH
                 |vpiOperand:
                 \_operation: 
                   |vpiOpType:33
                   |vpiOperand:
                   \_constant: , line:242
                     |vpiConstType:3
                     |vpiDecompile:&#39;b0
                     |vpiSize:1
                     |BIN:0
           |vpiElseStmt:
           \_begin: , line:245
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:247
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (state_data_write), line:247
                 |vpiName:state_data_write
                 |vpiFullName:work@fifo_rx.state_data_write
               |vpiRhs:
               \_ref_obj: (next_state_data_write), line:247
                 |vpiName:next_state_data_write
                 |vpiFullName:work@fifo_rx.next_state_data_write
             |vpiStmt:
             \_case_stmt: , line:249
               |vpiCaseType:1
               |vpiCondition:
               \_ref_obj: (state_data_write), line:249
                 |vpiName:state_data_write
                 |vpiFullName:work@fifo_rx.state_data_write
               |vpiCaseItem:
               \_case_item: , line:250
                 |vpiExpr:
                 \_constant: , line:250
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
                 |vpiStmt:
                 \_begin: , line:251
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:252
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (wr_ptr), line:252
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
                     |vpiRhs:
                     \_ref_obj: (wr_ptr), line:252
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
               |vpiCaseItem:
               \_case_item: , line:254
                 |vpiExpr:
                 \_constant: , line:254
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d1
                   |BIN:2&#39;d1
                 |vpiStmt:
                 \_begin: , line:255
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:256
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (wr_ptr), line:256
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
                     |vpiRhs:
                     \_ref_obj: (wr_ptr), line:256
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
               |vpiCaseItem:
               \_case_item: , line:258
                 |vpiExpr:
                 \_constant: , line:258
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d2
                   |BIN:2&#39;d2
                 |vpiStmt:
                 \_begin: , line:259
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:260
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (wr_ptr), line:260
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
                     |vpiRhs:
                     \_operation: , line:260
                       |vpiOpType:24
                       |vpiOperand:
                       \_ref_obj: (wr_ptr), line:260
                         |vpiName:wr_ptr
                         |vpiFullName:work@fifo_rx.wr_ptr
                       |vpiOperand:
                       \_constant: , line:260
                         |vpiConstType:3
                         |vpiDecompile:6&#39;d1
                         |BIN:6&#39;d1
               |vpiCaseItem:
               \_case_item: , line:262
                 |vpiStmt:
                 \_begin: , line:263
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:264
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (wr_ptr), line:264
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
                     |vpiRhs:
                     \_ref_obj: (wr_ptr), line:264
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
   |vpiProcess:
   \_always: , line:273
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:273
       |vpiCondition:
       \_operation: , line:273
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:273
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clock), line:273
             |vpiName:clock
         |vpiOperand:
         \_operation: , line:273
           |vpiOpType:40
           |vpiOperand:
           \_ref_obj: (reset), line:273
             |vpiName:reset
       |vpiStmt:
       \_begin: , line:274
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_if_else: , line:276
           |vpiCondition:
           \_operation: , line:276
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (reset), line:276
               |vpiName:reset
               |vpiFullName:work@fifo_rx.reset
           |vpiStmt:
           \_begin: , line:277
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:278
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (f_full), line:278
                 |vpiName:f_full
                 |vpiFullName:work@fifo_rx.f_full
               |vpiRhs:
               \_constant: , line:278
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:279
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (f_empty), line:279
                 |vpiName:f_empty
                 |vpiFullName:work@fifo_rx.f_empty
               |vpiRhs:
               \_constant: , line:279
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:280
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (overflow_credit_error), line:280
                 |vpiName:overflow_credit_error
                 |vpiFullName:work@fifo_rx.overflow_credit_error
               |vpiRhs:
               \_constant: , line:280
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:281
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (counter), line:281
                 |vpiName:counter
                 |vpiFullName:work@fifo_rx.counter
               |vpiRhs:
               \_operation: , line:281
                 |vpiOpType:34
                 |vpiOperand:
                 \_ref_obj: (AWIDTH), line:281
                   |vpiName:AWIDTH
                 |vpiOperand:
                 \_operation: 
                   |vpiOpType:33
                   |vpiOperand:
                   \_constant: , line:281
                     |vpiConstType:3
                     |vpiDecompile:&#39;b0
                     |vpiSize:1
                     |BIN:0
           |vpiElseStmt:
           \_begin: , line:284
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_if_else: , line:285
               |vpiCondition:
               \_operation: , line:285
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (state_data_write), line:285
                   |vpiName:state_data_write
                   |vpiFullName:work@fifo_rx.state_data_write
                 |vpiOperand:
                 \_constant: , line:285
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d2
                   |BIN:2&#39;d2
               |vpiStmt:
               \_begin: , line:286
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_assignment: , line:287
                   |vpiOpType:82
                   |vpiLhs:
                   \_ref_obj: (counter), line:287
                     |vpiName:counter
                     |vpiFullName:work@fifo_rx.counter
                   |vpiRhs:
                   \_operation: , line:287
                     |vpiOpType:24
                     |vpiOperand:
                     \_ref_obj: (counter), line:287
                       |vpiName:counter
                       |vpiFullName:work@fifo_rx.counter
                     |vpiOperand:
                     \_constant: , line:287
                       |vpiConstType:3
                       |vpiDecompile:6&#39;d1
                       |BIN:6&#39;d1
               |vpiElseStmt:
               \_begin: , line:290
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_if_else: , line:291
                   |vpiCondition:
                   \_operation: , line:291
                     |vpiOpType:26
                     |vpiOperand:
                     \_operation: , line:291
                       |vpiOpType:18
                       |vpiOperand:
                       \_ref_obj: (counter), line:291
                         |vpiName:counter
                         |vpiFullName:work@fifo_rx.counter
                       |vpiOperand:
                       \_constant: , line:291
                         |vpiConstType:3
                         |vpiDecompile:6&#39;d0
                         |BIN:6&#39;d0
                     |vpiOperand:
                     \_operation: , line:291
                       |vpiOpType:14
                       |vpiOperand:
                       \_ref_obj: (state_data_read), line:291
                         |vpiName:state_data_read
                         |vpiFullName:work@fifo_rx.state_data_read
                       |vpiOperand:
                       \_constant: , line:291
                         |vpiConstType:3
                         |vpiDecompile:2&#39;d2
                         |BIN:2&#39;d2
                   |vpiStmt:
                   \_assignment: , line:292
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (counter), line:292
                       |vpiName:counter
                       |vpiFullName:work@fifo_rx.counter
                     |vpiRhs:
                     \_operation: , line:292
                       |vpiOpType:11
                       |vpiOperand:
                       \_ref_obj: (counter), line:292
                         |vpiName:counter
                         |vpiFullName:work@fifo_rx.counter
                       |vpiOperand:
                       \_constant: , line:292
                         |vpiConstType:3
                         |vpiDecompile:6&#39;d1
                         |BIN:6&#39;d1
                   |vpiElseStmt:
                   \_assignment: , line:294
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (counter), line:294
                       |vpiName:counter
                       |vpiFullName:work@fifo_rx.counter
                     |vpiRhs:
                     \_ref_obj: (counter), line:294
                       |vpiName:counter
                       |vpiFullName:work@fifo_rx.counter
             |vpiStmt:
             \_if_else: , line:297
               |vpiCondition:
               \_operation: , line:297
                 |vpiOpType:18
                 |vpiOperand:
                 \_ref_obj: (counter), line:297
                   |vpiName:counter
                   |vpiFullName:work@fifo_rx.counter
                 |vpiOperand:
                 \_constant: , line:297
                   |vpiConstType:3
                   |vpiDecompile:6&#39;d56
                   |BIN:6&#39;d56
               |vpiStmt:
               \_begin: , line:298
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_assignment: , line:299
                   |vpiOpType:82
                   |vpiLhs:
                   \_ref_obj: (overflow_credit_error), line:299
                     |vpiName:overflow_credit_error
                     |vpiFullName:work@fifo_rx.overflow_credit_error
                   |vpiRhs:
                   \_constant: , line:299
                     |vpiConstType:3
                     |vpiDecompile:&#39;b1
                     |vpiSize:1
                     |BIN:1
               |vpiElseStmt:
               \_assignment: , line:302
                 |vpiOpType:82
                 |vpiLhs:
                 \_ref_obj: (overflow_credit_error), line:302
                   |vpiName:overflow_credit_error
                   |vpiFullName:work@fifo_rx.overflow_credit_error
                 |vpiRhs:
                 \_constant: , line:302
                   |vpiConstType:3
                   |vpiDecompile:&#39;b0
                   |vpiSize:1
                   |BIN:0
             |vpiStmt:
             \_if_else: , line:304
               |vpiCondition:
               \_operation: , line:304
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (counter), line:304
                   |vpiName:counter
                   |vpiFullName:work@fifo_rx.counter
                 |vpiOperand:
                 \_constant: , line:304
                   |vpiConstType:3
                   |vpiDecompile:6&#39;d56
                   |BIN:6&#39;d56
               |vpiStmt:
               \_begin: , line:305
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_assignment: , line:306
                   |vpiOpType:82
                   |vpiLhs:
                   \_ref_obj: (f_full), line:306
                     |vpiName:f_full
                     |vpiFullName:work@fifo_rx.f_full
                   |vpiRhs:
                   \_constant: , line:306
                     |vpiConstType:3
                     |vpiDecompile:&#39;b1
                     |vpiSize:1
                     |BIN:1
               |vpiElseStmt:
               \_begin: , line:309
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_assignment: , line:310
                   |vpiOpType:82
                   |vpiLhs:
                   \_ref_obj: (f_full), line:310
                     |vpiName:f_full
                     |vpiFullName:work@fifo_rx.f_full
                   |vpiRhs:
                   \_constant: , line:310
                     |vpiConstType:3
                     |vpiDecompile:&#39;b0
                     |vpiSize:1
                     |BIN:0
             |vpiStmt:
             \_if_else: , line:313
               |vpiCondition:
               \_operation: , line:313
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (counter), line:313
                   |vpiName:counter
                   |vpiFullName:work@fifo_rx.counter
                 |vpiOperand:
                 \_constant: , line:313
                   |vpiConstType:3
                   |vpiDecompile:6&#39;d0
                   |BIN:6&#39;d0
               |vpiStmt:
               \_begin: , line:314
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_assignment: , line:315
                   |vpiOpType:82
                   |vpiLhs:
                   \_ref_obj: (f_empty), line:315
                     |vpiName:f_empty
                     |vpiFullName:work@fifo_rx.f_empty
                   |vpiRhs:
                   \_constant: , line:315
                     |vpiConstType:3
                     |vpiDecompile:&#39;b1
                     |vpiSize:1
                     |BIN:1
               |vpiElseStmt:
               \_begin: , line:318
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_assignment: , line:319
                   |vpiOpType:82
                   |vpiLhs:
                   \_ref_obj: (f_empty), line:319
                     |vpiName:f_empty
                     |vpiFullName:work@fifo_rx.f_empty
                   |vpiRhs:
                   \_constant: , line:319
                     |vpiConstType:3
                     |vpiDecompile:&#39;b0
                     |vpiSize:1
                     |BIN:0
   |vpiProcess:
   \_always: , line:326
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:326
       |vpiCondition:
       \_operation: , line:326
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:326
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clock), line:326
             |vpiName:clock
         |vpiOperand:
         \_operation: , line:326
           |vpiOpType:40
           |vpiOperand:
           \_ref_obj: (reset), line:326
             |vpiName:reset
       |vpiStmt:
       \_begin: , line:327
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_if_else: , line:328
           |vpiCondition:
           \_operation: , line:328
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (reset), line:328
               |vpiName:reset
               |vpiFullName:work@fifo_rx.reset
           |vpiStmt:
           \_begin: , line:329
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:330
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (rd_ptr), line:330
                 |vpiName:rd_ptr
                 |vpiFullName:work@fifo_rx.rd_ptr
               |vpiRhs:
               \_operation: , line:330
                 |vpiOpType:34
                 |vpiOperand:
                 \_ref_obj: (AWIDTH), line:330
                   |vpiName:AWIDTH
                 |vpiOperand:
                 \_operation: 
                   |vpiOpType:33
                   |vpiOperand:
                   \_constant: , line:330
                     |vpiConstType:3
                     |vpiDecompile:&#39;b0
                     |vpiSize:1
                     |BIN:0
             |vpiStmt:
             \_assignment: , line:331
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (state_data_read), line:331
                 |vpiName:state_data_read
                 |vpiFullName:work@fifo_rx.state_data_read
               |vpiRhs:
               \_constant: , line:331
                 |vpiConstType:3
                 |vpiDecompile:2&#39;d0
                 |BIN:2&#39;d0
           |vpiElseStmt:
           \_begin: , line:334
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:336
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (state_data_read), line:336
                 |vpiName:state_data_read
                 |vpiFullName:work@fifo_rx.state_data_read
               |vpiRhs:
               \_ref_obj: (next_state_data_read), line:336
                 |vpiName:next_state_data_read
                 |vpiFullName:work@fifo_rx.next_state_data_read
             |vpiStmt:
             \_case_stmt: , line:338
               |vpiCaseType:1
               |vpiCondition:
               \_ref_obj: (state_data_read), line:338
                 |vpiName:state_data_read
                 |vpiFullName:work@fifo_rx.state_data_read
               |vpiCaseItem:
               \_case_item: , line:339
                 |vpiExpr:
                 \_constant: , line:339
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
                 |vpiStmt:
                 \_begin: , line:340
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_if_else: , line:341
                     |vpiCondition:
                     \_ref_obj: (rd_en), line:341
                       |vpiName:rd_en
                       |vpiFullName:work@fifo_rx.rd_en
                     |vpiStmt:
                     \_begin: , line:342
                       |vpiFullName:work@fifo_rx
                       |vpiStmt:
                       \_assignment: , line:343
                         |vpiOpType:82
                         |vpiLhs:
                         \_ref_obj: (rd_ptr), line:343
                           |vpiName:rd_ptr
                           |vpiFullName:work@fifo_rx.rd_ptr
                         |vpiRhs:
                         \_operation: , line:343
                           |vpiOpType:24
                           |vpiOperand:
                           \_ref_obj: (rd_ptr), line:343
                             |vpiName:rd_ptr
                             |vpiFullName:work@fifo_rx.rd_ptr
                           |vpiOperand:
                           \_constant: , line:343
                             |vpiConstType:3
                             |vpiDecompile:6&#39;d1
                             |BIN:6&#39;d1
                     |vpiElseStmt:
                     \_begin: , line:346
                       |vpiFullName:work@fifo_rx
                       |vpiStmt:
                       \_assignment: , line:347
                         |vpiOpType:82
                         |vpiLhs:
                         \_ref_obj: (rd_ptr), line:347
                           |vpiName:rd_ptr
                           |vpiFullName:work@fifo_rx.rd_ptr
                         |vpiRhs:
                         \_ref_obj: (rd_ptr), line:347
                           |vpiName:rd_ptr
                           |vpiFullName:work@fifo_rx.rd_ptr
               |vpiCaseItem:
               \_case_item: , line:350
                 |vpiExpr:
                 \_constant: , line:350
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d1
                   |BIN:2&#39;d1
                 |vpiStmt:
                 \_begin: , line:351
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:352
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (rd_ptr), line:352
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
                     |vpiRhs:
                     \_ref_obj: (rd_ptr), line:352
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
               |vpiCaseItem:
               \_case_item: , line:354
                 |vpiExpr:
                 \_constant: , line:354
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d2
                   |BIN:2&#39;d2
                 |vpiStmt:
                 \_begin: , line:355
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:356
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (rd_ptr), line:356
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
                     |vpiRhs:
                     \_ref_obj: (rd_ptr), line:356
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
               |vpiCaseItem:
               \_case_item: , line:358
                 |vpiStmt:
                 \_begin: , line:359
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:360
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (rd_ptr), line:360
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
                     |vpiRhs:
                     \_ref_obj: (rd_ptr), line:360
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
   |vpiPort:
   \_port: (clock), line:40
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:40
         |vpiName:clock
         |vpiFullName:work@fifo_rx.clock
   |vpiPort:
   \_port: (reset), line:40
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:40
         |vpiName:reset
         |vpiFullName:work@fifo_rx.reset
   |vpiPort:
   \_port: (wr_en), line:40
     |vpiName:wr_en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en), line:40
         |vpiName:wr_en
         |vpiFullName:work@fifo_rx.wr_en
   |vpiPort:
   \_port: (rd_en), line:40
     |vpiName:rd_en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_en), line:40
         |vpiName:rd_en
         |vpiFullName:work@fifo_rx.rd_en
   |vpiPort:
   \_port: (data_in), line:41
     |vpiName:data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_in), line:41
         |vpiName:data_in
         |vpiFullName:work@fifo_rx.data_in
   |vpiPort:
   \_port: (f_full), line:42
     |vpiName:f_full
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (f_full), line:42
         |vpiName:f_full
         |vpiFullName:work@fifo_rx.f_full
         |vpiNetType:48
   |vpiPort:
   \_port: (f_empty), line:42
     |vpiName:f_empty
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (f_empty), line:42
         |vpiName:f_empty
         |vpiFullName:work@fifo_rx.f_empty
   |vpiPort:
   \_port: (open_slot_fct), line:43
     |vpiName:open_slot_fct
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (open_slot_fct), line:43
         |vpiName:open_slot_fct
         |vpiFullName:work@fifo_rx.open_slot_fct
         |vpiNetType:48
   |vpiPort:
   \_port: (overflow_credit_error), line:44
     |vpiName:overflow_credit_error
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (overflow_credit_error), line:44
         |vpiName:overflow_credit_error
         |vpiFullName:work@fifo_rx.overflow_credit_error
         |vpiNetType:48
   |vpiPort:
   \_port: (data_out), line:45
     |vpiName:data_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out), line:45
         |vpiName:data_out
         |vpiFullName:work@fifo_rx.data_out
   |vpiPort:
   \_port: (counter), line:46
     |vpiName:counter
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (counter), line:46
         |vpiName:counter
         |vpiFullName:work@fifo_rx.counter
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clock), line:40
   |vpiNet:
   \_logic_net: (reset), line:40
   |vpiNet:
   \_logic_net: (wr_en), line:40
   |vpiNet:
   \_logic_net: (rd_en), line:40
   |vpiNet:
   \_logic_net: (data_in), line:41
   |vpiNet:
   \_logic_net: (f_full), line:42
   |vpiNet:
   \_logic_net: (f_empty), line:42
   |vpiNet:
   \_logic_net: (open_slot_fct), line:43
   |vpiNet:
   \_logic_net: (overflow_credit_error), line:44
   |vpiNet:
   \_logic_net: (data_out), line:45
   |vpiNet:
   \_logic_net: (counter), line:46
   |vpiNet:
   \_logic_net: (wr_ptr), line:49
     |vpiName:wr_ptr
     |vpiFullName:work@fifo_rx.wr_ptr
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (rd_ptr), line:50
     |vpiName:rd_ptr
     |vpiFullName:work@fifo_rx.rd_ptr
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (credit_counter), line:52
     |vpiName:credit_counter
     |vpiFullName:work@fifo_rx.credit_counter
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (state_data_write), line:54
     |vpiName:state_data_write
     |vpiFullName:work@fifo_rx.state_data_write
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (next_state_data_write), line:55
     |vpiName:next_state_data_write
     |vpiFullName:work@fifo_rx.next_state_data_write
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (state_data_read), line:57
     |vpiName:state_data_read
     |vpiFullName:work@fifo_rx.state_data_read
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (next_state_data_read), line:58
     |vpiName:next_state_data_read
     |vpiFullName:work@fifo_rx.next_state_data_read
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (state_open_slot), line:60
     |vpiName:state_open_slot
     |vpiFullName:work@fifo_rx.state_open_slot
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (next_state_open_slot), line:61
     |vpiName:next_state_open_slot
     |vpiFullName:work@fifo_rx.next_state_open_slot
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (counter_wait), line:63
     |vpiName:counter_wait
     |vpiFullName:work@fifo_rx.counter_wait
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:35
     |vpiRhs:
     \_constant: , line:35
       |vpiConstType:7
       |vpiDecompile:9
       |vpiSize:32
       |INT:9
     |vpiLhs:
     \_parameter: (DWIDTH), line:35
       |vpiName:DWIDTH
       |vpiTypespec:
       \_int_typespec: , line:35
   |vpiParamAssign:
   \_param_assign: , line:36
     |vpiRhs:
     \_constant: , line:36
       |vpiConstType:7
       |vpiDecompile:6
       |vpiSize:32
       |INT:6
     |vpiLhs:
     \_parameter: (AWIDTH), line:36
       |vpiName:AWIDTH
       |vpiTypespec:
       \_int_typespec: , line:36
   |vpiParameter:
   \_parameter: (DWIDTH), line:35
   |vpiParameter:
   \_parameter: (AWIDTH), line:36
 |uhdmtopModules:
 \_module: work@fifo_rx (work@fifo_rx), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v</a>, line:33
   |vpiDefName:work@fifo_rx
   |vpiName:work@fifo_rx
   |vpiPort:
   \_port: (clock), line:40, parent:work@fifo_rx
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:40, parent:work@fifo_rx
         |vpiName:clock
         |vpiFullName:work@fifo_rx.clock
   |vpiPort:
   \_port: (reset), line:40, parent:work@fifo_rx
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:40, parent:work@fifo_rx
         |vpiName:reset
         |vpiFullName:work@fifo_rx.reset
   |vpiPort:
   \_port: (wr_en), line:40, parent:work@fifo_rx
     |vpiName:wr_en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en), line:40, parent:work@fifo_rx
         |vpiName:wr_en
         |vpiFullName:work@fifo_rx.wr_en
   |vpiPort:
   \_port: (rd_en), line:40, parent:work@fifo_rx
     |vpiName:rd_en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_en), line:40, parent:work@fifo_rx
         |vpiName:rd_en
         |vpiFullName:work@fifo_rx.rd_en
   |vpiPort:
   \_port: (data_in), line:41, parent:work@fifo_rx
     |vpiName:data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_in), line:41, parent:work@fifo_rx
         |vpiName:data_in
         |vpiFullName:work@fifo_rx.data_in
         |vpiRange:
         \_range: , line:41
           |vpiLeftRange:
           \_constant: , line:41
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiRightRange:
           \_constant: , line:41
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (f_full), line:42, parent:work@fifo_rx
     |vpiName:f_full
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (f_full), line:42, parent:work@fifo_rx
         |vpiName:f_full
         |vpiFullName:work@fifo_rx.f_full
         |vpiNetType:48
   |vpiPort:
   \_port: (f_empty), line:42, parent:work@fifo_rx
     |vpiName:f_empty
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (f_empty), line:42, parent:work@fifo_rx
         |vpiName:f_empty
         |vpiFullName:work@fifo_rx.f_empty
   |vpiPort:
   \_port: (open_slot_fct), line:43, parent:work@fifo_rx
     |vpiName:open_slot_fct
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (open_slot_fct), line:43, parent:work@fifo_rx
         |vpiName:open_slot_fct
         |vpiFullName:work@fifo_rx.open_slot_fct
         |vpiNetType:48
   |vpiPort:
   \_port: (overflow_credit_error), line:44, parent:work@fifo_rx
     |vpiName:overflow_credit_error
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (overflow_credit_error), line:44, parent:work@fifo_rx
         |vpiName:overflow_credit_error
         |vpiFullName:work@fifo_rx.overflow_credit_error
         |vpiNetType:48
   |vpiPort:
   \_port: (data_out), line:45, parent:work@fifo_rx
     |vpiName:data_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out), line:45, parent:work@fifo_rx
         |vpiName:data_out
         |vpiFullName:work@fifo_rx.data_out
         |vpiRange:
         \_range: , line:45
           |vpiLeftRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiRightRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (counter), line:46, parent:work@fifo_rx
     |vpiName:counter
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (counter), line:46, parent:work@fifo_rx
         |vpiName:counter
         |vpiFullName:work@fifo_rx.counter
         |vpiNetType:48
         |vpiRange:
         \_range: , line:46
           |vpiLeftRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@fifo_rx::mem_data (mem_dta_fifo_rx), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v</a>, line:370, parent:work@fifo_rx
     |vpiDefName:work@fifo_rx::mem_data
     |vpiName:mem_dta_fifo_rx
     |vpiFullName:work@fifo_rx.mem_dta_fifo_rx
     |vpiPort:
     \_port: (clock), parent:mem_dta_fifo_rx
       |vpiName:clock
       |vpiHighConn:
       \_ref_obj: (clock), line:372
         |vpiName:clock
         |vpiActual:
         \_logic_net: (clock), line:40, parent:work@fifo_rx
     |vpiPort:
     \_port: (reset), parent:mem_dta_fifo_rx
       |vpiName:reset
       |vpiHighConn:
       \_ref_obj: (reset), line:373
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:40, parent:work@fifo_rx
     |vpiPort:
     \_port: (data_in), parent:mem_dta_fifo_rx
       |vpiName:data_in
       |vpiHighConn:
       \_ref_obj: (data_in), line:375
         |vpiName:data_in
         |vpiActual:
         \_logic_net: (data_in), line:41, parent:work@fifo_rx
     |vpiPort:
     \_port: (wr_ptr), parent:mem_dta_fifo_rx
       |vpiName:wr_ptr
       |vpiHighConn:
       \_ref_obj: (wr_ptr), line:376
         |vpiName:wr_ptr
         |vpiActual:
         \_logic_net: (wr_ptr), line:49, parent:work@fifo_rx
           |vpiName:wr_ptr
           |vpiFullName:work@fifo_rx.wr_ptr
           |vpiNetType:48
           |vpiRange:
           \_range: , line:49
             |vpiLeftRange:
             \_constant: , line:49
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
             |vpiRightRange:
             \_constant: , line:49
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (rd_ptr), parent:mem_dta_fifo_rx
       |vpiName:rd_ptr
       |vpiHighConn:
       \_ref_obj: (rd_ptr), line:377
         |vpiName:rd_ptr
         |vpiActual:
         \_logic_net: (rd_ptr), line:50, parent:work@fifo_rx
           |vpiName:rd_ptr
           |vpiFullName:work@fifo_rx.rd_ptr
           |vpiNetType:48
           |vpiRange:
           \_range: , line:50
             |vpiLeftRange:
             \_constant: , line:50
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
             |vpiRightRange:
             \_constant: , line:50
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (data_out), parent:mem_dta_fifo_rx
       |vpiName:data_out
       |vpiHighConn:
       \_ref_obj: (data_out), line:378
         |vpiName:data_out
         |vpiActual:
         \_logic_net: (data_out), line:45, parent:work@fifo_rx
     |vpiInstance:
     \_module: work@fifo_rx (work@fifo_rx), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v</a>, line:33
   |vpiNet:
   \_logic_net: (clock), line:40, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (reset), line:40, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (wr_en), line:40, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (rd_en), line:40, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (data_in), line:41, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (f_full), line:42, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (f_empty), line:42, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (open_slot_fct), line:43, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (overflow_credit_error), line:44, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (data_out), line:45, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (counter), line:46, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (wr_ptr), line:49, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (rd_ptr), line:50, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (credit_counter), line:52, parent:work@fifo_rx
     |vpiName:credit_counter
     |vpiFullName:work@fifo_rx.credit_counter
     |vpiNetType:48
     |vpiRange:
     \_range: , line:52
       |vpiLeftRange:
       \_constant: , line:52
         |vpiConstType:7
         |vpiDecompile:5
         |vpiSize:32
         |INT:5
       |vpiRightRange:
       \_constant: , line:52
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (state_data_write), line:54, parent:work@fifo_rx
     |vpiName:state_data_write
     |vpiFullName:work@fifo_rx.state_data_write
     |vpiNetType:48
     |vpiRange:
     \_range: , line:54
       |vpiLeftRange:
       \_constant: , line:54
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:54
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (next_state_data_write), line:55, parent:work@fifo_rx
     |vpiName:next_state_data_write
     |vpiFullName:work@fifo_rx.next_state_data_write
     |vpiNetType:48
     |vpiRange:
     \_range: , line:55
       |vpiLeftRange:
       \_constant: , line:55
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:55
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (state_data_read), line:57, parent:work@fifo_rx
     |vpiName:state_data_read
     |vpiFullName:work@fifo_rx.state_data_read
     |vpiNetType:48
     |vpiRange:
     \_range: , line:57
       |vpiLeftRange:
       \_constant: , line:57
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:57
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (next_state_data_read), line:58, parent:work@fifo_rx
     |vpiName:next_state_data_read
     |vpiFullName:work@fifo_rx.next_state_data_read
     |vpiNetType:48
     |vpiRange:
     \_range: , line:58
       |vpiLeftRange:
       \_constant: , line:58
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:58
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (state_open_slot), line:60, parent:work@fifo_rx
     |vpiName:state_open_slot
     |vpiFullName:work@fifo_rx.state_open_slot
     |vpiNetType:48
     |vpiRange:
     \_range: , line:60
       |vpiLeftRange:
       \_constant: , line:60
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:60
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (next_state_open_slot), line:61, parent:work@fifo_rx
     |vpiName:next_state_open_slot
     |vpiFullName:work@fifo_rx.next_state_open_slot
     |vpiNetType:48
     |vpiRange:
     \_range: , line:61
       |vpiLeftRange:
       \_constant: , line:61
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:61
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (counter_wait), line:63, parent:work@fifo_rx
     |vpiName:counter_wait
     |vpiFullName:work@fifo_rx.counter_wait
     |vpiNetType:48
     |vpiRange:
     \_range: , line:63
       |vpiLeftRange:
       \_constant: , line:63
         |vpiConstType:7
         |vpiDecompile:10
         |vpiSize:32
         |INT:10
       |vpiRightRange:
       \_constant: , line:63
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiParameter:
   \_parameter: (AWIDTH), line:36
     |vpiName:AWIDTH
     |INT:6
   |vpiParameter:
   \_parameter: (DWIDTH), line:35
     |vpiName:DWIDTH
     |INT:9
Object: \work_fifo_rx of type 3000
Object: \work_fifo_rx of type 32
Object: \clock of type 44
Object: \reset of type 44
Object: \wr_en of type 44
Object: \rd_en of type 44
Object: \data_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \f_full of type 44
Object: \f_empty of type 44
Object: \open_slot_fct of type 44
Object: \overflow_credit_error of type 44
Object: \data_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \counter of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \mem_dta_fifo_rx of type 32
Object: \clock of type 44
Object: \reset of type 44
Object: \data_in of type 44
Object: \wr_ptr of type 44
Object: \rd_ptr of type 44
Object: \data_out of type 44
Object: \AWIDTH of type 41
Object: \DWIDTH of type 41
Object: \clock of type 36
Object: \reset of type 36
Object: \wr_en of type 36
Object: \rd_en of type 36
Object: \data_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \f_full of type 36
Object: \f_empty of type 36
Object: \open_slot_fct of type 36
Object: \overflow_credit_error of type 36
Object: \data_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \counter of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_ptr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_ptr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \credit_counter of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \state_data_write of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \next_state_data_write of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \state_data_read of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \next_state_data_read of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \state_open_slot of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \next_state_open_slot of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \counter_wait of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_fifo_rx of type 32
Object: \clock of type 44
Object: \reset of type 44
Object: \wr_en of type 44
Object: \rd_en of type 44
Object: \data_in of type 44
Object: \f_full of type 44
Object: \f_empty of type 44
Object: \open_slot_fct of type 44
Object: \overflow_credit_error of type 44
Object: \data_out of type 44
Object: \counter of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 4
Object:  of type 3
Object: \next_state_open_slot of type 608
Object: \state_open_slot of type 608
Object:  of type 5
Object: \state_open_slot of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \counter_wait of type 608
Object:  of type 7
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 4
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object: \state_data_write of type 608
Object:  of type 5
Object: \state_data_write of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \wr_en of type 608
Object:  of type 39
Object: \f_full of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object: \wr_en of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object: \state_data_read of type 608
Object:  of type 5
Object: \state_data_read of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \rd_en of type 608
Object:  of type 39
Object: \f_empty of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object: \rd_en of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \clock of type 608
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 3
Object: \state_open_slot of type 608
Object:  of type 7
Object:  of type 3
Object: \open_slot_fct of type 608
Object:  of type 7
Object:  of type 3
Object: \counter_wait of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \state_open_slot of type 608
Object: \next_state_open_slot of type 608
Object:  of type 5
Object: \state_open_slot of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \open_slot_fct of type 608
Object:  of type 7
Object:  of type 3
Object: \counter_wait of type 608
Object:  of type 39
Object: \counter_wait of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \open_slot_fct of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \counter_wait of type 608
Object:  of type 7
Object:  of type 3
Object: \counter_wait of type 608
Object:  of type 39
Object: \counter_wait of type 608
Object:  of type 7
Object:  of type 3
Object: \counter_wait of type 608
Object: \counter_wait of type 608
Object:  of type 3
Object: \open_slot_fct of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \counter_wait of type 608
Object:  of type 7
Object:  of type 3
Object: \open_slot_fct of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 4
Object:  of type 3
Object: \open_slot_fct of type 608
Object: \open_slot_fct of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \clock of type 608
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 3
Object: \state_data_write of type 608
Object:  of type 7
Object:  of type 3
Object: \wr_ptr of type 608
Object:  of type 39
Object: \AWIDTH of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \state_data_write of type 608
Object: \next_state_data_write of type 608
Object:  of type 5
Object: \state_data_write of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \wr_ptr of type 608
Object: \wr_ptr of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \wr_ptr of type 608
Object: \wr_ptr of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \wr_ptr of type 608
Object:  of type 39
Object: \wr_ptr of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 4
Object:  of type 3
Object: \wr_ptr of type 608
Object: \wr_ptr of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \clock of type 608
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 3
Object: \f_full of type 608
Object:  of type 7
Object:  of type 3
Object: \f_empty of type 608
Object:  of type 7
Object:  of type 3
Object: \overflow_credit_error of type 608
Object:  of type 7
Object:  of type 3
Object: \counter of type 608
Object:  of type 39
Object: \AWIDTH of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \state_data_write of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \counter of type 608
Object:  of type 39
Object: \counter of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object:  of type 39
Object: \counter of type 608
Object:  of type 7
Object:  of type 39
Object: \state_data_read of type 608
Object:  of type 7
Object:  of type 3
Object: \counter of type 608
Object:  of type 39
Object: \counter of type 608
Object:  of type 7
Object:  of type 3
Object: \counter of type 608
Object: \counter of type 608
Object:  of type 23
Object:  of type 39
Object: \counter of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \overflow_credit_error of type 608
Object:  of type 7
Object:  of type 3
Object: \overflow_credit_error of type 608
Object:  of type 7
Object:  of type 23
Object:  of type 39
Object: \counter of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \f_full of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \f_full of type 608
Object:  of type 7
Object:  of type 23
Object:  of type 39
Object: \counter of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \f_empty of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \f_empty of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \clock of type 608
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 3
Object: \rd_ptr of type 608
Object:  of type 39
Object: \AWIDTH of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 3
Object: \state_data_read of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \state_data_read of type 608
Object: \next_state_data_read of type 608
Object:  of type 5
Object: \state_data_read of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object: \rd_en of type 608
Object:  of type 4
Object:  of type 3
Object: \rd_ptr of type 608
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \rd_ptr of type 608
Object: \rd_ptr of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \rd_ptr of type 608
Object: \rd_ptr of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \rd_ptr of type 608
Object: \rd_ptr of type 608
Object:  of type 6
Object:  of type 4
Object:  of type 3
Object: \rd_ptr of type 608
Object: \rd_ptr of type 608
Object: \DWIDTH of type 41
Object: \AWIDTH of type 41
Object:  of type 40
Object: \DWIDTH of type 41
Object:  of type 7
Object:  of type 40
Object: \AWIDTH of type 41
Object:  of type 7
Object: \clock of type 36
Object: \reset of type 36
Object: \wr_en of type 36
Object: \rd_en of type 36
Object: \data_in of type 36
Object: \f_full of type 36
Object: \f_empty of type 36
Object: \open_slot_fct of type 36
Object: \overflow_credit_error of type 36
Object: \data_out of type 36
Object: \counter of type 36
Object: \wr_ptr of type 36
Object: \rd_ptr of type 36
Object: \credit_counter of type 36
Object: \state_data_write of type 36
Object: \next_state_data_write of type 36
Object: \state_data_read of type 36
Object: \next_state_data_read of type 36
Object: \state_open_slot of type 36
Object: \next_state_open_slot of type 36
Object: \counter_wait of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_fifo_rx::mem_data&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d140] str=&#39;\work_fifo_rx::mem_data&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d260] str=&#39;\clock&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d3c0] str=&#39;\reset&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d4e0] str=&#39;\data_in&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d600] str=&#39;\wr_ptr&#39; port=15
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d720] str=&#39;\rd_ptr&#39; port=16
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d840] str=&#39;\data_out&#39; port=17
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d140] str=&#39;\work_fifo_rx::mem_data&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d260] str=&#39;\clock&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d3c0] str=&#39;\reset&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d4e0] str=&#39;\data_in&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d600] str=&#39;\wr_ptr&#39; basic_prep port=15 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d720] str=&#39;\rd_ptr&#39; basic_prep port=16 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281d840] str=&#39;\data_out&#39; basic_prep port=17 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_fifo_rx&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281a7a0] str=&#39;\work_fifo_rx&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:40</a>.0-40.0&gt; [0x281a9e0] str=&#39;\clock&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:40</a>.0-40.0&gt; [0x281adb0] str=&#39;\reset&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:40</a>.0-40.0&gt; [0x281af90] str=&#39;\wr_en&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:40</a>.0-40.0&gt; [0x281b150] str=&#39;\rd_en&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:41</a>.0-41.0&gt; [0x281b2f0] str=&#39;\data_in&#39; input port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:41</a>.0-41.0&gt; [0x281b490]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:41</a>.0-41.0&gt; [0x281b880] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:41</a>.0-41.0&gt; [0x281ba70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:42</a>.0-42.0&gt; [0x281b6b0] str=&#39;\f_full&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:42</a>.0-42.0&gt; [0x281bc90] str=&#39;\f_empty&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:43</a>.0-43.0&gt; [0x281be10] str=&#39;\open_slot_fct&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:44</a>.0-44.0&gt; [0x281bfb0] str=&#39;\overflow_credit_error&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:45</a>.0-45.0&gt; [0x281c200] str=&#39;\data_out&#39; output reg port=10
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:45</a>.0-45.0&gt; [0x281c3a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:45</a>.0-45.0&gt; [0x281c700] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:45</a>.0-45.0&gt; [0x281c8c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:46</a>.0-46.0&gt; [0x281c560] str=&#39;\counter&#39; output reg port=11
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:46</a>.0-46.0&gt; [0x281ca80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:46</a>.0-46.0&gt; [0x281cdc0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:46</a>.0-46.0&gt; [0x281cf80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281cc20] str=&#39;\mem_dta_fifo_rx&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281da00] str=&#39;\work_fifo_rx::mem_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281db20] str=&#39;\clock&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281dc40] str=&#39;\clock&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281de60] str=&#39;\reset&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281df80] str=&#39;\reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281e180] str=&#39;\data_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281e2a0] str=&#39;\data_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281e4c0] str=&#39;\wr_ptr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281e5e0] str=&#39;\wr_ptr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281e800] str=&#39;\rd_ptr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281e920] str=&#39;\rd_ptr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281eb40] str=&#39;\data_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281ec60] str=&#39;\data_out&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:36</a>.0-36.0&gt; [0x281ee60] str=&#39;\AWIDTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:36</a>.0-36.0&gt; [0x2885d50] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:35</a>.0-35.0&gt; [0x281f2c0] str=&#39;\DWIDTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:35</a>.0-35.0&gt; [0x281ef80] bits=&#39;00000000000000000000000000001001&#39;(32) range=[31:0] int=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:49</a>.0-49.0&gt; [0x281f4e0] str=&#39;\wr_ptr&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:49</a>.0-49.0&gt; [0x281f800]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:49</a>.0-49.0&gt; [0x281fb60] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:49</a>.0-49.0&gt; [0x281f9a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:50</a>.0-50.0&gt; [0x281f6a0] str=&#39;\rd_ptr&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:50</a>.0-50.0&gt; [0x281fde0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:50</a>.0-50.0&gt; [0x28200e0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:50</a>.0-50.0&gt; [0x28202a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:52</a>.0-52.0&gt; [0x281ff60] str=&#39;\credit_counter&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:52</a>.0-52.0&gt; [0x2820460]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:52</a>.0-52.0&gt; [0x2820760] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:52</a>.0-52.0&gt; [0x2820920] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:54</a>.0-54.0&gt; [0x2820ae0] str=&#39;\state_data_write&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:54</a>.0-54.0&gt; [0x2820c00]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:54</a>.0-54.0&gt; [0x2820f00] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:54</a>.0-54.0&gt; [0x28210c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:55</a>.0-55.0&gt; [0x2820d80] str=&#39;\next_state_data_write&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:55</a>.0-55.0&gt; [0x2821280]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:55</a>.0-55.0&gt; [0x2821580] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:55</a>.0-55.0&gt; [0x2821740] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:57</a>.0-57.0&gt; [0x2821400] str=&#39;\state_data_read&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:57</a>.0-57.0&gt; [0x2821900]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:57</a>.0-57.0&gt; [0x2821c00] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:57</a>.0-57.0&gt; [0x2821dc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:58</a>.0-58.0&gt; [0x2821a80] str=&#39;\next_state_data_read&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:58</a>.0-58.0&gt; [0x2821f80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:58</a>.0-58.0&gt; [0x2822280] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:58</a>.0-58.0&gt; [0x2822440] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:60</a>.0-60.0&gt; [0x2822100] str=&#39;\state_open_slot&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:60</a>.0-60.0&gt; [0x2822600]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:60</a>.0-60.0&gt; [0x2822900] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:60</a>.0-60.0&gt; [0x2822ac0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:61</a>.0-61.0&gt; [0x2822780] str=&#39;\next_state_open_slot&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:61</a>.0-61.0&gt; [0x2822c80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:61</a>.0-61.0&gt; [0x2822f80] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:61</a>.0-61.0&gt; [0x2823140] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:63</a>.0-63.0&gt; [0x2822e00] str=&#39;\counter_wait&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:63</a>.0-63.0&gt; [0x2823300]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:63</a>.0-63.0&gt; [0x2823600] bits=&#39;00000000000000000000000000001010&#39;(32) range=[31:0] int=10
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:63</a>.0-63.0&gt; [0x28237c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-67" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:67</a>.0-67.0&gt; [0x2823980]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-67" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:67</a>.0-67.0&gt; [0x2823dc0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-68" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:68</a>.0-68.0&gt; [0x2823f20]
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-69" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:69</a>.0-69.0&gt; [0x2824100]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-69" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:69</a>.0-69.0&gt; [0x28243e0] str=&#39;\next_state_open_slot&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-69" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:69</a>.0-69.0&gt; [0x2824620] str=&#39;\state_open_slot&#39;
            AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-71" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:71</a>.0-71.0&gt; [0x28247c0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-71" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:71</a>.0-71.0&gt; [0x28248e0] str=&#39;\state_open_slot&#39;
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-72" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:72</a>.0-72.0&gt; [0x2824ae0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-72" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:72</a>.0-72.0&gt; [0x2824e20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-73" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:73</a>.0-73.0&gt; [0x2824c60]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2825000]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2825180]
                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x28252e0]
                        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2825880]
                          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2825eb0]
                            AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2826540]
                              AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2826c30]
                                AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2827380]
                                  AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2827b30]
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2828340]
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28284f0]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2848550] str=&#39;\rd_ptr&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2848c10] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2848ab0]
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2848dd0]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x28487b0] str=&#39;\rd_ptr&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2848ef0] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
                                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x28488d0]
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2849070]
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849190] str=&#39;\rd_ptr&#39;
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849490] bits=&#39;00000000000000000000000000010111&#39;(32) range=[31:0] int=23
                                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849370]
                                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2849610]
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849730] str=&#39;\rd_ptr&#39;
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849a30] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849910]
                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2849bb0]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849cd0] str=&#39;\rd_ptr&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849fd0] bits=&#39;00000000000000000000000000100111&#39;(32) range=[31:0] int=39
                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849eb0]
                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284a190]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284a2b0] str=&#39;\rd_ptr&#39;
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284a5b0] bits=&#39;00000000000000000000000000101111&#39;(32) range=[31:0] int=47
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284a490]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284a770]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284a890] str=&#39;\rd_ptr&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284ab90] bits=&#39;00000000000000000000000000110111&#39;(32) range=[31:0] int=55
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284aa70]
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284ad50]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284ae70] str=&#39;\rd_ptr&#39;
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284b170] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284b050]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284b330] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284ba10]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-75" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:75</a>.0-75.0&gt; [0x284b450]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-76" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:76</a>.0-76.0&gt; [0x284b570]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-76" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:76</a>.0-76.0&gt; [0x284b7d0] str=&#39;\next_state_open_slot&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-76" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:76</a>.0-76.0&gt; [0x284bb70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284bd30]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284be50]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284c430]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-79" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:79</a>.0-79.0&gt; [0x284bf70]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-80" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:80</a>.0-80.0&gt; [0x284c090]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-80" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:80</a>.0-80.0&gt; [0x284c230] str=&#39;\next_state_open_slot&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-80" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:80</a>.0-80.0&gt; [0x284c590] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-83" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:83</a>.0-83.0&gt; [0x284c750]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-83" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:83</a>.0-83.0&gt; [0x284c9f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-84" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:84</a>.0-84.0&gt; [0x284c870]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x284cb70]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284ccf0]
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x284ce10]
                        AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284cf90]
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284d0b0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x284d230] str=&#39;\counter_wait&#39;
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x284d590] bits=&#39;00000000000000000000000100101100&#39;(32) range=[31:0] int=300
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284d430]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284d750] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284dbb0]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-86" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:86</a>.0-86.0&gt; [0x284d870]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-86" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:86</a>.0-86.0&gt; [0x284d9b0] str=&#39;\next_state_open_slot&#39;
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-86" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:86</a>.0-86.0&gt; [0x284dd10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284ded0]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284dff0]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284e430]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-88" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:88</a>.0-88.0&gt; [0x284e110]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-88" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:88</a>.0-88.0&gt; [0x284e230] str=&#39;\next_state_open_slot&#39;
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-88" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:88</a>.0-88.0&gt; [0x284e590] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-90" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:90</a>.0-90.0&gt; [0x284e750]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-90" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:90</a>.0-90.0&gt; [0x284e9f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-91" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:91</a>.0-91.0&gt; [0x284e870]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284eb70]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284ecf0]
                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284ee10]
                        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284efd0]
                          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284f1b0]
                            AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284f390]
                              AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284f570]
                                AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284f750]
                                  AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284f930]
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284fb10]
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284fc90]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284fe30] str=&#39;\rd_ptr&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28502e0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2850180]
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28504a0]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28505c0] str=&#39;\rd_ptr&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2850920] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
                                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28507c0]
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2850ae0]
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2850c00] str=&#39;\rd_ptr&#39;
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2850f00] bits=&#39;00000000000000000000000000010111&#39;(32) range=[31:0] int=23
                                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2850de0]
                                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28510c0]
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28511e0] str=&#39;\rd_ptr&#39;
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28514e0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28513c0]
                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28516a0]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28517c0] str=&#39;\rd_ptr&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2851ac0] bits=&#39;00000000000000000000000000100111&#39;(32) range=[31:0] int=39
                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28519a0]
                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2851c80]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2851da0] str=&#39;\rd_ptr&#39;
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28520a0] bits=&#39;00000000000000000000000000101111&#39;(32) range=[31:0] int=47
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2851f80]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2852260]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2852380] str=&#39;\rd_ptr&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2852680] bits=&#39;00000000000000000000000000110111&#39;(32) range=[31:0] int=55
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2852560]
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2852840]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2852960] str=&#39;\rd_ptr&#39;
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2852c60] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2852b40]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2852e20] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2853400]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-93" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:93</a>.0-93.0&gt; [0x2852f40]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-94" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:94</a>.0-94.0&gt; [0x2853060]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-94" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:94</a>.0-94.0&gt; [0x2853200] str=&#39;\next_state_open_slot&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-94" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:94</a>.0-94.0&gt; [0x2853560] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2853720]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2853840]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2853e20]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-97" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:97</a>.0-97.0&gt; [0x2853960]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-98" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:98</a>.0-98.0&gt; [0x2853a80]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-98" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:98</a>.0-98.0&gt; [0x2853c20] str=&#39;\next_state_open_slot&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-98" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:98</a>.0-98.0&gt; [0x2853f80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-102" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:102</a>.0-102.0&gt; [0x2854140]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2854260]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-103" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:103</a>.0-103.0&gt; [0x2854380]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:104</a>.0-104.0&gt; [0x2854500]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:104</a>.0-104.0&gt; [0x2854680] str=&#39;\next_state_open_slot&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:104</a>.0-104.0&gt; [0x2854980] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-111" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:111</a>.0-111.0&gt; [0x2854b40]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-111" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:111</a>.0-111.0&gt; [0x2854c60]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-112" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:112</a>.0-112.0&gt; [0x2854d80]
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-113" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:113</a>.0-113.0&gt; [0x2854ea0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-113" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:113</a>.0-113.0&gt; [0x2855020] str=&#39;\next_state_data_write&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-113" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:113</a>.0-113.0&gt; [0x2855200] str=&#39;\state_data_write&#39;
            AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-115" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:115</a>.0-115.0&gt; [0x2855380]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-115" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:115</a>.0-115.0&gt; [0x28554a0] str=&#39;\state_data_write&#39;
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-116" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:116</a>.0-116.0&gt; [0x2855680]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-116" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:116</a>.0-116.0&gt; [0x2855940] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-117" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:117</a>.0-117.0&gt; [0x28557a0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x2855b20]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2855ca0]
                      AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x2855e00]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x2855fe0] str=&#39;\wr_en&#39;
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x28561e0]
                          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2856560]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x2856360] str=&#39;\f_full&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28566a0]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28567c0] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2856de0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-119" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:119</a>.0-119.0&gt; [0x28568e0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-120" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:120</a>.0-120.0&gt; [0x2856a00]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-120" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:120</a>.0-120.0&gt; [0x2856be0] str=&#39;\next_state_data_write&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-120" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:120</a>.0-120.0&gt; [0x2856f40] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2857100]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2857220]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2857800]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-123" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:123</a>.0-123.0&gt; [0x2857340]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-124" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:124</a>.0-124.0&gt; [0x2857460]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-124" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:124</a>.0-124.0&gt; [0x2857600] str=&#39;\next_state_data_write&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-124" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:124</a>.0-124.0&gt; [0x2857960] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-127" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:127</a>.0-127.0&gt; [0x2857b20]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-127" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:127</a>.0-127.0&gt; [0x2857dc0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-128" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:128</a>.0-128.0&gt; [0x2857c40]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-129" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:129</a>.0-129.0&gt; [0x2857f40]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28580c0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-129" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:129</a>.0-129.0&gt; [0x28581e0] str=&#39;\wr_en&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28583c0]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28584e0] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2858b80]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-130" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:130</a>.0-130.0&gt; [0x2858620]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-131" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:131</a>.0-131.0&gt; [0x28587a0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-131" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:131</a>.0-131.0&gt; [0x2858980] str=&#39;\next_state_data_write&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-131" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:131</a>.0-131.0&gt; [0x2858ce0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2858ea0]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2858fc0]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28595a0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-134" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:134</a>.0-134.0&gt; [0x28590e0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-135" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:135</a>.0-135.0&gt; [0x2859200]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-135" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:135</a>.0-135.0&gt; [0x28593a0] str=&#39;\next_state_data_write&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-135" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:135</a>.0-135.0&gt; [0x2859700] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-138" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:138</a>.0-138.0&gt; [0x28598c0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-138" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:138</a>.0-138.0&gt; [0x2859b60] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-139" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:139</a>.0-139.0&gt; [0x28599e0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-140" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:140</a>.0-140.0&gt; [0x2859ce0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-140" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:140</a>.0-140.0&gt; [0x2859e60] str=&#39;\next_state_data_write&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-140" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:140</a>.0-140.0&gt; [0x285a180] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-142" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:142</a>.0-142.0&gt; [0x285a040]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285a340]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-143" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:143</a>.0-143.0&gt; [0x285a460]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-144" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:144</a>.0-144.0&gt; [0x285a5e0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-144" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:144</a>.0-144.0&gt; [0x285a760] str=&#39;\next_state_data_write&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-144" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:144</a>.0-144.0&gt; [0x285aac0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-151" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:151</a>.0-151.0&gt; [0x285ac80]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-151" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:151</a>.0-151.0&gt; [0x285ada0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-152" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:152</a>.0-152.0&gt; [0x285aec0]
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-153" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:153</a>.0-153.0&gt; [0x285afe0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-153" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:153</a>.0-153.0&gt; [0x285b160] str=&#39;\next_state_data_read&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-153" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:153</a>.0-153.0&gt; [0x285b340] str=&#39;\state_data_read&#39;
            AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-155" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:155</a>.0-155.0&gt; [0x285b4c0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-155" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:155</a>.0-155.0&gt; [0x285b5e0] str=&#39;\state_data_read&#39;
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-156" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:156</a>.0-156.0&gt; [0x285b7c0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-156" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:156</a>.0-156.0&gt; [0x285ba80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-157" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:157</a>.0-157.0&gt; [0x285b8e0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x285bc60]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285bde0]
                      AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x285bf40]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x285c120] str=&#39;\rd_en&#39;
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x285c320]
                          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285c6a0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x285c4a0] str=&#39;\f_empty&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285c7e0]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285c900] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285cf20]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-159" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:159</a>.0-159.0&gt; [0x285ca20]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-160" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:160</a>.0-160.0&gt; [0x285cb40]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-160" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:160</a>.0-160.0&gt; [0x285cd20] str=&#39;\next_state_data_read&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-160" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:160</a>.0-160.0&gt; [0x285d080] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285d240]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285d360]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285d940]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-163" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:163</a>.0-163.0&gt; [0x285d480]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-164" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:164</a>.0-164.0&gt; [0x285d5a0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-164" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:164</a>.0-164.0&gt; [0x285d740] str=&#39;\next_state_data_read&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-164" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:164</a>.0-164.0&gt; [0x285daa0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-167" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:167</a>.0-167.0&gt; [0x285dc60]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-167" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:167</a>.0-167.0&gt; [0x285df00] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-168" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:168</a>.0-168.0&gt; [0x285dd80]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-169" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:169</a>.0-169.0&gt; [0x285e080]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285e200]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-169" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:169</a>.0-169.0&gt; [0x285e320] str=&#39;\rd_en&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285e500]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285e620] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285ecc0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-170" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:170</a>.0-170.0&gt; [0x285e760]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-171" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:171</a>.0-171.0&gt; [0x285e8e0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-171" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:171</a>.0-171.0&gt; [0x285eac0] str=&#39;\next_state_data_read&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-171" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:171</a>.0-171.0&gt; [0x285ee20] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285efe0]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285f100]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285f6e0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-174" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:174</a>.0-174.0&gt; [0x285f220]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-175" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:175</a>.0-175.0&gt; [0x285f340]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-175" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:175</a>.0-175.0&gt; [0x285f4e0] str=&#39;\next_state_data_read&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-175" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:175</a>.0-175.0&gt; [0x285f840] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-178" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:178</a>.0-178.0&gt; [0x285fa00]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-178" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:178</a>.0-178.0&gt; [0x285fca0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-179" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:179</a>.0-179.0&gt; [0x285fb20]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-180" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:180</a>.0-180.0&gt; [0x285fe20]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-180" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:180</a>.0-180.0&gt; [0x285ffa0] str=&#39;\next_state_data_read&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-180" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:180</a>.0-180.0&gt; [0x28602c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-182" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:182</a>.0-182.0&gt; [0x2860180]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2860480]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-183" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:183</a>.0-183.0&gt; [0x28605a0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-184" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:184</a>.0-184.0&gt; [0x2860720]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-184" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:184</a>.0-184.0&gt; [0x28608a0] str=&#39;\next_state_data_read&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-184" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:184</a>.0-184.0&gt; [0x2860c00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x2860dc0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x2861120]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x28612a0] str=&#39;\clock&#39;
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x2861480]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x28615a0] str=&#39;\reset&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x2860ee0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-190" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:190</a>.0-190.0&gt; [0x2861780]
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-191" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:191</a>.0-191.0&gt; [0x28618a0]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2861a20]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-191" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:191</a>.0-191.0&gt; [0x2861b40]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2861ea0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-191" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:191</a>.0-191.0&gt; [0x2861cc0] str=&#39;\reset&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2861fc0]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28620e0] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2863160]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-192" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:192</a>.0-192.0&gt; [0x2862200]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-193" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:193</a>.0-193.0&gt; [0x2862380]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-193" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:193</a>.0-193.0&gt; [0x2862560] str=&#39;\state_open_slot&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-193" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:193</a>.0-193.0&gt; [0x28628c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-194" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:194</a>.0-194.0&gt; [0x2862760]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-194" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:194</a>.0-194.0&gt; [0x2862a80] str=&#39;\open_slot_fct&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-194" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:194</a>.0-194.0&gt; [0x2862dc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-195" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:195</a>.0-195.0&gt; [0x2862c60]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-195" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:195</a>.0-195.0&gt; [0x2862f80] str=&#39;\counter_wait&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-195" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:195</a>.0-195.0&gt; [0x28632a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2863460]
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2863580]
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286c390]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-198" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:198</a>.0-198.0&gt; [0x28636a0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-199" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:199</a>.0-199.0&gt; [0x28637c0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-199" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:199</a>.0-199.0&gt; [0x2863940] str=&#39;\state_open_slot&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-199" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:199</a>.0-199.0&gt; [0x2863b20] str=&#39;\next_state_open_slot&#39;
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-201" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:201</a>.0-201.0&gt; [0x2863cc0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-201" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:201</a>.0-201.0&gt; [0x2863de0] str=&#39;\state_open_slot&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-202" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:202</a>.0-202.0&gt; [0x2863fe0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-202" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:202</a>.0-202.0&gt; [0x2864320] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-203" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:203</a>.0-203.0&gt; [0x2864160]
                            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2864500]
                              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2864680]
                                AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x28647e0]
                                  AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x28649c0]
                                    AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2864ba0]
                                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2864d80]
                                        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2864f60]
                                          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2865140]
                                            AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2865320]
                                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2865500]
                                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2865680]
                                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2865970] str=&#39;\rd_ptr&#39;
                                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2866090] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
                                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2865f30]
                                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2866250]
                                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2866370] str=&#39;\rd_ptr&#39;
                                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x28666d0] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
                                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2866570]
                                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2866890]
                                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x28669b0] str=&#39;\rd_ptr&#39;
                                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2866cb0] bits=&#39;00000000000000000000000000010111&#39;(32) range=[31:0] int=23
                                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2866b90]
                                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2866e70]
                                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2866f90] str=&#39;\rd_ptr&#39;
                                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867290] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
                                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867170]
                                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2867450]
                                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867570] str=&#39;\rd_ptr&#39;
                                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867870] bits=&#39;00000000000000000000000000100111&#39;(32) range=[31:0] int=39
                                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867750]
                                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2867a30]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867b50] str=&#39;\rd_ptr&#39;
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867e50] bits=&#39;00000000000000000000000000101111&#39;(32) range=[31:0] int=47
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867d30]
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2868010]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2868130] str=&#39;\rd_ptr&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2868430] bits=&#39;00000000000000000000000000110111&#39;(32) range=[31:0] int=55
                                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2868310]
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28685f0]
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2868710] str=&#39;\rd_ptr&#39;
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2868a10] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28688f0]
                                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2868bd0] bits=&#39;1&#39;(1) range=[0:0] int=1
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2869a30]
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-205" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:205</a>.0-205.0&gt; [0x2868cf0]
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-206" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:206</a>.0-206.0&gt; [0x2868e10]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-206" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:206</a>.0-206.0&gt; [0x2868fb0] str=&#39;\open_slot_fct&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-206" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:206</a>.0-206.0&gt; [0x2869310] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x28691b0]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x28694d0] str=&#39;\counter_wait&#39;
                                        AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x28696b0]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x2869830] str=&#39;\counter_wait&#39;
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x2869b90] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2869d50]
                                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2869e70]
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2826f20]
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-210" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:210</a>.0-210.0&gt; [0x2826830]
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-211" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:211</a>.0-211.0&gt; [0x2848400]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-211" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:211</a>.0-211.0&gt; [0x28482b0] str=&#39;\open_slot_fct&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-211" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:211</a>.0-211.0&gt; [0x2827230] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-214" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:214</a>.0-214.0&gt; [0x2865820]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-214" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:214</a>.0-214.0&gt; [0x2828160] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-215" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:215</a>.0-215.0&gt; [0x284ffd0]
                            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x28286e0]
                              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2826a20]
                                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x28275b0]
                                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28276d0]
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2827d60]
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x2865bd0] str=&#39;\counter_wait&#39;
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x2869f90] bits=&#39;00000000000000000000000100101100&#39;(32) range=[31:0] int=300
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2865d10]
                                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286a0b0] bits=&#39;1&#39;(1) range=[0:0] int=1
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286a650]
                                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x286a1d0]
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x286a2f0] str=&#39;\counter_wait&#39;
                                      AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x286a410]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x286a530] str=&#39;\counter_wait&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x286a770] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286a890]
                                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286a9b0]
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286ae30]
                                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-219" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:219</a>.0-219.0&gt; [0x286aad0]
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-219" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:219</a>.0-219.0&gt; [0x286abf0] str=&#39;\counter_wait&#39;
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-219" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:219</a>.0-219.0&gt; [0x286ad10] str=&#39;\counter_wait&#39;
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-221" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:221</a>.0-221.0&gt; [0x286af50]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-221" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:221</a>.0-221.0&gt; [0x286b070] str=&#39;\open_slot_fct&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-221" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:221</a>.0-221.0&gt; [0x286b2b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-223" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:223</a>.0-223.0&gt; [0x286b190]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-223" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:223</a>.0-223.0&gt; [0x286b4f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-224" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:224</a>.0-224.0&gt; [0x286b3d0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-225" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:225</a>.0-225.0&gt; [0x286b610]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-225" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:225</a>.0-225.0&gt; [0x286b730] str=&#39;\counter_wait&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-225" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:225</a>.0-225.0&gt; [0x286b970] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-226" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:226</a>.0-226.0&gt; [0x286b850]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-226" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:226</a>.0-226.0&gt; [0x286ba90] str=&#39;\open_slot_fct&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-226" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:226</a>.0-226.0&gt; [0x286bcd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-228" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:228</a>.0-228.0&gt; [0x286bbb0]
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286bdf0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-229" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:229</a>.0-229.0&gt; [0x286bf10]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-230" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:230</a>.0-230.0&gt; [0x286c030]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-230" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:230</a>.0-230.0&gt; [0x286c150] str=&#39;\open_slot_fct&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-230" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:230</a>.0-230.0&gt; [0x286c270] str=&#39;\open_slot_fct&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x286c4b0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x286c810]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x286c930] str=&#39;\clock&#39;
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x286ca50]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x286cb70] str=&#39;\reset&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x286c5d0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-238" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:238</a>.0-238.0&gt; [0x286cc90]
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-239" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:239</a>.0-239.0&gt; [0x286cdb0]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286ced0]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-239" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:239</a>.0-239.0&gt; [0x286cff0]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286d2f0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-239" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:239</a>.0-239.0&gt; [0x286d110] str=&#39;\reset&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286d410]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286d530] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286e4f0]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-240" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:240</a>.0-240.0&gt; [0x286d650]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-241" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:241</a>.0-241.0&gt; [0x286d770]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-241" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:241</a>.0-241.0&gt; [0x286d8f0] str=&#39;\state_data_write&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-241" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:241</a>.0-241.0&gt; [0x286dc10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x286dad0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x286ddf0] str=&#39;\wr_ptr&#39;
                        AST_REPLICATE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x286dff0]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x286e170] str=&#39;\AWIDTH&#39;
                          AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286e370]
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x286e650] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286e810]
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286e930]
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2871da0]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-245" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:245</a>.0-245.0&gt; [0x286ea50]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-247" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:247</a>.0-247.0&gt; [0x286eb70]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-247" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:247</a>.0-247.0&gt; [0x286ecf0] str=&#39;\state_data_write&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-247" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:247</a>.0-247.0&gt; [0x286eed0] str=&#39;\next_state_data_write&#39;
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-249" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:249</a>.0-249.0&gt; [0x286f050]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-249" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:249</a>.0-249.0&gt; [0x286f170] str=&#39;\state_data_write&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-250" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:250</a>.0-250.0&gt; [0x286f350]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-250" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:250</a>.0-250.0&gt; [0x286f650] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-251" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:251</a>.0-251.0&gt; [0x286f490]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-252" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:252</a>.0-252.0&gt; [0x286f830]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-252" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:252</a>.0-252.0&gt; [0x286fa10] str=&#39;\wr_ptr&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-252" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:252</a>.0-252.0&gt; [0x286fc10] str=&#39;\wr_ptr&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-254" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:254</a>.0-254.0&gt; [0x286fdb0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-254" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:254</a>.0-254.0&gt; [0x2870050] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-255" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:255</a>.0-255.0&gt; [0x286fed0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-256" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:256</a>.0-256.0&gt; [0x28701d0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-256" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:256</a>.0-256.0&gt; [0x28703b0] str=&#39;\wr_ptr&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-256" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:256</a>.0-256.0&gt; [0x28705b0] str=&#39;\wr_ptr&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-258" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:258</a>.0-258.0&gt; [0x2870750]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-258" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:258</a>.0-258.0&gt; [0x28709f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-259" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:259</a>.0-259.0&gt; [0x2870870]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x2870b70]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x2870d30] str=&#39;\wr_ptr&#39;
                              AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x2870f30]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x28710b0] str=&#39;\wr_ptr&#39;
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x2871410] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-262" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:262</a>.0-262.0&gt; [0x28712b0]
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28715d0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-263" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:263</a>.0-263.0&gt; [0x28716f0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-264" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:264</a>.0-264.0&gt; [0x2871870]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-264" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:264</a>.0-264.0&gt; [0x28719f0] str=&#39;\wr_ptr&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-264" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:264</a>.0-264.0&gt; [0x2871bd0] str=&#39;\wr_ptr&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x2871ec0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x28722e0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x2872460] str=&#39;\clock&#39;
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x2872640]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x2872760] str=&#39;\reset&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x2871fe0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-274" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:274</a>.0-274.0&gt; [0x2872940]
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-276" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:276</a>.0-276.0&gt; [0x2872a60]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2872be0]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-276" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:276</a>.0-276.0&gt; [0x2872d00]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2873060]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-276" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:276</a>.0-276.0&gt; [0x2872e80] str=&#39;\reset&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2873180]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28732a0] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2874c20]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-277" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:277</a>.0-277.0&gt; [0x28733c0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-278" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:278</a>.0-278.0&gt; [0x28734e0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-278" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:278</a>.0-278.0&gt; [0x2873680] str=&#39;\f_full&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-278" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:278</a>.0-278.0&gt; [0x28739e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-279" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:279</a>.0-279.0&gt; [0x2873880]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-279" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:279</a>.0-279.0&gt; [0x2873ba0] str=&#39;\f_empty&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-279" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:279</a>.0-279.0&gt; [0x2873ee0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-280" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:280</a>.0-280.0&gt; [0x2873d80]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-280" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:280</a>.0-280.0&gt; [0x28740a0] str=&#39;\overflow_credit_error&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-280" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:280</a>.0-280.0&gt; [0x28743c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x2874280]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x2874580] str=&#39;\counter&#39;
                        AST_REPLICATE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x2874760]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x28748a0] str=&#39;\AWIDTH&#39;
                          AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2874aa0]
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x2874d80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2874f40]
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2875060]
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287e940]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-284" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:284</a>.0-284.0&gt; [0x2875180]
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x28752a0]
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2875420]
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x2875540]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28756c0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x28757e0] str=&#39;\state_data_write&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x2875b00] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28759c0]
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2875cc0] bits=&#39;1&#39;(1) range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2876680]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-286" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:286</a>.0-286.0&gt; [0x2875de0]
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x2875f20]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x2876100] str=&#39;\counter&#39;
                                  AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x2876300]
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x2876480] str=&#39;\counter&#39;
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x28767e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28769a0]
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2876ac0]
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2879220]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-290" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:290</a>.0-290.0&gt; [0x2876be0]
                                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2876d00]
                                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2876e80]
                                    AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2876fa0]
                                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2877120]
                                        AST_GT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28772a0]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2877440] str=&#39;\counter&#39;
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x28777a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2877640]
                                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2877960]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2877a80] str=&#39;\state_data_read&#39;
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2877de0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2877c80]
                                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2877fa0] bits=&#39;1&#39;(1) range=[0:0] int=1
                                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2878720]
                                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x28780c0]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x28781e0] str=&#39;\counter&#39;
                                          AST_SUB &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x28783c0]
                                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x2878520] str=&#39;\counter&#39;
                                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x2878880] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2878a40]
                                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2878b60]
                                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2879100]
                                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-294" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:294</a>.0-294.0&gt; [0x2878c80]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-294" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:294</a>.0-294.0&gt; [0x2878da0] str=&#39;\counter&#39;
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-294" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:294</a>.0-294.0&gt; [0x2878f80] str=&#39;\counter&#39;
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x2879340]
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2879460]
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x2879580]
                            AST_GT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2879700]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x2879820] str=&#39;\counter&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x2879b40] bits=&#39;00000000000000000000000000111000&#39;(32) range=[31:0] int=56
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2879a00]
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2879d00] bits=&#39;1&#39;(1) range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287a340]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-298" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:298</a>.0-298.0&gt; [0x2879e20]
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-299" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:299</a>.0-299.0&gt; [0x2879f60]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-299" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:299</a>.0-299.0&gt; [0x287a140] str=&#39;\overflow_credit_error&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-299" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:299</a>.0-299.0&gt; [0x287a4a0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287a660]
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287a780]
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287aba0]
                              AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-302" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:302</a>.0-302.0&gt; [0x287a8a0]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-302" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:302</a>.0-302.0&gt; [0x287a9c0] str=&#39;\overflow_credit_error&#39;
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-302" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:302</a>.0-302.0&gt; [0x287ace0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x287aea0]
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287afc0]
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x287b0e0]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287b260]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x287b380] str=&#39;\counter&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x287b6e0] bits=&#39;00000000000000000000000000111000&#39;(32) range=[31:0] int=56
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287b580]
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287b8a0] bits=&#39;1&#39;(1) range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287bee0]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-305" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:305</a>.0-305.0&gt; [0x287b9c0]
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-306" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:306</a>.0-306.0&gt; [0x287bb00]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-306" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:306</a>.0-306.0&gt; [0x287bce0] str=&#39;\f_full&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-306" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:306</a>.0-306.0&gt; [0x287c040] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287c200]
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287c320]
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287c900]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-309" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:309</a>.0-309.0&gt; [0x287c440]
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-310" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:310</a>.0-310.0&gt; [0x287c560]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-310" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:310</a>.0-310.0&gt; [0x287c700] str=&#39;\f_full&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-310" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:310</a>.0-310.0&gt; [0x287ca60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x287cc20]
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287cd40]
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x287ce60]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287cfe0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x287d100] str=&#39;\counter&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x287d400] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287d2e0]
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287d5c0] bits=&#39;1&#39;(1) range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287dc00]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-314" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:314</a>.0-314.0&gt; [0x287d6e0]
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-315" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:315</a>.0-315.0&gt; [0x287d820]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-315" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:315</a>.0-315.0&gt; [0x287da00] str=&#39;\f_empty&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-315" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:315</a>.0-315.0&gt; [0x287dd60] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287df20]
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287e040]
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287e620]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-318" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:318</a>.0-318.0&gt; [0x287e160]
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-319" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:319</a>.0-319.0&gt; [0x287e280]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-319" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:319</a>.0-319.0&gt; [0x287e420] str=&#39;\f_empty&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-319" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:319</a>.0-319.0&gt; [0x287e780] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x287ea60]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x287ee80]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x287f000] str=&#39;\clock&#39;
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x287f1e0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x287f300] str=&#39;\reset&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x287eb80]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-327" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:327</a>.0-327.0&gt; [0x287f4e0]
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-328" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:328</a>.0-328.0&gt; [0x287f600]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287f780]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-328" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:328</a>.0-328.0&gt; [0x287f8a0]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287fc00]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-328" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:328</a>.0-328.0&gt; [0x287fa20] str=&#39;\reset&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287fd20]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287fe40] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2880ea0]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-329" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:329</a>.0-329.0&gt; [0x287ff60]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x28800c0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x28802a0] str=&#39;\rd_ptr&#39;
                        AST_REPLICATE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x28804a0]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x2880620] str=&#39;\AWIDTH&#39;
                          AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2880820]
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x2880b00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-331" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:331</a>.0-331.0&gt; [0x28809a0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-331" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:331</a>.0-331.0&gt; [0x2880cc0] str=&#39;\state_data_read&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-331" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:331</a>.0-331.0&gt; [0x2880fc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2881140]
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2881260]
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2885ab0]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-334" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:334</a>.0-334.0&gt; [0x2881380]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-336" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:336</a>.0-336.0&gt; [0x28814a0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-336" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:336</a>.0-336.0&gt; [0x2881620] str=&#39;\state_data_read&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-336" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:336</a>.0-336.0&gt; [0x2881800] str=&#39;\next_state_data_read&#39;
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-338" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:338</a>.0-338.0&gt; [0x28819a0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-338" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:338</a>.0-338.0&gt; [0x2881ac0] str=&#39;\state_data_read&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-339" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:339</a>.0-339.0&gt; [0x2881cc0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-339" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:339</a>.0-339.0&gt; [0x2882000] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-340" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:340</a>.0-340.0&gt; [0x2881e40]
                            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-341" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:341</a>.0-341.0&gt; [0x28821e0]
                              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2882360]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-341" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:341</a>.0-341.0&gt; [0x28824c0] str=&#39;\rd_en&#39;
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28826c0]
                                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28827e0] bits=&#39;1&#39;(1) range=[0:0] int=1
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2883220]
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-342" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:342</a>.0-342.0&gt; [0x2882940]
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x2882ac0]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x2882ca0] str=&#39;\rd_ptr&#39;
                                        AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x2882ea0]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x2883020] str=&#39;\rd_ptr&#39;
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x2883380] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2883540]
                                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2883660]
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2883d80]
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-346" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:346</a>.0-346.0&gt; [0x2883780]
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-347" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:347</a>.0-347.0&gt; [0x28838a0]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-347" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:347</a>.0-347.0&gt; [0x2883a20] str=&#39;\rd_ptr&#39;
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-347" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:347</a>.0-347.0&gt; [0x2883c00] str=&#39;\rd_ptr&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-350" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:350</a>.0-350.0&gt; [0x2883ea0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-350" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:350</a>.0-350.0&gt; [0x2884140] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-351" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:351</a>.0-351.0&gt; [0x2883fc0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-352" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:352</a>.0-352.0&gt; [0x28842c0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-352" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:352</a>.0-352.0&gt; [0x2884440] str=&#39;\rd_ptr&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-352" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:352</a>.0-352.0&gt; [0x2884640] str=&#39;\rd_ptr&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-354" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:354</a>.0-354.0&gt; [0x28847e0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-354" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:354</a>.0-354.0&gt; [0x2884a80] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-355" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:355</a>.0-355.0&gt; [0x2884900]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-356" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:356</a>.0-356.0&gt; [0x2884c00]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-356" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:356</a>.0-356.0&gt; [0x2884dc0] str=&#39;\rd_ptr&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-356" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:356</a>.0-356.0&gt; [0x2884fc0] str=&#39;\rd_ptr&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-358" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:358</a>.0-358.0&gt; [0x2885160]
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2885280]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-359" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:359</a>.0-359.0&gt; [0x28853a0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-360" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:360</a>.0-360.0&gt; [0x2885520]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-360" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:360</a>.0-360.0&gt; [0x28856c0] str=&#39;\rd_ptr&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-360" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:360</a>.0-360.0&gt; [0x28858c0] str=&#39;\rd_ptr&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281a7a0] str=&#39;\work_fifo_rx&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:40</a>.0-40.0&gt; [0x281a9e0] str=&#39;\clock&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:40</a>.0-40.0&gt; [0x281adb0] str=&#39;\reset&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:40</a>.0-40.0&gt; [0x281af90] str=&#39;\wr_en&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:40</a>.0-40.0&gt; [0x281b150] str=&#39;\rd_en&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:41</a>.0-41.0&gt; [0x281b2f0] str=&#39;\data_in&#39; input basic_prep port=5 range=[8:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:41</a>.0-41.0&gt; [0x281b490] basic_prep range=[8:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:41</a>.0-41.0&gt; [0x281b880] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:41</a>.0-41.0&gt; [0x281ba70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:42</a>.0-42.0&gt; [0x281b6b0] str=&#39;\f_full&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:42</a>.0-42.0&gt; [0x281bc90] str=&#39;\f_empty&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:43</a>.0-43.0&gt; [0x281be10] str=&#39;\open_slot_fct&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:44</a>.0-44.0&gt; [0x281bfb0] str=&#39;\overflow_credit_error&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:45</a>.0-45.0&gt; [0x281c200] str=&#39;\data_out&#39; output reg basic_prep port=10 range=[8:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:45</a>.0-45.0&gt; [0x281c3a0] basic_prep range=[8:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:45</a>.0-45.0&gt; [0x281c700] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:45</a>.0-45.0&gt; [0x281c8c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:46</a>.0-46.0&gt; [0x281c560] str=&#39;\counter&#39; output reg basic_prep port=11 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:46</a>.0-46.0&gt; [0x281ca80] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:46</a>.0-46.0&gt; [0x281cdc0] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:46</a>.0-46.0&gt; [0x281cf80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281cc20] str=&#39;\mem_dta_fifo_rx&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281da00] str=&#39;\work_fifo_rx::mem_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281db20] str=&#39;\clock&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281dc40 -&gt; 0x281a9e0] str=&#39;\clock&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281de60] str=&#39;\reset&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281df80 -&gt; 0x281adb0] str=&#39;\reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281e180] str=&#39;\data_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281e2a0 -&gt; 0x281b2f0] str=&#39;\data_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281e4c0] str=&#39;\wr_ptr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281e5e0 -&gt; 0x281f4e0] str=&#39;\wr_ptr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281e800] str=&#39;\rd_ptr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281e920 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281eb40] str=&#39;\data_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x281ec60 -&gt; 0x281c200] str=&#39;\data_out&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:36</a>.0-36.0&gt; [0x281ee60] str=&#39;\AWIDTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:36</a>.0-36.0&gt; [0x2885d50] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:35</a>.0-35.0&gt; [0x281f2c0] str=&#39;\DWIDTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:35</a>.0-35.0&gt; [0x281ef80] bits=&#39;00000000000000000000000000001001&#39;(32) basic_prep range=[31:0] int=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:49</a>.0-49.0&gt; [0x281f4e0] str=&#39;\wr_ptr&#39; reg basic_prep range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:49</a>.0-49.0&gt; [0x281f800] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:49</a>.0-49.0&gt; [0x281fb60] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:49</a>.0-49.0&gt; [0x281f9a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:50</a>.0-50.0&gt; [0x281f6a0] str=&#39;\rd_ptr&#39; reg basic_prep range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:50</a>.0-50.0&gt; [0x281fde0] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:50</a>.0-50.0&gt; [0x28200e0] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:50</a>.0-50.0&gt; [0x28202a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:52</a>.0-52.0&gt; [0x281ff60] str=&#39;\credit_counter&#39; reg basic_prep range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:52</a>.0-52.0&gt; [0x2820460] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:52</a>.0-52.0&gt; [0x2820760] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:52</a>.0-52.0&gt; [0x2820920] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:54</a>.0-54.0&gt; [0x2820ae0] str=&#39;\state_data_write&#39; reg basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:54</a>.0-54.0&gt; [0x2820c00] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:54</a>.0-54.0&gt; [0x2820f00] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:54</a>.0-54.0&gt; [0x28210c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:55</a>.0-55.0&gt; [0x2820d80] str=&#39;\next_state_data_write&#39; reg basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:55</a>.0-55.0&gt; [0x2821280] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:55</a>.0-55.0&gt; [0x2821580] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:55</a>.0-55.0&gt; [0x2821740] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:57</a>.0-57.0&gt; [0x2821400] str=&#39;\state_data_read&#39; reg basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:57</a>.0-57.0&gt; [0x2821900] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:57</a>.0-57.0&gt; [0x2821c00] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:57</a>.0-57.0&gt; [0x2821dc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:58</a>.0-58.0&gt; [0x2821a80] str=&#39;\next_state_data_read&#39; reg basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:58</a>.0-58.0&gt; [0x2821f80] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:58</a>.0-58.0&gt; [0x2822280] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:58</a>.0-58.0&gt; [0x2822440] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:60</a>.0-60.0&gt; [0x2822100] str=&#39;\state_open_slot&#39; reg basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:60</a>.0-60.0&gt; [0x2822600] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:60</a>.0-60.0&gt; [0x2822900] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:60</a>.0-60.0&gt; [0x2822ac0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:61</a>.0-61.0&gt; [0x2822780] str=&#39;\next_state_open_slot&#39; reg basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:61</a>.0-61.0&gt; [0x2822c80] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:61</a>.0-61.0&gt; [0x2822f80] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:61</a>.0-61.0&gt; [0x2823140] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:63</a>.0-63.0&gt; [0x2822e00] str=&#39;\counter_wait&#39; reg basic_prep range=[10:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:63</a>.0-63.0&gt; [0x2823300] basic_prep range=[10:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:63</a>.0-63.0&gt; [0x2823600] bits=&#39;00000000000000000000000000001010&#39;(32) basic_prep range=[31:0] int=10
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:63</a>.0-63.0&gt; [0x28237c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-67" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:67</a>.0-67.0&gt; [0x2823980] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-67" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:67</a>.0-67.0&gt; [0x2823dc0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-68" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:68</a>.0-68.0&gt; [0x2823f20] basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-69" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:69</a>.0-69.0&gt; [0x2824100] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-69" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:69</a>.0-69.0&gt; [0x28243e0 -&gt; 0x2822780] str=&#39;\next_state_open_slot&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-69" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:69</a>.0-69.0&gt; [0x2824620 -&gt; 0x2822100] str=&#39;\state_open_slot&#39; basic_prep
            AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-71" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:71</a>.0-71.0&gt; [0x28247c0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-71" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:71</a>.0-71.0&gt; [0x28248e0 -&gt; 0x2822100] str=&#39;\state_open_slot&#39; basic_prep
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-72" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:72</a>.0-72.0&gt; [0x2824ae0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-72" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:72</a>.0-72.0&gt; [0x2824e20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-73" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:73</a>.0-73.0&gt; [0x2824c60] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2825000] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2825180] basic_prep
                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x28252e0] basic_prep
                        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2825880] basic_prep
                          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2825eb0] basic_prep
                            AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2826540] basic_prep
                              AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2826c30] basic_prep
                                AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2827380] basic_prep
                                  AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2827b30] basic_prep
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2828340] basic_prep
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28284f0] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2848550 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2848c10] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2848ab0] basic_prep
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2848dd0] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x28487b0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2848ef0] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
                                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x28488d0] basic_prep
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2849070] basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849190 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849490] bits=&#39;00000000000000000000000000010111&#39;(32) basic_prep range=[31:0] int=23
                                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849370] basic_prep
                                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2849610] basic_prep
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849730 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849a30] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849910] basic_prep
                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2849bb0] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849cd0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849fd0] bits=&#39;00000000000000000000000000100111&#39;(32) basic_prep range=[31:0] int=39
                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x2849eb0] basic_prep
                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284a190] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284a2b0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284a5b0] bits=&#39;00000000000000000000000000101111&#39;(32) basic_prep range=[31:0] int=47
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284a490] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284a770] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284a890 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284ab90] bits=&#39;00000000000000000000000000110111&#39;(32) basic_prep range=[31:0] int=55
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284aa70] basic_prep
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284ad50] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284ae70 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x284b170] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284b050] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284b330] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284ba10] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-75" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:75</a>.0-75.0&gt; [0x284b450] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-76" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:76</a>.0-76.0&gt; [0x284b570] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-76" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:76</a>.0-76.0&gt; [0x284b7d0 -&gt; 0x2822780] str=&#39;\next_state_open_slot&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-76" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:76</a>.0-76.0&gt; [0x284bb70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284bd30] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284be50] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284c430] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-79" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:79</a>.0-79.0&gt; [0x284bf70] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-80" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:80</a>.0-80.0&gt; [0x284c090] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-80" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:80</a>.0-80.0&gt; [0x284c230 -&gt; 0x2822780] str=&#39;\next_state_open_slot&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-80" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:80</a>.0-80.0&gt; [0x284c590] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-83" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:83</a>.0-83.0&gt; [0x284c750] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-83" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:83</a>.0-83.0&gt; [0x284c9f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-84" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:84</a>.0-84.0&gt; [0x284c870] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x284cb70] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284ccf0] basic_prep
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x284ce10] basic_prep
                        AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284cf90] basic_prep
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284d0b0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x284d230 -&gt; 0x2822e00] str=&#39;\counter_wait&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x284d590] bits=&#39;00000000000000000000000100101100&#39;(32) basic_prep range=[31:0] int=300
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284d430] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284d750] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284dbb0] basic_prep
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-86" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:86</a>.0-86.0&gt; [0x284d870] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-86" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:86</a>.0-86.0&gt; [0x284d9b0 -&gt; 0x2822780] str=&#39;\next_state_open_slot&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-86" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:86</a>.0-86.0&gt; [0x284dd10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284ded0] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284dff0] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284e430] basic_prep
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-88" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:88</a>.0-88.0&gt; [0x284e110] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-88" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:88</a>.0-88.0&gt; [0x284e230 -&gt; 0x2822780] str=&#39;\next_state_open_slot&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-88" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:88</a>.0-88.0&gt; [0x284e590] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-90" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:90</a>.0-90.0&gt; [0x284e750] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-90" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:90</a>.0-90.0&gt; [0x284e9f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-91" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:91</a>.0-91.0&gt; [0x284e870] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284eb70] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284ecf0] basic_prep
                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284ee10] basic_prep
                        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284efd0] basic_prep
                          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284f1b0] basic_prep
                            AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284f390] basic_prep
                              AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284f570] basic_prep
                                AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284f750] basic_prep
                                  AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284f930] basic_prep
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284fb10] basic_prep
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284fc90] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x284fe30 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28502e0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2850180] basic_prep
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28504a0] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28505c0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2850920] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
                                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28507c0] basic_prep
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2850ae0] basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2850c00 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2850f00] bits=&#39;00000000000000000000000000010111&#39;(32) basic_prep range=[31:0] int=23
                                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2850de0] basic_prep
                                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28510c0] basic_prep
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28511e0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28514e0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28513c0] basic_prep
                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28516a0] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28517c0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2851ac0] bits=&#39;00000000000000000000000000100111&#39;(32) basic_prep range=[31:0] int=39
                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28519a0] basic_prep
                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2851c80] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2851da0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x28520a0] bits=&#39;00000000000000000000000000101111&#39;(32) basic_prep range=[31:0] int=47
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2851f80] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2852260] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2852380 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2852680] bits=&#39;00000000000000000000000000110111&#39;(32) basic_prep range=[31:0] int=55
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2852560] basic_prep
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2852840] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2852960 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x2852c60] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2852b40] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2852e20] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2853400] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-93" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:93</a>.0-93.0&gt; [0x2852f40] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-94" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:94</a>.0-94.0&gt; [0x2853060] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-94" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:94</a>.0-94.0&gt; [0x2853200 -&gt; 0x2822780] str=&#39;\next_state_open_slot&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-94" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:94</a>.0-94.0&gt; [0x2853560] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2853720] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2853840] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2853e20] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-97" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:97</a>.0-97.0&gt; [0x2853960] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-98" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:98</a>.0-98.0&gt; [0x2853a80] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-98" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:98</a>.0-98.0&gt; [0x2853c20 -&gt; 0x2822780] str=&#39;\next_state_open_slot&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-98" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:98</a>.0-98.0&gt; [0x2853f80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-102" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:102</a>.0-102.0&gt; [0x2854140] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2854260] basic_prep
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-103" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:103</a>.0-103.0&gt; [0x2854380] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:104</a>.0-104.0&gt; [0x2854500] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:104</a>.0-104.0&gt; [0x2854680 -&gt; 0x2822780] str=&#39;\next_state_open_slot&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:104</a>.0-104.0&gt; [0x2854980] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-111" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:111</a>.0-111.0&gt; [0x2854b40] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-111" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:111</a>.0-111.0&gt; [0x2854c60] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-112" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:112</a>.0-112.0&gt; [0x2854d80] basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-113" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:113</a>.0-113.0&gt; [0x2854ea0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-113" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:113</a>.0-113.0&gt; [0x2855020 -&gt; 0x2820d80] str=&#39;\next_state_data_write&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-113" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:113</a>.0-113.0&gt; [0x2855200 -&gt; 0x2820ae0] str=&#39;\state_data_write&#39; basic_prep
            AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-115" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:115</a>.0-115.0&gt; [0x2855380] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-115" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:115</a>.0-115.0&gt; [0x28554a0 -&gt; 0x2820ae0] str=&#39;\state_data_write&#39; basic_prep
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-116" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:116</a>.0-116.0&gt; [0x2855680] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-116" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:116</a>.0-116.0&gt; [0x2855940] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-117" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:117</a>.0-117.0&gt; [0x28557a0] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x2855b20] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2855ca0] basic_prep
                      AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x2855e00] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x2855fe0 -&gt; 0x281af90] str=&#39;\wr_en&#39; basic_prep
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x28561e0] basic_prep
                          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2856560] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x2856360 -&gt; 0x281b6b0] str=&#39;\f_full&#39; basic_prep
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28566a0] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28567c0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2856de0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-119" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:119</a>.0-119.0&gt; [0x28568e0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-120" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:120</a>.0-120.0&gt; [0x2856a00] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-120" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:120</a>.0-120.0&gt; [0x2856be0 -&gt; 0x2820d80] str=&#39;\next_state_data_write&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-120" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:120</a>.0-120.0&gt; [0x2856f40] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2857100] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2857220] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2857800] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-123" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:123</a>.0-123.0&gt; [0x2857340] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-124" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:124</a>.0-124.0&gt; [0x2857460] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-124" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:124</a>.0-124.0&gt; [0x2857600 -&gt; 0x2820d80] str=&#39;\next_state_data_write&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-124" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:124</a>.0-124.0&gt; [0x2857960] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-127" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:127</a>.0-127.0&gt; [0x2857b20] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-127" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:127</a>.0-127.0&gt; [0x2857dc0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-128" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:128</a>.0-128.0&gt; [0x2857c40] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-129" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:129</a>.0-129.0&gt; [0x2857f40] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28580c0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-129" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:129</a>.0-129.0&gt; [0x28581e0 -&gt; 0x281af90] str=&#39;\wr_en&#39; basic_prep
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28583c0] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28584e0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2858b80] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-130" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:130</a>.0-130.0&gt; [0x2858620] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-131" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:131</a>.0-131.0&gt; [0x28587a0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-131" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:131</a>.0-131.0&gt; [0x2858980 -&gt; 0x2820d80] str=&#39;\next_state_data_write&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-131" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:131</a>.0-131.0&gt; [0x2858ce0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2858ea0] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2858fc0] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28595a0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-134" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:134</a>.0-134.0&gt; [0x28590e0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-135" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:135</a>.0-135.0&gt; [0x2859200] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-135" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:135</a>.0-135.0&gt; [0x28593a0 -&gt; 0x2820d80] str=&#39;\next_state_data_write&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-135" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:135</a>.0-135.0&gt; [0x2859700] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-138" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:138</a>.0-138.0&gt; [0x28598c0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-138" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:138</a>.0-138.0&gt; [0x2859b60] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-139" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:139</a>.0-139.0&gt; [0x28599e0] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-140" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:140</a>.0-140.0&gt; [0x2859ce0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-140" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:140</a>.0-140.0&gt; [0x2859e60 -&gt; 0x2820d80] str=&#39;\next_state_data_write&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-140" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:140</a>.0-140.0&gt; [0x285a180] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-142" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:142</a>.0-142.0&gt; [0x285a040] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285a340] basic_prep
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-143" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:143</a>.0-143.0&gt; [0x285a460] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-144" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:144</a>.0-144.0&gt; [0x285a5e0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-144" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:144</a>.0-144.0&gt; [0x285a760 -&gt; 0x2820d80] str=&#39;\next_state_data_write&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-144" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:144</a>.0-144.0&gt; [0x285aac0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-151" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:151</a>.0-151.0&gt; [0x285ac80] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-151" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:151</a>.0-151.0&gt; [0x285ada0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-152" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:152</a>.0-152.0&gt; [0x285aec0] basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-153" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:153</a>.0-153.0&gt; [0x285afe0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-153" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:153</a>.0-153.0&gt; [0x285b160 -&gt; 0x2821a80] str=&#39;\next_state_data_read&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-153" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:153</a>.0-153.0&gt; [0x285b340 -&gt; 0x2821400] str=&#39;\state_data_read&#39; basic_prep
            AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-155" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:155</a>.0-155.0&gt; [0x285b4c0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-155" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:155</a>.0-155.0&gt; [0x285b5e0 -&gt; 0x2821400] str=&#39;\state_data_read&#39; basic_prep
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-156" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:156</a>.0-156.0&gt; [0x285b7c0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-156" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:156</a>.0-156.0&gt; [0x285ba80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-157" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:157</a>.0-157.0&gt; [0x285b8e0] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x285bc60] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285bde0] basic_prep
                      AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x285bf40] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x285c120 -&gt; 0x281b150] str=&#39;\rd_en&#39; basic_prep
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x285c320] basic_prep
                          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285c6a0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x285c4a0 -&gt; 0x281bc90] str=&#39;\f_empty&#39; basic_prep
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285c7e0] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285c900] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285cf20] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-159" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:159</a>.0-159.0&gt; [0x285ca20] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-160" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:160</a>.0-160.0&gt; [0x285cb40] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-160" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:160</a>.0-160.0&gt; [0x285cd20 -&gt; 0x2821a80] str=&#39;\next_state_data_read&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-160" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:160</a>.0-160.0&gt; [0x285d080] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285d240] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285d360] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285d940] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-163" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:163</a>.0-163.0&gt; [0x285d480] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-164" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:164</a>.0-164.0&gt; [0x285d5a0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-164" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:164</a>.0-164.0&gt; [0x285d740 -&gt; 0x2821a80] str=&#39;\next_state_data_read&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-164" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:164</a>.0-164.0&gt; [0x285daa0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-167" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:167</a>.0-167.0&gt; [0x285dc60] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-167" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:167</a>.0-167.0&gt; [0x285df00] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-168" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:168</a>.0-168.0&gt; [0x285dd80] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-169" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:169</a>.0-169.0&gt; [0x285e080] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285e200] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-169" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:169</a>.0-169.0&gt; [0x285e320 -&gt; 0x281b150] str=&#39;\rd_en&#39; basic_prep
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285e500] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285e620] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285ecc0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-170" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:170</a>.0-170.0&gt; [0x285e760] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-171" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:171</a>.0-171.0&gt; [0x285e8e0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-171" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:171</a>.0-171.0&gt; [0x285eac0 -&gt; 0x2821a80] str=&#39;\next_state_data_read&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-171" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:171</a>.0-171.0&gt; [0x285ee20] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285efe0] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285f100] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285f6e0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-174" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:174</a>.0-174.0&gt; [0x285f220] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-175" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:175</a>.0-175.0&gt; [0x285f340] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-175" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:175</a>.0-175.0&gt; [0x285f4e0 -&gt; 0x2821a80] str=&#39;\next_state_data_read&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-175" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:175</a>.0-175.0&gt; [0x285f840] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-178" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:178</a>.0-178.0&gt; [0x285fa00] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-178" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:178</a>.0-178.0&gt; [0x285fca0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-179" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:179</a>.0-179.0&gt; [0x285fb20] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-180" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:180</a>.0-180.0&gt; [0x285fe20] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-180" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:180</a>.0-180.0&gt; [0x285ffa0 -&gt; 0x2821a80] str=&#39;\next_state_data_read&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-180" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:180</a>.0-180.0&gt; [0x28602c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-182" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:182</a>.0-182.0&gt; [0x2860180] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2860480] basic_prep
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-183" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:183</a>.0-183.0&gt; [0x28605a0] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-184" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:184</a>.0-184.0&gt; [0x2860720] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-184" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:184</a>.0-184.0&gt; [0x28608a0 -&gt; 0x2821a80] str=&#39;\next_state_data_read&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-184" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:184</a>.0-184.0&gt; [0x2860c00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x2860dc0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x2861120] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x28612a0 -&gt; 0x281a9e0] str=&#39;\clock&#39; basic_prep
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x2861480] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x28615a0 -&gt; 0x281adb0] str=&#39;\reset&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x2860ee0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-190" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:190</a>.0-190.0&gt; [0x2861780] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-191" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:191</a>.0-191.0&gt; [0x28618a0] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2861a20] basic_prep
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-191" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:191</a>.0-191.0&gt; [0x2861b40] basic_prep
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2861ea0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-191" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:191</a>.0-191.0&gt; [0x2861cc0 -&gt; 0x281adb0] str=&#39;\reset&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2861fc0] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28620e0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2863160] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-192" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:192</a>.0-192.0&gt; [0x2862200] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-193" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:193</a>.0-193.0&gt; [0x2862380] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-193" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:193</a>.0-193.0&gt; [0x2862560 -&gt; 0x2822100] str=&#39;\state_open_slot&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-193" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:193</a>.0-193.0&gt; [0x28628c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-194" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:194</a>.0-194.0&gt; [0x2862760] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-194" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:194</a>.0-194.0&gt; [0x2862a80 -&gt; 0x281be10] str=&#39;\open_slot_fct&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-194" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:194</a>.0-194.0&gt; [0x2862dc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-195" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:195</a>.0-195.0&gt; [0x2862c60] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-195" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:195</a>.0-195.0&gt; [0x2862f80 -&gt; 0x2822e00] str=&#39;\counter_wait&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-195" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:195</a>.0-195.0&gt; [0x28632a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2863460] basic_prep
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2863580] basic_prep
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286c390] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-198" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:198</a>.0-198.0&gt; [0x28636a0] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-199" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:199</a>.0-199.0&gt; [0x28637c0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-199" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:199</a>.0-199.0&gt; [0x2863940 -&gt; 0x2822100] str=&#39;\state_open_slot&#39; basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-199" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:199</a>.0-199.0&gt; [0x2863b20 -&gt; 0x2822780] str=&#39;\next_state_open_slot&#39; basic_prep
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-201" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:201</a>.0-201.0&gt; [0x2863cc0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-201" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:201</a>.0-201.0&gt; [0x2863de0 -&gt; 0x2822100] str=&#39;\state_open_slot&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-202" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:202</a>.0-202.0&gt; [0x2863fe0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-202" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:202</a>.0-202.0&gt; [0x2864320] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-203" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:203</a>.0-203.0&gt; [0x2864160] basic_prep
                            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2864500] basic_prep
                              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2864680] basic_prep
                                AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x28647e0] basic_prep
                                  AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x28649c0] basic_prep
                                    AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2864ba0] basic_prep
                                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2864d80] basic_prep
                                        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2864f60] basic_prep
                                          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2865140] basic_prep
                                            AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2865320] basic_prep
                                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2865500] basic_prep
                                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2865680] basic_prep
                                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2865970 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2866090] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
                                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2865f30] basic_prep
                                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2866250] basic_prep
                                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2866370 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x28666d0] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
                                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2866570] basic_prep
                                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2866890] basic_prep
                                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x28669b0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2866cb0] bits=&#39;00000000000000000000000000010111&#39;(32) basic_prep range=[31:0] int=23
                                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2866b90] basic_prep
                                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2866e70] basic_prep
                                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2866f90 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867290] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
                                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867170] basic_prep
                                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2867450] basic_prep
                                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867570 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867870] bits=&#39;00000000000000000000000000100111&#39;(32) basic_prep range=[31:0] int=39
                                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867750] basic_prep
                                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2867a30] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867b50 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867e50] bits=&#39;00000000000000000000000000101111&#39;(32) basic_prep range=[31:0] int=47
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2867d30] basic_prep
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2868010] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2868130 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2868430] bits=&#39;00000000000000000000000000110111&#39;(32) basic_prep range=[31:0] int=55
                                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2868310] basic_prep
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28685f0] basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2868710 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x2868a10] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28688f0] basic_prep
                                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2868bd0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2869a30] basic_prep
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-205" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:205</a>.0-205.0&gt; [0x2868cf0] basic_prep
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-206" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:206</a>.0-206.0&gt; [0x2868e10] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-206" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:206</a>.0-206.0&gt; [0x2868fb0 -&gt; 0x281be10] str=&#39;\open_slot_fct&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-206" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:206</a>.0-206.0&gt; [0x2869310] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x28691b0] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x28694d0 -&gt; 0x2822e00] str=&#39;\counter_wait&#39; basic_prep
                                        AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x28696b0] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x2869830 -&gt; 0x2822e00] str=&#39;\counter_wait&#39; basic_prep
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x2869b90] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2869d50] basic_prep
                                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2869e70] basic_prep
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2826f20] basic_prep
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-210" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:210</a>.0-210.0&gt; [0x2826830] basic_prep
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-211" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:211</a>.0-211.0&gt; [0x2848400] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-211" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:211</a>.0-211.0&gt; [0x28482b0 -&gt; 0x281be10] str=&#39;\open_slot_fct&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-211" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:211</a>.0-211.0&gt; [0x2827230] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-214" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:214</a>.0-214.0&gt; [0x2865820] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-214" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:214</a>.0-214.0&gt; [0x2828160] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-215" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:215</a>.0-215.0&gt; [0x284ffd0] basic_prep
                            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x28286e0] basic_prep
                              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2826a20] basic_prep
                                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x28275b0] basic_prep
                                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28276d0] basic_prep
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2827d60] basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x2865bd0 -&gt; 0x2822e00] str=&#39;\counter_wait&#39; basic_prep
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x2869f90] bits=&#39;00000000000000000000000100101100&#39;(32) basic_prep range=[31:0] int=300
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2865d10] basic_prep
                                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286a0b0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286a650] basic_prep
                                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x286a1d0] basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x286a2f0 -&gt; 0x2822e00] str=&#39;\counter_wait&#39; basic_prep
                                      AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x286a410] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x286a530 -&gt; 0x2822e00] str=&#39;\counter_wait&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x286a770] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286a890] basic_prep
                                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286a9b0] basic_prep
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286ae30] basic_prep
                                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-219" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:219</a>.0-219.0&gt; [0x286aad0] basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-219" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:219</a>.0-219.0&gt; [0x286abf0 -&gt; 0x2822e00] str=&#39;\counter_wait&#39; basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-219" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:219</a>.0-219.0&gt; [0x286ad10 -&gt; 0x2822e00] str=&#39;\counter_wait&#39; basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-221" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:221</a>.0-221.0&gt; [0x286af50] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-221" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:221</a>.0-221.0&gt; [0x286b070 -&gt; 0x281be10] str=&#39;\open_slot_fct&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-221" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:221</a>.0-221.0&gt; [0x286b2b0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-223" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:223</a>.0-223.0&gt; [0x286b190] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-223" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:223</a>.0-223.0&gt; [0x286b4f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-224" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:224</a>.0-224.0&gt; [0x286b3d0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-225" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:225</a>.0-225.0&gt; [0x286b610] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-225" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:225</a>.0-225.0&gt; [0x286b730 -&gt; 0x2822e00] str=&#39;\counter_wait&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-225" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:225</a>.0-225.0&gt; [0x286b970] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-226" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:226</a>.0-226.0&gt; [0x286b850] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-226" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:226</a>.0-226.0&gt; [0x286ba90 -&gt; 0x281be10] str=&#39;\open_slot_fct&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-226" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:226</a>.0-226.0&gt; [0x286bcd0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-228" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:228</a>.0-228.0&gt; [0x286bbb0] basic_prep
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286bdf0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-229" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:229</a>.0-229.0&gt; [0x286bf10] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-230" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:230</a>.0-230.0&gt; [0x286c030] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-230" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:230</a>.0-230.0&gt; [0x286c150 -&gt; 0x281be10] str=&#39;\open_slot_fct&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-230" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:230</a>.0-230.0&gt; [0x286c270 -&gt; 0x281be10] str=&#39;\open_slot_fct&#39; basic_prep
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x286c4b0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x286c810] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x286c930 -&gt; 0x281a9e0] str=&#39;\clock&#39; basic_prep
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x286ca50] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x286cb70 -&gt; 0x281adb0] str=&#39;\reset&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x286c5d0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-238" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:238</a>.0-238.0&gt; [0x286cc90] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-239" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:239</a>.0-239.0&gt; [0x286cdb0] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286ced0] basic_prep
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-239" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:239</a>.0-239.0&gt; [0x286cff0] basic_prep
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286d2f0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-239" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:239</a>.0-239.0&gt; [0x286d110 -&gt; 0x281adb0] str=&#39;\reset&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286d410] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286d530] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286e4f0] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-240" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:240</a>.0-240.0&gt; [0x286d650] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-241" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:241</a>.0-241.0&gt; [0x286d770] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-241" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:241</a>.0-241.0&gt; [0x286d8f0 -&gt; 0x2820ae0] str=&#39;\state_data_write&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-241" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:241</a>.0-241.0&gt; [0x286dc10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x286dad0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x286ddf0 -&gt; 0x281f4e0] str=&#39;\wr_ptr&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x286dff0] bits=&#39;000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&#39;(192) basic_prep range=[191:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286e810] basic_prep
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x286e930] basic_prep
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2871da0] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-245" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:245</a>.0-245.0&gt; [0x286ea50] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-247" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:247</a>.0-247.0&gt; [0x286eb70] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-247" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:247</a>.0-247.0&gt; [0x286ecf0 -&gt; 0x2820ae0] str=&#39;\state_data_write&#39; basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-247" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:247</a>.0-247.0&gt; [0x286eed0 -&gt; 0x2820d80] str=&#39;\next_state_data_write&#39; basic_prep
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-249" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:249</a>.0-249.0&gt; [0x286f050] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-249" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:249</a>.0-249.0&gt; [0x286f170 -&gt; 0x2820ae0] str=&#39;\state_data_write&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-250" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:250</a>.0-250.0&gt; [0x286f350] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-250" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:250</a>.0-250.0&gt; [0x286f650] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-251" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:251</a>.0-251.0&gt; [0x286f490] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-252" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:252</a>.0-252.0&gt; [0x286f830] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-252" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:252</a>.0-252.0&gt; [0x286fa10 -&gt; 0x281f4e0] str=&#39;\wr_ptr&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-252" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:252</a>.0-252.0&gt; [0x286fc10 -&gt; 0x281f4e0] str=&#39;\wr_ptr&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-254" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:254</a>.0-254.0&gt; [0x286fdb0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-254" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:254</a>.0-254.0&gt; [0x2870050] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-255" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:255</a>.0-255.0&gt; [0x286fed0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-256" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:256</a>.0-256.0&gt; [0x28701d0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-256" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:256</a>.0-256.0&gt; [0x28703b0 -&gt; 0x281f4e0] str=&#39;\wr_ptr&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-256" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:256</a>.0-256.0&gt; [0x28705b0 -&gt; 0x281f4e0] str=&#39;\wr_ptr&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-258" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:258</a>.0-258.0&gt; [0x2870750] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-258" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:258</a>.0-258.0&gt; [0x28709f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-259" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:259</a>.0-259.0&gt; [0x2870870] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x2870b70] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x2870d30 -&gt; 0x281f4e0] str=&#39;\wr_ptr&#39; basic_prep
                              AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x2870f30] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x28710b0 -&gt; 0x281f4e0] str=&#39;\wr_ptr&#39; basic_prep
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x2871410] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-262" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:262</a>.0-262.0&gt; [0x28712b0] basic_prep
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28715d0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-263" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:263</a>.0-263.0&gt; [0x28716f0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-264" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:264</a>.0-264.0&gt; [0x2871870] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-264" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:264</a>.0-264.0&gt; [0x28719f0 -&gt; 0x281f4e0] str=&#39;\wr_ptr&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-264" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:264</a>.0-264.0&gt; [0x2871bd0 -&gt; 0x281f4e0] str=&#39;\wr_ptr&#39; basic_prep
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x2871ec0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x28722e0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x2872460 -&gt; 0x281a9e0] str=&#39;\clock&#39; basic_prep
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x2872640] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x2872760 -&gt; 0x281adb0] str=&#39;\reset&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x2871fe0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-274" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:274</a>.0-274.0&gt; [0x2872940] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-276" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:276</a>.0-276.0&gt; [0x2872a60] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2872be0] basic_prep
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-276" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:276</a>.0-276.0&gt; [0x2872d00] basic_prep
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2873060] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-276" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:276</a>.0-276.0&gt; [0x2872e80 -&gt; 0x281adb0] str=&#39;\reset&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2873180] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28732a0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2874c20] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-277" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:277</a>.0-277.0&gt; [0x28733c0] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-278" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:278</a>.0-278.0&gt; [0x28734e0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-278" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:278</a>.0-278.0&gt; [0x2873680 -&gt; 0x281b6b0] str=&#39;\f_full&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-278" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:278</a>.0-278.0&gt; [0x28739e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-279" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:279</a>.0-279.0&gt; [0x2873880] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-279" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:279</a>.0-279.0&gt; [0x2873ba0 -&gt; 0x281bc90] str=&#39;\f_empty&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-279" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:279</a>.0-279.0&gt; [0x2873ee0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-280" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:280</a>.0-280.0&gt; [0x2873d80] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-280" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:280</a>.0-280.0&gt; [0x28740a0 -&gt; 0x281bfb0] str=&#39;\overflow_credit_error&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-280" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:280</a>.0-280.0&gt; [0x28743c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x2874280] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x2874580 -&gt; 0x281c560] str=&#39;\counter&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x2874760] bits=&#39;000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&#39;(192) basic_prep range=[191:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2874f40] basic_prep
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2875060] basic_prep
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287e940] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-284" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:284</a>.0-284.0&gt; [0x2875180] basic_prep
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x28752a0] basic_prep
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2875420] basic_prep
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x2875540] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28756c0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x28757e0 -&gt; 0x2820ae0] str=&#39;\state_data_write&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x2875b00] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28759c0] basic_prep
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2875cc0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2876680] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-286" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:286</a>.0-286.0&gt; [0x2875de0] basic_prep
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x2875f20] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x2876100 -&gt; 0x281c560] str=&#39;\counter&#39; basic_prep
                                  AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x2876300] basic_prep
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x2876480 -&gt; 0x281c560] str=&#39;\counter&#39; basic_prep
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x28767e0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28769a0] basic_prep
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2876ac0] basic_prep
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2879220] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-290" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:290</a>.0-290.0&gt; [0x2876be0] basic_prep
                                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2876d00] basic_prep
                                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2876e80] basic_prep
                                    AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2876fa0] basic_prep
                                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2877120] basic_prep
                                        AST_GT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28772a0] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2877440 -&gt; 0x281c560] str=&#39;\counter&#39; basic_prep
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x28777a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2877640] basic_prep
                                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2877960] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2877a80 -&gt; 0x2821400] str=&#39;\state_data_read&#39; basic_prep
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x2877de0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2877c80] basic_prep
                                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2877fa0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2878720] basic_prep
                                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x28780c0] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x28781e0 -&gt; 0x281c560] str=&#39;\counter&#39; basic_prep
                                          AST_SUB &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x28783c0] basic_prep
                                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x2878520 -&gt; 0x281c560] str=&#39;\counter&#39; basic_prep
                                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x2878880] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2878a40] basic_prep
                                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2878b60] basic_prep
                                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2879100] basic_prep
                                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-294" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:294</a>.0-294.0&gt; [0x2878c80] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-294" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:294</a>.0-294.0&gt; [0x2878da0 -&gt; 0x281c560] str=&#39;\counter&#39; basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-294" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:294</a>.0-294.0&gt; [0x2878f80 -&gt; 0x281c560] str=&#39;\counter&#39; basic_prep
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x2879340] basic_prep
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2879460] basic_prep
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x2879580] basic_prep
                            AST_GT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2879700] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x2879820 -&gt; 0x281c560] str=&#39;\counter&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x2879b40] bits=&#39;00000000000000000000000000111000&#39;(32) basic_prep range=[31:0] int=56
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2879a00] basic_prep
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2879d00] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287a340] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-298" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:298</a>.0-298.0&gt; [0x2879e20] basic_prep
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-299" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:299</a>.0-299.0&gt; [0x2879f60] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-299" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:299</a>.0-299.0&gt; [0x287a140 -&gt; 0x281bfb0] str=&#39;\overflow_credit_error&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-299" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:299</a>.0-299.0&gt; [0x287a4a0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287a660] basic_prep
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287a780] basic_prep
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287aba0] basic_prep
                              AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-302" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:302</a>.0-302.0&gt; [0x287a8a0] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-302" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:302</a>.0-302.0&gt; [0x287a9c0 -&gt; 0x281bfb0] str=&#39;\overflow_credit_error&#39; basic_prep
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-302" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:302</a>.0-302.0&gt; [0x287ace0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x287aea0] basic_prep
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287afc0] basic_prep
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x287b0e0] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287b260] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x287b380 -&gt; 0x281c560] str=&#39;\counter&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x287b6e0] bits=&#39;00000000000000000000000000111000&#39;(32) basic_prep range=[31:0] int=56
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287b580] basic_prep
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287b8a0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287bee0] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-305" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:305</a>.0-305.0&gt; [0x287b9c0] basic_prep
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-306" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:306</a>.0-306.0&gt; [0x287bb00] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-306" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:306</a>.0-306.0&gt; [0x287bce0 -&gt; 0x281b6b0] str=&#39;\f_full&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-306" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:306</a>.0-306.0&gt; [0x287c040] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287c200] basic_prep
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287c320] basic_prep
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287c900] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-309" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:309</a>.0-309.0&gt; [0x287c440] basic_prep
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-310" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:310</a>.0-310.0&gt; [0x287c560] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-310" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:310</a>.0-310.0&gt; [0x287c700 -&gt; 0x281b6b0] str=&#39;\f_full&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-310" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:310</a>.0-310.0&gt; [0x287ca60] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x287cc20] basic_prep
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287cd40] basic_prep
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x287ce60] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287cfe0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x287d100 -&gt; 0x281c560] str=&#39;\counter&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x287d400] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287d2e0] basic_prep
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287d5c0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287dc00] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-314" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:314</a>.0-314.0&gt; [0x287d6e0] basic_prep
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-315" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:315</a>.0-315.0&gt; [0x287d820] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-315" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:315</a>.0-315.0&gt; [0x287da00 -&gt; 0x281bc90] str=&#39;\f_empty&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-315" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:315</a>.0-315.0&gt; [0x287dd60] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287df20] basic_prep
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287e040] basic_prep
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287e620] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-318" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:318</a>.0-318.0&gt; [0x287e160] basic_prep
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-319" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:319</a>.0-319.0&gt; [0x287e280] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-319" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:319</a>.0-319.0&gt; [0x287e420 -&gt; 0x281bc90] str=&#39;\f_empty&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-319" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:319</a>.0-319.0&gt; [0x287e780] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x287ea60] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x287ee80] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x287f000 -&gt; 0x281a9e0] str=&#39;\clock&#39; basic_prep
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x287f1e0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x287f300 -&gt; 0x281adb0] str=&#39;\reset&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x287eb80] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-327" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:327</a>.0-327.0&gt; [0x287f4e0] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-328" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:328</a>.0-328.0&gt; [0x287f600] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287f780] basic_prep
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-328" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:328</a>.0-328.0&gt; [0x287f8a0] basic_prep
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287fc00] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-328" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:328</a>.0-328.0&gt; [0x287fa20 -&gt; 0x281adb0] str=&#39;\reset&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287fd20] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x287fe40] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2880ea0] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-329" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:329</a>.0-329.0&gt; [0x287ff60] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x28800c0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x28802a0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x28804a0] bits=&#39;000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&#39;(192) basic_prep range=[191:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-331" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:331</a>.0-331.0&gt; [0x28809a0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-331" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:331</a>.0-331.0&gt; [0x2880cc0 -&gt; 0x2821400] str=&#39;\state_data_read&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-331" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:331</a>.0-331.0&gt; [0x2880fc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2881140] basic_prep
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2881260] basic_prep
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2885ab0] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-334" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:334</a>.0-334.0&gt; [0x2881380] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-336" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:336</a>.0-336.0&gt; [0x28814a0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-336" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:336</a>.0-336.0&gt; [0x2881620 -&gt; 0x2821400] str=&#39;\state_data_read&#39; basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-336" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:336</a>.0-336.0&gt; [0x2881800 -&gt; 0x2821a80] str=&#39;\next_state_data_read&#39; basic_prep
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-338" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:338</a>.0-338.0&gt; [0x28819a0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-338" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:338</a>.0-338.0&gt; [0x2881ac0 -&gt; 0x2821400] str=&#39;\state_data_read&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-339" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:339</a>.0-339.0&gt; [0x2881cc0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-339" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:339</a>.0-339.0&gt; [0x2882000] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-340" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:340</a>.0-340.0&gt; [0x2881e40] basic_prep
                            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-341" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:341</a>.0-341.0&gt; [0x28821e0] basic_prep
                              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2882360] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-341" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:341</a>.0-341.0&gt; [0x28824c0 -&gt; 0x281b150] str=&#39;\rd_en&#39; basic_prep
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28826c0] basic_prep
                                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28827e0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2883220] basic_prep
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-342" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:342</a>.0-342.0&gt; [0x2882940] basic_prep
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x2882ac0] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x2882ca0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x2882ea0] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x2883020 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x2883380] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2883540] basic_prep
                                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2883660] basic_prep
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2883d80] basic_prep
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-346" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:346</a>.0-346.0&gt; [0x2883780] basic_prep
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-347" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:347</a>.0-347.0&gt; [0x28838a0] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-347" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:347</a>.0-347.0&gt; [0x2883a20 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-347" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:347</a>.0-347.0&gt; [0x2883c00 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-350" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:350</a>.0-350.0&gt; [0x2883ea0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-350" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:350</a>.0-350.0&gt; [0x2884140] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-351" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:351</a>.0-351.0&gt; [0x2883fc0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-352" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:352</a>.0-352.0&gt; [0x28842c0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-352" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:352</a>.0-352.0&gt; [0x2884440 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-352" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:352</a>.0-352.0&gt; [0x2884640 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-354" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:354</a>.0-354.0&gt; [0x28847e0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-354" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:354</a>.0-354.0&gt; [0x2884a80] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-355" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:355</a>.0-355.0&gt; [0x2884900] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-356" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:356</a>.0-356.0&gt; [0x2884c00] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-356" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:356</a>.0-356.0&gt; [0x2884dc0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-356" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:356</a>.0-356.0&gt; [0x2884fc0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-358" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:358</a>.0-358.0&gt; [0x2885160] basic_prep
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2885280] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-359" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:359</a>.0-359.0&gt; [0x28853a0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-360" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:360</a>.0-360.0&gt; [0x2885520] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-360" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:360</a>.0-360.0&gt; [0x28856c0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-360" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:360</a>.0-360.0&gt; [0x28858c0 -&gt; 0x281f6a0] str=&#39;\rd_ptr&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_fifo_rx::mem_data&#39; referenced in module `work_fifo_rx&#39; in cell `mem_dta_fifo_rx&#39; does not have a port named &#39;data_out&#39;.

</pre>
</body>