/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb 12 15:15:52 2015
 *                 Full Compile MD5 Checksum  ca339b82db08da0250a17ca09932699d
 *                     (minus title and desc)
 *                 MD5 Checksum               502556bfbdc2f4341f93db8b4326b3ab
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_HEVD_OL_CPU_REGS_0_H__
#define BCHP_HEVD_OL_CPU_REGS_0_H__

/***************************************************************************
 *HEVD_OL_CPU_REGS_0
 ***************************************************************************/
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_MBX      0x00100000 /* [RW] Host 2 CPU mailbox register */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_MBX      0x00100004 /* [RW] CPU to Host mailbox register */
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT         0x00100008 /* [RO] Mailbox status flags */
#define BCHP_HEVD_OL_CPU_REGS_0_INST_BASE        0x0010000c /* [RW] Instruction base address register */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA      0x00100010 /* [RW] CPU interrupt enable */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT     0x00100014 /* [RO] CPU interrupt status */
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_STAT     0x00100018 /* [RW] Host to CPU status register */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_STAT     0x0010001c /* [RW] CPU to Host status register */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET   0x00100020 /* [WO] CPU interrupt set register */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR   0x00100024 /* [WO] CPU interrupt clear register */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_ICACHE_MISS  0x00100028 /* [RW] Instruction cache miss counter */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK  0x0010002c /* [RW] CPU interrupt mask register */
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_RD_CNTR     0x00100030 /* [RW] CPU DRAM Read access Counter */
#define BCHP_HEVD_OL_CPU_REGS_0_END_OF_CODE      0x00100034 /* [RW] End of code register */
#define BCHP_HEVD_OL_CPU_REGS_0_GLOBAL_IO_BASE   0x00100038 /* [RW] Global IO base register */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_WR 0x0010003c /* [RW] CPU debug trace fifo write */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_RD 0x00100040 /* [RW] CPU debug trace fifo read */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_CTL 0x00100044 /* [RW] CPU debug trace fifo control */
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_WR_CNTR     0x00100048 /* [RW] CPU DRAM Write access Counter */
#define BCHP_HEVD_OL_CPU_REGS_0_WATCHDOG_TMR     0x0010004c /* [RW] Watchdog timer register */
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS     0x00100050 /* [RO] SDRAM Status register */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL        0x00100054 /* [RW] Debug Control */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG0         0x00100060 /* [RW] Command register 0 */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG1         0x00100064 /* [RW] Command register 1 */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG2         0x00100068 /* [RW] Command register 2 */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG3         0x0010006c /* [RW] Command register 3 */
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION      0x00100108 /* [RO] Decoder versions */

/***************************************************************************
 *HST2CPU_MBX - Host 2 CPU mailbox register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: HST2CPU_MBX :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_MBX_Value_MASK             0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_MBX_Value_SHIFT            0
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_MBX_Value_DEFAULT          0x00000000

/***************************************************************************
 *CPU2HST_MBX - CPU to Host mailbox register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU2HST_MBX :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_MBX_Value_MASK             0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_MBX_Value_SHIFT            0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_MBX_Value_DEFAULT          0x00000000

/***************************************************************************
 *MBX_STAT - Mailbox status flags
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: MBX_STAT :: reserved0 [31:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_reserved0_MASK            0xfffffffc
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_reserved0_SHIFT           2

/* HEVD_OL_CPU_REGS_0 :: MBX_STAT :: C2H [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_C2H_MASK                  0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_C2H_SHIFT                 1
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_C2H_DEFAULT               0x00000000

/* HEVD_OL_CPU_REGS_0 :: MBX_STAT :: H2C [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_H2C_MASK                  0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_H2C_SHIFT                 0
#define BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT_H2C_DEFAULT               0x00000000

/***************************************************************************
 *INST_BASE - Instruction base address register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: INST_BASE :: InstBase [31:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_INST_BASE_InstBase_MASK            0xfffffc00
#define BCHP_HEVD_OL_CPU_REGS_0_INST_BASE_InstBase_SHIFT           10
#define BCHP_HEVD_OL_CPU_REGS_0_INST_BASE_InstBase_DEFAULT         0x00000000

/* HEVD_OL_CPU_REGS_0 :: INST_BASE :: reserved0 [09:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_INST_BASE_reserved0_MASK           0x000003ff
#define BCHP_HEVD_OL_CPU_REGS_0_INST_BASE_reserved0_SHIFT          0

/***************************************************************************
 *CPU_INT_ENA - CPU interrupt enable
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: MBx [31:31] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_MBx_MASK               0x80000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_MBx_SHIFT              31
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_MBx_DEFAULT            0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: reserved0 [30:19] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_reserved0_MASK         0x7ff80000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_reserved0_SHIFT        19

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: ILcpu2 [18:18] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_ILcpu2_MASK            0x00040000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_ILcpu2_SHIFT           18
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_ILcpu2_DEFAULT         0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: BVN [17:17] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_BVN_MASK               0x00020000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_BVN_SHIFT              17
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_BVN_DEFAULT            0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: ILcpu [16:16] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_ILcpu_MASK             0x00010000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_ILcpu_SHIFT            16
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_ILcpu_DEFAULT          0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: reserved1 [15:12] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_reserved1_MASK         0x0000f000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_reserved1_SHIFT        12

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: Watchdog2 [11:11] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Watchdog2_MASK         0x00000800
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Watchdog2_SHIFT        11
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Watchdog2_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: Watchdog [10:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Watchdog_MASK          0x00000400
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Watchdog_SHIFT         10
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_Watchdog_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: reserved2 [09:09] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_reserved2_MASK         0x00000200
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_reserved2_SHIFT        9

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: SI [08:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_SI_MASK                0x00000100
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_SI_SHIFT               8
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_SI_DEFAULT             0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: reserved3 [07:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_reserved3_MASK         0x000000fe
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_reserved3_SHIFT        1

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_ENA :: SD [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_SD_MASK                0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_SD_SHIFT               0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_ENA_SD_DEFAULT             0x00000000

/***************************************************************************
 *CPU_INT_STAT - CPU interrupt status
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: MBx [31:31] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_MBx_MASK              0x80000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_MBx_SHIFT             31
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_MBx_DEFAULT           0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: reserved0 [30:19] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_reserved0_MASK        0x7ff80000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_reserved0_SHIFT       19

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: ILcpu2 [18:18] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_ILcpu2_MASK           0x00040000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_ILcpu2_SHIFT          18
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_ILcpu2_DEFAULT        0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: BVN [17:17] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_BVN_MASK              0x00020000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_BVN_SHIFT             17
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_BVN_DEFAULT           0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: ILcpu [16:16] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_ILcpu_MASK            0x00010000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_ILcpu_SHIFT           16
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_ILcpu_DEFAULT         0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: reserved1 [15:12] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_reserved1_MASK        0x0000f000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_reserved1_SHIFT       12

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: Watchdog2 [11:11] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Watchdog2_MASK        0x00000800
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Watchdog2_SHIFT       11
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Watchdog2_DEFAULT     0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: Watchdog [10:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Watchdog_MASK         0x00000400
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Watchdog_SHIFT        10
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_Watchdog_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: reserved2 [09:09] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_reserved2_MASK        0x00000200
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_reserved2_SHIFT       9

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: SI [08:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_SI_MASK               0x00000100
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_SI_SHIFT              8
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_SI_DEFAULT            0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: reserved3 [07:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_reserved3_MASK        0x000000fe
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_reserved3_SHIFT       1

/* HEVD_OL_CPU_REGS_0 :: CPU_INT_STAT :: SD [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_SD_MASK               0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_SD_SHIFT              0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT_SD_DEFAULT            0x00000000

/***************************************************************************
 *HST2CPU_STAT - Host to CPU status register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: HST2CPU_STAT :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_STAT_Value_MASK            0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_STAT_Value_SHIFT           0
#define BCHP_HEVD_OL_CPU_REGS_0_HST2CPU_STAT_Value_DEFAULT         0x00000000

/***************************************************************************
 *CPU2HST_STAT - CPU to Host status register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU2HST_STAT :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_STAT_Value_MASK            0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_STAT_Value_SHIFT           0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU2HST_STAT_Value_DEFAULT         0x00000000

/***************************************************************************
 *CPU_INTGEN_SET - CPU interrupt set register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: reserved0 [31:16] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_reserved0_MASK      0xffff0000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_reserved0_SHIFT     16

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_15 [15:15] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_15_MASK         0x00008000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_15_SHIFT        15
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_15_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_14 [14:14] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_14_MASK         0x00004000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_14_SHIFT        14
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_14_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_13 [13:13] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_13_MASK         0x00002000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_13_SHIFT        13
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_13_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_12 [12:12] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_12_MASK         0x00001000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_12_SHIFT        12
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_12_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_11 [11:11] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_11_MASK         0x00000800
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_11_SHIFT        11
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_11_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_10 [10:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_10_MASK         0x00000400
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_10_SHIFT        10
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_10_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_9 [09:09] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_9_MASK          0x00000200
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_9_SHIFT         9
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_9_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_8 [08:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_8_MASK          0x00000100
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_8_SHIFT         8
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_8_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_7 [07:07] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_7_MASK          0x00000080
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_7_SHIFT         7
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_7_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_6 [06:06] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_6_MASK          0x00000040
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_6_SHIFT         6
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_6_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_5 [05:05] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_5_MASK          0x00000020
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_5_SHIFT         5
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_5_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_4 [04:04] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_4_MASK          0x00000010
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_4_SHIFT         4
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_4_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_3 [03:03] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_3_MASK          0x00000008
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_3_SHIFT         3
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_3_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_2 [02:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_2_MASK          0x00000004
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_2_SHIFT         2
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_2_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_1 [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_1_MASK          0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_1_SHIFT         1
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_1_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_SET :: Int_0 [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_0_MASK          0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_0_SHIFT         0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_SET_Int_0_DEFAULT       0x00000000

/***************************************************************************
 *CPU_INTGEN_CLR - CPU interrupt clear register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: CPU_2_Hst_MBx [31:31] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_CPU_2_Hst_MBx_MASK  0x80000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_CPU_2_Hst_MBx_SHIFT 31
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_CPU_2_Hst_MBx_DEFAULT 0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Watchdog_Timer [30:30] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Watchdog_Timer_MASK 0x40000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Watchdog_Timer_SHIFT 30
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Watchdog_Timer_DEFAULT 0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: reserved0 [29:16] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_reserved0_MASK      0x3fff0000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_reserved0_SHIFT     16

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_15 [15:15] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_15_MASK         0x00008000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_15_SHIFT        15
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_15_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_14 [14:14] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_14_MASK         0x00004000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_14_SHIFT        14
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_14_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_13 [13:13] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_13_MASK         0x00002000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_13_SHIFT        13
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_13_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_12 [12:12] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_12_MASK         0x00001000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_12_SHIFT        12
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_12_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_11 [11:11] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_11_MASK         0x00000800
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_11_SHIFT        11
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_11_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_10 [10:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_10_MASK         0x00000400
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_10_SHIFT        10
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_10_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_9 [09:09] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_9_MASK          0x00000200
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_9_SHIFT         9
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_9_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_8 [08:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_8_MASK          0x00000100
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_8_SHIFT         8
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_8_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_7 [07:07] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_7_MASK          0x00000080
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_7_SHIFT         7
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_7_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_6 [06:06] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_6_MASK          0x00000040
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_6_SHIFT         6
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_6_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_5 [05:05] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_5_MASK          0x00000020
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_5_SHIFT         5
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_5_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_4 [04:04] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_4_MASK          0x00000010
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_4_SHIFT         4
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_4_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_3 [03:03] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_3_MASK          0x00000008
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_3_SHIFT         3
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_3_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_2 [02:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_2_MASK          0x00000004
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_2_SHIFT         2
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_2_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_1 [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_1_MASK          0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_1_SHIFT         1
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_1_DEFAULT       0x00000000

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_CLR :: Int_0 [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_0_MASK          0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_0_SHIFT         0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_CLR_Int_0_DEFAULT       0x00000000

/***************************************************************************
 *CPU_ICACHE_MISS - Instruction cache miss counter
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU_ICACHE_MISS :: Count [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_ICACHE_MISS_Count_MASK         0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_ICACHE_MISS_Count_SHIFT        0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_ICACHE_MISS_Count_DEFAULT      0x00000000

/***************************************************************************
 *CPU_INTGEN_MASK - CPU interrupt mask register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: CPU_2_Hst_MBx [31:31] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_CPU_2_Hst_MBx_MASK 0x80000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_CPU_2_Hst_MBx_SHIFT 31
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_CPU_2_Hst_MBx_DEFAULT 0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Watchdog_Timer [30:30] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Watchdog_Timer_MASK 0x40000000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Watchdog_Timer_SHIFT 30
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Watchdog_Timer_DEFAULT 0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: reserved0 [29:16] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_reserved0_MASK     0x3fff0000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_reserved0_SHIFT    16

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_15 [15:15] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_15_MASK        0x00008000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_15_SHIFT       15
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_15_DEFAULT     0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_14 [14:14] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_14_MASK        0x00004000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_14_SHIFT       14
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_14_DEFAULT     0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_13 [13:13] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_13_MASK        0x00002000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_13_SHIFT       13
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_13_DEFAULT     0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_12 [12:12] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_12_MASK        0x00001000
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_12_SHIFT       12
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_12_DEFAULT     0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_11 [11:11] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_11_MASK        0x00000800
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_11_SHIFT       11
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_11_DEFAULT     0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_10 [10:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_10_MASK        0x00000400
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_10_SHIFT       10
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_10_DEFAULT     0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_9 [09:09] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_9_MASK         0x00000200
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_9_SHIFT        9
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_9_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_8 [08:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_8_MASK         0x00000100
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_8_SHIFT        8
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_8_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_7 [07:07] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_7_MASK         0x00000080
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_7_SHIFT        7
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_7_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_6 [06:06] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_6_MASK         0x00000040
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_6_SHIFT        6
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_6_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_5 [05:05] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_5_MASK         0x00000020
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_5_SHIFT        5
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_5_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_4 [04:04] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_4_MASK         0x00000010
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_4_SHIFT        4
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_4_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_3 [03:03] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_3_MASK         0x00000008
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_3_SHIFT        3
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_3_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_2 [02:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_2_MASK         0x00000004
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_2_SHIFT        2
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_2_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_1 [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_1_MASK         0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_1_SHIFT        1
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_1_DEFAULT      0x00000001

/* HEVD_OL_CPU_REGS_0 :: CPU_INTGEN_MASK :: Int_0 [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_0_MASK         0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_0_SHIFT        0
#define BCHP_HEVD_OL_CPU_REGS_0_CPU_INTGEN_MASK_Int_0_DEFAULT      0x00000001

/***************************************************************************
 *DRAM_RD_CNTR - CPU DRAM Read access Counter
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: DRAM_RD_CNTR :: Count [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_RD_CNTR_Count_MASK            0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_RD_CNTR_Count_SHIFT           0
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_RD_CNTR_Count_DEFAULT         0x00000000

/***************************************************************************
 *END_OF_CODE - End of code register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: END_OF_CODE :: EndOfCode [31:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_END_OF_CODE_EndOfCode_MASK         0xfffffc00
#define BCHP_HEVD_OL_CPU_REGS_0_END_OF_CODE_EndOfCode_SHIFT        10
#define BCHP_HEVD_OL_CPU_REGS_0_END_OF_CODE_EndOfCode_DEFAULT      0x00000000

/* HEVD_OL_CPU_REGS_0 :: END_OF_CODE :: reserved0 [09:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_END_OF_CODE_reserved0_MASK         0x000003ff
#define BCHP_HEVD_OL_CPU_REGS_0_END_OF_CODE_reserved0_SHIFT        0

/***************************************************************************
 *GLOBAL_IO_BASE - Global IO base register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: GLOBAL_IO_BASE :: GlobalIOBase [31:10] */
#define BCHP_HEVD_OL_CPU_REGS_0_GLOBAL_IO_BASE_GlobalIOBase_MASK   0xfffffc00
#define BCHP_HEVD_OL_CPU_REGS_0_GLOBAL_IO_BASE_GlobalIOBase_SHIFT  10
#define BCHP_HEVD_OL_CPU_REGS_0_GLOBAL_IO_BASE_GlobalIOBase_DEFAULT 0x00000000

/* HEVD_OL_CPU_REGS_0 :: GLOBAL_IO_BASE :: reserved0 [09:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_GLOBAL_IO_BASE_reserved0_MASK      0x000003ff
#define BCHP_HEVD_OL_CPU_REGS_0_GLOBAL_IO_BASE_reserved0_SHIFT     0

/***************************************************************************
 *DEBUG_TRACE_FIFO_WR - CPU debug trace fifo write
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: DEBUG_TRACE_FIFO_WR :: reserved0 [31:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_WR_reserved0_MASK 0xffffff00
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_WR_reserved0_SHIFT 8

/* HEVD_OL_CPU_REGS_0 :: DEBUG_TRACE_FIFO_WR :: Value [07:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_WR_Value_MASK     0x000000ff
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_WR_Value_SHIFT    0

/***************************************************************************
 *DEBUG_TRACE_FIFO_RD - CPU debug trace fifo read
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: DEBUG_TRACE_FIFO_RD :: reserved0 [31:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_RD_reserved0_MASK 0xffffff00
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_RD_reserved0_SHIFT 8

/* HEVD_OL_CPU_REGS_0 :: DEBUG_TRACE_FIFO_RD :: Value [07:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_RD_Value_MASK     0x000000ff
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_RD_Value_SHIFT    0

/***************************************************************************
 *DEBUG_TRACE_FIFO_CTL - CPU debug trace fifo control
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: DEBUG_TRACE_FIFO_CTL :: reserved0 [31:03] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_CTL_reserved0_MASK 0xfffffff8
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_CTL_reserved0_SHIFT 3

/* HEVD_OL_CPU_REGS_0 :: DEBUG_TRACE_FIFO_CTL :: Freeze [02:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_CTL_Freeze_MASK   0x00000004
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_CTL_Freeze_SHIFT  2

/* HEVD_OL_CPU_REGS_0 :: DEBUG_TRACE_FIFO_CTL :: Start_read [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_CTL_Start_read_MASK 0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_CTL_Start_read_SHIFT 1

/* HEVD_OL_CPU_REGS_0 :: DEBUG_TRACE_FIFO_CTL :: Clear [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_CTL_Clear_MASK    0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_TRACE_FIFO_CTL_Clear_SHIFT   0

/***************************************************************************
 *DRAM_WR_CNTR - CPU DRAM Write access Counter
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: DRAM_WR_CNTR :: Count [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_WR_CNTR_Count_MASK            0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_WR_CNTR_Count_SHIFT           0
#define BCHP_HEVD_OL_CPU_REGS_0_DRAM_WR_CNTR_Count_DEFAULT         0x00000000

/***************************************************************************
 *WATCHDOG_TMR - Watchdog timer register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: WATCHDOG_TMR :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_WATCHDOG_TMR_Value_MASK            0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_WATCHDOG_TMR_Value_SHIFT           0
#define BCHP_HEVD_OL_CPU_REGS_0_WATCHDOG_TMR_Value_DEFAULT         0x00000000

/***************************************************************************
 *SDRAM_STATUS - SDRAM Status register
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: SDRAM_STATUS :: reserved0 [31:02] */
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS_reserved0_SHIFT       2

/* HEVD_OL_CPU_REGS_0 :: SDRAM_STATUS :: IsWrite [01:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS_IsWrite_MASK          0x00000002
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS_IsWrite_SHIFT         1

/* HEVD_OL_CPU_REGS_0 :: SDRAM_STATUS :: Busy [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS_Busy_MASK             0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS_Busy_SHIFT            0

/***************************************************************************
 *DEBUG_CTL - Debug Control
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: DEBUG_CTL :: reserved0 [31:01] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_reserved0_MASK           0xfffffffe
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_reserved0_SHIFT          1

/* HEVD_OL_CPU_REGS_0 :: DEBUG_CTL :: DebugEnable [00:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DebugEnable_MASK         0x00000001
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DebugEnable_SHIFT        0
#define BCHP_HEVD_OL_CPU_REGS_0_DEBUG_CTL_DebugEnable_DEFAULT      0x00000000

/***************************************************************************
 *CMD_REG0 - Command register 0
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CMD_REG0 :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG0_Value_MASK                0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG0_Value_SHIFT               0
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG0_Value_DEFAULT             0x00000000

/***************************************************************************
 *CMD_REG1 - Command register 1
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CMD_REG1 :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG1_Value_MASK                0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG1_Value_SHIFT               0
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG1_Value_DEFAULT             0x00000000

/***************************************************************************
 *CMD_REG2 - Command register 2
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CMD_REG2 :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG2_Value_MASK                0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG2_Value_SHIFT               0
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG2_Value_DEFAULT             0x00000000

/***************************************************************************
 *CMD_REG3 - Command register 3
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: CMD_REG3 :: Value [31:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG3_Value_MASK                0xffffffff
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG3_Value_SHIFT               0
#define BCHP_HEVD_OL_CPU_REGS_0_CMD_REG3_Value_DEFAULT             0x00000000

/***************************************************************************
 *DEC_VERSION - Decoder versions
 ***************************************************************************/
/* HEVD_OL_CPU_REGS_0 :: DEC_VERSION :: Major [31:16] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_Major_MASK             0xffff0000
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_Major_SHIFT            16
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_Major_DEFAULT          0x00000011

/* HEVD_OL_CPU_REGS_0 :: DEC_VERSION :: Minor [15:08] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_Minor_MASK             0x0000ff00
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_Minor_SHIFT            8
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_Minor_DEFAULT          0x00000001

/* HEVD_OL_CPU_REGS_0 :: DEC_VERSION :: FixID [07:00] */
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_FixID_MASK             0x000000ff
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_FixID_SHIFT            0
#define BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION_FixID_DEFAULT          0x00000000

#endif /* #ifndef BCHP_HEVD_OL_CPU_REGS_0_H__ */

/* End of File */
