Number of expected miscompares = 0


vlib dut_work
vmap dut_work dut_work
QuestaSim-64 vmap 2022.4 Lib Mapping Utility 2022.10 Oct 18 2022
vmap dut_work dut_work 
Copying /software/eda/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
Modifying modelsim.ini


# Entry 1
vlog -work dut_work -L dut_work -mixedansiports +librescan  -ysearchlib -mfcu \
      -f ../../../VerilogOptions \
      "../../../tsdb_outdir/dft_inserted_designs/memlibc_memory_bist_assembly_rtl.dft_inserted_design/modified_rtl_files/memlibc_memory_bist_assembly.v" \
      -f questa.arguments_1
QuestaSim-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
Start time: 20:34:08 on Nov 15,2025
vlog -work dut_work -L dut_work -mixedansiports "+librescan" -ysearchlib -mfcu -f ../../../VerilogOptions ../../../tsdb_outdir/dft_inserted_designs/memlibc_memory_bist_assembly_rtl.dft_inserted_design/modified_rtl_files/memlibc_memory_bist_assembly.v -f questa.arguments_1 
-- Compiling module memlibc_memory_bist_assembly
-- Compiling module memlibc_memory_bist_assembly_mem_container
-- Scanning library file '/home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_8192x32_c4.v'
-- Compiling module RM_IHPSG13_1P_8192x32_c4
-- Scanning library file '/home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_core_behavioral.v'
-- Scanning library file '/eda/Siemens/2022-23/RHELx86/TESSENT_2022.3/lnx-x86/lib64/hdleng/lib/dft_sim.v'
-- Scanning library file '/home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_core_behavioral.v'
-- Compiling module SRAM_1P_behavioral

Referenced (but uncompiled) modules or primitives:
	memlibc_memory_bist_assembly_rtl_tessent_sib_1
	memlibc_memory_bist_assembly_rtl_tessent_sib_2
	memlibc_memory_bist_assembly_rtl_tessent_mbist_bap
	memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller
	memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1

Top level modules:
	memlibc_memory_bist_assembly
End time: 20:34:08 on Nov 15,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
if [ $? != 0 ] ; then xitval=-1; echo "Failure on entry 1"; fi

# Entry 2
vlog -work dut_work -L dut_work -mixedansiports +librescan  -ysearchlib -mfcu \
      -f ../../../VerilogOptions \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_mux2.v" \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_mux2.v" \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_gate_and.v" \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_posedge_synchronizer_reset.v" \
      -f questa.arguments_1
QuestaSim-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
Start time: 20:34:08 on Nov 15,2025
vlog -work dut_work -L dut_work -mixedansiports "+librescan" -ysearchlib -mfcu -f ../../../VerilogOptions ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_mux2.v ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_mux2.v ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_gate_and.v ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_posedge_synchronizer_reset.v -f questa.arguments_1 
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mux2
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_clk_mux2
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_clk_gate_and
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_posedge_synchronizer_reset

Top level modules:
	memlibc_memory_bist_assembly_rtl_tessent_mux2
	memlibc_memory_bist_assembly_rtl_tessent_clk_mux2
	memlibc_memory_bist_assembly_rtl_tessent_clk_gate_and
	memlibc_memory_bist_assembly_rtl_tessent_posedge_synchronizer_reset
End time: 20:34:08 on Nov 15,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
if [ $? != 0 ] ; then xitval=-1; echo "Failure on entry 2"; fi

# Entry 3
vlog -work dut_work -L dut_work -mixedansiports +librescan  -ysearchlib -mfcu \
      -f ../../../VerilogOptions \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_and2.v" \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_or2.v" \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_buf.v" \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_buf.v" \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_inv.v" \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_inv.v" \
      -f questa.arguments_1
QuestaSim-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
Start time: 20:34:09 on Nov 15,2025
vlog -work dut_work -L dut_work -mixedansiports "+librescan" -ysearchlib -mfcu -f ../../../VerilogOptions ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_and2.v ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_or2.v ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_buf.v ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_buf.v ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_inv.v ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_cells.instrument/memlibc_memory_bist_assembly_rtl_tessent_clk_inv.v -f questa.arguments_1 
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_and2
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_or2
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_buf
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_clk_buf
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_inv
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_clk_inv

Top level modules:
	memlibc_memory_bist_assembly_rtl_tessent_and2
	memlibc_memory_bist_assembly_rtl_tessent_or2
	memlibc_memory_bist_assembly_rtl_tessent_buf
	memlibc_memory_bist_assembly_rtl_tessent_clk_buf
	memlibc_memory_bist_assembly_rtl_tessent_inv
	memlibc_memory_bist_assembly_rtl_tessent_clk_inv
End time: 20:34:09 on Nov 15,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
if [ $? != 0 ] ; then xitval=-1; echo "Failure on entry 3"; fi

# Entry 4
vlog -work dut_work -L dut_work -mixedansiports +librescan  -ysearchlib -mfcu \
      -f ../../../VerilogOptions \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_ijtag.instrument/memlibc_memory_bist_assembly_rtl_tessent_sib_1.v" \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_ijtag.instrument/memlibc_memory_bist_assembly_rtl_tessent_sib_2.v" \
      -f questa.arguments_1
QuestaSim-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
Start time: 20:34:09 on Nov 15,2025
vlog -work dut_work -L dut_work -mixedansiports "+librescan" -ysearchlib -mfcu -f ../../../VerilogOptions ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_ijtag.instrument/memlibc_memory_bist_assembly_rtl_tessent_sib_1.v ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_ijtag.instrument/memlibc_memory_bist_assembly_rtl_tessent_sib_2.v -f questa.arguments_1 
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_sib_1
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_sib_2
-- Scanning library file '/home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_8192x32_c4.v'

Top level modules:
	memlibc_memory_bist_assembly_rtl_tessent_sib_1
	memlibc_memory_bist_assembly_rtl_tessent_sib_2
End time: 20:34:09 on Nov 15,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
if [ $? != 0 ] ; then xitval=-1; echo "Failure on entry 4"; fi

# Entry 5
vlog -work dut_work -L dut_work -mixedansiports +librescan  -ysearchlib -mfcu \
      -f ../../../VerilogOptions \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_bap.v" \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller.v" \
      "../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1.v" \
      -f questa.arguments_1
QuestaSim-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
Start time: 20:34:09 on Nov 15,2025
vlog -work dut_work -L dut_work -mixedansiports "+librescan" -ysearchlib -mfcu -f ../../../VerilogOptions ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_bap.v ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller.v ../../../tsdb_outdir/instruments/memlibc_memory_bist_assembly_rtl_mbist.instrument/memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1.v -f questa.arguments_1 
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_bap
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_tdr
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_sib
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_ctl_sib
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_ctl_comp
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_pointer_cntrl
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_add_format
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_add_gen
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_fsm
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_signal_gen
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_repeat_loop_cntrl
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_data_gen
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1
-- Compiling module memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1_STATUS
-- Scanning library file '/home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_8192x32_c4.v'

Top level modules:
	memlibc_memory_bist_assembly_rtl_tessent_mbist_bap
	memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller
	memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1
End time: 20:34:09 on Nov 15,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
if [ $? != 0 ] ; then xitval=-1; echo "Failure on entry 5"; fi

# Entry 6
vlog -work dut_work -L dut_work -mixedansiports +librescan  -ysearchlib -mfcu \
      -f ../../../VerilogOptions \
      "./patterns_directory/MemoryBist_ParallelRetentionTest_P1.v" \
      -f questa.arguments_1
QuestaSim-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
Start time: 20:34:09 on Nov 15,2025
vlog -work dut_work -L dut_work -mixedansiports "+librescan" -ysearchlib -mfcu -f ../../../VerilogOptions ./patterns_directory/MemoryBist_ParallelRetentionTest_P1.v -f questa.arguments_1 
-- Compiling module TB
-- Scanning library file '/home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_8192x32_c4.v'

Top level modules:
	TB
End time: 20:34:09 on Nov 15,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
if [ $? != 0 ] ; then xitval=-1; echo "Failure on entry 6"; fi

# Entry 7
vlog -work dut_work -L dut_work -mixedansiports +librescan  -ysearchlib -mfcu \
      -f ../../../VerilogOptions \
      "./patterns.configuration"
QuestaSim-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
Start time: 20:34:09 on Nov 15,2025
vlog -work dut_work -L dut_work -mixedansiports "+librescan" -ysearchlib -mfcu -f ../../../VerilogOptions ./patterns.configuration 
-- Compiling configuration MemoryBist_ParallelRetentionTest_P1_configuration

Top level modules:
	MemoryBist_ParallelRetentionTest_P1_configuration
End time: 20:34:09 on Nov 15,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
if [ $? != 0 ] ; then xitval=-1; echo "Failure on entry 7"; fi

if [ $xitval -ne 0 ]; then
  echo "Compilation failed"
  exit $xitval
fi

vsim -c -lib "dut_work" -L dut_work -do 'run -all; exit' +nowarnTFMPC +NEWPATH=./patterns_directory \
      MemoryBist_ParallelRetentionTest_P1_configuration
Reading pref.tcl
#
# Incompatible version of Codelink.  Please install 10.0 or newer
#

# 2022.4

# vsim -c -lib dut_work -L dut_work -do "run -all; exit" "+nowarnTFMPC" "+NEWPATH=./patterns_directory" MemoryBist_ParallelRetentionTest_P1_configuration 
# Start time: 20:34:11 on Nov 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.MemoryBist_ParallelRetentionTest_P1_configuration(fast)
# Loading work.TB(fast)
# run -all
# Found New Path ./patterns_directory
# 
# Loading ./patterns_directory/MemoryBist_ParallelRetentionTest_P1.v.po.name
# 
# Loading ./patterns_directory/MemoryBist_ParallelRetentionTest_P1.v.0.vec
# 
# 0ns: Pattern_set ParallelRetentionTest__1_StartToPause
# 200ns:  Setting up MemoryBist controller mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst
# 200ns:  Releasing asynchronous reset
# 200ns: Start clock monitoring on:  mem_container_inst.memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_CLK
# 321.200ns: Clock monitoring passed: mem_container_inst.memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_CLK.  Period = 10.000000ns as expected (within 1.00% margin of 10.000000ns) 
# 4600ns:  Maintaining BIST inputs to the memory
# 4600ns:  Enabling parallel retention test : Start to Pause
# 9400ns:  Checking GO is FAIL before execution
# 9400ns:  Checking DONE is FAIL before execution
# 9400ns:  Starting MemoryBist controller execution : mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst
# 176500ns:  Checking GO is PASS after execution completion
# 176500ns:  Checking DONE is PASS after execution completion
# 181000ns:  Checking GO_ID bits are PASS
# 194900ns: Pattern_set ParallelRetentionTest__1_PauseToPause
# 194900ns:  Setting up MemoryBist controller mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst
# 194900ns:  Releasing asynchronous reset
# 194900ns: Start clock monitoring on:  mem_container_inst.memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_CLK
# 195021.200ns: Clock monitoring passed: mem_container_inst.memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_CLK.  Period = 10.000000ns as expected (within 1.00% margin of 10.000000ns) 
# 198200ns:  Maintaining BIST inputs to the memory
# 198200ns:  Enabling parallel retention test : Pause to Pause
# 203000ns:  Starting MemoryBist controller execution : mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst
# 369900ns:  Checking GO is PASS after execution completion
# 369900ns:  Checking DONE is PASS after execution completion
# 374400ns:  Checking GO_ID bits are PASS
# 388300ns: Pattern_set ParallelRetentionTest__1_PauseToEnd
# 388300ns:  Setting up MemoryBist controller mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst
# 388300ns:  Releasing asynchronous reset
# 388300ns: Start clock monitoring on:  mem_container_inst.memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_CLK
# 388421.200ns: Clock monitoring passed: mem_container_inst.memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_CLK.  Period = 10.000000ns as expected (within 1.00% margin of 10.000000ns) 
# 391600ns:  Maintaining BIST inputs to the memory
# 391600ns:  Enabling parallel retention test : Pause to End
# 396400ns:  Starting MemoryBist controller execution : mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst
# 563300ns:  Checking GO is PASS after execution completion
# 563300ns:  Checking DONE is PASS after execution completion
# 567800ns:  Checking GO_ID bits are PASS
# 
# Simulation finished at time 581701
# Number of miscompares            =           0
# Number of 0/1 compares           =         410
# Number of Z compares             =           0
# 
# No error between simulated and expected patterns
# 
# ** Note: $finish    : ./patterns_directory/MemoryBist_ParallelRetentionTest_P1.v(1610)
#    Time: 581702 ns  Iteration: 1  Instance: /TB
# End time: 20:34:13 on Nov 15,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
if [ $? != 0 ] ; then xitval=-1; fi

if [ $xitval -ne 0 ]; then
  echo "Simulation failed"
fi

exit $xitval
exit0
