// Seed: 2032410079
`timescale 1ps / 1 ps
module module_0;
  reg id_0 = 1;
  assign id_0 = 1'h0;
  reg id_1;
  always @(posedge "") id_0 <= id_1 - {1'b0, 1, id_1, 1'h0};
  always @(*)
    if ("") begin
      id_1 <= #1 1;
    end
endmodule
