// Seed: 1220366987
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3
);
  logic id_4 = id_1;
  type_15(
      id_2[1^1], 1, id_0
  );
  logic id_5;
  logic id_6;
  logic id_7, id_8;
  logic id_9;
  logic id_10 = id_0;
endmodule
