<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4018" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4018{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4018{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4018{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4018{left:69px;bottom:1084px;}
#t5_4018{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t6_4018{left:95px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t7_4018{left:95px;bottom:1046px;}
#t8_4018{left:121px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.98px;}
#t9_4018{left:121px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ta_4018{left:95px;bottom:1005px;}
#tb_4018{left:121px;bottom:1005px;letter-spacing:-0.16px;word-spacing:-0.89px;}
#tc_4018{left:121px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#td_4018{left:95px;bottom:964px;}
#te_4018{left:121px;bottom:964px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tf_4018{left:121px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tg_4018{left:121px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_4018{left:121px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ti_4018{left:95px;bottom:889px;}
#tj_4018{left:121px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_4018{left:121px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tl_4018{left:121px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_4018{left:69px;bottom:797px;letter-spacing:0.15px;}
#tn_4018{left:151px;bottom:797px;letter-spacing:0.15px;word-spacing:0.01px;}
#to_4018{left:69px;bottom:773px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#tp_4018{left:69px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_4018{left:69px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tr_4018{left:69px;bottom:705px;}
#ts_4018{left:95px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tt_4018{left:95px;bottom:692px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_4018{left:69px;bottom:666px;}
#tv_4018{left:95px;bottom:669px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tw_4018{left:534px;bottom:669px;letter-spacing:-0.16px;word-spacing:-1.24px;}
#tx_4018{left:637px;bottom:669px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#ty_4018{left:95px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tz_4018{left:69px;bottom:626px;}
#t10_4018{left:95px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t11_4018{left:69px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_4018{left:69px;bottom:588px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t13_4018{left:213px;bottom:588px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t14_4018{left:461px;bottom:588px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t15_4018{left:69px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t16_4018{left:69px;bottom:545px;}
#t17_4018{left:95px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t18_4018{left:95px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t19_4018{left:95px;bottom:507px;}
#t1a_4018{left:121px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t1b_4018{left:121px;bottom:490px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#t1c_4018{left:95px;bottom:466px;}
#t1d_4018{left:121px;bottom:466px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1e_4018{left:121px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_4018{left:69px;bottom:423px;}
#t1g_4018{left:95px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1h_4018{left:95px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1i_4018{left:95px;bottom:385px;}
#t1j_4018{left:121px;bottom:385px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1k_4018{left:121px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1l_4018{left:121px;bottom:351px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t1m_4018{left:762px;bottom:351px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#t1n_4018{left:121px;bottom:334px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1o_4018{left:95px;bottom:310px;}
#t1p_4018{left:121px;bottom:310px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1q_4018{left:121px;bottom:293px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1r_4018{left:69px;bottom:269px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#t1s_4018{left:69px;bottom:252px;letter-spacing:-0.36px;word-spacing:0.44px;}
#t1t_4018{left:69px;bottom:228px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1u_4018{left:69px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1v_4018{left:260px;bottom:217px;}
#t1w_4018{left:275px;bottom:211px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1x_4018{left:69px;bottom:194px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1y_4018{left:69px;bottom:177px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t1z_4018{left:481px;bottom:177px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t20_4018{left:69px;bottom:160px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t21_4018{left:69px;bottom:144px;letter-spacing:-0.15px;word-spacing:-0.45px;}

.s1_4018{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4018{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4018{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4018{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4018{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4018{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_4018{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4018" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4018Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4018" style="-webkit-user-select: none;"><object width="935" height="1210" data="4018/4018.svg" type="image/svg+xml" id="pdf4018" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4018" class="t s1_4018">27-24 </span><span id="t2_4018" class="t s1_4018">Vol. 3C </span>
<span id="t3_4018" class="t s2_4018">VM ENTRIES </span>
<span id="t4_4018" class="t s3_4018">• </span><span id="t5_4018" class="t s4_4018">Some activity states unconditionally block certain events. The following blocking is in effect after any VM entry </span>
<span id="t6_4018" class="t s4_4018">that puts the processor in the indicated state: </span>
<span id="t7_4018" class="t s4_4018">— </span><span id="t8_4018" class="t s4_4018">The active state blocks start-up IPIs (SIPIs). SIPIs that arrive while a logical processor is in the active state </span>
<span id="t9_4018" class="t s4_4018">and in VMX non-root operation are discarded and do not cause VM exits. </span>
<span id="ta_4018" class="t s4_4018">— </span><span id="tb_4018" class="t s4_4018">The HLT state blocks start-up IPIs (SIPIs). SIPIs that arrive while a logical processor is in the HLT state and </span>
<span id="tc_4018" class="t s4_4018">in VMX non-root operation are discarded and do not cause VM exits. </span>
<span id="td_4018" class="t s4_4018">— </span><span id="te_4018" class="t s4_4018">The shutdown state blocks external interrupts and SIPIs. External interrupts that arrive while a logical </span>
<span id="tf_4018" class="t s4_4018">processor is in the shutdown state and in VMX non-root operation do not cause VM exits even if the </span>
<span id="tg_4018" class="t s4_4018">“external-interrupt exiting” VM-execution control is 1. SIPIs that arrive while a logical processor is in the </span>
<span id="th_4018" class="t s4_4018">shutdown state and in VMX non-root operation are discarded and do not cause VM exits. </span>
<span id="ti_4018" class="t s4_4018">— </span><span id="tj_4018" class="t s4_4018">The wait-for-SIPI state blocks external interrupts, non-maskable interrupts (NMIs), INIT signals, and </span>
<span id="tk_4018" class="t s4_4018">system-management interrupts (SMIs). Such events do not cause VM exits if they arrive while a logical </span>
<span id="tl_4018" class="t s4_4018">processor is in the wait-for-SIPI state and in VMX non-root operation. </span>
<span id="tm_4018" class="t s5_4018">27.7.3 </span><span id="tn_4018" class="t s5_4018">Delivery of Pending Debug Exceptions after VM Entry </span>
<span id="to_4018" class="t s4_4018">The pending debug exceptions field in the guest-state area indicates whether there are debug exceptions that have </span>
<span id="tp_4018" class="t s4_4018">not yet been delivered (see Section 25.4.2). This section describes how these are treated on VM entry. </span>
<span id="tq_4018" class="t s4_4018">There are no pending debug exceptions after VM entry if any of the following are true: </span>
<span id="tr_4018" class="t s3_4018">• </span><span id="ts_4018" class="t s4_4018">The VM entry is vectoring with one of the following interruption types: external interrupt, non-maskable </span>
<span id="tt_4018" class="t s4_4018">interrupt (NMI), hardware exception, or privileged software exception. </span>
<span id="tu_4018" class="t s3_4018">• </span><span id="tv_4018" class="t s4_4018">The interruptibility-state field does not indicate blocking by MOV </span><span id="tw_4018" class="t s4_4018">SS and the VM </span><span id="tx_4018" class="t s4_4018">entry is vectoring with either of </span>
<span id="ty_4018" class="t s4_4018">the following interruption type: software interrupt or software exception. </span>
<span id="tz_4018" class="t s3_4018">• </span><span id="t10_4018" class="t s4_4018">The VM entry is not vectoring and the activity-state field indicates either shutdown or wait-for-SIPI. </span>
<span id="t11_4018" class="t s4_4018">If none of the above hold, the pending debug exceptions field specifies the debug exceptions that are pending for </span>
<span id="t12_4018" class="t s4_4018">the guest. There are </span><span id="t13_4018" class="t s6_4018">valid pending debug exceptions </span><span id="t14_4018" class="t s4_4018">if either the BS bit (bit 14) or the enable-breakpoint bit </span>
<span id="t15_4018" class="t s4_4018">(bit 12) is 1. If there are valid pending debug exceptions, they are handled as follows: </span>
<span id="t16_4018" class="t s3_4018">• </span><span id="t17_4018" class="t s4_4018">If the VM entry is not vectoring, the pending debug exceptions are treated as they would had they been </span>
<span id="t18_4018" class="t s4_4018">encountered normally in guest execution: </span>
<span id="t19_4018" class="t s4_4018">— </span><span id="t1a_4018" class="t s4_4018">If the logical processor is not blocking such exceptions (the interruptibility-state field indicates no blocking </span>
<span id="t1b_4018" class="t s4_4018">by MOV SS), a debug exception is delivered after VM entry (see below). </span>
<span id="t1c_4018" class="t s4_4018">— </span><span id="t1d_4018" class="t s4_4018">If the logical processor is blocking such exceptions (due to blocking by MOV SS), the pending debug </span>
<span id="t1e_4018" class="t s4_4018">exceptions are held pending or lost as would normally be the case. </span>
<span id="t1f_4018" class="t s3_4018">• </span><span id="t1g_4018" class="t s4_4018">If the VM entry is vectoring (with interruption type software interrupt or software exception and with blocking </span>
<span id="t1h_4018" class="t s4_4018">by MOV SS), the following items apply: </span>
<span id="t1i_4018" class="t s4_4018">— </span><span id="t1j_4018" class="t s4_4018">For injection of a software interrupt or of a software exception with vector 3 (#BP) or vector 4 (#OF) — or </span>
<span id="t1k_4018" class="t s4_4018">a privileged software exception with vector 1 (#DB) — the pending debug exceptions are treated as they </span>
<span id="t1l_4018" class="t s4_4018">would had they been encountered normally in guest execution if the corresponding instruction </span><span id="t1m_4018" class="t s4_4018">(INT1, INT3, </span>
<span id="t1n_4018" class="t s4_4018">or INTO) were executed after a MOV SS that encountered a debug trap. </span>
<span id="t1o_4018" class="t s4_4018">— </span><span id="t1p_4018" class="t s4_4018">For injection of a software exception with a vector other than 3 and 4, the pending debug exceptions may </span>
<span id="t1q_4018" class="t s4_4018">be lost or they may be delivered after injection (see below). </span>
<span id="t1r_4018" class="t s4_4018">If there are no valid pending debug exceptions (as defined above), no pending debug exceptions are delivered after </span>
<span id="t1s_4018" class="t s4_4018">VM entry. </span>
<span id="t1t_4018" class="t s4_4018">If a pending debug exception is delivered after VM entry, it has the priority of “traps on the previous instruction” </span>
<span id="t1u_4018" class="t s4_4018">(see Section 6.9 in the Intel </span>
<span id="t1v_4018" class="t s7_4018">® </span>
<span id="t1w_4018" class="t s4_4018">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A). Thus, INIT </span>
<span id="t1x_4018" class="t s4_4018">signals and system-management interrupts (SMIs) take priority of such an exception, as do VM exits induced by </span>
<span id="t1y_4018" class="t s4_4018">the TPR threshold (see Section 27.7.7) and pending MTF VM </span><span id="t1z_4018" class="t s4_4018">exits (see Section 27.7.8. The exception takes priority </span>
<span id="t20_4018" class="t s4_4018">over any pending non-maskable interrupt (NMI) or external interrupt and also over VM exits due to the 1-settings </span>
<span id="t21_4018" class="t s4_4018">of the “interrupt-window exiting” and “NMI-window exiting” VM-execution controls. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
