Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec  9 17:19:49 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MainSys_control_sets_placed.rpt
| Design       : MainSys
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           13 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
|            Clock Signal            |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
|  nolabel_line44/truthvalue         |                                  |                                  |                1 |              1 |         1.00 |
|  nolabel_line42/an_reg[3]_i_2_n_0  |                                  |                                  |                1 |              4 |         4.00 |
|  elapsed                           |                                  |                                  |                3 |              6 |         2.00 |
|  nolabel_line42/seg_reg[6]_i_2_n_0 |                                  |                                  |                3 |              7 |         2.33 |
|  elapsed                           | nolabel_line45/E[0]              |                                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                     |                                  | nolabel_line42/timer[13]_i_1_n_0 |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG                     |                                  | elapsed                          |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG                     | nolabel_line42/timer[13]_i_1_n_0 | nolabel_line42/digit[0]_i_1_n_0  |                8 |             32 |         4.00 |
+------------------------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+


