<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="639" />
   <irq preferredWidth="34" />
   <security visible="1" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1600" height="860" x="0" y="0" />
 <hdlexample language="VHDL" />
 <generation
   block_symbol_file="1"
   synthesis="VERILOG"
   greybox="0"
   testbench_system="STANDARD"
   simulation="VERILOG" />
</preferences>
