#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002438a52ce60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002438a5345a0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_000002438a52d590 .functor NOT 1, L_000002438a5a0b90, C4<0>, C4<0>, C4<0>;
L_000002438a52d750 .functor XOR 8, L_000002438a5a0eb0, L_000002438a5a0a50, C4<00000000>, C4<00000000>;
L_000002438a52d360 .functor XOR 8, L_000002438a52d750, L_000002438a5a04b0, C4<00000000>, C4<00000000>;
v000002438a52e640_0 .net *"_ivl_10", 7 0, L_000002438a5a04b0;  1 drivers
v000002438a52e780_0 .net *"_ivl_12", 7 0, L_000002438a52d360;  1 drivers
v000002438a52e820_0 .net *"_ivl_2", 7 0, L_000002438a5a1450;  1 drivers
v000002438a52e960_0 .net *"_ivl_4", 7 0, L_000002438a5a0eb0;  1 drivers
v000002438a5a1bd0_0 .net *"_ivl_6", 7 0, L_000002438a5a0a50;  1 drivers
v000002438a5a0d70_0 .net *"_ivl_8", 7 0, L_000002438a52d750;  1 drivers
v000002438a5a1630_0 .net "a", 7 0, v000002438a52ec80_0;  1 drivers
v000002438a5a22b0_0 .net "b", 7 0, v000002438a52f0e0_0;  1 drivers
v000002438a5a0910_0 .var "clk", 0 0;
v000002438a5a2210_0 .net "out_dut", 7 0, v000002438a52e3c0_0;  1 drivers
v000002438a5a2030_0 .net "out_ref", 7 0, L_000002438a5a0c30;  1 drivers
v000002438a5a0cd0_0 .net "sel", 0 0, v000002438a52efa0_0;  1 drivers
v000002438a5a1db0_0 .var/2u "stats1", 159 0;
v000002438a5a0e10_0 .var/2u "strobe", 0 0;
v000002438a5a1c70_0 .net "tb_match", 0 0, L_000002438a5a0b90;  1 drivers
v000002438a5a1590_0 .net "tb_mismatch", 0 0, L_000002438a52d590;  1 drivers
v000002438a5a20d0_0 .net "wavedrom_enable", 0 0, v000002438a52f180_0;  1 drivers
v000002438a5a0550_0 .net "wavedrom_title", 511 0, v000002438a52e8c0_0;  1 drivers
L_000002438a5a1450 .concat [ 8 0 0 0], L_000002438a5a0c30;
L_000002438a5a0eb0 .concat [ 8 0 0 0], L_000002438a5a0c30;
L_000002438a5a0a50 .concat [ 8 0 0 0], v000002438a52e3c0_0;
L_000002438a5a04b0 .concat [ 8 0 0 0], L_000002438a5a0c30;
L_000002438a5a0b90 .cmp/eeq 8, L_000002438a5a1450, L_000002438a52d360;
S_000002438a534730 .scope module, "good1" "RefModule" 3 95, 4 2 0, S_000002438a5345a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v000002438a52e320_0 .net "a", 7 0, v000002438a52ec80_0;  alias, 1 drivers
v000002438a52ee60_0 .net "b", 7 0, v000002438a52f0e0_0;  alias, 1 drivers
v000002438a52edc0_0 .net "out", 7 0, L_000002438a5a0c30;  alias, 1 drivers
v000002438a52ed20_0 .net "sel", 0 0, v000002438a52efa0_0;  alias, 1 drivers
L_000002438a5a0c30 .functor MUXZ 8, v000002438a52f0e0_0, v000002438a52ec80_0, v000002438a52efa0_0, C4<>;
S_000002438a535e50 .scope module, "stim1" "stimulus_gen" 3 89, 3 5 0, S_000002438a5345a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "sel";
    .port_info 2 /OUTPUT 8 "a";
    .port_info 3 /OUTPUT 8 "b";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v000002438a52ec80_0 .var "a", 7 0;
v000002438a52f0e0_0 .var "b", 7 0;
v000002438a52e5a0_0 .net "clk", 0 0, v000002438a5a0910_0;  1 drivers
v000002438a52efa0_0 .var "sel", 0 0;
v000002438a52f180_0 .var "wavedrom_enable", 0 0;
v000002438a52e8c0_0 .var "wavedrom_title", 511 0;
E_000002438a54cdf0/0 .event negedge, v000002438a52e5a0_0;
E_000002438a54cdf0/1 .event posedge, v000002438a52e5a0_0;
E_000002438a54cdf0 .event/or E_000002438a54cdf0/0, E_000002438a54cdf0/1;
E_000002438a54cb70 .event negedge, v000002438a52e5a0_0;
S_000002438a535fe0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000002438a535e50;
 .timescale -12 -12;
v000002438a52ef00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000002438a536170 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000002438a535e50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000002438a502f30 .scope module, "top_module1" "TopModule" 3 101, 5 3 0, S_000002438a5345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v000002438a52e6e0_0 .net "a", 7 0, v000002438a52ec80_0;  alias, 1 drivers
v000002438a52e280_0 .net "b", 7 0, v000002438a52f0e0_0;  alias, 1 drivers
v000002438a52e3c0_0 .var "out", 7 0;
v000002438a52e460_0 .net "sel", 0 0, v000002438a52efa0_0;  alias, 1 drivers
E_000002438a54d270 .event edge, v000002438a52ed20_0, v000002438a52ee60_0, v000002438a52e320_0;
S_000002438a5030c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_000002438a5345a0;
 .timescale -12 -12;
E_000002438a54cd70 .event edge, v000002438a5a0e10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002438a5a0e10_0;
    %nor/r;
    %assign/vec4 v000002438a5a0e10_0, 0;
    %wait E_000002438a54cd70;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002438a535e50;
T_3 ;
    %pushi/vec4 0, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %split/vec4 8;
    %assign/vec4 v000002438a52f0e0_0, 0;
    %assign/vec4 v000002438a52ec80_0, 0;
    %wait E_000002438a54cb70;
    %wait E_000002438a54cdf0;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %split/vec4 8;
    %assign/vec4 v000002438a52f0e0_0, 0;
    %assign/vec4 v000002438a52ec80_0, 0;
    %wait E_000002438a54cdf0;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %split/vec4 8;
    %assign/vec4 v000002438a52f0e0_0, 0;
    %assign/vec4 v000002438a52ec80_0, 0;
    %wait E_000002438a54cdf0;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %split/vec4 8;
    %assign/vec4 v000002438a52f0e0_0, 0;
    %assign/vec4 v000002438a52ec80_0, 0;
    %wait E_000002438a54cdf0;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %split/vec4 8;
    %assign/vec4 v000002438a52f0e0_0, 0;
    %assign/vec4 v000002438a52ec80_0, 0;
    %wait E_000002438a54cdf0;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %split/vec4 8;
    %assign/vec4 v000002438a52f0e0_0, 0;
    %assign/vec4 v000002438a52ec80_0, 0;
    %wait E_000002438a54cdf0;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %split/vec4 8;
    %assign/vec4 v000002438a52f0e0_0, 0;
    %assign/vec4 v000002438a52ec80_0, 0;
    %wait E_000002438a54cdf0;
    %pushi/vec4 65280, 0, 16;
    %split/vec4 8;
    %assign/vec4 v000002438a52f0e0_0, 0;
    %assign/vec4 v000002438a52ec80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %wait E_000002438a54cdf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %wait E_000002438a54cdf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %wait E_000002438a54cdf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %wait E_000002438a54cdf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %wait E_000002438a54cdf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_000002438a536170;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002438a54cdf0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v000002438a52efa0_0, 0;
    %split/vec4 8;
    %assign/vec4 v000002438a52f0e0_0, 0;
    %assign/vec4 v000002438a52ec80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002438a502f30;
T_4 ;
    %wait E_000002438a54d270;
    %load/vec4 v000002438a52e460_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v000002438a52e280_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v000002438a52e6e0_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v000002438a52e3c0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002438a5345a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002438a5a0910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002438a5a0e10_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_000002438a5345a0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v000002438a5a0910_0;
    %inv;
    %store/vec4 v000002438a5a0910_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000002438a5345a0;
T_7 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v000002438a52e5a0_0, v000002438a5a1590_0, v000002438a5a0cd0_0, v000002438a5a1630_0, v000002438a5a22b0_0, v000002438a5a2030_0, v000002438a5a2210_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000002438a5345a0;
T_8 ;
    %load/vec4 v000002438a5a1db0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000002438a5a1db0_0, 64, 32>, &PV<v000002438a5a1db0_0, 32, 32> {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002438a5a1db0_0, 128, 32>, &PV<v000002438a5a1db0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", &PV<v000002438a5a1db0_0, 128, 32>, &PV<v000002438a5a1db0_0, 0, 32> {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_000002438a5345a0;
T_9 ;
    %wait E_000002438a54cdf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002438a5a1db0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002438a5a1db0_0, 4, 32;
    %load/vec4 v000002438a5a1c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000002438a5a1db0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002438a5a1db0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002438a5a1db0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002438a5a1db0_0, 4, 32;
T_9.0 ;
    %load/vec4 v000002438a5a2030_0;
    %load/vec4 v000002438a5a2030_0;
    %load/vec4 v000002438a5a2210_0;
    %xor;
    %load/vec4 v000002438a5a2030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v000002438a5a1db0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002438a5a1db0_0, 4, 32;
T_9.6 ;
    %load/vec4 v000002438a5a1db0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002438a5a1db0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002438a5345a0;
T_10 ;
    %delay 1000000, 0;
    %vpi_call/w 3 146 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 147 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob062_bugs_mux2_test.sv";
    "dataset_code-complete-iccad2023/Prob062_bugs_mux2_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob062_bugs_mux2/Prob062_bugs_mux2_sample01.sv";
