<html><body><samp><pre>
<!@TC:1661134238>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: TODOC-ECHO-LAPT

# Mon Aug 22 11:10:38 2022

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: TODOC-ECHO-LAPT

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1661134239> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: TODOC-ECHO-LAPT

Implementation : impl1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1661134239> | Running in 64-bit mode 
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v" (library work)
Verilog syntax check successful!
File C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v changed - recompiling
Selecting top level module ci_stim_fpga_wrapper
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v:494:7:494:10:@N:CG364:@XP_MSG">machxo2.v(494)</a><!@TM:1661134239> | Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v:1793:7:1793:11:@N:CG364:@XP_MSG">machxo2.v(1793)</a><!@TM:1661134239> | Synthesizing module OSCH in library work.
Running optimization stage 1 on OSCH .......
Finished optimization stage 1 on OSCH (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:53:7:53:27:@N:CG364:@XP_MSG">ci_stim_fpga.v(53)</a><!@TM:1661134239> | Synthesizing module ci_stim_fpga_wrapper in library work.
Running optimization stage 1 on ci_stim_fpga_wrapper .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:469:1:469:7:@W:CL207:@XP_MSG">ci_stim_fpga.v(469)</a><!@TM:1661134239> | All reachable assignments to r_curr_ena assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:469:1:469:7:@W:CL177:@XP_MSG">ci_stim_fpga.v(469)</a><!@TM:1661134239> | Sharing sequential element r_cat_bot and merging r_cat_top. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:469:1:469:7:@W:CL177:@XP_MSG">ci_stim_fpga.v(469)</a><!@TM:1661134239> | Sharing sequential element r_ano_bot and merging r_ano_top. Add a syn_preserve attribute to the element to prevent sharing.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:307:1:307:7:@A:CL282:@XP_MSG">ci_stim_fpga.v(307)</a><!@TM:1661134239> | Feedback mux created for signal r_led_g. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:307:1:307:7:@A:CL282:@XP_MSG">ci_stim_fpga.v(307)</a><!@TM:1661134239> | Feedback mux created for signal r_led_b. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:307:1:307:7:@W:CL113:@XP_MSG">ci_stim_fpga.v(307)</a><!@TM:1661134239> | Feedback mux created for signal r_init_ok. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL251:@XP_HELP">CL251</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:307:1:307:7:@W:CL251:@XP_MSG">ci_stim_fpga.v(307)</a><!@TM:1661134239> | All reachable assignments to r_init_ok assign 1, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:215:1:215:7:@W:CL190:@XP_MSG">ci_stim_fpga.v(215)</a><!@TM:1661134239> | Optimizing register bit r_idle_val[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:215:1:215:7:@W:CL190:@XP_MSG">ci_stim_fpga.v(215)</a><!@TM:1661134239> | Optimizing register bit r_idle_val[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:261:1:261:7:@W:CL190:@XP_MSG">ci_stim_fpga.v(261)</a><!@TM:1661134239> | Optimizing register bit r_duty_val[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:261:1:261:7:@W:CL190:@XP_MSG">ci_stim_fpga.v(261)</a><!@TM:1661134239> | Optimizing register bit r_duty_val[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:215:1:215:7:@W:CL279:@XP_MSG">ci_stim_fpga.v(215)</a><!@TM:1661134239> | Pruning register bits 23 to 22 of r_idle_val[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:261:1:261:7:@W:CL279:@XP_MSG">ci_stim_fpga.v(261)</a><!@TM:1661134239> | Pruning register bits 23 to 22 of r_duty_val[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on ci_stim_fpga_wrapper (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
Running optimization stage 2 on ci_stim_fpga_wrapper .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:307:1:307:7:@W:CL190:@XP_MSG">ci_stim_fpga.v(307)</a><!@TM:1661134239> | Optimizing register bit r_duty[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:307:1:307:7:@W:CL190:@XP_MSG">ci_stim_fpga.v(307)</a><!@TM:1661134239> | Optimizing register bit r_duty[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:307:1:307:7:@W:CL190:@XP_MSG">ci_stim_fpga.v(307)</a><!@TM:1661134239> | Optimizing register bit r_idle[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:307:1:307:7:@W:CL190:@XP_MSG">ci_stim_fpga.v(307)</a><!@TM:1661134239> | Optimizing register bit r_idle[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:307:1:307:7:@W:CL279:@XP_MSG">ci_stim_fpga.v(307)</a><!@TM:1661134239> | Pruning register bits 23 to 22 of r_idle[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:307:1:307:7:@W:CL279:@XP_MSG">ci_stim_fpga.v(307)</a><!@TM:1661134239> | Pruning register bits 23 to 22 of r_duty[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:261:1:261:7:@W:CL279:@XP_MSG">ci_stim_fpga.v(261)</a><!@TM:1661134239> | Pruning register bits 4 to 2 of r_duty_val[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:215:1:215:7:@W:CL279:@XP_MSG">ci_stim_fpga.v(215)</a><!@TM:1661134239> | Pruning register bits 4 to 2 of r_idle_val[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:489:1:489:7:@N:CL201:@XP_MSG">ci_stim_fpga.v(489)</a><!@TM:1661134239> | Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   100
   101
   110
   111
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:307:1:307:7:@W:CL279:@XP_MSG">ci_stim_fpga.v(307)</a><!@TM:1661134239> | Pruning register bits 4 to 2 of r_duty[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v:307:1:307:7:@W:CL279:@XP_MSG">ci_stim_fpga.v(307)</a><!@TM:1661134239> | Pruning register bits 4 to 2 of r_idle[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on ci_stim_fpga_wrapper (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 100MB)
Running optimization stage 2 on OSCH .......
Finished optimization stage 2 on OSCH (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 100MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 100MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 100MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 22 11:10:38 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: TODOC-ECHO-LAPT

Implementation : impl1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1661134239> | Running in 64-bit mode 
File C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 22 11:10:39 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\synwork\common_impl1_comp.rt.csv:@XP_FILE">common_impl1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 22 11:10:39 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1661134238>
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: TODOC-ECHO-LAPT

Implementation : impl1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1661134240> | Running in 64-bit mode 
File C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\synwork\common_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 22 11:10:40 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1661134238>
# Mon Aug 22 11:10:40 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: TODOC-ECHO-LAPT

Implementation : impl1
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 131MB)

Reading constraint file: C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\sdc\common.sdc
Linked File:  <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\common_impl1_scck.rpt:@XP_FILE">common_impl1_scck.rpt</a>
See clock summary report "C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\common_impl1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1661134242> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1661134242> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1661134242> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

<font color=#A52A2A>@W:<a href="@W:BN287:@XP_HELP">BN287</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\top\ci_stim_fpga.v:489:1:489:7:@W:BN287:@XP_MSG">ci_stim_fpga.v(489)</a><!@TM:1661134242> | Register r_led_r with reset has an initial value of 1. Ignoring initial value.  </font>
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1661134242> | Applying initial value "0" on instance r_run_state. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1661134242> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1661134242> | Applying initial value "1" on instance r_led_b. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1661134242> | Applying initial value "1" on instance r_led_g. 
Encoding state machine r_state[6:0] (in view: work.ci_stim_fpga_wrapper(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   100 -> 0001000
   101 -> 0010000
   110 -> 0100000
   111 -> 1000000

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:3:0:3:1:@W:MT548:@XP_MSG">common.sdc(3)</a><!@TM:1661134242> | Source for clock ck_sw1_a not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:4:0:4:1:@W:MT548:@XP_MSG">common.sdc(4)</a><!@TM:1661134242> | Source for clock ck_sw2_a not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:6:0:6:1:@W:MT548:@XP_MSG">common.sdc(6)</a><!@TM:1661134242> | Source for clock ck_cg_fsm not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:12:0:12:1:@W:MT548:@XP_MSG">common.sdc(12)</a><!@TM:1661134242> | Source for clock ck_div4 not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:18:0:18:1:@W:MT548:@XP_MSG">common.sdc(18)</a><!@TM:1661134242> | Source for clock ck_div64 not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:24:0:24:1:@W:MT548:@XP_MSG">common.sdc(24)</a><!@TM:1661134242> | Source for clock ck_div64x64 not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:30:0:30:1:@W:MT548:@XP_MSG">common.sdc(30)</a><!@TM:1661134242> | Source for clock ck_db not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:36:0:36:1:@W:MT548:@XP_MSG">common.sdc(36)</a><!@TM:1661134242> | Source for clock ck_div64x4 not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:42:0:42:1:@W:MT548:@XP_MSG">common.sdc(42)</a><!@TM:1661134242> | Source for clock ck_slow not found in netlist.</font>

Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1661134242> | Applying syn_allowed_resources blockrams=8 on top level netlist ci_stim_fpga_wrapper  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start       Requested     Requested     Clock        Clock                Clock
Level     Clock       Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------------------
0 -       rootClk     4.0 MHz       250.000       declared     default_clkgroup     165  
=========================================================================================



Clock Load Summary
***********************

            Clock     Source                     Clock Pin       Non-clock Pin     Non-clock Pin
Clock       Load      Pin                        Seq Example     Seq Example       Comb Example 
------------------------------------------------------------------------------------------------
rootClk     165       internal_osc.OSC(OSCH)     r_led_r.C       -                 -            
================================================================================================

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 165 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
<a href="@|L:C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\synwork\common_impl1_prem.srm@|S:internal_osc.OSC@|E:r_state[6]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       internal_osc.OSC     OSCH                   165        r_state[6]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1661134242> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1661134242> | Found issues with constraints. Please check constraint checker report "C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\common_impl1_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 94MB peak: 177MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Aug 22 11:10:42 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1661134238>
# Mon Aug 22 11:10:42 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: TODOC-ECHO-LAPT

Implementation : impl1
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1661134246> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1661134246> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1661134246> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\top\ci_stim_fpga.v:358:1:358:7:@N:MO231:@XP_MSG">ci_stim_fpga.v(358)</a><!@TM:1661134246> | Found counter in view:work.ci_stim_fpga_wrapper(verilog) instance r_idle_cnt[23:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\top\ci_stim_fpga.v:445:1:445:7:@N:MO231:@XP_MSG">ci_stim_fpga.v(445)</a><!@TM:1661134246> | Found counter in view:work.ci_stim_fpga_wrapper(verilog) instance r_duty_cnt[23:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\top\ci_stim_fpga.v:393:1:393:7:@N:MO231:@XP_MSG">ci_stim_fpga.v(393)</a><!@TM:1661134246> | Found counter in view:work.ci_stim_fpga_wrapper(verilog) instance r_interphase_cnt[23:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\top\ci_stim_fpga.v:460:24:460:45:@N:MF179:@XP_MSG">ci_stim_fpga.v(460)</a><!@TM:1661134246> | Found 24 by 24 bit equality operator ('==') w_idle_tmout (in view: work.ci_stim_fpga_wrapper(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\top\ci_stim_fpga.v:464:24:464:45:@N:MF179:@XP_MSG">ci_stim_fpga.v(464)</a><!@TM:1661134246> | Found 24 by 24 bit equality operator ('==') w_duty_tmout (in view: work.ci_stim_fpga_wrapper(verilog))

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 177MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 177MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 176MB peak: 177MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 177MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		   238.31ns		 120 /       165

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 178MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1661134246> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 178MB)

Writing Analyst data base C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\synwork\common_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1661134246> | Writing EDF file: C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\common_impl1.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1661134246> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 183MB peak: 183MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 183MB peak: 184MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 182MB peak: 184MB)

@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1661134246> | Found clock rootClk with period 250.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Mon Aug 22 11:10:45 2022
#


Top view:               ci_stim_fpga_wrapper
Requested Frequency:    4.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\sdc\common.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1661134246> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1661134246> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 238.795

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
rootClk            4.0 MHz       89.2 MHz      250.000       11.205        238.795     declared     default_clkgroup
System             100.0 MHz     NA            10.000        NA            NA          system       system_clkgroup 
====================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
rootClk   rootClk  |  250.000     238.795  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: rootClk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                  Starting                                            Arrival            
Instance          Reference     Type        Pin     Net               Time        Slack  
                  Clock                                                                  
-----------------------------------------------------------------------------------------
r_duty[0]         rootClk       FD1P3DX     Q       r_duty[0]         1.108       238.795
r_idle[0]         rootClk       FD1P3DX     Q       r_idle[0]         1.148       238.795
r_idle[1]         rootClk       FD1P3DX     Q       r_idle[1]         1.108       238.835
r_duty[1]         rootClk       FD1P3DX     Q       r_duty[1]         1.044       238.859
r_duty_cnt[0]     rootClk       FD1P3DX     Q       r_duty_cnt[0]     1.044       238.859
r_duty_cnt[1]     rootClk       FD1P3DX     Q       r_duty_cnt[1]     1.044       238.859
r_idle_cnt[0]     rootClk       FD1P3DX     Q       r_idle_cnt[0]     1.044       238.899
r_idle_cnt[1]     rootClk       FD1P3DX     Q       r_idle_cnt[1]     1.044       238.899
r_duty_cnt[2]     rootClk       FD1P3DX     Q       r_duty_cnt[2]     1.044       239.002
r_duty_cnt[3]     rootClk       FD1P3DX     Q       r_duty_cnt[3]     1.044       239.002
=========================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                               Required            
Instance           Reference     Type        Pin     Net                  Time         Slack  
                   Clock                                                                      
----------------------------------------------------------------------------------------------
r_duty_cnt[23]     rootClk       FD1P3DX     D       r_duty_cnt_s[23]     249.894      238.795
r_idle_cnt[23]     rootClk       FD1P3DX     D       r_idle_cnt_s[23]     249.894      238.795
r_duty_cnt[21]     rootClk       FD1P3DX     D       r_duty_cnt_s[21]     249.894      238.938
r_duty_cnt[22]     rootClk       FD1P3DX     D       r_duty_cnt_s[22]     249.894      238.938
r_idle_cnt[21]     rootClk       FD1P3DX     D       r_idle_cnt_s[21]     249.894      238.938
r_idle_cnt[22]     rootClk       FD1P3DX     D       r_idle_cnt_s[22]     249.894      238.938
r_duty_cnt[19]     rootClk       FD1P3DX     D       r_duty_cnt_s[19]     249.894      239.080
r_duty_cnt[20]     rootClk       FD1P3DX     D       r_duty_cnt_s[20]     249.894      239.080
r_idle_cnt[19]     rootClk       FD1P3DX     D       r_idle_cnt_s[19]     249.894      239.080
r_idle_cnt[20]     rootClk       FD1P3DX     D       r_idle_cnt_s[20]     249.894      239.080
==============================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\common_impl1.srr:srsfC:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\common_impl1.srs:fp:32698:39232:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      250.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         249.894

    - Propagation time:                      11.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     238.795

    Number of logic level(s):                21
    Starting point:                          r_duty[0] / Q
    Ending point:                            r_duty_cnt[23] / D
    The start point is clocked by            rootClk [rising] (rise=0.000 fall=125.000 period=250.000) on pin CK
    The end   point is clocked by            rootClk [rising] (rise=0.000 fall=125.000 period=250.000) on pin CK

Instance / Net                                 Pin      Pin               Arrival      No. of    
Name                              Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------
r_duty[0]                         FD1P3DX      Q        Out     1.108     1.108 r      -         
r_duty[0]                         Net          -        -       -         -            3         
w_duty_tmout_0_I_1_0              CCU2D        D1       In      0.000     1.108 r      -         
w_duty_tmout_0_I_1_0              CCU2D        COUT     Out     1.544     2.652 r      -         
w_duty_tmout_0_data_tmp[0]        Net          -        -       -         -            1         
w_duty_tmout_0_I_9_0              CCU2D        CIN      In      0.000     2.652 r      -         
w_duty_tmout_0_I_9_0              CCU2D        COUT     Out     0.143     2.795 r      -         
w_duty_tmout_0_data_tmp[2]        Net          -        -       -         -            1         
w_duty_tmout_0_I_27_0             CCU2D        CIN      In      0.000     2.795 r      -         
w_duty_tmout_0_I_27_0             CCU2D        COUT     Out     0.143     2.938 r      -         
w_duty_tmout_0_data_tmp[4]        Net          -        -       -         -            1         
w_duty_tmout_0_I_33_0             CCU2D        CIN      In      0.000     2.938 r      -         
w_duty_tmout_0_I_33_0             CCU2D        COUT     Out     0.143     3.081 r      -         
w_duty_tmout_0_data_tmp[6]        Net          -        -       -         -            1         
w_duty_tmout_0_I_21_0             CCU2D        CIN      In      0.000     3.081 r      -         
w_duty_tmout_0_I_21_0             CCU2D        COUT     Out     0.143     3.224 r      -         
w_duty_tmout_0_data_tmp[8]        Net          -        -       -         -            1         
w_duty_tmout_0_I_57_0             CCU2D        CIN      In      0.000     3.224 r      -         
w_duty_tmout_0_I_57_0             CCU2D        COUT     Out     0.143     3.366 r      -         
w_duty_tmout_0_data_tmp[10]       Net          -        -       -         -            1         
w_duty_tmout_0_I_45_0             CCU2D        CIN      In      0.000     3.366 r      -         
w_duty_tmout_0_I_45_0             CCU2D        S1       Out     1.725     5.091 r      -         
w_duty_tmout_0_data_tmp_i[11]     Net          -        -       -         -            4         
r_duty_cnt15_i                    ORCALUT4     D        In      0.000     5.091 r      -         
r_duty_cnt15_i                    ORCALUT4     Z        Out     1.344     6.435 f      -         
r_duty_cnt                        Net          -        -       -         -            25        
r_duty_cnt_cry_0[0]               CCU2D        A1       In      0.000     6.435 f      -         
r_duty_cnt_cry_0[0]               CCU2D        COUT     Out     1.544     7.980 r      -         
r_duty_cnt_cry[0]                 Net          -        -       -         -            1         
r_duty_cnt_cry_0[1]               CCU2D        CIN      In      0.000     7.980 r      -         
r_duty_cnt_cry_0[1]               CCU2D        COUT     Out     0.143     8.123 r      -         
r_duty_cnt_cry[2]                 Net          -        -       -         -            1         
r_duty_cnt_cry_0[3]               CCU2D        CIN      In      0.000     8.123 r      -         
r_duty_cnt_cry_0[3]               CCU2D        COUT     Out     0.143     8.265 r      -         
r_duty_cnt_cry[4]                 Net          -        -       -         -            1         
r_duty_cnt_cry_0[5]               CCU2D        CIN      In      0.000     8.265 r      -         
r_duty_cnt_cry_0[5]               CCU2D        COUT     Out     0.143     8.408 r      -         
r_duty_cnt_cry[6]                 Net          -        -       -         -            1         
r_duty_cnt_cry_0[7]               CCU2D        CIN      In      0.000     8.408 r      -         
r_duty_cnt_cry_0[7]               CCU2D        COUT     Out     0.143     8.551 r      -         
r_duty_cnt_cry[8]                 Net          -        -       -         -            1         
r_duty_cnt_cry_0[9]               CCU2D        CIN      In      0.000     8.551 r      -         
r_duty_cnt_cry_0[9]               CCU2D        COUT     Out     0.143     8.694 r      -         
r_duty_cnt_cry[10]                Net          -        -       -         -            1         
r_duty_cnt_cry_0[11]              CCU2D        CIN      In      0.000     8.694 r      -         
r_duty_cnt_cry_0[11]              CCU2D        COUT     Out     0.143     8.837 r      -         
r_duty_cnt_cry[12]                Net          -        -       -         -            1         
r_duty_cnt_cry_0[13]              CCU2D        CIN      In      0.000     8.837 r      -         
r_duty_cnt_cry_0[13]              CCU2D        COUT     Out     0.143     8.979 r      -         
r_duty_cnt_cry[14]                Net          -        -       -         -            1         
r_duty_cnt_cry_0[15]              CCU2D        CIN      In      0.000     8.979 r      -         
r_duty_cnt_cry_0[15]              CCU2D        COUT     Out     0.143     9.122 r      -         
r_duty_cnt_cry[16]                Net          -        -       -         -            1         
r_duty_cnt_cry_0[17]              CCU2D        CIN      In      0.000     9.122 r      -         
r_duty_cnt_cry_0[17]              CCU2D        COUT     Out     0.143     9.265 r      -         
r_duty_cnt_cry[18]                Net          -        -       -         -            1         
r_duty_cnt_cry_0[19]              CCU2D        CIN      In      0.000     9.265 r      -         
r_duty_cnt_cry_0[19]              CCU2D        COUT     Out     0.143     9.408 r      -         
r_duty_cnt_cry[20]                Net          -        -       -         -            1         
r_duty_cnt_cry_0[21]              CCU2D        CIN      In      0.000     9.408 r      -         
r_duty_cnt_cry_0[21]              CCU2D        COUT     Out     0.143     9.551 r      -         
r_duty_cnt_cry[22]                Net          -        -       -         -            1         
r_duty_cnt_s_0[23]                CCU2D        CIN      In      0.000     9.551 r      -         
r_duty_cnt_s_0[23]                CCU2D        S0       Out     1.549     11.100 r     -         
r_duty_cnt_s[23]                  Net          -        -       -         -            1         
r_duty_cnt[23]                    FD1P3DX      D        In      0.000     11.100 r     -         
=================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:51:0:51:1:@W:MT447:@XP_MSG">common.sdc(51)</a><!@TM:1661134246> | Timing constraint (from [get_clocks rootClk] to [get_clocks ck_sw1_a]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:52:0:52:1:@W:MT447:@XP_MSG">common.sdc(52)</a><!@TM:1661134246> | Timing constraint (from [get_clocks ck_sw1_a] to [get_clocks rootClk]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:53:0:53:1:@W:MT447:@XP_MSG">common.sdc(53)</a><!@TM:1661134246> | Timing constraint (from [get_clocks rootClk] to [get_clocks ck_sw2_a]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:54:0:54:1:@W:MT447:@XP_MSG">common.sdc(54)</a><!@TM:1661134246> | Timing constraint (from [get_clocks ck_sw2_a] to [get_clocks rootClk]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:55:0:55:1:@W:MT447:@XP_MSG">common.sdc(55)</a><!@TM:1661134246> | Timing constraint (from [get_clocks ck_sw1_a] to [get_clocks ck_sw2_a]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:56:0:56:1:@W:MT447:@XP_MSG">common.sdc(56)</a><!@TM:1661134246> | Timing constraint (from [get_clocks ck_sw2_a] to [get_clocks ck_sw1_a]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:57:0:57:1:@W:MT447:@XP_MSG">common.sdc(57)</a><!@TM:1661134246> | Timing constraint (from [get_clocks ck_div4] to [get_clocks ck_cg_fsm]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\db\sdc\common.sdc:58:0:58:1:@W:MT447:@XP_MSG">common.sdc(58)</a><!@TM:1661134246> | Timing constraint (from [get_clocks ck_cg_fsm] to [get_clocks ck_div4]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 183MB peak: 184MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 183MB peak: 184MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report</a>
Part: lcmxo2_2000ze-1

Register bits: 165 of 2112 (8%)
PIC Latch:       0
I/O cells:       17


Details:
CCU2D:          53
FD1P3AY:        2
FD1P3DX:        115
FD1S3BX:        1
FD1S3DX:        46
GSR:            1
IB:             9
INV:            2
OB:             8
OFS1P3DX:       1
ORCALUT4:       118
OSCH:           1
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 68MB peak: 184MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Mon Aug 22 11:10:46 2022

###########################################################]

</pre></samp></body></html>
