# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../unidadDeControl.srcs/sources_1/new/paqueteHardware.vhd" \
"../../../../unidadDeControl.srcs/sources_1/new/registro.vhd" \
"../../../../unidadDeControl.srcs/sim_1/new/registro_TB.vhd" \

# Do not sort compile order
nosort
