--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-10-12, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91979 paths analyzed, 3670 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.998 - 1.097)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X113Y127.A6    net (fanout=11)       2.293   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_7
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.723ns logic, 3.799ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.998 - 1.097)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X113Y127.A6    net (fanout=11)       2.293   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_6
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.723ns logic, 3.799ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.998 - 1.097)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X113Y127.A6    net (fanout=11)       2.293   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_5
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.723ns logic, 3.799ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.998 - 1.097)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.BQ     Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X113Y127.A6    net (fanout=11)       2.293   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_4
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.723ns logic, 3.799ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.566ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (1.511 - 1.546)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSpan_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y128.CQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X122Y129.A1    net (fanout=4)        0.742   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X122Y129.COUT  Topcya                0.410   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.AMUX  Tcina                 0.247   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A4    net (fanout=4)        0.894   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_4
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (1.424ns logic, 3.142ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.566ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (1.511 - 1.546)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSpan_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y128.CQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X122Y129.A1    net (fanout=4)        0.742   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X122Y129.COUT  Topcya                0.410   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.AMUX  Tcina                 0.247   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A4    net (fanout=4)        0.894   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_7
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (1.424ns logic, 3.142ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.566ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (1.511 - 1.546)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSpan_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y128.CQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X122Y129.A1    net (fanout=4)        0.742   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X122Y129.COUT  Topcya                0.410   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.AMUX  Tcina                 0.247   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A4    net (fanout=4)        0.894   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_5
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (1.424ns logic, 3.142ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.566ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (1.511 - 1.546)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_refFreeSpan_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y128.CQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X122Y129.A1    net (fanout=4)        0.742   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X122Y129.COUT  Topcya                0.410   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.AMUX  Tcina                 0.247   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A4    net (fanout=4)        0.894   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_6
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (1.424ns logic, 3.142ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.511 - 1.547)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_refFreeSpan_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y127.DQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X122Y129.A2    net (fanout=4)        0.739   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X122Y129.COUT  Topcya                0.410   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.AMUX  Tcina                 0.247   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A4    net (fanout=4)        0.894   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_5
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (1.424ns logic, 3.139ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.511 - 1.547)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_refFreeSpan_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y127.DQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X122Y129.A2    net (fanout=4)        0.739   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X122Y129.COUT  Topcya                0.410   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.AMUX  Tcina                 0.247   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A4    net (fanout=4)        0.894   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_7
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (1.424ns logic, 3.139ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.511 - 1.547)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_refFreeSpan_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y127.DQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X122Y129.A2    net (fanout=4)        0.739   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X122Y129.COUT  Topcya                0.410   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.AMUX  Tcina                 0.247   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A4    net (fanout=4)        0.894   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_4
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (1.424ns logic, 3.139ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.511 - 1.547)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_refFreeSpan_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y127.DQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X122Y129.A2    net (fanout=4)        0.739   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X122Y129.COUT  Topcya                0.410   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<3>
    SLICE_X122Y130.AMUX  Tcina                 0.247   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A4    net (fanout=4)        0.894   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d50_cy<4>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_6
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (1.424ns logic, 3.139ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.511 - 1.547)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_0 to ftop/ctop/inf/cp/timeServ_refFreeSpan_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y126.AQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_0
    SLICE_X125Y128.A3    net (fanout=3)        0.723   ftop/ctop/inf/cp/timeServ_refFromRise<0>
    SLICE_X125Y128.COUT  Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X125Y129.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X125Y129.BMUX  Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A3    net (fanout=4)        0.930   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_7
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (1.391ns logic, 3.159ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.511 - 1.547)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_0 to ftop/ctop/inf/cp/timeServ_refFreeSpan_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y126.AQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_0
    SLICE_X125Y128.A3    net (fanout=3)        0.723   ftop/ctop/inf/cp/timeServ_refFromRise<0>
    SLICE_X125Y128.COUT  Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X125Y129.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X125Y129.BMUX  Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A3    net (fanout=4)        0.930   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_6
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (1.391ns logic, 3.159ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.511 - 1.547)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_0 to ftop/ctop/inf/cp/timeServ_refFreeSpan_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y126.AQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_0
    SLICE_X125Y128.A3    net (fanout=3)        0.723   ftop/ctop/inf/cp/timeServ_refFromRise<0>
    SLICE_X125Y128.COUT  Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X125Y129.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X125Y129.BMUX  Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A3    net (fanout=4)        0.930   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_5
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (1.391ns logic, 3.159ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.511 - 1.547)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_0 to ftop/ctop/inf/cp/timeServ_refFreeSpan_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y126.AQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_0
    SLICE_X125Y128.A3    net (fanout=3)        0.723   ftop/ctop/inf/cp/timeServ_refFromRise<0>
    SLICE_X125Y128.COUT  Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X125Y129.CIN   net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<3>
    SLICE_X125Y129.BMUX  Tcinb                 0.215   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A3    net (fanout=4)        0.930   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_4
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (1.391ns logic, 3.159ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_27 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (1.511 - 1.541)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_27 to ftop/ctop/inf/cp/timeServ_refFreeSpan_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y132.DQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<27>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_27
    SLICE_X125Y129.B3    net (fanout=4)        0.839   ftop/ctop/inf/cp/timeServ_refFromRise<27>
    SLICE_X125Y129.BMUX  Topbb                 0.505   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A3    net (fanout=4)        0.930   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_4
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (1.272ns logic, 3.275ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_27 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (1.511 - 1.541)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_27 to ftop/ctop/inf/cp/timeServ_refFreeSpan_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y132.DQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<27>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_27
    SLICE_X125Y129.B3    net (fanout=4)        0.839   ftop/ctop/inf/cp/timeServ_refFromRise<27>
    SLICE_X125Y129.BMUX  Topbb                 0.505   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A3    net (fanout=4)        0.930   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_7
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (1.272ns logic, 3.275ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_27 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (1.511 - 1.541)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_27 to ftop/ctop/inf/cp/timeServ_refFreeSpan_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y132.DQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<27>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_27
    SLICE_X125Y129.B3    net (fanout=4)        0.839   ftop/ctop/inf/cp/timeServ_refFromRise<27>
    SLICE_X125Y129.BMUX  Topbb                 0.505   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A3    net (fanout=4)        0.930   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_5
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (1.272ns logic, 3.275ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_27 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (1.511 - 1.541)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_27 to ftop/ctop/inf/cp/timeServ_refFreeSpan_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y132.DQ    Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<27>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_27
    SLICE_X125Y129.B3    net (fanout=4)        0.839   ftop/ctop/inf/cp/timeServ_refFromRise<27>
    SLICE_X125Y129.BMUX  Topbb                 0.505   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_lut<5>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A3    net (fanout=4)        0.930   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULE_199800000___d48_INV_1061_o_cy<5>
    SLICE_X113Y127.A     Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X107Y111.CE    net (fanout=28)       1.506   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X107Y111.CLK   Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_6
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (1.272ns logic, 3.275ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refPerCount_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsDrive (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refPerCount_23 to ftop/ctop/inf/cp/timeServ_ppsDrive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.DQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refPerCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_23
    SLICE_X109Y130.C6    net (fanout=2)        0.043   ftop/ctop/inf/cp/timeServ_refPerCount<23>
    SLICE_X109Y130.CLK   Tah         (-Th)     0.056   ftop/ctop/inf/cp/timeServ_ppsDrive
                                                       ftop/ctop/inf/cp/timeServ_ppsDrive$D_IN34
                                                       ftop/ctop/inf/cp/timeServ_ppsDrive
    -------------------------------------------------  ---------------------------
    Total                                      0.102ns (0.059ns logic, 0.043ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dLastState (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.519 - 0.482)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2 to ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dLastState
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y105.BQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2
                                                       ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2
    SLICE_X70Y106.AX     net (fanout=3)        0.108   ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2
    SLICE_X70Y106.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dLastState
                                                       ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dLastState
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.022ns logic, 0.108ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_11 (FF)
  Destination:          ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_11 to ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y106.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<11>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_11
    SLICE_X60Y106.AX     net (fanout=1)        0.094   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<11>
    SLICE_X60Y106.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<14>
                                                       ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_11 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.503 - 0.467)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_11 to ftop/ctop/inf/cp/timeServ_now_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y118.DQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refSecCount<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_11
    SLICE_X102Y119.DX    net (fanout=3)        0.110   ftop/ctop/inf/cp/timeServ_refSecCount<11>
    SLICE_X102Y119.CLK   Tckdi       (-Th)     0.089   ftop/ctop/cpNow<43>
                                                       ftop/ctop/inf/cp/timeServ_now_43
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.026ns logic, 0.110ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_9 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.503 - 0.467)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_9 to ftop/ctop/inf/cp/timeServ_now_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y118.BQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refSecCount<11>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_9
    SLICE_X102Y119.BX    net (fanout=3)        0.110   ftop/ctop/inf/cp/timeServ_refSecCount<9>
    SLICE_X102Y119.CLK   Tckdi       (-Th)     0.089   ftop/ctop/cpNow<43>
                                                       ftop/ctop/inf/cp/timeServ_now_41
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.026ns logic, 0.110ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.493 - 0.458)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_1 to ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y110.BQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_1
    SLICE_X108Y111.BX    net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<1>
    SLICE_X108Y111.CLK   Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_1
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.026ns logic, 0.110ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_3 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.493 - 0.458)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_3 to ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y110.DQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_3
    SLICE_X108Y111.DX    net (fanout=4)        0.115   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
    SLICE_X108Y111.CLK   Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_3
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.026ns logic, 0.115ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_6 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_6 to ftop/ctop/inf/itc0/now/sDataSyncIn_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y125.CQ    Tcko                  0.098   ftop/ctop/cpNow<7>
                                                       ftop/ctop/inf/cp/timeServ_now_6
    SLICE_X115Y124.CX    net (fanout=2)        0.097   ftop/ctop/cpNow<6>
    SLICE_X115Y124.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/itc0/now/sDataSyncIn<7>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_6
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_4 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_4 to ftop/ctop/inf/itc0/now/sDataSyncIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y125.AQ    Tcko                  0.098   ftop/ctop/cpNow<7>
                                                       ftop/ctop/inf/cp/timeServ_now_4
    SLICE_X115Y124.AX    net (fanout=2)        0.098   ftop/ctop/cpNow<4>
    SLICE_X115Y124.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/itc0/now/sDataSyncIn<7>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_4
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.503 - 0.467)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_23 to ftop/ctop/inf/cp/timeServ_now_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.DQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refSecCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_23
    SLICE_X102Y122.D5    net (fanout=3)        0.129   ftop/ctop/inf/cp/timeServ_refSecCount<23>
    SLICE_X102Y122.CLK   Tah         (-Th)     0.100   ftop/ctop/cpNow<59>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount<23>_rt
                                                       ftop/ctop/inf/cp/timeServ_now_55
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.015ns logic, 0.129ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_7 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_7 to ftop/ctop/inf/itc0/now/sDataSyncIn_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y125.DQ    Tcko                  0.098   ftop/ctop/cpNow<7>
                                                       ftop/ctop/inf/cp/timeServ_now_7
    SLICE_X115Y124.DX    net (fanout=2)        0.098   ftop/ctop/cpNow<7>
    SLICE_X115Y124.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/itc0/now/sDataSyncIn<7>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_7
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y106.CQ    Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    SLICE_X101Y106.C5    net (fanout=2)        0.066   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
    SLICE_X101Y106.CLK   Tah         (-Th)     0.056   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[2]_xor_20_OUT_1_xo<0>1
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_33 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.492 - 0.457)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_33 to ftop/ctop/inf/itc0/now/sDataSyncIn_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y116.BQ    Tcko                  0.115   ftop/ctop/cpNow<35>
                                                       ftop/ctop/inf/cp/timeServ_now_33
    SLICE_X111Y115.BX    net (fanout=2)        0.104   ftop/ctop/cpNow<33>
    SLICE_X111Y115.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/itc0/now/sDataSyncIn<35>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_33
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.039ns logic, 0.104ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_35 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.492 - 0.457)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_35 to ftop/ctop/inf/itc0/now/sDataSyncIn_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y116.DQ    Tcko                  0.115   ftop/ctop/cpNow<35>
                                                       ftop/ctop/inf/cp/timeServ_now_35
    SLICE_X111Y115.DX    net (fanout=2)        0.105   ftop/ctop/cpNow<35>
    SLICE_X111Y115.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/itc0/now/sDataSyncIn<35>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_35
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.039ns logic, 0.105ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_5 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.493 - 0.459)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_5 to ftop/ctop/inf/cp/timeServ_refFreeSamp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y111.BQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refFreeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_5
    SLICE_X108Y111.B5    net (fanout=4)        0.127   ftop/ctop/inf/cp/timeServ_refFreeCount<5>
    SLICE_X108Y111.CLK   Tah         (-Th)     0.099   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount<5>_rt
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_5
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.016ns logic, 0.127ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_34 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.492 - 0.457)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_34 to ftop/ctop/inf/itc0/now/sDataSyncIn_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y116.CQ    Tcko                  0.115   ftop/ctop/cpNow<35>
                                                       ftop/ctop/inf/cp/timeServ_now_34
    SLICE_X111Y115.CX    net (fanout=2)        0.106   ftop/ctop/cpNow<34>
    SLICE_X111Y115.CLK   Tckdi       (-Th)     0.076   ftop/ctop/inf/itc0/now/sDataSyncIn<35>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_34
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.039ns logic, 0.106ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y101.AQ    Tcko                  0.115   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    SLICE_X108Y101.A5    net (fanout=3)        0.072   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    SLICE_X108Y101.CLK   Tah         (-Th)     0.076   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/itc0/now/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/itc0/now/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/itc0/now/sync/sToggleReg to ftop/ctop/inf/itc0/now/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y119.AQ    Tcko                  0.115   ftop/ctop/inf/itc0/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc0/now/sync/sToggleReg
    SLICE_X126Y119.A5    net (fanout=3)        0.072   ftop/ctop/inf/itc0/now/sync/sToggleReg
    SLICE_X126Y119.CLK   Tah         (-Th)     0.076   ftop/ctop/inf/itc0/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc0/now/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/itc0/now/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/itc1/now/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/itc1/now/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/itc1/now/sync/sToggleReg to ftop/ctop/inf/itc1/now/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y136.AQ    Tcko                  0.115   ftop/ctop/inf/itc1/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc1/now/sync/sToggleReg
    SLICE_X116Y136.A5    net (fanout=3)        0.072   ftop/ctop/inf/itc1/now/sync/sToggleReg
    SLICE_X116Y136.CLK   Tah         (-Th)     0.076   ftop/ctop/inf/itc1/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc1/now/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/itc1/now/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y135.AQ    Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg
    SLICE_X121Y135.A5    net (fanout=3)        0.071   ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg
    SLICE_X121Y135.CLK   Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk$O_BUFG/I0
  Logical resource: ftop/sys0_clk$O_BUFG/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ftop/sys0_clk$O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_4/SR
  Location pin: SLICE_X50Y101.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_0/SR
  Location pin: SLICE_X50Y101.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_5/SR
  Location pin: SLICE_X50Y101.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_1/SR
  Location pin: SLICE_X50Y101.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_6/SR
  Location pin: SLICE_X50Y101.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_2/SR
  Location pin: SLICE_X50Y101.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_7/SR
  Location pin: SLICE_X50Y101.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_3/SR
  Location pin: SLICE_X50Y101.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14357493 paths analyzed, 136694 endpoints analyzed, 128 failing endpoints
 128 timing errors detected. (127 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   9.095ns.
--------------------------------------------------------------------------------
Slack (setup path):     -1.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_2_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.941ns (Levels of Logic = 9)
  Clock Path Skew:      -0.085ns (1.042 - 1.127)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_2_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_2_reqF_cntr_r
    SLICE_X60Y69.C2      net (fanout=75)       0.980   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
    SLICE_X60Y69.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_lastControlOp<3>
                                                       ftop/ctop/inf/cp/NOT_wci_2_busy_16_865_AND_0_OR_wci_2_wReset_n__ETC___d2870_REPLICA_339
    SLICE_X71Y73.D6      net (fanout=3)        0.869   ftop/ctop/inf/cp/NOT_wci_2_busy_16_865_AND_0_OR_wci_2_wReset_n__ETC___d2870_REPLICA_339
    SLICE_X71Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_4_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CE      net (fanout=4)        0.665   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    -------------------------------------------------  ---------------------------
    Total                                      8.941ns (1.607ns logic, 7.334ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.941ns (Levels of Logic = 9)
  Clock Path Skew:      -0.084ns (1.042 - 1.126)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y70.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X59Y71.C3      net (fanout=75)       1.071   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X59Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<30>
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_411
    SLICE_X71Y73.B6      net (fanout=2)        0.797   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_411
    SLICE_X71Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CE      net (fanout=4)        0.665   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    -------------------------------------------------  ---------------------------
    Total                                      8.941ns (1.588ns logic, 7.353ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_2_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.935ns (Levels of Logic = 9)
  Clock Path Skew:      -0.090ns (1.037 - 1.127)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_2_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y70.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_2_reqF_cntr_r
    SLICE_X60Y69.C2      net (fanout=75)       0.980   ftop/ctop/inf/cp/wci_2_reqF_cntr_r
    SLICE_X60Y69.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_lastControlOp<3>
                                                       ftop/ctop/inf/cp/NOT_wci_2_busy_16_865_AND_0_OR_wci_2_wReset_n__ETC___d2870_REPLICA_339
    SLICE_X71Y73.D6      net (fanout=3)        0.869   ftop/ctop/inf/cp/NOT_wci_2_busy_16_865_AND_0_OR_wci_2_wReset_n__ETC___d2870_REPLICA_339
    SLICE_X71Y73.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_4_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CE      net (fanout=4)        0.659   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    -------------------------------------------------  ---------------------------
    Total                                      8.935ns (1.607ns logic, 7.328ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.935ns (Levels of Logic = 9)
  Clock Path Skew:      -0.089ns (1.037 - 1.126)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y70.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X59Y71.C3      net (fanout=75)       1.071   ftop/ctop/inf/cp/wci_10_reqF_cntr_r
    SLICE_X59Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<30>
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_411
    SLICE_X71Y73.B6      net (fanout=2)        0.797   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_411
    SLICE_X71Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CE      net (fanout=4)        0.659   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    -------------------------------------------------  ---------------------------
    Total                                      8.935ns (1.588ns logic, 7.347ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_9_wReset_n (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.933ns (Levels of Logic = 9)
  Clock Path Skew:      -0.083ns (1.042 - 1.125)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_9_wReset_n to ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_9_wReset_n
                                                       ftop/ctop/inf/cp/wci_9_wReset_n
    SLICE_X60Y67.B4      net (fanout=33)       0.870   ftop/ctop/inf/cp/wci_9_wReset_n
    SLICE_X60Y67.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_wStatus<27>
                                                       ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.B4      net (fanout=2)        0.990   ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CE      net (fanout=4)        0.665   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    -------------------------------------------------  ---------------------------
    Total                                      8.933ns (1.588ns logic, 7.345ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_9_wReset_n (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.927ns (Levels of Logic = 9)
  Clock Path Skew:      -0.088ns (1.037 - 1.125)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_9_wReset_n to ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_9_wReset_n
                                                       ftop/ctop/inf/cp/wci_9_wReset_n
    SLICE_X60Y67.B4      net (fanout=33)       0.870   ftop/ctop/inf/cp/wci_9_wReset_n
    SLICE_X60Y67.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_wStatus<27>
                                                       ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.B4      net (fanout=2)        0.990   ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CE      net (fanout=4)        0.659   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    -------------------------------------------------  ---------------------------
    Total                                      8.927ns (1.588ns logic, 7.339ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_9_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.928ns (Levels of Logic = 9)
  Clock Path Skew:      -0.081ns (1.042 - 1.123)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_9_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y67.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_9_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_9_reqF_cntr_r
    SLICE_X60Y67.B3      net (fanout=83)       0.865   ftop/ctop/inf/cp/wci_9_reqF_cntr_r
    SLICE_X60Y67.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_wStatus<27>
                                                       ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.B4      net (fanout=2)        0.990   ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CE      net (fanout=4)        0.665   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    -------------------------------------------------  ---------------------------
    Total                                      8.928ns (1.588ns logic, 7.340ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_9_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.922ns (Levels of Logic = 9)
  Clock Path Skew:      -0.086ns (1.037 - 1.123)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_9_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y67.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_9_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_9_reqF_cntr_r
    SLICE_X60Y67.B3      net (fanout=83)       0.865   ftop/ctop/inf/cp/wci_9_reqF_cntr_r
    SLICE_X60Y67.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_wStatus<27>
                                                       ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.B4      net (fanout=2)        0.990   ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CE      net (fanout=4)        0.659   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    -------------------------------------------------  ---------------------------
    Total                                      8.922ns (1.588ns logic, 7.334ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_9_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.861ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (1.042 - 1.124)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_9_respF/empty_reg to ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y68.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_9_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/wci_9_respF/empty_reg
    SLICE_X60Y67.B5      net (fanout=39)       0.798   ftop/ctop/inf/cp/wci_9_respF$EMPTY_N
    SLICE_X60Y67.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_wStatus<27>
                                                       ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.B4      net (fanout=2)        0.990   ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CE      net (fanout=4)        0.665   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    -------------------------------------------------  ---------------------------
    Total                                      8.861ns (1.588ns logic, 7.273ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_9_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.855ns (Levels of Logic = 9)
  Clock Path Skew:      -0.087ns (1.037 - 1.124)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_9_respF/empty_reg to ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y68.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_9_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/wci_9_respF/empty_reg
    SLICE_X60Y67.B5      net (fanout=39)       0.798   ftop/ctop/inf/cp/wci_9_respF$EMPTY_N
    SLICE_X60Y67.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_wStatus<27>
                                                       ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.B4      net (fanout=2)        0.990   ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CE      net (fanout=4)        0.659   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    -------------------------------------------------  ---------------------------
    Total                                      8.855ns (1.588ns logic, 7.267ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.818ns (Levels of Logic = 9)
  Clock Path Skew:      -0.083ns (1.042 - 1.125)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_busy to ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y70.AQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_10_busy
                                                       ftop/ctop/inf/cp/wci_10_busy
    SLICE_X59Y71.C4      net (fanout=41)       0.904   ftop/ctop/inf/cp/wci_10_busy
    SLICE_X59Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<30>
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_411
    SLICE_X71Y73.B6      net (fanout=2)        0.797   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_411
    SLICE_X71Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CE      net (fanout=4)        0.665   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    -------------------------------------------------  ---------------------------
    Total                                      8.818ns (1.632ns logic, 7.186ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_10_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.812ns (Levels of Logic = 9)
  Clock Path Skew:      -0.088ns (1.037 - 1.125)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_10_busy to ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y70.AQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_10_busy
                                                       ftop/ctop/inf/cp/wci_10_busy
    SLICE_X59Y71.C4      net (fanout=41)       0.904   ftop/ctop/inf/cp/wci_10_busy
    SLICE_X59Y71.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_respF$D_OUT<30>
                                                       ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_411
    SLICE_X71Y73.B6      net (fanout=2)        0.797   ftop/ctop/inf/cp/NOT_wci_10_busy_636_913_AND_0_OR_wci_10_wReset_ETC___d2918_REPLICA_411
    SLICE_X71Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CE      net (fanout=4)        0.659   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    -------------------------------------------------  ---------------------------
    Total                                      8.812ns (1.632ns logic, 7.180ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_9_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.799ns (Levels of Logic = 9)
  Clock Path Skew:      -0.084ns (1.042 - 1.126)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_9_busy to ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y69.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_9_busy
                                                       ftop/ctop/inf/cp/wci_9_busy
    SLICE_X60Y67.B6      net (fanout=38)       0.736   ftop/ctop/inf/cp/wci_9_busy
    SLICE_X60Y67.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_wStatus<27>
                                                       ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.B4      net (fanout=2)        0.990   ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CE      net (fanout=4)        0.665   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    -------------------------------------------------  ---------------------------
    Total                                      8.799ns (1.588ns logic, 7.211ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_9_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.793ns (Levels of Logic = 9)
  Clock Path Skew:      -0.089ns (1.037 - 1.126)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_9_busy to ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y69.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_9_busy
                                                       ftop/ctop/inf/cp/wci_9_busy
    SLICE_X60Y67.B6      net (fanout=38)       0.736   ftop/ctop/inf/cp/wci_9_busy
    SLICE_X60Y67.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_7_wStatus<27>
                                                       ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.B4      net (fanout=2)        0.990   ftop/ctop/inf/cp/NOT_wci_9_busy_496_907_AND_0_OR_wci_9_wReset_n_ETC___d2912_REPLICA_482
    SLICE_X71Y73.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401_2_f8
    SLICE_X57Y74.D6      net (fanout=4)        0.803   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401
    SLICE_X57Y74.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<67>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T1
    SLICE_X62Y76.B2      net (fanout=36)       0.890   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E8_F_T_T
    SLICE_X62Y76.B       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead16
    SLICE_X62Y76.A       Tilo                  0.068   flash_addr_1_OBUF
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C5      net (fanout=1)        0.569   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead18
    SLICE_X65Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D5      net (fanout=4)        0.992   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead19
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CE      net (fanout=4)        0.659   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    -------------------------------------------------  ---------------------------
    Total                                      8.793ns (1.588ns logic, 7.205ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.792ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (1.042 - 1.121)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_busy to ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y67.CQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_busy
                                                       ftop/ctop/inf/cp/wci_3_busy
    SLICE_X66Y69.A3      net (fanout=37)       0.524   ftop/ctop/inf/cp/wci_3_busy
    SLICE_X66Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF$FULL_N_AND_4193_o1
    SLICE_X70Y75.D1      net (fanout=2)        0.894   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF$FULL_N_AND_4193_o
    SLICE_X70Y75.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/cpReq<22>_REPLICA_17
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X58Y75.D6      net (fanout=12)       0.720   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X58Y75.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$D_OUT<31>
                                                       ftop/ctop/inf/cp/_n13611<34>21
    SLICE_X56Y75.C6      net (fanout=80)       0.345   ftop/ctop/inf/cp/_n13611<34>2
    SLICE_X56Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<19>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E3_F_F_F_T1
    SLICE_X65Y77.B1      net (fanout=6)        1.209   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E3_F_F_F_T
    SLICE_X65Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/dispatched
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X67Y77.C3      net (fanout=1)        0.458   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X67Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<36>_REPLICA_294
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X84Y79.D3      net (fanout=4)        0.929   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CE      net (fanout=4)        0.665   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    -------------------------------------------------  ---------------------------
    Total                                      8.792ns (1.607ns logic, 7.185ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.786ns (Levels of Logic = 9)
  Clock Path Skew:      -0.084ns (1.037 - 1.121)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_busy to ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y67.CQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_busy
                                                       ftop/ctop/inf/cp/wci_3_busy
    SLICE_X66Y69.A3      net (fanout=37)       0.524   ftop/ctop/inf/cp/wci_3_busy
    SLICE_X66Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_2_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF$FULL_N_AND_4193_o1
    SLICE_X70Y75.D1      net (fanout=2)        0.894   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF$FULL_N_AND_4193_o
    SLICE_X70Y75.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/cpReq<22>_REPLICA_17
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8
    SLICE_X58Y75.D6      net (fanout=12)       0.720   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793
    SLICE_X58Y75.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_respF$D_OUT<31>
                                                       ftop/ctop/inf/cp/_n13611<34>21
    SLICE_X56Y75.C6      net (fanout=80)       0.345   ftop/ctop/inf/cp/_n13611<34>2
    SLICE_X56Y75.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_6_lastConfigAddr<19>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E3_F_F_F_T1
    SLICE_X65Y77.B1      net (fanout=6)        1.209   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E3_F_F_F_T
    SLICE_X65Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/dispatched
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X67Y77.C3      net (fanout=1)        0.458   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead4
    SLICE_X67Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<36>_REPLICA_294
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X84Y79.D3      net (fanout=4)        0.929   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CE      net (fanout=4)        0.659   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    -------------------------------------------------  ---------------------------
    Total                                      8.786ns (1.607ns logic, 7.179ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_15 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.865ns (Levels of Logic = 11)
  Clock Path Skew:      0.003ns (1.633 - 1.630)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_15 to ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y81.BQ      Tcko                  0.381   ftop/ctop/inf/cp/cpReq<12>
                                                       ftop/ctop/inf/cp/cpReq_15
    SLICE_X68Y81.D4      net (fanout=22)       0.426   ftop/ctop/inf/cp/cpReq<15>
    SLICE_X68Y81.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<12>
                                                       ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o<19>11
    SLICE_X69Y77.D2      net (fanout=5)        0.745   ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o<19>1
    SLICE_X69Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o<19>1
    SLICE_X78Y77.A6      net (fanout=12)       0.454   ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o
    SLICE_X78Y77.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<37>_REPLICA_282
                                                       ftop/ctop/inf/cp/wci_0_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d4934_AND_4262_o311
    SLICE_X78Y77.B5      net (fanout=11)       0.336   ftop/ctop/inf/cp/wci_0_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d4934_AND_4262_o31
    SLICE_X78Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<37>_REPLICA_282
                                                       ftop/ctop/inf/cp/wci_10_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d4994_AND_4282_o1
    SLICE_X79Y72.D5      net (fanout=1)        0.594   ftop/ctop/inf/cp/wci_10_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d4994_AND_4282_o
    SLICE_X79Y72.CMUX    Topdc                 0.348   ftop/ctop/inf/cp/wci_14_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d5018_AND_4290_o
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d5021_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d5021_3_f7
    SLICE_X71Y76.C6      net (fanout=1)        0.644   ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d5021_3_f7
    SLICE_X71Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_72
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_OOB3
    SLICE_X67Y77.D5      net (fanout=2)        0.441   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_OOB
    SLICE_X67Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<36>_REPLICA_294
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X67Y77.C2      net (fanout=1)        0.463   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X67Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<36>_REPLICA_294
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X84Y79.D3      net (fanout=4)        0.929   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CE      net (fanout=4)        0.665   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    -------------------------------------------------  ---------------------------
    Total                                      8.865ns (1.727ns logic, 7.138ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_15 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.859ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (1.628 - 1.630)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_15 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y81.BQ      Tcko                  0.381   ftop/ctop/inf/cp/cpReq<12>
                                                       ftop/ctop/inf/cp/cpReq_15
    SLICE_X68Y81.D4      net (fanout=22)       0.426   ftop/ctop/inf/cp/cpReq<15>
    SLICE_X68Y81.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<12>
                                                       ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o<19>11
    SLICE_X69Y77.D2      net (fanout=5)        0.745   ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o<19>1
    SLICE_X69Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o<19>1
    SLICE_X78Y77.A6      net (fanout=12)       0.454   ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o
    SLICE_X78Y77.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<37>_REPLICA_282
                                                       ftop/ctop/inf/cp/wci_0_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d4934_AND_4262_o311
    SLICE_X78Y77.B5      net (fanout=11)       0.336   ftop/ctop/inf/cp/wci_0_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d4934_AND_4262_o31
    SLICE_X78Y77.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<37>_REPLICA_282
                                                       ftop/ctop/inf/cp/wci_10_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d4994_AND_4282_o1
    SLICE_X79Y72.D5      net (fanout=1)        0.594   ftop/ctop/inf/cp/wci_10_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d4994_AND_4282_o
    SLICE_X79Y72.CMUX    Topdc                 0.348   ftop/ctop/inf/cp/wci_14_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d5018_AND_4290_o
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d5021_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d5021_3_f7
    SLICE_X71Y76.C6      net (fanout=1)        0.644   ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d5021_3_f7
    SLICE_X71Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_72
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_OOB3
    SLICE_X67Y77.D5      net (fanout=2)        0.441   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_OOB
    SLICE_X67Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<36>_REPLICA_294
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X67Y77.C2      net (fanout=1)        0.463   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X67Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<36>_REPLICA_294
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X84Y79.D3      net (fanout=4)        0.929   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CE      net (fanout=4)        0.659   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    -------------------------------------------------  ---------------------------
    Total                                      8.859ns (1.727ns logic, 7.132ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_15 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<22>_REPLICA_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.861ns (Levels of Logic = 11)
  Clock Path Skew:      0.003ns (1.633 - 1.630)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_15 to ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y81.BQ      Tcko                  0.381   ftop/ctop/inf/cp/cpReq<12>
                                                       ftop/ctop/inf/cp/cpReq_15
    SLICE_X68Y81.D4      net (fanout=22)       0.426   ftop/ctop/inf/cp/cpReq<15>
    SLICE_X68Y81.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<12>
                                                       ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o<19>11
    SLICE_X69Y77.D2      net (fanout=5)        0.745   ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o<19>1
    SLICE_X69Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o<19>1
    SLICE_X78Y77.A6      net (fanout=12)       0.454   ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o
    SLICE_X78Y77.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<37>_REPLICA_282
                                                       ftop/ctop/inf/cp/wci_0_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d4934_AND_4262_o311
    SLICE_X80Y75.D6      net (fanout=11)       0.400   ftop/ctop/inf/cp/wci_0_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d4934_AND_4262_o31
    SLICE_X80Y75.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d5000_AND_4284_o
                                                       ftop/ctop/inf/cp/wci_11_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d5000_AND_4284_o1
    SLICE_X79Y72.D4      net (fanout=1)        0.526   ftop/ctop/inf/cp/wci_11_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d5000_AND_4284_o
    SLICE_X79Y72.CMUX    Topdc                 0.348   ftop/ctop/inf/cp/wci_14_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d5018_AND_4290_o
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d5021_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d5021_3_f7
    SLICE_X71Y76.C6      net (fanout=1)        0.644   ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d5021_3_f7
    SLICE_X71Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_72
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_OOB3
    SLICE_X67Y77.D5      net (fanout=2)        0.441   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_OOB
    SLICE_X67Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<36>_REPLICA_294
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X67Y77.C2      net (fanout=1)        0.463   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X67Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<36>_REPLICA_294
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X84Y79.D3      net (fanout=4)        0.929   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CE      net (fanout=4)        0.665   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X62Y72.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
                                                       ftop/ctop/inf/cp/cpReq<22>_REPLICA_10
    -------------------------------------------------  ---------------------------
    Total                                      8.861ns (1.727ns logic, 7.134ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_15 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<21>_REPLICA_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.855ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (1.628 - 1.630)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_15 to ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y81.BQ      Tcko                  0.381   ftop/ctop/inf/cp/cpReq<12>
                                                       ftop/ctop/inf/cp/cpReq_15
    SLICE_X68Y81.D4      net (fanout=22)       0.426   ftop/ctop/inf/cp/cpReq<15>
    SLICE_X68Y81.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<12>
                                                       ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o<19>11
    SLICE_X69Y77.D2      net (fanout=5)        0.745   ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o<19>1
    SLICE_X69Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_1_respF$EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o<19>1
    SLICE_X78Y77.A6      net (fanout=12)       0.454   ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_2819_o
    SLICE_X78Y77.A       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<37>_REPLICA_282
                                                       ftop/ctop/inf/cp/wci_0_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d4934_AND_4262_o311
    SLICE_X80Y75.D6      net (fanout=11)       0.400   ftop/ctop/inf/cp/wci_0_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d4934_AND_4262_o31
    SLICE_X80Y75.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d5000_AND_4284_o
                                                       ftop/ctop/inf/cp/wci_11_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d5000_AND_4284_o1
    SLICE_X79Y72.D4      net (fanout=1)        0.526   ftop/ctop/inf/cp/wci_11_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d5000_AND_4284_o
    SLICE_X79Y72.CMUX    Topdc                 0.348   ftop/ctop/inf/cp/wci_14_busy_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_THEN_N_ETC___d5018_AND_4290_o
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d5021_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d5021_3_f7
    SLICE_X71Y76.C6      net (fanout=1)        0.644   ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d5021_3_f7
    SLICE_X71Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<21>_REPLICA_72
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_OOB3
    SLICE_X67Y77.D5      net (fanout=2)        0.441   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_OOB
    SLICE_X67Y77.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<36>_REPLICA_294
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X67Y77.C2      net (fanout=1)        0.463   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead9
    SLICE_X67Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<36>_REPLICA_294
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X84Y79.D3      net (fanout=4)        0.929   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead11
    SLICE_X84Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
                                                       ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B5      net (fanout=3)        0.783   ftop/ctop/inf/cp/cpRespF$ENQ1_REPLICA_499
    SLICE_X64Y82.B       Tilo                  0.068   ftop/ctop/inf/cp/N528
                                                       ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A6      net (fanout=6)        0.658   ftop/ctop/inf/cp/N528
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CE      net (fanout=4)        0.659   ftop/ctop/inf/cp/cpReq$EN_REPLICA_149
    SLICE_X61Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
                                                       ftop/ctop/inf/cp/cpReq<21>_REPLICA_70
    -------------------------------------------------  ---------------------------
    Total                                      8.855ns (1.727ns logic, 7.128ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      -0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/pciw_i2pAF_tail_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.218ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.172 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/pciw_i2pAF_tail_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y116.DQ    Tcko                  0.098   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X157Y113.A5    net (fanout=7)        0.175   ftop/pciw_i2pAF_head_wrapped
    SLICE_X157Y113.CLK   Tah         (-Th)     0.055   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
                                                       ftop/pciw_i2pAF_tail_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.218ns (0.043ns logic, 0.175ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_90 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_90_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.171 - 1.097)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_90 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_90_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y154.CQ    Tcko                  0.098   ftop/pciw_p2iS<91>
                                                       ftop/pciw_p2iS_90
    SLICE_X152Y154.CX    net (fanout=1)        0.196   ftop/pciw_p2iS<90>
    SLICE_X152Y154.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<91>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_90_0
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.068ns logic, 0.196ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_150 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_150_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.133ns (1.229 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_150 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_150_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y158.CQ    Tcko                  0.098   ftop/pciw_p2iS<151>
                                                       ftop/pciw_p2iS_150
    SLICE_X158Y166.CX    net (fanout=1)        0.256   ftop/pciw_p2iS<150>
    SLICE_X158Y166.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<151>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_150_0
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.068ns logic, 0.256ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_6 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.258ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.155 - 1.089)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_6 to ftop/pciw_pciDevice/dD_OUT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y111.CQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<7>
                                                       ftop/pciw_pciDevice/sDataSyncIn_6
    SLICE_X139Y108.CX    net (fanout=1)        0.219   ftop/pciw_pciDevice/sDataSyncIn<6>
    SLICE_X139Y108.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice$dD_OUT<7>
                                                       ftop/pciw_pciDevice/dD_OUT_6
    -------------------------------------------------  ---------------------------
    Total                                      0.258ns (0.039ns logic, 0.219ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_5 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.258ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.155 - 1.089)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_5 to ftop/pciw_pciDevice/dD_OUT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y111.BQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<7>
                                                       ftop/pciw_pciDevice/sDataSyncIn_5
    SLICE_X139Y108.BX    net (fanout=1)        0.219   ftop/pciw_pciDevice/sDataSyncIn<5>
    SLICE_X139Y108.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice$dD_OUT<7>
                                                       ftop/pciw_pciDevice/dD_OUT_5
    -------------------------------------------------  ---------------------------
    Total                                      0.258ns (0.039ns logic, 0.219ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_29 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_29_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.131ns (1.229 - 1.098)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_29 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_29_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y156.BQ    Tcko                  0.098   ftop/pciw_p2iS<31>
                                                       ftop/pciw_p2iS_29
    SLICE_X158Y164.BX    net (fanout=1)        0.253   ftop/pciw_p2iS<29>
    SLICE_X158Y164.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<31>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_29_0
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.071ns logic, 0.253ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_89 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_89_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.171 - 1.097)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_89 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_89_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y154.BQ    Tcko                  0.098   ftop/pciw_p2iS<91>
                                                       ftop/pciw_p2iS_89
    SLICE_X152Y154.BX    net (fanout=1)        0.197   ftop/pciw_p2iS<89>
    SLICE_X152Y154.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<91>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_89_0
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.071ns logic, 0.197ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_4 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.260ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.155 - 1.089)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_4 to ftop/pciw_pciDevice/dD_OUT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y111.AQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<7>
                                                       ftop/pciw_pciDevice/sDataSyncIn_4
    SLICE_X139Y108.AX    net (fanout=1)        0.221   ftop/pciw_pciDevice/sDataSyncIn<4>
    SLICE_X139Y108.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice$dD_OUT<7>
                                                       ftop/pciw_pciDevice/dD_OUT_4
    -------------------------------------------------  ---------------------------
    Total                                      0.260ns (0.039ns logic, 0.221ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_146 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_146_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.133ns (1.229 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_146 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_146_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y158.CQ    Tcko                  0.098   ftop/pciw_p2iS<147>
                                                       ftop/pciw_p2iS_146
    SLICE_X158Y165.CX    net (fanout=1)        0.260   ftop/pciw_p2iS<146>
    SLICE_X158Y165.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<147>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_146_0
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.068ns logic, 0.260ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_149 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_149_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.133ns (1.229 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_149 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_149_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y158.BQ    Tcko                  0.098   ftop/pciw_p2iS<151>
                                                       ftop/pciw_p2iS_149
    SLICE_X158Y166.BX    net (fanout=1)        0.257   ftop/pciw_p2iS<149>
    SLICE_X158Y166.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<151>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_149_0
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.071ns logic, 0.257ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_7 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.155 - 1.089)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_7 to ftop/pciw_pciDevice/dD_OUT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y111.DQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<7>
                                                       ftop/pciw_pciDevice/sDataSyncIn_7
    SLICE_X139Y108.DX    net (fanout=1)        0.222   ftop/pciw_pciDevice/sDataSyncIn<7>
    SLICE_X139Y108.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice$dD_OUT<7>
                                                       ftop/pciw_pciDevice/dD_OUT_7
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.039ns logic, 0.222ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_42 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_42_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.173 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_42 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_42_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y151.CQ    Tcko                  0.098   ftop/pciw_p2iS<43>
                                                       ftop/pciw_p2iS_42
    SLICE_X158Y158.CX    net (fanout=1)        0.204   ftop/pciw_p2iS<42>
    SLICE_X158Y158.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<43>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_42_0
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.068ns logic, 0.204ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_47 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_47_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.172 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_47 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_47_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y150.DQ    Tcko                  0.098   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_47
    SLICE_X158Y154.DX    net (fanout=1)        0.213   ftop/pciw_p2iS<47>
    SLICE_X158Y154.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<47>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_47_0
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.060ns logic, 0.213ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_41 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_41_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.173 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_41 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_41_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y151.BQ    Tcko                  0.098   ftop/pciw_p2iS<43>
                                                       ftop/pciw_p2iS_41
    SLICE_X158Y158.BX    net (fanout=1)        0.204   ftop/pciw_p2iS<41>
    SLICE_X158Y158.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<43>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_41_0
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.071ns logic, 0.204ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_3 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.168 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_3 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y148.DQ    Tcko                  0.098   ftop/pciw_p2iS<3>
                                                       ftop/pciw_p2iS_3
    SLICE_X152Y149.DX    net (fanout=1)        0.212   ftop/pciw_p2iS<3>
    SLICE_X152Y149.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<3>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.060ns logic, 0.212ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_0 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.168 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_0 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y148.AQ    Tcko                  0.098   ftop/pciw_p2iS<3>
                                                       ftop/pciw_p2iS_0
    SLICE_X152Y149.AX    net (fanout=1)        0.211   ftop/pciw_p2iS<0>
    SLICE_X152Y149.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<3>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.062ns logic, 0.211ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_23 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_23_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 0)
  Clock Path Skew:      0.132ns (1.228 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_23 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_23_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y155.DQ    Tcko                  0.098   ftop/pciw_p2iS<23>
                                                       ftop/pciw_p2iS_23
    SLICE_X158Y168.DX    net (fanout=1)        0.272   ftop/pciw_p2iS<23>
    SLICE_X158Y168.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<23>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_23_0
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.060ns logic, 0.272ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_44 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_44_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.172 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_44 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_44_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y150.AQ    Tcko                  0.098   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_44
    SLICE_X158Y154.AX    net (fanout=1)        0.215   ftop/pciw_p2iS<44>
    SLICE_X158Y154.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<47>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_44_0
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.062ns logic, 0.215ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_46 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_46_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.172 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_46 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_46_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y150.CQ    Tcko                  0.098   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_46
    SLICE_X158Y154.CX    net (fanout=1)        0.213   ftop/pciw_p2iS<46>
    SLICE_X158Y154.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<47>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_46_0
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.068ns logic, 0.213ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_2 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.168 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_2 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y148.CQ    Tcko                  0.098   ftop/pciw_p2iS<3>
                                                       ftop/pciw_p2iS_2
    SLICE_X152Y149.CX    net (fanout=1)        0.210   ftop/pciw_p2iS<2>
    SLICE_X152Y149.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<3>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_53_o_dat[15][152]_wide_mux_5_OUT_2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.068ns logic, 0.210ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19297 paths analyzed, 6214 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (2.454 - 2.616)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y113.AQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D5    net (fanout=7)        1.004   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=19)       0.668   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (0.791ns logic, 2.825ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (2.454 - 2.616)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y113.AQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D5    net (fanout=7)        1.004   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=19)       0.668   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (0.791ns logic, 2.825ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_33 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (2.454 - 2.616)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y113.AQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D5    net (fanout=7)        1.004   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=19)       0.668   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_33
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (0.791ns logic, 2.825ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_32 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (2.454 - 2.616)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y113.AQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D5    net (fanout=7)        1.004   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=19)       0.668   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_32
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (0.791ns logic, 2.825ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_57 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (2.461 - 2.616)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y113.AQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D5    net (fanout=7)        1.004   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X155Y110.CE    net (fanout=19)       0.657   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X155Y110.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_57
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (0.791ns logic, 2.814ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_56 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (2.461 - 2.616)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y113.AQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D5    net (fanout=7)        1.004   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X155Y110.CE    net (fanout=19)       0.657   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X155Y110.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_56
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (0.791ns logic, 2.814ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_58 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (2.461 - 2.616)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y113.AQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D5    net (fanout=7)        1.004   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X155Y110.CE    net (fanout=19)       0.657   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X155Y110.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_58
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (0.791ns logic, 2.814ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (2.461 - 2.616)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y113.AQ    Tcko                  0.337   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D5    net (fanout=7)        1.004   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X155Y110.CE    net (fanout=19)       0.657   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X155Y110.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (0.791ns logic, 2.814ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA4 Tpcicko_MGT3          0.488   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA4    net (fanout=1)        3.216   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<4>
    GTXE1_X0Y12.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        4.028ns (0.812ns logic, 3.216ns route)
                                                         (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA13 Tpcicko_MGT3          0.518   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA13    net (fanout=1)        3.185   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<13>
    GTXE1_X0Y12.TXUSRCLK2   Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         4.027ns (0.842ns logic, 3.185ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.010ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA14 Tpcicko_MGT2          0.496   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA14    net (fanout=1)        3.190   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<14>
    GTXE1_X0Y13.TXUSRCLK2   Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         4.010ns (0.820ns logic, 3.190ns route)
                                                          (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 2)
  Clock Path Skew:      -0.103ns (1.489 - 1.592)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y127.AQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X157Y116.D1    net (fanout=7)        1.151   ftop/pciw_preEdge$CLK_VAL
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=19)       0.668   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (0.791ns logic, 2.972ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_33 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 2)
  Clock Path Skew:      -0.103ns (1.489 - 1.592)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y127.AQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X157Y116.D1    net (fanout=7)        1.151   ftop/pciw_preEdge$CLK_VAL
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=19)       0.668   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_33
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (0.791ns logic, 2.972ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 2)
  Clock Path Skew:      -0.103ns (1.489 - 1.592)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y127.AQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X157Y116.D1    net (fanout=7)        1.151   ftop/pciw_preEdge$CLK_VAL
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=19)       0.668   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_35
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (0.791ns logic, 2.972ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_32 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 2)
  Clock Path Skew:      -0.103ns (1.489 - 1.592)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y127.AQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X157Y116.D1    net (fanout=7)        1.151   ftop/pciw_preEdge$CLK_VAL
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X159Y103.CE    net (fanout=19)       0.668   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X159Y103.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_32
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (0.791ns logic, 2.972ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2POWERDOWN1 Tpcicko_MGT2          0.503   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                              ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXPOWERDOWN1    net (fanout=2)        3.170   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2POWERDOWN<1>
    GTXE1_X0Y13.TXUSRCLK2       Tgtxcck_TXPWRDN       0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                              ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    --------------------------------------------------------  ---------------------------
    Total                                             3.997ns (0.827ns logic, 3.170ns route)
                                                              (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA15 Tpcicko_MGT2          0.497   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA15    net (fanout=1)        3.172   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<15>
    GTXE1_X0Y13.TXUSRCLK2   Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         3.993ns (0.821ns logic, 3.172ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.989ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETXRCVRDET Tpcicko_MGT           0.472   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDETECTRX  net (fanout=4)        3.193   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETXRCVRDET
    GTXE1_X0Y13.TXUSRCLK2   Tgtxcck_PCI           0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         3.989ns (0.796ns logic, 3.193ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_58 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.096ns (1.496 - 1.592)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y127.AQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X157Y116.D1    net (fanout=7)        1.151   ftop/pciw_preEdge$CLK_VAL
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X155Y110.CE    net (fanout=19)       0.657   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X155Y110.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_58
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (0.791ns logic, 2.961ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.096ns (1.496 - 1.592)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y127.AQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X157Y116.D1    net (fanout=7)        1.151   ftop/pciw_preEdge$CLK_VAL
    SLICE_X157Y116.D     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X159Y108.A1    net (fanout=75)       1.153   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_11
    SLICE_X159Y108.A     Tilo                  0.068   ftop/pciw_i2pS<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X155Y110.CE    net (fanout=19)       0.657   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X155Y110.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (0.791ns logic, 2.961ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/D_OUT_0 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.762 - 0.670)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/D_OUT_0 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y116.BQ    Tcko                  0.098   ftop/pciw_fI2P$D_OUT<1>
                                                       ftop/pciw_fI2P/D_OUT_0
    SLICE_X154Y117.B4    net (fanout=1)        0.145   ftop/pciw_fI2P$D_OUT<0>
    SLICE_X154Y117.B     Tilo                  0.034   ftop/pciw_pci0_pcie_ep$trn_td<0>
                                                       ftop/Mmux_pciw_pci0_pcie_ep$trn_td11
    PCIE_X0Y1.TRNTD0     net (fanout=1)        0.289   ftop/pciw_pci0_pcie_ep$trn_td<0>
    PCIE_X0Y1.USERCLK    Tpcickd_TRN (-Th)     0.466   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.100ns (-0.334ns logic, 0.434ns route)
                                                       (-334.0% logic, 434.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_24 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.165 - 1.088)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_24 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y103.AQ    Tcko                  0.098   ftop/pciw_i2pS<27>
                                                       ftop/pciw_i2pS_24
    SLICE_X156Y106.A5    net (fanout=1)        0.235   ftop/pciw_i2pS<24>
    SLICE_X156Y106.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<27>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN171
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.043ns logic, 0.235ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_39 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (1.163 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_39 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y104.DMUX  Tshcko                0.129   ftop/pciw_i2pS<23>
                                                       ftop/pciw_i2pS_39
    SLICE_X156Y104.D1    net (fanout=1)        0.209   ftop/pciw_i2pS<39>
    SLICE_X156Y104.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<39>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN331
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_39
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.072ns logic, 0.209ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iAF_head_wrapped (FF)
  Destination:          ftop/pciw_p2iS_77 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 2)
  Clock Path Skew:      0.074ns (1.159 - 1.085)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iAF_head_wrapped to ftop/pciw_p2iS_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y140.AQ    Tcko                  0.098   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/pciw_p2iAF_head_wrapped
    SLICE_X160Y140.D5    net (fanout=6)        0.083   ftop/pciw_p2iAF_head_wrapped
    SLICE_X160Y140.D     Tilo                  0.034   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y141.B6    net (fanout=142)      0.124   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y141.CLK   Tah         (-Th)     0.057   ftop/pciw_p2iS<79>
                                                       ftop/pciw_p2iS$D_IN<77>1
                                                       ftop/pciw_p2iS_77
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.075ns logic, 0.207ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_151 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.167 - 1.085)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_151 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y101.AQ    Tcko                  0.098   ftop/pciw_i2pS<152>
                                                       ftop/pciw_i2pS_151
    SLICE_X159Y107.A6    net (fanout=2)        0.250   ftop/pciw_i2pS<151>
    SLICE_X159Y107.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN771
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_79
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.043ns logic, 0.250ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_61 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.171 - 1.094)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_61 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y110.BQ    Tcko                  0.098   ftop/pciw_i2pS<63>
                                                       ftop/pciw_i2pS_61
    SLICE_X160Y110.B1    net (fanout=1)        0.253   ftop/pciw_i2pS<61>
    SLICE_X160Y110.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<63>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN581
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.041ns logic, 0.253ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_34 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.162 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_34 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y96.CQ     Tcko                  0.098   ftop/pciw_i2pS<35>
                                                       ftop/pciw_i2pS_34
    SLICE_X159Y103.C5    net (fanout=1)        0.249   ftop/pciw_i2pS<34>
    SLICE_X159Y103.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN281
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.042ns logic, 0.249ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_23 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.167 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_23 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y104.DQ    Tcko                  0.098   ftop/pciw_i2pS<23>
                                                       ftop/pciw_i2pS_23
    SLICE_X154Y107.D1    net (fanout=1)        0.255   ftop/pciw_i2pS<23>
    SLICE_X154Y107.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<23>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN161
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.041ns logic, 0.255ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_27 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.165 - 1.088)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_27 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y103.DQ    Tcko                  0.098   ftop/pciw_i2pS<27>
                                                       ftop/pciw_i2pS_27
    SLICE_X156Y106.D1    net (fanout=1)        0.255   ftop/pciw_i2pS<27>
    SLICE_X156Y106.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<27>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN201
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.041ns logic, 0.255ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_22 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.167 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_22 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y104.CQ    Tcko                  0.098   ftop/pciw_i2pS<23>
                                                       ftop/pciw_i2pS_22
    SLICE_X154Y107.C1    net (fanout=1)        0.255   ftop/pciw_i2pS<22>
    SLICE_X154Y107.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<23>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN151
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.042ns logic, 0.255ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_26 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.165 - 1.088)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_26 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y103.CQ    Tcko                  0.098   ftop/pciw_i2pS<27>
                                                       ftop/pciw_i2pS_26
    SLICE_X156Y106.C1    net (fanout=1)        0.255   ftop/pciw_i2pS<26>
    SLICE_X156Y106.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<27>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN191
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_26
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.042ns logic, 0.255ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_41 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.165 - 1.087)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_41 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y102.BQ    Tcko                  0.098   ftop/pciw_i2pS<43>
                                                       ftop/pciw_i2pS_41
    SLICE_X160Y105.B1    net (fanout=1)        0.259   ftop/pciw_i2pS<41>
    SLICE_X160Y105.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<43>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN361
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.041ns logic, 0.259ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.123ns (0.836 - 0.713)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.MIMRXWDATA14  Tpcicko_RXRAM         0.013   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    RAMB36_X8Y23.DIADI14    net (fanout=1)        0.341   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/MIMRXWDATA<14>
    RAMB36_X8Y23.CLKARDCLKL Trckd_DIA   (-Th)     0.198   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
    ----------------------------------------------------  ---------------------------
    Total                                         0.156ns (-0.185ns logic, 0.341ns route)
                                                          (-118.6% logic, 218.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.162 - 1.084)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y99.DMUX   Tshcko                0.129   ftop/pciw_i2pS<131>
                                                       ftop/pciw_i2pS_135
    SLICE_X159Y103.B4    net (fanout=75)       0.229   ftop/pciw_i2pS<135>
    SLICE_X159Y103.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN271
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_33
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.072ns logic, 0.229ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_10 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (1.164 - 1.083)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_10 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y99.CQ     Tcko                  0.098   ftop/pciw_i2pS<11>
                                                       ftop/pciw_i2pS_10
    SLICE_X154Y105.C6    net (fanout=1)        0.262   ftop/pciw_i2pS<10>
    SLICE_X154Y105.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<11>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN210
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.042ns logic, 0.262ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_117 (FF)
  Destination:          ftop/pciw_fI2P/Mram_arr9_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (1.171 - 1.097)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_117 to ftop/pciw_fI2P/Mram_arr9_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y111.BQ    Tcko                  0.098   ftop/pciw_i2pS<119>
                                                       ftop/pciw_i2pS_117
    SLICE_X159Y112.C3    net (fanout=1)        0.163   ftop/pciw_i2pS<117>
    SLICE_X159Y112.C     Tilo                  0.034   ftop/pciw_fI2P$D_OUT<53>
                                                       ftop/mux4811
    SLICE_X158Y112.CX    net (fanout=2)        0.055   ftop/pciw_fI2P$D_IN<53>
    SLICE_X158Y112.CLK   Tdh         (-Th)     0.053   ftop/pciw_fI2P/_n0117<53>
                                                       ftop/pciw_fI2P/Mram_arr9_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.079ns logic, 0.218ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_43 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.165 - 1.087)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_43 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y102.DQ    Tcko                  0.098   ftop/pciw_i2pS<43>
                                                       ftop/pciw_i2pS_43
    SLICE_X160Y105.D1    net (fanout=1)        0.260   ftop/pciw_i2pS<43>
    SLICE_X160Y105.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<43>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN381
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_43
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.041ns logic, 0.260ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.162 - 1.084)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y99.DMUX   Tshcko                0.129   ftop/pciw_i2pS<131>
                                                       ftop/pciw_i2pS_135
    SLICE_X159Y103.C4    net (fanout=75)       0.228   ftop/pciw_i2pS<135>
    SLICE_X159Y103.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN281
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_34
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.073ns logic, 0.228ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_56 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.170 - 1.093)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_56 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y111.AMUX  Tshcko                0.146   ftop/pciw_i2pS<95>
                                                       ftop/pciw_i2pS_56
    SLICE_X155Y110.A5    net (fanout=1)        0.211   ftop/pciw_i2pS<56>
    SLICE_X155Y110.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN521
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_56
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.091ns logic, 0.211ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_63 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.171 - 1.094)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_63 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y110.DQ    Tcko                  0.098   ftop/pciw_i2pS<63>
                                                       ftop/pciw_i2pS_63
    SLICE_X160Y110.D1    net (fanout=1)        0.262   ftop/pciw_i2pS<63>
    SLICE_X160Y110.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<63>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN601
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.041ns logic, 0.262ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X7Y26.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2442 paths analyzed, 535 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.067ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.089ns (Levels of Logic = 4)
  Clock Path Skew:      0.057ns (0.778 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X129Y13.CE     net (fanout=9)        1.158   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X129Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (0.927ns logic, 4.162ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.089ns (Levels of Logic = 4)
  Clock Path Skew:      0.057ns (0.778 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X129Y13.CE     net (fanout=9)        1.158   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X129Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (0.927ns logic, 4.162ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.089ns (Levels of Logic = 4)
  Clock Path Skew:      0.057ns (0.778 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X129Y13.CE     net (fanout=9)        1.158   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X129Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (0.927ns logic, 4.162ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.089ns (Levels of Logic = 4)
  Clock Path Skew:      0.057ns (0.778 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X129Y13.CE     net (fanout=9)        1.158   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X129Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (0.927ns logic, 4.162ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.936ns (Levels of Logic = 4)
  Clock Path Skew:      0.057ns (0.778 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X128Y12.CE     net (fanout=9)        1.039   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X128Y12.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      4.936ns (0.893ns logic, 4.043ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.936ns (Levels of Logic = 4)
  Clock Path Skew:      0.057ns (0.778 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X128Y12.CE     net (fanout=9)        1.039   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X128Y12.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      4.936ns (0.893ns logic, 4.043ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.936ns (Levels of Logic = 4)
  Clock Path Skew:      0.057ns (0.778 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X128Y12.CE     net (fanout=9)        1.039   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X128Y12.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      4.936ns (0.893ns logic, 4.043ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.936ns (Levels of Logic = 4)
  Clock Path Skew:      0.057ns (0.778 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X128Y12.CE     net (fanout=9)        1.039   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X128Y12.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      4.936ns (0.893ns logic, 4.043ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.832ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y14.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y10.B5     net (fanout=11)       0.697   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X129Y13.CE     net (fanout=9)        1.158   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X129Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (0.971ns logic, 3.861ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.832ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y14.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y10.B5     net (fanout=11)       0.697   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X129Y13.CE     net (fanout=9)        1.158   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X129Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (0.971ns logic, 3.861ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.832ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y14.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y10.B5     net (fanout=11)       0.697   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X129Y13.CE     net (fanout=9)        1.158   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X129Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (0.971ns logic, 3.861ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.832ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y14.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y10.B5     net (fanout=11)       0.697   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X129Y13.CE     net (fanout=9)        1.158   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X129Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (0.971ns logic, 3.861ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.836ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (0.772 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X125Y11.CE     net (fanout=9)        0.905   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X125Y11.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (0.927ns logic, 3.909ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.836ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (0.772 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X125Y11.CE     net (fanout=9)        0.905   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X125Y11.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (0.927ns logic, 3.909ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.836ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (0.772 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X125Y11.CE     net (fanout=9)        0.905   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X125Y11.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (0.927ns logic, 3.909ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.836ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (0.772 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X125Y11.CE     net (fanout=9)        0.905   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X125Y11.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (0.927ns logic, 3.909ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 4)
  Clock Path Skew:      0.056ns (0.777 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X126Y11.CE     net (fanout=9)        0.914   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X126Y11.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (0.893ns logic, 3.918ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 4)
  Clock Path Skew:      0.056ns (0.777 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X126Y11.CE     net (fanout=9)        0.914   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X126Y11.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (0.893ns logic, 3.918ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 4)
  Clock Path Skew:      0.056ns (0.777 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X126Y11.CE     net (fanout=9)        0.914   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X126Y11.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (0.893ns logic, 3.918ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 4)
  Clock Path Skew:      0.056ns (0.777 - 0.721)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y10.B1     net (fanout=18)       0.998   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X109Y10.B      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1_SW0
    SLICE_X109Y10.A6     net (fanout=1)        0.110   ftop/gbe0/gmac/N2
    SLICE_X109Y10.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A5     net (fanout=13)       0.861   ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X125Y12.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y12.D3     net (fanout=33)       1.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y12.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X126Y11.CE     net (fanout=9)        0.914   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X126Y11.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (0.893ns logic, 3.918ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y7.DQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X100Y6.DX      net (fanout=3)        0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X100Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.009ns logic, 0.102ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.060 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y14.AQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X122Y12.A5     net (fanout=2)        0.119   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X122Y12.CLK    Tah         (-Th)     0.101   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<20>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (-0.003ns logic, 0.119ns route)
                                                       (-2.6% logic, 102.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.335 - 0.302)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y6.AQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X100Y6.A5      net (fanout=3)        0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X100Y6.CLK     Tah         (-Th)     0.101   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>_rt
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.014ns logic, 0.122ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.391 - 0.350)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_31 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y12.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    SLICE_X126Y11.D6     net (fanout=15)       0.124   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
    SLICE_X126Y11.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.021ns logic, 0.124ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.060 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y14.CQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X122Y12.C5     net (fanout=2)        0.120   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X122Y12.CLK    Tah         (-Th)     0.101   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<22>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (-0.003ns logic, 0.120ns route)
                                                       (-2.6% logic, 102.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.391 - 0.350)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_31 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y12.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    SLICE_X128Y12.D6     net (fanout=15)       0.125   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
    SLICE_X128Y12.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<19>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.021ns logic, 0.125ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y7.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X100Y6.BX      net (fanout=6)        0.110   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X100Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.009ns logic, 0.110ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.335 - 0.285)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y6.CQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X101Y6.CX      net (fanout=1)        0.135   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X101Y6.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.022ns logic, 0.135ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y7.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X100Y6.CX      net (fanout=5)        0.110   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X100Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.009ns logic, 0.110ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.063 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y8.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X98Y9.AX       net (fanout=1)        0.095   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X98Y9.CLK      Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.335 - 0.285)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y6.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X101Y6.AX      net (fanout=1)        0.136   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X101Y6.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.022ns logic, 0.136ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.335 - 0.285)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y6.DQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X101Y6.DX      net (fanout=1)        0.138   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X101Y6.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.022ns logic, 0.138ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.335 - 0.285)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y6.BQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X101Y6.BX      net (fanout=1)        0.138   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X101Y6.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.022ns logic, 0.138ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y6.AQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X102Y6.A5      net (fanout=3)        0.072   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X102Y6.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_3_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.386 - 0.350)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_31 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y12.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    SLICE_X122Y11.D6     net (fanout=15)       0.127   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
    SLICE_X122Y11.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.021ns logic, 0.127ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y7.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X100Y6.AX      net (fanout=6)        0.116   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X100Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.009ns logic, 0.116ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y15.CQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X123Y14.C5     net (fanout=2)        0.109   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X123Y14.CLK    Tah         (-Th)     0.082   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<10>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.016ns logic, 0.109ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y15.AQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X123Y14.A5     net (fanout=2)        0.110   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X123Y14.CLK    Tah         (-Th)     0.082   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<8>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.016ns logic, 0.110ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y16.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    SLICE_X110Y16.C5     net (fanout=3)        0.077   ftop/gbe0/gmac/rxRS_preambleCnt_value<2>
    SLICE_X110Y16.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_rxRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y7.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X101Y7.C5      net (fanout=5)        0.075   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X101Y7.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.042ns logic, 0.075ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X96Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X96Y8.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X96Y8.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X96Y8.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6107 paths analyzed, 683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.080ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.955ns (Levels of Logic = 5)
  Clock Path Skew:      -0.090ns (0.998 - 1.088)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y16.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y11.B1      net (fanout=13)       1.230   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X94Y11.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X95Y16.A5      net (fanout=12)       0.687   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X105Y10.A4     net (fanout=8)        1.169   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X105Y10.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data81
    SLICE_X104Y9.B1      net (fanout=13)       0.627   ftop/gbe0/gmac/txRS_crc$add_data<7>
    SLICE_X104Y9.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X104Y9.C2      net (fanout=2)        0.603   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X104Y9.CLK     Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.955ns (0.639ns logic, 4.316ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 5)
  Clock Path Skew:      -0.098ns (0.998 - 1.096)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y10.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X94Y14.B1      net (fanout=38)       1.280   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X94Y14.B       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X95Y16.A2      net (fanout=13)       0.623   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X105Y10.A4     net (fanout=8)        1.169   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X105Y10.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data81
    SLICE_X104Y9.B1      net (fanout=13)       0.627   ftop/gbe0/gmac/txRS_crc$add_data<7>
    SLICE_X104Y9.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X104Y9.C2      net (fanout=2)        0.603   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X104Y9.CLK     Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (0.639ns logic, 4.302ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 5)
  Clock Path Skew:      -0.091ns (0.997 - 1.088)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y16.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y11.B1      net (fanout=13)       1.230   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X94Y11.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X95Y16.A5      net (fanout=12)       0.687   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A1      net (fanout=8)        0.602   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X106Y9.C6      net (fanout=15)       1.208   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X106Y9.C       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X106Y9.B3      net (fanout=1)        0.462   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X106Y9.CLK     Tas                   0.028   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (0.637ns logic, 4.189ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.812ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (0.997 - 1.096)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y10.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X94Y14.B1      net (fanout=38)       1.280   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X94Y14.B       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X95Y16.A2      net (fanout=13)       0.623   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A1      net (fanout=8)        0.602   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X106Y9.C6      net (fanout=15)       1.208   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X106Y9.C       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X106Y9.B3      net (fanout=1)        0.462   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X106Y9.CLK     Tas                   0.028   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (0.637ns logic, 4.175ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.768ns (Levels of Logic = 5)
  Clock Path Skew:      -0.090ns (0.998 - 1.088)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y16.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y11.B1      net (fanout=13)       1.230   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X94Y11.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X95Y16.A5      net (fanout=12)       0.687   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A1      net (fanout=8)        0.602   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X106Y8.D4      net (fanout=15)       1.487   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X106Y8.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X106Y8.C6      net (fanout=1)        0.123   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X106Y8.CLK     Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.768ns (0.639ns logic, 4.129ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.754ns (Levels of Logic = 5)
  Clock Path Skew:      -0.098ns (0.998 - 1.096)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y10.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X94Y14.B1      net (fanout=38)       1.280   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X94Y14.B       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X95Y16.A2      net (fanout=13)       0.623   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A1      net (fanout=8)        0.602   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X106Y8.D4      net (fanout=15)       1.487   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X106Y8.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X106Y8.C6      net (fanout=1)        0.123   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X106Y8.CLK     Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.754ns (0.639ns logic, 4.115ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.995 - 1.088)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y16.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y11.B1      net (fanout=13)       1.230   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X94Y11.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X95Y16.A5      net (fanout=12)       0.687   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A1      net (fanout=8)        0.602   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X108Y7.D4      net (fanout=15)       1.616   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X108Y7.CLK     Tas                   0.028   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (0.569ns logic, 4.135ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.999 - 1.088)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y16.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y11.B1      net (fanout=13)       1.230   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X94Y11.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X95Y16.A5      net (fanout=12)       0.687   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A1      net (fanout=8)        0.602   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X106Y7.A4      net (fanout=15)       1.616   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X106Y7.CLK     Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<17>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (0.571ns logic, 4.135ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.690ns (Levels of Logic = 4)
  Clock Path Skew:      -0.101ns (0.995 - 1.096)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y10.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X94Y14.B1      net (fanout=38)       1.280   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X94Y14.B       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X95Y16.A2      net (fanout=13)       0.623   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A1      net (fanout=8)        0.602   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X108Y7.D4      net (fanout=15)       1.616   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X108Y7.CLK     Tas                   0.028   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      4.690ns (0.569ns logic, 4.121ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.999 - 1.096)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y10.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X94Y14.B1      net (fanout=38)       1.280   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X94Y14.B       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X95Y16.A2      net (fanout=13)       0.623   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A1      net (fanout=8)        0.602   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X106Y7.A4      net (fanout=15)       1.616   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X106Y7.CLK     Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<17>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (0.571ns logic, 4.121ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.689ns (Levels of Logic = 5)
  Clock Path Skew:      -0.083ns (1.005 - 1.088)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y16.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y11.B1      net (fanout=13)       1.230   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X94Y11.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X95Y16.A5      net (fanout=12)       0.687   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X104Y12.B2     net (fanout=8)        1.129   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X104Y12.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X102Y10.D1     net (fanout=14)       0.881   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X102Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X102Y10.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X102Y10.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (0.639ns logic, 4.050ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 5)
  Clock Path Skew:      -0.091ns (1.005 - 1.096)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y10.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X94Y14.B1      net (fanout=38)       1.280   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X94Y14.B       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X95Y16.A2      net (fanout=13)       0.623   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X104Y12.B2     net (fanout=8)        1.129   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X104Y12.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X102Y10.D1     net (fanout=14)       0.881   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X102Y10.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X102Y10.C6     net (fanout=1)        0.123   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X102Y10.CLK    Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (0.639ns logic, 4.036ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 5)
  Clock Path Skew:      -0.090ns (0.998 - 1.088)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y16.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y11.B1      net (fanout=13)       1.230   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X94Y11.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X95Y16.A5      net (fanout=12)       0.687   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X104Y12.B2     net (fanout=8)        1.129   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X104Y12.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X106Y8.D1      net (fanout=14)       0.786   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X106Y8.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X106Y8.C6      net (fanout=1)        0.123   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X106Y8.CLK     Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (0.639ns logic, 3.955ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 5)
  Clock Path Skew:      -0.088ns (1.000 - 1.088)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y16.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y11.B1      net (fanout=13)       1.230   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X94Y11.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X95Y16.A5      net (fanout=12)       0.687   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X95Y16.B3      net (fanout=8)        0.351   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X95Y16.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X104Y7.B4      net (fanout=14)       1.209   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X104Y7.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>_SW0
    SLICE_X104Y7.A2      net (fanout=1)        0.478   ftop/gbe0/gmac/txRS_crc/N0
    SLICE_X104Y7.CLK     Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (0.639ns logic, 3.955ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 5)
  Clock Path Skew:      -0.098ns (0.998 - 1.096)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y10.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X94Y14.B1      net (fanout=38)       1.280   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X94Y14.B       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X95Y16.A2      net (fanout=13)       0.623   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X104Y12.B2     net (fanout=8)        1.129   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X104Y12.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X106Y8.D1      net (fanout=14)       0.786   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X106Y8.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X106Y8.C6      net (fanout=1)        0.123   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X106Y8.CLK     Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (0.639ns logic, 3.941ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.587ns (Levels of Logic = 5)
  Clock Path Skew:      -0.090ns (0.998 - 1.088)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y16.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y11.B1      net (fanout=13)       1.230   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X94Y11.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X95Y16.A5      net (fanout=12)       0.687   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X95Y16.B3      net (fanout=8)        0.351   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X95Y16.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X104Y9.B4      net (fanout=14)       1.077   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X104Y9.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X104Y9.C2      net (fanout=2)        0.603   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X104Y9.CLK     Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.587ns (0.639ns logic, 3.948ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (1.000 - 1.096)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y10.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X94Y14.B1      net (fanout=38)       1.280   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X94Y14.B       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X95Y16.A2      net (fanout=13)       0.623   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X95Y16.B3      net (fanout=8)        0.351   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X95Y16.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X104Y7.B4      net (fanout=14)       1.209   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X104Y7.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>_SW0
    SLICE_X104Y7.A2      net (fanout=1)        0.478   ftop/gbe0/gmac/txRS_crc/N0
    SLICE_X104Y7.CLK     Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (0.639ns logic, 3.941ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 5)
  Clock Path Skew:      -0.098ns (0.998 - 1.096)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y10.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X94Y14.B1      net (fanout=38)       1.280   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X94Y14.B       Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF11
    SLICE_X95Y16.A2      net (fanout=13)       0.623   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF1
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X95Y16.B3      net (fanout=8)        0.351   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X95Y16.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X104Y9.B4      net (fanout=14)       1.077   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X104Y9.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X104Y9.C2      net (fanout=2)        0.603   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X104Y9.CLK     Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (0.639ns logic, 3.934ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.536ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.999 - 1.088)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y16.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y11.B1      net (fanout=13)       1.230   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X94Y11.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X95Y16.A5      net (fanout=12)       0.687   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A1      net (fanout=8)        0.602   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X106Y7.C6      net (fanout=15)       1.446   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X106Y7.CLK     Tas                   0.030   ftop/gbe0/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<18>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (0.571ns logic, 3.965ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.996 - 1.088)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y16.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y11.B1      net (fanout=13)       1.230   ftop/gbe0/gmac/txRS_txF$dD_OUT<8>
    SLICE_X94Y11.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF31
    SLICE_X95Y16.A5      net (fanout=12)       0.687   ftop/gbe0/gmac/Mmux_txRS_txData$D_IN122
    SLICE_X95Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<0>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A1      net (fanout=8)        0.602   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X97Y16.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X106Y10.B2     net (fanout=15)       1.443   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X106Y10.CLK    Tas                   0.028   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (0.569ns logic, 3.962ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.096ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y15.DQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X90Y15.B6      net (fanout=4)        0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X90Y15.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.096ns (0.041ns logic, 0.055ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y15.BQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X91Y15.AX      net (fanout=2)        0.105   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X91Y15.CLK     Tckdi       (-Th)     0.102   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (-0.004ns logic, 0.105ns route)
                                                       (-4.0% logic, 104.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y15.BQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X90Y15.A6      net (fanout=6)        0.065   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X90Y15.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.043ns logic, 0.065ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_17 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.493 - 0.459)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_17 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y7.AQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_17
    SLICE_X108Y7.C6      net (fanout=2)        0.100   ftop/gbe0/gmac/txRS_crc/rRemainder<17>
    SLICE_X108Y7.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<25>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.039ns logic, 0.100ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.058 - 0.049)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_4 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y12.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<4>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_4
    SLICE_X91Y13.AX      net (fanout=1)        0.094   ftop/gbe0/gmac/txRS_txF/dSyncReg1<4>
    SLICE_X91Y13.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.022ns logic, 0.094ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y15.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X91Y15.C5      net (fanout=5)        0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X91Y15.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.042ns logic, 0.076ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y15.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X90Y15.DX      net (fanout=2)        0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X90Y15.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y15.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X90Y15.A5      net (fanout=2)        0.079   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X90Y15.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.043ns logic, 0.079ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y10.AQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X92Y10.A5      net (fanout=7)        0.087   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X92Y10.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y15.DQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X90Y15.CX      net (fanout=4)        0.114   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X90Y15.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.022ns logic, 0.114ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y14.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X93Y14.A5      net (fanout=10)       0.086   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X93Y14.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_203_o_MUX_11455_o1
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.043ns logic, 0.086ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y15.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X91Y15.A5      net (fanout=6)        0.086   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X91Y15.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_INV_4030_o1_INV_0
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.043ns logic, 0.086ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y10.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X94Y10.C5      net (fanout=4)        0.087   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X94Y10.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.042ns logic, 0.087ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txData_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.055 - 0.044)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_0 to ftop/gbe0/gmac/txRS_txData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y17.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF$dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    SLICE_X94Y16.A6      net (fanout=2)        0.100   ftop/gbe0/gmac/txRS_txF$dD_OUT<0>
    SLICE_X94Y16.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txData<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN14
                                                       ftop/gbe0/gmac/txRS_txData_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.043ns logic, 0.100ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y15.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X91Y15.D5      net (fanout=6)        0.092   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X91Y15.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.041ns logic, 0.092ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.495 - 0.456)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_26 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y7.DQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    SLICE_X106Y8.C5      net (fanout=15)       0.135   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
    SLICE_X106Y8.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.039ns logic, 0.135ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_emitFCS_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y13.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X95Y13.C5      net (fanout=44)       0.095   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X95Y13.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mmux_txRS_emitFCS$D_IN22
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.042ns logic, 0.095ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y10.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X94Y10.D5      net (fanout=6)        0.096   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X94Y10.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>12
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_31 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.060 - 0.050)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_31 to ftop/gbe0/gmac/txRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y11.DQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_31
    SLICE_X104Y12.A6     net (fanout=15)       0.108   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
    SLICE_X104Y12.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<19>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.039ns logic, 0.108ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_emitFCS_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y13.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X95Y13.B5      net (fanout=44)       0.097   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X95Y13.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mmux_txRS_emitFCS$D_IN11
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X84Y39.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X85Y39.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Location pin: SLICE_X86Y12.SR
  Clock network: ftop/gbe0/gmac/txRS_unfBit/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X88Y15.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X88Y15.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_2/SR
  Location pin: SLICE_X88Y15.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_3/SR
  Location pin: SLICE_X88Y15.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X89Y15.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 73904 paths analyzed, 22395 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.986ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 3)
  Clock Path Skew:      -0.223ns (1.523 - 1.746)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y186.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X68Y158.C5     net (fanout=144)      2.742   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X68Y158.CMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMC
    SLICE_X71Y139.B6     net (fanout=1)        0.985   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<0>
    SLICE_X71Y139.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise011
    SLICE_X71Y139.D6     net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<0>
    SLICE_X71Y139.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (0.861ns logic, 3.844ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_en (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 3)
  Clock Path Skew:      -0.217ns (1.535 - 1.752)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_en to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y191.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_wrdata_en
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_en
    SLICE_X67Y170.B5     net (fanout=16)       1.207   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_wrdata_en
    SLICE_X67Y170.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_mux_wrdata_en11
    SLICE_X66Y139.D6     net (fanout=24)       1.897   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/mux_wrdata_en
    SLICE_X66Y139.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o12
    SLICE_X66Y139.C6     net (fanout=1)        0.121   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o11
    SLICE_X66Y139.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o14
    SLICE_X85Y139.CX     net (fanout=1)        0.900   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[1]_wrdata_en_r2_Mux_8_o
    SLICE_X85Y139.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_0
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (0.575ns logic, 4.125ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 2)
  Clock Path Skew:      -0.208ns (1.544 - 1.752)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y189.BQ     Tcko                  0.337   ftop/dram0/memc_memc$dbg_wl_dqs_inverted<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1
    SLICE_X70Y146.B5     net (fanout=81)       3.437   ftop/dram0/memc_memc$dbg_wl_dqs_inverted<1>
    SLICE_X70Y146.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/mask_data_rise0_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r3_Mux_15_o13
    SLICE_X85Y146.C4     net (fanout=1)        0.540   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r3_Mux_15_o12
    SLICE_X85Y146.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r3_Mux_15_o14
    SLICE_X84Y147.AX     net (fanout=1)        0.242   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[3]_wrdata_en_r3_Mux_15_o
    SLICE_X84Y147.CLK    Tdick                 0.015   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<6>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (0.488ns logic, 4.219ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 3)
  Clock Path Skew:      -0.178ns (1.529 - 1.707)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X67Y157.B6     net (fanout=10)       1.619   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X67Y157.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[5].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X66Y135.D6     net (fanout=8)        1.154   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X66Y135.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X64Y146.AX     net (fanout=9)        1.254   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X64Y146.CLK    Tdick                -0.004   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_fall0_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (0.581ns logic, 4.148ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 3)
  Clock Path Skew:      -0.197ns (1.510 - 1.707)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X67Y157.B6     net (fanout=10)       1.619   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X67Y157.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[5].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X66Y135.D6     net (fanout=8)        1.154   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X66Y135.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[4].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X62Y144.AX     net (fanout=9)        1.196   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X62Y144.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.709ns (0.619ns logic, 4.090ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.688ns (Levels of Logic = 2)
  Clock Path Skew:      -0.214ns (1.532 - 1.746)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y186.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X68Y150.B5     net (fanout=144)      3.052   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X68Y150.BMUX   Tilo                  0.205   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<193>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[32].RAM32M0_RAMB
    SLICE_X71Y133.B6     net (fanout=1)        0.980   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<194>
    SLICE_X71Y133.CLK    Tas                   0.070   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall1231
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.688ns (0.656ns logic, 4.032ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.231ns (1.519 - 1.750)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y170.BQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r1
    SLICE_X64Y147.A3     net (fanout=42)       2.519   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r1
    SLICE_X64Y147.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/ocb_d1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_62_o13
    SLICE_X64Y143.A4     net (fanout=1)        0.652   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_62_o12
    SLICE_X64Y143.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<29>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_62_o14
    SLICE_X63Y154.CX     net (fanout=1)        0.993   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[13]_wrdata_en_r2_Mux_62_o
    SLICE_X63Y154.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<25>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_6
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (0.507ns logic, 4.164ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.944 - 1.081)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A6     net (fanout=10)       1.489   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y182.A6     net (fanout=8)        0.685   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y182.A      Tilo                  0.068   ftop/dram0/memc_memc$app_rd_data<99>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X27Y173.C6     net (fanout=9)        0.709   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X27Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rd_data<239>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X32Y170.SR     net (fanout=5)        0.651   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X32Y170.CLK    Tsrck                 0.455   ftop/dram0/memc_memc$dbg_cpt_second_edge_cnt<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_2
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (1.108ns logic, 3.655ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.944 - 1.081)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A6     net (fanout=10)       1.489   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y182.A6     net (fanout=8)        0.685   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y182.A      Tilo                  0.068   ftop/dram0/memc_memc$app_rd_data<99>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X27Y173.C6     net (fanout=9)        0.709   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X27Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rd_data<239>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X32Y170.SR     net (fanout=5)        0.651   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X32Y170.CLK    Tsrck                 0.455   ftop/dram0/memc_memc$dbg_cpt_second_edge_cnt<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_4
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (1.108ns logic, 3.655ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.944 - 1.081)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A6     net (fanout=10)       1.489   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y182.A6     net (fanout=8)        0.685   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y182.A      Tilo                  0.068   ftop/dram0/memc_memc$app_rd_data<99>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X27Y173.C6     net (fanout=9)        0.709   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X27Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rd_data<239>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X32Y170.SR     net (fanout=5)        0.651   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X32Y170.CLK    Tsrck                 0.455   ftop/dram0/memc_memc$dbg_cpt_second_edge_cnt<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_1
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (1.108ns logic, 3.655ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.944 - 1.081)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A6     net (fanout=10)       1.489   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y182.A6     net (fanout=8)        0.685   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y182.A      Tilo                  0.068   ftop/dram0/memc_memc$app_rd_data<99>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X27Y173.C6     net (fanout=9)        0.709   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_20
    SLICE_X27Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rd_data<239>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X32Y170.SR     net (fanout=5)        0.651   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_6
    SLICE_X32Y170.CLK    Tsrck                 0.455   ftop/dram0/memc_memc$dbg_cpt_second_edge_cnt<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_3
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (1.108ns logic, 3.655ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.860ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (1.043 - 1.081)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X67Y157.B6     net (fanout=10)       1.619   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X67Y157.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[5].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X64Y185.A6     net (fanout=8)        1.435   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X64Y185.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y196.AX     net (fanout=8)        1.066   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_5
    SLICE_X63Y196.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.860ns (0.619ns logic, 4.241ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.865ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (1.559 - 1.592)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A6     net (fanout=10)       1.489   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A6     net (fanout=8)        0.834   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A6     net (fanout=5)        1.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X22Y218.CE     net (fanout=10)       0.416   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X22Y218.CLK    Tceck                 0.284   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.865ns (0.937ns logic, 3.928ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.865ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (1.559 - 1.592)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A6     net (fanout=10)       1.489   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A6     net (fanout=8)        0.834   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A6     net (fanout=5)        1.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X22Y218.CE     net (fanout=10)       0.416   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X22Y218.CLK    Tceck                 0.284   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.865ns (0.937ns logic, 3.928ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.865ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (1.559 - 1.592)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A6     net (fanout=10)       1.489   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A6     net (fanout=8)        0.834   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A6     net (fanout=5)        1.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X22Y218.CE     net (fanout=10)       0.416   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X22Y218.CLK    Tceck                 0.284   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_5
    -------------------------------------------------  ---------------------------
    Total                                      4.865ns (0.937ns logic, 3.928ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.572 - 1.592)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A6     net (fanout=10)       1.489   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A6     net (fanout=8)        0.834   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A6     net (fanout=5)        1.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X17Y217.CE     net (fanout=10)       0.394   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X17Y217.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_27
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_25
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (0.971ns logic, 3.906ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.572 - 1.592)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A6     net (fanout=10)       1.489   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A6     net (fanout=8)        0.834   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A6     net (fanout=5)        1.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X17Y217.CE     net (fanout=10)       0.394   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X17Y217.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_27
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_24
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (0.971ns logic, 3.906ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.572 - 1.592)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A6     net (fanout=10)       1.489   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A6     net (fanout=8)        0.834   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A6     net (fanout=5)        1.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X17Y217.CE     net (fanout=10)       0.394   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X17Y217.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_27
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_26
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (0.971ns logic, 3.906ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.572 - 1.592)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y181.DQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X57Y181.C6     net (fanout=272)      0.121   ftop/dram0/memc_memc/rst
    SLICE_X57Y181.C      Tilo                  0.068   ftop/dram0/memc_memc$dbg_wl_odelay_dqs_tap_cnt<17>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A6     net (fanout=10)       1.489   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X28Y193.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A6     net (fanout=8)        0.834   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X22Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A6     net (fanout=5)        1.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y218.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X17Y217.CE     net (fanout=10)       0.394   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X17Y217.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_27
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_27
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (0.971ns logic, 3.906ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.226ns (1.520 - 1.746)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y183.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X92Y152.B1     net (fanout=144)      3.185   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X92Y152.BMUX   Tilo                  0.205   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<133>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0_RAMB
    SLICE_X97Y140.A4     net (fanout=1)        0.870   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<134>
    SLICE_X97Y140.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1611
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.670ns (0.615ns logic, 4.055ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.752 - 0.643)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y199.BQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_valid_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
    SLICE_X20Y200.AX     net (fanout=3)        0.108   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<24>
    SLICE_X20Y200.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.026ns logic, 0.108ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem19_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.491 - 0.455)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem19_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y165.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X14Y164.D1     net (fanout=23)       0.239   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X14Y164.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<113>
                                                       ftop/dram0/lrespF/Mram_fifoMem19_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-0.164ns logic, 0.239ns route)
                                                       (-218.7% logic, 318.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem19_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.491 - 0.455)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem19_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y165.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X14Y164.D1     net (fanout=23)       0.239   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X14Y164.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<113>
                                                       ftop/dram0/lrespF/Mram_fifoMem19_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-0.164ns logic, 0.239ns route)
                                                       (-218.7% logic, 318.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem19_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.491 - 0.455)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem19_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y165.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X14Y164.D1     net (fanout=23)       0.239   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X14Y164.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<113>
                                                       ftop/dram0/lrespF/Mram_fifoMem19_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-0.164ns logic, 0.239ns route)
                                                       (-218.7% logic, 318.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem19_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.491 - 0.455)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem19_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y165.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X14Y164.D1     net (fanout=23)       0.239   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X14Y164.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<113>
                                                       ftop/dram0/lrespF/Mram_fifoMem19_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-0.164ns logic, 0.239ns route)
                                                       (-218.7% logic, 318.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem19_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.491 - 0.455)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem19_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y165.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X14Y164.D1     net (fanout=23)       0.239   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X14Y164.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<113>
                                                       ftop/dram0/lrespF/Mram_fifoMem19_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-0.164ns logic, 0.239ns route)
                                                       (-218.7% logic, 318.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem19_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.491 - 0.455)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem19_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y165.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X14Y164.D1     net (fanout=23)       0.239   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X14Y164.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<113>
                                                       ftop/dram0/lrespF/Mram_fifoMem19_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-0.164ns logic, 0.239ns route)
                                                       (-218.7% logic, 318.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem19_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.491 - 0.455)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem19_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y165.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X14Y164.D1     net (fanout=23)       0.239   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X14Y164.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<113>
                                                       ftop/dram0/lrespF/Mram_fifoMem19_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-0.164ns logic, 0.239ns route)
                                                       (-218.7% logic, 318.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem19_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.491 - 0.455)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem19_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y165.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X14Y164.D1     net (fanout=23)       0.239   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X14Y164.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<113>
                                                       ftop/dram0/lrespF/Mram_fifoMem19_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-0.164ns logic, 0.239ns route)
                                                       (-218.7% logic, 318.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_28 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_28 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y184.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_28
    SLICE_X64Y184.AI     net (fanout=1)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<28>
    SLICE_X64Y184.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<25>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (0.011ns logic, 0.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_15 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y200.DQ      Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_15
    SLICE_X8Y200.B6      net (fanout=1)        0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_15
    SLICE_X8Y200.CLK     Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[5][1]_old_sr_rise0_r[5][1]_equal_301_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y194.CQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2
    SLICE_X36Y192.D3     net (fanout=1)        0.166   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<2>
    SLICE_X36Y192.CLK    Tah         (-Th)     0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (-0.099ns logic, 0.166ns route)
                                                       (-147.8% logic, 247.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y194.CQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2
    SLICE_X36Y192.D3     net (fanout=1)        0.166   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<2>
    SLICE_X36Y192.CLK    Tah         (-Th)     0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (-0.099ns logic, 0.166ns route)
                                                       (-147.8% logic, 247.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y194.CQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2
    SLICE_X36Y192.D3     net (fanout=1)        0.166   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<2>
    SLICE_X36Y192.CLK    Tah         (-Th)     0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (-0.099ns logic, 0.166ns route)
                                                       (-147.8% logic, 247.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y194.CQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2
    SLICE_X36Y192.D3     net (fanout=1)        0.166   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<2>
    SLICE_X36Y192.CLK    Tah         (-Th)     0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (-0.099ns logic, 0.166ns route)
                                                       (-147.8% logic, 247.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y190.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17
    SLICE_X12Y190.D6     net (fanout=1)        0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_17
    SLICE_X12Y190.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r[7][1]_old_sr_rise1_r[7][1]_equal_321_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y194.CQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2
    SLICE_X36Y192.D3     net (fanout=1)        0.166   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<2>
    SLICE_X36Y192.CLK    Tah         (-Th)     0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (-0.099ns logic, 0.166ns route)
                                                       (-147.8% logic, 247.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y194.CQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_2
    SLICE_X36Y192.D3     net (fanout=1)        0.166   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<2>
    SLICE_X36Y192.CLK    Tah         (-Th)     0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (-0.099ns logic, 0.166ns route)
                                                       (-147.8% logic, 247.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.068ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y194.DQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_3
    SLICE_X36Y192.D4     net (fanout=1)        0.145   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
    SLICE_X36Y192.CLK    Tah         (-Th)     0.192   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.068ns (-0.077ns logic, 0.145ns route)
                                                       (-113.2% logic, 213.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.068ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y194.DQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_3
    SLICE_X36Y192.D4     net (fanout=1)        0.145   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
    SLICE_X36Y192.CLK    Tah         (-Th)     0.192   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.068ns (-0.077ns logic, 0.145ns route)
                                                       (-113.2% logic, 213.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA_D1/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMA_D1/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMB/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMB/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMB_D1/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMB_D1/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMC/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMC/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMC_D1/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMC_D1/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMD/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMD/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMD_D1/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<101>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem17_RAMD_D1/CLK
  Location pin: SLICE_X10Y157.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMA/CLK
  Location pin: SLICE_X10Y159.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMA/CLK
  Location pin: SLICE_X10Y159.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMA_D1/CLK
  Location pin: SLICE_X10Y159.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMA_D1/CLK
  Location pin: SLICE_X10Y159.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.018ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.231ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X99Y44.DX      net (fanout=1)        0.858   gmii_rxd_7_IBUF
    SLICE_X99Y44.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.231ns (0.373ns logic, 0.858ns route)
                                                       (30.3% logic, 69.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y44.CLK     net (fanout=38)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.782ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.831ns (Levels of Logic = 1)
  Clock Path Delay:     2.524ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X99Y44.DX      net (fanout=1)        1.301   gmii_rxd_7_IBUF
    SLICE_X99Y44.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (0.530ns logic, 1.301ns route)
                                                       (28.9% logic, 71.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y44.CLK     net (fanout=38)       0.913   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (1.227ns logic, 1.297ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.066ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.183ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X99Y44.CX      net (fanout=1)        0.805   gmii_rxd_6_IBUF
    SLICE_X99Y44.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (0.378ns logic, 0.805ns route)
                                                       (32.0% logic, 68.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y44.CLK     net (fanout=38)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.731ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.780ns (Levels of Logic = 1)
  Clock Path Delay:     2.524ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X99Y44.CX      net (fanout=1)        1.247   gmii_rxd_6_IBUF
    SLICE_X99Y44.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.533ns logic, 1.247ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y44.CLK     net (fanout=38)       0.913   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (1.227ns logic, 1.297ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.089ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.589ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.160ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X99Y44.BX      net (fanout=1)        0.766   gmii_rxd_5_IBUF
    SLICE_X99Y44.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (0.394ns logic, 0.766ns route)
                                                       (34.0% logic, 66.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y44.CLK     net (fanout=38)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.667ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.716ns (Levels of Logic = 1)
  Clock Path Delay:     2.524ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X99Y44.BX      net (fanout=1)        1.169   gmii_rxd_5_IBUF
    SLICE_X99Y44.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.547ns logic, 1.169ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y44.CLK     net (fanout=38)       0.913   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (1.227ns logic, 1.297ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.171ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.671ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.078ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X99Y44.AX      net (fanout=1)        0.641   gmii_rxd_4_IBUF
    SLICE_X99Y44.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.078ns (0.437ns logic, 0.641ns route)
                                                       (40.5% logic, 59.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y44.CLK     net (fanout=38)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.499ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.548ns (Levels of Logic = 1)
  Clock Path Delay:     2.524ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X99Y44.AX      net (fanout=1)        0.964   gmii_rxd_4_IBUF
    SLICE_X99Y44.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.548ns (0.584ns logic, 0.964ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y44.CLK     net (fanout=38)       0.913   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (1.227ns logic, 1.297ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.018ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.482ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.313ns (Levels of Logic = 1)
  Clock Path Delay:     1.320ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X99Y32.DX      net (fanout=1)        0.874   gmii_rxd_3_IBUF
    SLICE_X99Y32.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.439ns logic, 0.874ns route)
                                                       (33.4% logic, 66.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y32.CLK     net (fanout=38)       0.405   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.774ns logic, 0.546ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.810ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Clock Path Delay:     2.576ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X99Y32.DX      net (fanout=1)        1.325   gmii_rxd_3_IBUF
    SLICE_X99Y32.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (0.586ns logic, 1.325ns route)
                                                       (30.7% logic, 69.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y32.CLK     net (fanout=38)       0.965   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (1.227ns logic, 1.349ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.068ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.227ns (Levels of Logic = 1)
  Clock Path Delay:     1.320ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X99Y32.CX      net (fanout=1)        0.848   gmii_rxd_2_IBUF
    SLICE_X99Y32.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.379ns logic, 0.848ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y32.CLK     net (fanout=38)       0.405   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.774ns logic, 0.546ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.742ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.843ns (Levels of Logic = 1)
  Clock Path Delay:     2.576ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X99Y32.CX      net (fanout=1)        1.309   gmii_rxd_2_IBUF
    SLICE_X99Y32.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (0.534ns logic, 1.309ns route)
                                                       (29.0% logic, 71.0% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y32.CLK     net (fanout=38)       0.965   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (1.227ns logic, 1.349ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.065ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.565ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.230ns (Levels of Logic = 1)
  Clock Path Delay:     1.320ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X99Y32.BX      net (fanout=1)        0.845   gmii_rxd_1_IBUF
    SLICE_X99Y32.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.230ns (0.385ns logic, 0.845ns route)
                                                       (31.3% logic, 68.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y32.CLK     net (fanout=38)       0.405   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.774ns logic, 0.546ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.715ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.816ns (Levels of Logic = 1)
  Clock Path Delay:     2.576ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X99Y32.BX      net (fanout=1)        1.277   gmii_rxd_1_IBUF
    SLICE_X99Y32.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (0.539ns logic, 1.277ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y32.CLK     net (fanout=38)       0.965   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (1.227ns logic, 1.349ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.062ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.562ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Clock Path Delay:     1.320ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X99Y32.AX      net (fanout=1)        0.794   gmii_rxd_0_IBUF
    SLICE_X99Y32.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.439ns logic, 0.794ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y32.CLK     net (fanout=38)       0.405   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.774ns logic, 0.546ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.678ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.779ns (Levels of Logic = 1)
  Clock Path Delay:     2.576ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X99Y32.AX      net (fanout=1)        1.193   gmii_rxd_0_IBUF
    SLICE_X99Y32.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.586ns logic, 1.193ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y32.CLK     net (fanout=38)       0.965   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (1.227ns logic, 1.349ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.064ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.371ns (Levels of Logic = 1)
  Clock Path Delay:     1.332ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X102Y26.BX     net (fanout=1)        0.951   gmii_rx_dv_IBUF
    SLICE_X102Y26.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.420ns logic, 0.951ns route)
                                                       (30.6% logic, 69.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y26.CLK    net (fanout=38)       0.417   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.774ns logic, 0.558ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.823ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.948ns (Levels of Logic = 1)
  Clock Path Delay:     2.600ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X102Y26.BX     net (fanout=1)        1.400   gmii_rx_dv_IBUF
    SLICE_X102Y26.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.948ns (0.548ns logic, 1.400ns route)
                                                       (28.1% logic, 71.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y26.CLK    net (fanout=38)       0.989   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (1.227ns logic, 1.373ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.422ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.922ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.823ns (Levels of Logic = 1)
  Clock Path Delay:     1.270ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X97Y46.AX      net (fanout=1)        0.426   gmii_rx_er_IBUF
    SLICE_X97Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.397ns logic, 0.426ns route)
                                                       (48.2% logic, 51.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y46.CLK     net (fanout=38)       0.355   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.774ns logic, 0.496ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.169ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.209ns (Levels of Logic = 1)
  Clock Path Delay:     2.515ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X97Y46.AX      net (fanout=1)        0.659   gmii_rx_er_IBUF
    SLICE_X97Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.550ns logic, 0.659ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y46.CLK     net (fanout=38)       0.904   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (1.227ns logic, 1.288ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.262ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.761ns|      4.986ns|            0|            0|        91979|        73904|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      4.986ns|          N/A|            0|            0|        73904|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      4.548ns|            0|          128|            0|     14376790|
| TS_CLK_125                    |      8.000ns|      9.095ns|          N/A|          128|            0|     14357493|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|        19297|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    0.064(R)|      FAST  |    0.677(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.422(R)|      FAST  |    1.331(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.062(R)|      FAST  |    0.822(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.065(R)|      FAST  |    0.785(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.068(R)|      FAST  |    0.758(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |    0.018(R)|      FAST  |    0.690(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.171(R)|      FAST  |    1.001(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |   -0.089(R)|      FAST  |    0.833(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |   -0.066(R)|      FAST  |    0.769(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |   -0.018(R)|      FAST  |    0.718(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    5.067|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.986|         |         |         |
sys0_clkp      |    4.986|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.986|         |         |         |
sys0_clkp      |    4.986|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.080|         |         |         |
sys1_clkp      |    5.080|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.080|         |         |         |
sys1_clkp      |    5.080|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.700; Ideal Clock Offset To Actual Clock 0.632; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.018(R)|      FAST  |    0.718(R)|      SLOW  |    0.518|    1.782|       -0.632|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.018|         -  |       0.718|         -  |    0.518|    1.782|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.703; Ideal Clock Offset To Actual Clock 0.583; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.066(R)|      FAST  |    0.769(R)|      SLOW  |    0.566|    1.731|       -0.583|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.066|         -  |       0.769|         -  |    0.566|    1.731|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.744; Ideal Clock Offset To Actual Clock 0.539; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.089(R)|      FAST  |    0.833(R)|      SLOW  |    0.589|    1.667|       -0.539|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.089|         -  |       0.833|         -  |    0.589|    1.667|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.830; Ideal Clock Offset To Actual Clock 0.414; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.171(R)|      FAST  |    1.001(R)|      SLOW  |    0.671|    1.499|       -0.414|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.171|         -  |       1.001|         -  |    0.671|    1.499|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.708; Ideal Clock Offset To Actual Clock 0.664; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |    0.018(R)|      FAST  |    0.690(R)|      SLOW  |    0.482|    1.810|       -0.664|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.018|         -  |       0.690|         -  |    0.482|    1.810|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.690; Ideal Clock Offset To Actual Clock 0.587; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.068(R)|      FAST  |    0.758(R)|      SLOW  |    0.568|    1.742|       -0.587|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.068|         -  |       0.758|         -  |    0.568|    1.742|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.720; Ideal Clock Offset To Actual Clock 0.575; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.065(R)|      FAST  |    0.785(R)|      SLOW  |    0.565|    1.715|       -0.575|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.065|         -  |       0.785|         -  |    0.565|    1.715|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.760; Ideal Clock Offset To Actual Clock 0.558; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.062(R)|      FAST  |    0.822(R)|      SLOW  |    0.562|    1.678|       -0.558|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.062|         -  |       0.822|         -  |    0.562|    1.678|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.741; Ideal Clock Offset To Actual Clock 0.694; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    0.064(R)|      FAST  |    0.677(R)|      SLOW  |    0.436|    1.823|       -0.694|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.064|         -  |       0.677|         -  |    0.436|    1.823|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.909; Ideal Clock Offset To Actual Clock 0.124; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.422(R)|      FAST  |    1.331(R)|      SLOW  |    0.922|    1.169|       -0.124|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.422|         -  |       1.331|         -  |    0.922|    1.169|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 128  Score: 28895  (Setup/Max: 28848, Hold: 47)

Constraints cover 14551232 paths, 0 nets, and 212407 connections

Design statistics:
   Minimum period:   9.095ns{1}   (Maximum frequency: 109.951MHz)
   Minimum input required time before clock:   0.064ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 15 09:26:01 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1648 MB



