Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 14 12:37:49 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Controller_control_sets_placed.rpt
| Design       : Controller
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      5 |            1 |
|     10 |            2 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            7 |
| Yes          | No                    | No                     |             194 |           53 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------------------------------------------------------------+---------------------------------+------------------+----------------+
|     Clock Signal     |                                            Enable Signal                                           |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------------------------------------------------------------------------+---------------------------------+------------------+----------------+
|  cClk/inst/PixelClk  | cVSync/HS/E[0]                                                                                     | cVSync/HS/VCounter_reg[1][0]    |                1 |              4 |
|  cClk/inst/PixelClk  | cVSync/HS/E[0]                                                                                     |                                 |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | cFramer/cTriGen/din[58]_i_1_n_0                                                                    |                                 |                2 |             10 |
|  cClk/inst/PixelClk  |                                                                                                    | cVSync/HS/SR[0]                 |                7 |             10 |
|  CLK100MHZ_IBUF_BUFG | cFramer/cTriGen/din[31]_i_1_n_0                                                                    |                                 |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG | cFramer/cTriGen/din[47]_i_1_n_0                                                                    |                                 |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG | cFramer/cTriGen/din[15]_i_1_n_0                                                                    |                                 |                3 |             16 |
|  CLK100MHZ_IBUF_BUFG | cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] |                                 |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG | cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                 |                5 |             18 |
|  cClk/inst/PixelClk  |                                                                                                    |                                 |               14 |             29 |
|  CLK100MHZ_IBUF_BUFG | cFramer/cBres/err                                                                                  |                                 |               11 |             31 |
|  CLK100MHZ_IBUF_BUFG | cFramer/addr_reg_i_2_n_0                                                                           |                                 |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG | cFramer/sel                                                                                        |                                 |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG | cFramer/cBres/currX                                                                                | cFramer/cBres/currX[31]_i_1_n_0 |                6 |             32 |
|  CLK100MHZ_IBUF_BUFG | cFramer/cBres/currY                                                                                | cFramer/cBres/currY[31]_i_1_n_0 |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                    |                                 |               12 |             40 |
+----------------------+----------------------------------------------------------------------------------------------------+---------------------------------+------------------+----------------+


