{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766151717585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766151717586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 19 20:41:57 2025 " "Processing started: Fri Dec 19 20:41:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766151717586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1766151717586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft_8point -c fft_8point --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft_8point -c fft_8point --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1766151717586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1766151717821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1766151717821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "../butterfly.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/butterfly.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766151726118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766151726118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_adder_combined " "Found entity 1: fp_adder_combined" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766151726119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766151726119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_multiplier " "Found entity 1: fp_multiplier" {  } { { "../fp_multiplier.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766151726120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766151726120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x0_real X0_real fft_8point.v(2) " "Verilog HDL Declaration information at fft_8point.v(2): object \"x0_real\" differs only in case from object \"X0_real\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x0_imag X0_imag fft_8point.v(2) " "Verilog HDL Declaration information at fft_8point.v(2): object \"x0_imag\" differs only in case from object \"X0_imag\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x1_real X1_real fft_8point.v(3) " "Verilog HDL Declaration information at fft_8point.v(3): object \"x1_real\" differs only in case from object \"X1_real\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x1_imag X1_imag fft_8point.v(3) " "Verilog HDL Declaration information at fft_8point.v(3): object \"x1_imag\" differs only in case from object \"X1_imag\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x2_real X2_real fft_8point.v(4) " "Verilog HDL Declaration information at fft_8point.v(4): object \"x2_real\" differs only in case from object \"X2_real\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x2_imag X2_imag fft_8point.v(4) " "Verilog HDL Declaration information at fft_8point.v(4): object \"x2_imag\" differs only in case from object \"X2_imag\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x3_real X3_real fft_8point.v(5) " "Verilog HDL Declaration information at fft_8point.v(5): object \"x3_real\" differs only in case from object \"X3_real\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x3_imag X3_imag fft_8point.v(5) " "Verilog HDL Declaration information at fft_8point.v(5): object \"x3_imag\" differs only in case from object \"X3_imag\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x4_real X4_real fft_8point.v(6) " "Verilog HDL Declaration information at fft_8point.v(6): object \"x4_real\" differs only in case from object \"X4_real\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x4_imag X4_imag fft_8point.v(6) " "Verilog HDL Declaration information at fft_8point.v(6): object \"x4_imag\" differs only in case from object \"X4_imag\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x5_real X5_real fft_8point.v(7) " "Verilog HDL Declaration information at fft_8point.v(7): object \"x5_real\" differs only in case from object \"X5_real\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x5_imag X5_imag fft_8point.v(7) " "Verilog HDL Declaration information at fft_8point.v(7): object \"x5_imag\" differs only in case from object \"X5_imag\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x6_real X6_real fft_8point.v(8) " "Verilog HDL Declaration information at fft_8point.v(8): object \"x6_real\" differs only in case from object \"X6_real\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x6_imag X6_imag fft_8point.v(8) " "Verilog HDL Declaration information at fft_8point.v(8): object \"x6_imag\" differs only in case from object \"X6_imag\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x7_real X7_real fft_8point.v(9) " "Verilog HDL Declaration information at fft_8point.v(9): object \"x7_real\" differs only in case from object \"X7_real\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x7_imag X7_imag fft_8point.v(9) " "Verilog HDL Declaration information at fft_8point.v(9): object \"x7_imag\" differs only in case from object \"X7_imag\" in the same scope" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_8point " "Found entity 1: fft_8point" {  } { { "../fft_8point.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766151726121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766151726121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fft_8point " "Elaborating entity \"fft_8point\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1766151726158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:bfly1_0 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:bfly1_0\"" {  } { { "../fft_8point.v" "bfly1_0" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fft_8point.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766151726213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_multiplier butterfly:bfly1_0\|fp_multiplier:mult1 " "Elaborating entity \"fp_multiplier\" for hierarchy \"butterfly:bfly1_0\|fp_multiplier:mult1\"" {  } { { "../butterfly.v" "mult1" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/butterfly.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766151726222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fp_multiplier.v(19) " "Verilog HDL assignment warning at fp_multiplier.v(19): truncated value with size 32 to match size of target (10)" {  } { { "../fp_multiplier.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_multiplier.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766151726223 "|fft_8point|butterfly:bfly1_0|fp_multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_multiplier.v(24) " "Verilog HDL assignment warning at fp_multiplier.v(24): truncated value with size 32 to match size of target (8)" {  } { { "../fp_multiplier.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_multiplier.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766151726223 "|fft_8point|butterfly:bfly1_0|fp_multiplier:mult1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_adder_combined butterfly:bfly1_0\|fp_adder_combined:sub1 " "Elaborating entity \"fp_adder_combined\" for hierarchy \"butterfly:bfly1_0\|fp_adder_combined:sub1\"" {  } { { "../butterfly.v" "sub1" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/butterfly.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766151726227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_adder_combined.v(40) " "Verilog HDL assignment warning at fp_adder_combined.v(40): truncated value with size 32 to match size of target (8)" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766151726229 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fp_adder_combined.v(63) " "Verilog HDL assignment warning at fp_adder_combined.v(63): truncated value with size 32 to match size of target (5)" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766151726229 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 fp_adder_combined.v(61) " "Verilog HDL Loop Statement error at fp_adder_combined.v(61): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 61 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Design Software" 0 -1 1766151726519 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mant_sum fp_adder_combined.v(36) " "Verilog HDL Always Construct warning at fp_adder_combined.v(36): inferring latch(es) for variable \"mant_sum\", which holds its previous value in one or more paths through the always construct" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1766151726531 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_exp fp_adder_combined.v(36) " "Verilog HDL Always Construct warning at fp_adder_combined.v(36): inferring latch(es) for variable \"final_exp\", which holds its previous value in one or more paths through the always construct" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1766151726532 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_frac fp_adder_combined.v(36) " "Verilog HDL Always Construct warning at fp_adder_combined.v(36): inferring latch(es) for variable \"final_frac\", which holds its previous value in one or more paths through the always construct" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1766151726532 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_reg fp_adder_combined.v(36) " "Verilog HDL Always Construct warning at fp_adder_combined.v(36): inferring latch(es) for variable \"result_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1766151726532 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_gt_b fp_adder_combined.v(36) " "Verilog HDL Always Construct warning at fp_adder_combined.v(36): inferring latch(es) for variable \"a_gt_b\", which holds its previous value in one or more paths through the always construct" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1766151726532 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mant_large fp_adder_combined.v(36) " "Verilog HDL Always Construct warning at fp_adder_combined.v(36): inferring latch(es) for variable \"mant_large\", which holds its previous value in one or more paths through the always construct" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1766151726532 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mant_small fp_adder_combined.v(36) " "Verilog HDL Always Construct warning at fp_adder_combined.v(36): inferring latch(es) for variable \"mant_small\", which holds its previous value in one or more paths through the always construct" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1766151726532 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "diff fp_adder_combined.v(36) " "Verilog HDL Always Construct warning at fp_adder_combined.v(36): inferring latch(es) for variable \"diff\", which holds its previous value in one or more paths through the always construct" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1766151726532 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "norm_mant fp_adder_combined.v(36) " "Verilog HDL Always Construct warning at fp_adder_combined.v(36): inferring latch(es) for variable \"norm_mant\", which holds its previous value in one or more paths through the always construct" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1766151726532 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "norm_exp fp_adder_combined.v(36) " "Verilog HDL Always Construct warning at fp_adder_combined.v(36): inferring latch(es) for variable \"norm_exp\", which holds its previous value in one or more paths through the always construct" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1766151726532 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_amt fp_adder_combined.v(36) " "Verilog HDL Always Construct warning at fp_adder_combined.v(36): inferring latch(es) for variable \"shift_amt\", which holds its previous value in one or more paths through the always construct" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1766151726533 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i fp_adder_combined.v(36) " "Verilog HDL Always Construct warning at fp_adder_combined.v(36): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../fp_adder_combined.v" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/fp_adder_combined.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1766151726534 "|fft_8point|butterfly:bfly1_0|fp_adder_combined:sub1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "butterfly:bfly1_0\|fp_adder_combined:sub1 " "Can't elaborate user hierarchy \"butterfly:bfly1_0\|fp_adder_combined:sub1\"" {  } { { "../butterfly.v" "sub1" { Text "/home/noname/Documents/project_tiny/FFT_8Points/00_ref/00_code/FFT-8point-verilog-Implementation-/butterfly.v" 14 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1766151726553 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766151726565 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 19 20:42:06 2025 " "Processing ended: Fri Dec 19 20:42:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766151726565 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766151726565 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766151726565 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1766151726565 ""}
