
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Sun Jul 13 04:56:25 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_sparse_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj'.
INFO: [HLS 200-1510] Running: set_top hls_sparse 
INFO: [HLS 200-1510] Running: add_files firmware/hls_sparse.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_sparse.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_sparse_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_sparse_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C SIMULATION *****
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../hls_sparse_test.cpp in debug mode
   Compiling ../../../../firmware/hls_sparse.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
5.37947e-06 5.44554e-06 0.000196706 0.00703302 2.05012e-05 8.52659e-05 5.05375e-09 0.991627 0.00015178 0.000875143 
Quantized predictions
0 0 0.000976563 0.0498047 0 0.00390625 0 1 0.00488281 0.00488281 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.28 seconds. CPU system time: 1.19 seconds. Elapsed time: 13.68 seconds; current allocated memory: 4.078 MB.
***** C SIMULATION COMPLETED IN 0h0m13s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_sparse.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:380:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:380:170)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:394:172)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:394:176)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:413:84)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:413:89)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:421:78)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:421:83)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/hls_sparse.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.6 seconds. CPU system time: 1.48 seconds. Elapsed time: 18.95 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 288,878 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 986,421 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 264,376 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 253,107 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:43:0)
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:43:0)
WARNING: [HLS 214-273] In function 'void nnet::softmax<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_activation.h:379:0)
WARNING: [HLS 214-273] In function 'nnet::DenseLatency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:52:0)
WARNING: [HLS 214-273] In function 'nnet::DenseLatency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>::dense(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:52:0)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 576, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 576, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1600, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 576, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1600, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1600, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 40, 40, 1, 20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_sparse.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0> mult_for_sparse_conv_kernel3<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 20>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_uint<10>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0> mult_for_sparse_conv_kernel3<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 3, 20>(int, int, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 3>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_uint<10>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>::dense(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' into 'hls_sparse(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:413:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' into 'hls_sparse(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:421:2)
INFO: [HLS 214-131] Inlining function 'void nnet::softmax<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'hls_sparse(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:423:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_3' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:266:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:252:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:243:23)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_1' is marked as complete unroll implied by the pipeline pragma (firmware/hls_sparse.cpp:213:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_3' (firmware/nnet_utils/nnet_activation.h:266:23) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_2' (firmware/nnet_utils/nnet_activation.h:252:23) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_1' (firmware/nnet_utils/nnet_activation.h:243:23) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 75 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 75 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-188] Unrolling loop 'FillFlatArr' (firmware/hls_sparse.cpp:319:5) in function 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 20>' partially with a factor of 4 (firmware/hls_sparse.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_sparse.cpp:327:9) in function 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 20>' completely with a factor of 3 (firmware/hls_sparse.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'InitFlatArr' (firmware/hls_sparse.cpp:313:5) in function 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 20>' completely with a factor of 75 (firmware/hls_sparse.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/hls_sparse.cpp:266:5) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 3, 2>' completely with a factor of 20 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_sparse.cpp:274:9) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 3, 2>' completely with a factor of 3 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/hls_sparse.cpp:280:13) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 3, 2>' completely with a factor of 20 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_1' (firmware/hls_sparse.cpp:258:20) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 3, 2>' completely with a factor of 60 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePooledLoc' (firmware/hls_sparse.cpp:246:5) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 3, 2>' completely with a factor of 20 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/hls_sparse.cpp:213:23) in function 'sparse_relu<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 20, 3>' completely with a factor of 60 (firmware/hls_sparse.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_sparse.cpp:174:5) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 3>' completely with a factor of 20 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_sparse.cpp:179:9) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 3>' completely with a factor of 3 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_sparse.cpp:192:13) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 3>' completely with a factor of 20 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_sparse.cpp:131:5) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 3>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_sparse.cpp:185:13) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 3>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/hls_sparse.cpp:266:5) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 1, 4>' completely with a factor of 20 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_sparse.cpp:274:9) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 1, 4>' completely with a factor of 1 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/hls_sparse.cpp:280:13) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 1, 4>' completely with a factor of 20 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_1' (firmware/hls_sparse.cpp:258:20) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 1, 4>' completely with a factor of 20 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePooledLoc' (firmware/hls_sparse.cpp:246:5) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 1, 4>' completely with a factor of 20 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/hls_sparse.cpp:213:23) in function 'sparse_relu<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 20, 1>' completely with a factor of 20 (firmware/hls_sparse.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_sparse.cpp:174:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>' completely with a factor of 20 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_sparse.cpp:179:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_sparse.cpp:192:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>' completely with a factor of 20 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_sparse.cpp:131:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_sparse.cpp:185:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_sparse.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 40, 40, 1, 20>' completely with a factor of 1600 (firmware/hls_sparse.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(config14::accum_t)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.12873)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.12873)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.12873)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>) (.12868)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.12859)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.12859)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.12859)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config16>(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'void nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-248] Applying array_partition to 'b14': Complete partitioning on dimension 1. (firmware/weights/b14.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (firmware/weights/b11.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'hash_tmp': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:243:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_in_copy': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:256:12)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'exp_res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_activation.h:249:36)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:372:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:373:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:378:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_act1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:382:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:386:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:387:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:392:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_act2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:396:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:400:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:401:17)
INFO: [HLS 214-248] Applying array_partition to 'flatten_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:406:21)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:411:21)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:415:15)
INFO: [HLS 214-248] Applying array_partition to 'layer14_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:419:21)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:343:0)
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'x_in'. The port size might be shrunk or fail cosim as the bit-width after reshape (25600) is larger than 4096
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_sparse.cpp:343:0)
INFO: [HLS 214-364] Automatically inlining function 'std::enable_if<!(std::is_same<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(config11::accum_t)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:66:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 450.73 seconds. CPU system time: 6.22 seconds. Elapsed time: 483.45 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.09 seconds. CPU system time: 0.3 seconds. Elapsed time: 22.55 seconds; current allocated memory: 1.962 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 20.77 seconds. CPU system time: 0.32 seconds. Elapsed time: 21.26 seconds; current allocated memory: 2.255 GB.
INFO: [XFORM 203-510] Pipelining loop 'FillFlatArr' (firmware/hls_sparse.cpp:319) in function 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 20>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:262) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_sparse' (firmware/hls_sparse.cpp:372), detected/extracted 12 process function(s): 
	 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 40, 40, 1, 20>10'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>'
	 'sparse_relu<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 20, 1>'
	 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 1, 4>'
	 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 3>'
	 'sparse_relu<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 20, 3>'
	 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 3, 2>'
	 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 20>'
	 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'
	 'nnet::relu<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>'
	 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>'
	 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:224:32) to (firmware/hls_sparse.cpp:304:1) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 3, 2>'... converting 1137 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:224:32) to (firmware/hls_sparse.cpp:304:1) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 20, 1, 4>'... converting 381 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_sparse.cpp:207:1) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 3>'... converting 12021 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_sparse.cpp:207:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 1>'... converting 4301 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:217:9) to (firmware/nnet_utils/nnet_activation.h:270:1) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:46:5) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:14:21) to (firmware/hls_sparse.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_mult.h:33:11)...597 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_mult.h:33:11)...4516 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 235.56 seconds. CPU system time: 1.55 seconds. Elapsed time: 238.82 seconds; current allocated memory: 3.388 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 364.2 seconds. CPU system time: 1.2 seconds. Elapsed time: 365.4 seconds; current allocated memory: 4.696 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_sparse' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<16, 6, 5, 3, 0>, ap_uint<10>, 40, 40, 1, 20>10' to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_20_10'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_ufixed,ap_uint,ap_fixed,ap_fixed,20,1,1>' to 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 20, 1>' to 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_ufixed,ap_ufixed<10,2,4,0,0>,ap_uint<10>,20,1,4>' to 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_1_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_ufixed,ap_ufixed,ap_uint,ap_fixed,ap_fixed,20,1,3>' to 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 20, 3>' to 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_ufixed,ap_ufixed<10,2,4,0,0>,ap_uint<10>,20,3,2>' to 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_flatten<ap_ufixed<10, 2, 4, 0, 0>, ap_uint<10>, 5, 5, 3, 20>' to 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>' to 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<20, 9, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config13>' to 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>' to 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.34 seconds. CPU system time: 0.28 seconds. Elapsed time: 24.26 seconds; current allocated memory: 4.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 4.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_20_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_20_10' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_sparse.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_sparse.cpp:47->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_20_10' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_sparse.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_sparse.cpp:47->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 580.09 seconds. CPU system time: 0.75 seconds. Elapsed time: 581.87 seconds; current allocated memory: 5.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 16.02 seconds. CPU system time: 0.15 seconds. Elapsed time: 17.09 seconds; current allocated memory: 5.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 116.8 seconds. CPU system time: 0.24 seconds. Elapsed time: 117.52 seconds; current allocated memory: 5.589 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31.6 seconds. CPU system time: 0.09 seconds. Elapsed time: 33.12 seconds; current allocated memory: 5.589 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 20, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 20, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.33 seconds. CPU system time: 0.13 seconds. Elapsed time: 5.97 seconds; current allocated memory: 5.589 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 2.28 seconds; current allocated memory: 5.589 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.93 seconds; current allocated memory: 5.589 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.67 seconds; current allocated memory: 5.589 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 245.69 seconds. CPU system time: 0.64 seconds. Elapsed time: 246.86 seconds; current allocated memory: 6.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 213.44 seconds. CPU system time: 0.57 seconds. Elapsed time: 214.58 seconds; current allocated memory: 6.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 20, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 20, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.96 seconds. CPU system time: 0.19 seconds. Elapsed time: 21.14 seconds; current allocated memory: 6.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.7 seconds; current allocated memory: 6.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 33.07 seconds; current allocated memory: 6.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.19 seconds; current allocated memory: 6.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FillFlatArr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'FillFlatArr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 20.58 seconds; current allocated memory: 6.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.36 seconds; current allocated memory: 6.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 73.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 74.77 seconds; current allocated memory: 6.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 50.54 seconds. CPU system time: 0.3 seconds. Elapsed time: 51.5 seconds; current allocated memory: 6.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<20, 9, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<20, 9, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.29 seconds. CPU system time: 0.09 seconds. Elapsed time: 10.13 seconds; current allocated memory: 6.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.82 seconds; current allocated memory: 6.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.1 seconds. CPU system time: 0 seconds. Elapsed time: 8.99 seconds; current allocated memory: 6.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 6.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0 seconds. Elapsed time: 2.59 seconds; current allocated memory: 6.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 6.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_sparse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.851 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'hls_sparse' consists of the following:
	'call' operation ('call_ret991', firmware/hls_sparse.cpp:408) to 'sparse_flatten<ap_ufixed<10, 2, 4, 0, 0>, ap_uint<10>, 5, 5, 3, 20>' [665]  (3.851 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.43 seconds; current allocated memory: 6.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.8 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.9 seconds; current allocated memory: 6.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.65 seconds; current allocated memory: 6.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_20_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_20_10' is 25607 from HDL expression: (~((x_in_ap_vld == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mux_1600_11_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_20_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.96 seconds. CPU system time: 0.09 seconds. Elapsed time: 14.86 seconds; current allocated memory: 6.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s' is 5355 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 380 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18.07 seconds. CPU system time: 0.91 seconds. Elapsed time: 20.5 seconds; current allocated memory: 6.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 81.95 seconds. CPU system time: 1.76 seconds. Elapsed time: 85.01 seconds; current allocated memory: 7.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_1_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.27 seconds; current allocated memory: 7.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_3_s' is 6998 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_6s_13_1_1': 1140 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 63.9 seconds. CPU system time: 0.62 seconds. Elapsed time: 65.59 seconds; current allocated memory: 8.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 329.75 seconds. CPU system time: 5.01 seconds. Elapsed time: 342.59 seconds; current allocated memory: 9.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.97 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.76 seconds; current allocated memory: 9.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_20_s' pipeline 'FillFlatArr' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'FillFlatArr' in module 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_20_s', because the estimated Stream Port Number is 132, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_7_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_9_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.99 seconds. CPU system time: 0.37 seconds. Elapsed time: 18.58 seconds; current allocated memory: 9.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' pipeline 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>' pipeline type 'function pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>' in module 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s'. Estimated max control fanout for pipeline is 27322.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' is 17685 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_5ns_14_1_1': 89 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_5s_15_1_1': 89 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_6ns_15_1_1': 258 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_6s_16_1_1': 237 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.95 seconds. CPU system time: 0.24 seconds. Elapsed time: 11.04 seconds; current allocated memory: 9.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 51.01 seconds. CPU system time: 1.04 seconds. Elapsed time: 53.85 seconds; current allocated memory: 10.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s' pipeline 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_10_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5s_11_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_11_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6s_12_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.04 seconds. CPU system time: 0.26 seconds. Elapsed time: 5.9 seconds; current allocated memory: 10.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_AUTO_1R' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_ROM_AUTO_1R' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' pipeline 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_18s_17ns_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.83 seconds. CPU system time: 0.34 seconds. Elapsed time: 10.13 seconds; current allocated memory: 10.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_sparse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_sparse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_sparse'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c38_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c39_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c40_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c41_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c42_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c43_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c44_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c45_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c46_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c47_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c48_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c49_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c50_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c51_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c52_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c53_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c54_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c55_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c56_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c57_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c58_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c59_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c60_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c61_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c62_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c63_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c64_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c65_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c66_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c67_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c68_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c69_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c70_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c71_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c72_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c73_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c74_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c75_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c76_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c77_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_12_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_13_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_14_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_15_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_16_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_17_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_18_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_19_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_1_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_2_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_3_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_4_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_5_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_6_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_7_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_8_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_9_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_10_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_11_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_12_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_13_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_14_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_15_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_16_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_17_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_18_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_19_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_c78_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_1_c79_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_2_c80_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_3_c81_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_4_c82_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_5_c83_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_6_c84_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_7_c85_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_8_c86_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_9_c87_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_10_c88_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_11_c89_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_12_c90_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_13_c91_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_14_c92_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_15_c93_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_16_c94_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_17_c95_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_18_c96_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_19_c97_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_20_c98_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_21_c99_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_22_c100_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_23_c101_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_24_c102_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_25_c103_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_26_c104_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_27_c105_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_28_c106_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_29_c107_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_30_c108_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_31_c109_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_32_c110_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_33_c111_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_34_c112_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_35_c113_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_36_c114_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_37_c115_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_38_c116_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_39_c117_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_1_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_2_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_3_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_4_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_5_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_6_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_7_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_8_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_9_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_10_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_11_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_12_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_13_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_14_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_15_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_16_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_17_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_18_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_19_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_20_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_21_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_22_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_23_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_24_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_25_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_26_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_27_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_28_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_29_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_30_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_31_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_32_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_33_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_34_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_35_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_36_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_37_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_38_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_39_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_20_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_21_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_22_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_23_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_24_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_25_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_26_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_27_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_28_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_29_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_30_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_31_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_32_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_33_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_34_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_35_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_36_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_37_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_38_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_39_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_40_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_41_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_42_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_43_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_44_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_45_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_46_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_47_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_48_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_49_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_50_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_51_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_52_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_53_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_54_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_55_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_56_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_57_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_58_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_59_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_12_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_13_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_14_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_15_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_16_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_17_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_18_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_19_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_20_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_21_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_22_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_23_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_24_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_25_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_26_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_27_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_28_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_29_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_30_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_31_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_32_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_33_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_34_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_35_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_36_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_37_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_38_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_39_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_40_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_41_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_42_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_43_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_44_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_45_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_46_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_47_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_48_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_49_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_50_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_51_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_52_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_53_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_54_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_55_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_56_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_57_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_58_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_59_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_1_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_2_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_3_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_4_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_5_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_6_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_7_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_8_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_9_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_10_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_11_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_12_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_13_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_14_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_15_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_16_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_17_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_18_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_19_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_20_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_21_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_22_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_23_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_24_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_25_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_26_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_27_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_28_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_29_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_30_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_31_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_32_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_33_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_34_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_35_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_36_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_37_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_38_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_39_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_40_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_41_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_42_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_43_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_44_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_45_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_46_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_47_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_48_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_49_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_50_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_51_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_52_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_53_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_54_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_55_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_56_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_57_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_58_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_59_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_1_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_2_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_3_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_4_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_5_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_6_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_7_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_8_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_9_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_10_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_11_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_12_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_13_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_14_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_15_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_16_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_17_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_18_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_19_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_20_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_21_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_22_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_23_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_24_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_25_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_26_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_27_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_28_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_29_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_30_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_31_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_32_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_33_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_34_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_35_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_36_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_37_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_38_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_39_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_12_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_13_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_14_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_15_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_16_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_17_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_18_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_19_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_20_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_21_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_22_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_23_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_24_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_25_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_26_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_27_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_28_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_29_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_30_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_31_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_32_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_33_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_34_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_35_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_36_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_37_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_38_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_39_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_40_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_41_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_42_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_43_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_44_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_45_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_46_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_47_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_48_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_49_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_50_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_51_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_52_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_53_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_54_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_55_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_56_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_57_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_58_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_59_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_60_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_61_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_62_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_63_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_64_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_65_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_66_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_67_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_68_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_69_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_70_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_71_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_72_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_73_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_74_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_1_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_2_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_3_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_4_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_5_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_6_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_7_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_8_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_9_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_10_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_11_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_12_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_13_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_14_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_15_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_16_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_17_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_18_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_19_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_20_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_21_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_22_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_23_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_24_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_25_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_26_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_27_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_28_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_29_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_30_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_31_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_32_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_33_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_34_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_35_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_36_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_37_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_38_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_39_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_40_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_41_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_42_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_43_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_44_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_45_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_46_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_47_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_48_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_49_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_50_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_51_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_52_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_53_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_54_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_55_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_56_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_57_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_58_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_59_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_60_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_61_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_62_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_63_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_1_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_2_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_3_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_4_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_5_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_6_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_7_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_8_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_9_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_10_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_11_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_12_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_13_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_14_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_15_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_16_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_17_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_18_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_19_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_20_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_21_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_22_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_23_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_24_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_25_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_26_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_27_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_28_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_29_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_30_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_31_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_32_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_33_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_34_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_35_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_36_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_37_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_38_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_39_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_40_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_41_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_42_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_43_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_44_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_45_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_46_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_47_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_48_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_49_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_50_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_51_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_52_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_53_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_54_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_55_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_56_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_57_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_58_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_59_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_60_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_61_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_62_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_63_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_1_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_2_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_3_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_4_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_5_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_6_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_7_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_8_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_9_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.23 seconds. CPU system time: 0.56 seconds. Elapsed time: 162.99 seconds; current allocated memory: 10.712 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 193.81 seconds. CPU system time: 1.38 seconds. Elapsed time: 196.83 seconds; current allocated memory: 10.734 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 34.8 seconds. CPU system time: 0.17 seconds. Elapsed time: 35.4 seconds; current allocated memory: 10.734 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_sparse.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_sparse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 259.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3407.07 seconds. CPU system time: 28.02 seconds. Elapsed time: 3701.56 seconds; current allocated memory: 9.278 GB.
***** C/RTL SYNTHESIS COMPLETED IN 1h1m41s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-1510] Running: add_files -tb hls_sparse_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'hls_sparse_test.cpp' to the project
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_hls_sparse.cpp
   Compiling hls_sparse.cpp_pre.cpp.tb.cpp
   Compiling hls_sparse_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_hls_sparse_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Processing input 0
Predictions
5.37947e-06 5.44554e-06 0.000196706 0.00703302 2.05012e-05 8.52659e-05 5.05375e-09 0.991627 0.00015178 0.000875143 
Quantized predictions
0 0 0.000976563 0.0498047 0 0.00390625 0 1 0.00488281 0.00488281 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 786.7 seconds. CPU system time: 8.45 seconds. Elapsed time: 809.82 seconds; current allocated memory: 0.000 MB.
INFO: [COSIM 212-302] Starting C TB testing ...  
Processing input 0
Predictions
5.37947e-06 5.44554e-06 0.000196706 0.00703302 2.05012e-05 8.52659e-05 5.05375e-09 0.991627 0.00015178 0.000875143 
Quantized predictions
0 0 0.000976563 0.0498047 0 0.00390625 0 1 0.00488281 0.00488281 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_hls_sparse_top glbl -Oenable_linking_all_libraries -prj hls_sparse.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s hls_sparse -debug all 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hls_sparse_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_operator_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_operator_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_20_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_20_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_1_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_1_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_20_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_20_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_frp_fifoout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_frp_fifoout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_frp_pipeline_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_frp_pipeline_valid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_16s_6s_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_16s_6s_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_7ns_6s_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_7ns_6s_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_10ns_5ns_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_10ns_5ns_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_10ns_6s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_10ns_6s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_10ns_5s_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_10ns_5s_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_10ns_6ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_10ns_6ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_6ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_6ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_6s_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_6s_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_5ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_5ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_5s_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_5s_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_18s_17ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_18s_17ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w16_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w16_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w16_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w6_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w6_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d3_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w10_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w7_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w7_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w7_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w10_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d3_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w9_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w9_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w9_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w20_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w20_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w20_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w18_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w18_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w18_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mux_1600_11_6_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mux_1600_11_6_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mux_17_5_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mux_17_5_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mux_17_5_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mux_17_5_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29964]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29991]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30018]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30045]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30072]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30099]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30126]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30153]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30180]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30207]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30234]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30261]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30288]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30315]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30342]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30369]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30396]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30423]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30450]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30477]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30504]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30531]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30558]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30585]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30612]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30639]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30666]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30693]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30720]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30747]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30774]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30801]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30828]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30855]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30882]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30909]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30936]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30963]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30990]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31017]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31044]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31071]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31098]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31125]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31152]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31179]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31206]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31233]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31260]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31287]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31314]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31341]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31368]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31395]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31422]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31449]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31476]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31503]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31530]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31557]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31584]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31611]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31638]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31665]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hls_sparse_operator_s
Compiling module xil_defaultlib.hls_sparse_mux_1600_11_6_1_1(ID=...
Compiling module xil_defaultlib.hls_sparse_sparse_input_reduce_a...
Compiling module xil_defaultlib.hls_sparse_mul_16s_6s_22_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_sparse_conv_ap_fixed_...
Compiling module xil_defaultlib.hls_sparse_sparse_relu_ap_ufixed...
Compiling module xil_defaultlib.hls_sparse_sparse_pooling_avg_ap...
Compiling module xil_defaultlib.hls_sparse_mul_7ns_6s_13_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_sparse_conv_ap_ufixed...
Compiling module xil_defaultlib.hls_sparse_sparse_relu_ap_ufixed...
Compiling module xil_defaultlib.hls_sparse_sparse_pooling_avg_ap...
Compiling module xil_defaultlib.hls_sparse_mux_17_5_7_1_1(ID=1,d...
Compiling module xil_defaultlib.hls_sparse_mux_17_5_9_1_1(ID=1,d...
Compiling module xil_defaultlib.hls_sparse_flow_control_loop_pip...
Compiling module xil_defaultlib.hls_sparse_sparse_flatten_ap_ufi...
Compiling module xil_defaultlib.hls_sparse_mul_10ns_5ns_14_1_1(N...
Compiling module xil_defaultlib.hls_sparse_mul_10ns_6s_16_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_mul_10ns_5s_15_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_mul_10ns_6ns_15_1_1(N...
Compiling module xil_defaultlib.hls_sparse_frp_pipeline_valid_de...
Compiling module xil_defaultlib.hls_sparse_frp_fifoout(BlockingT...
Compiling module xil_defaultlib.hls_sparse_dense_latency_ap_ufix...
Compiling module xil_defaultlib.hls_sparse_relu_ap_fixed_20_9_5_...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_6ns_11_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_6s_12_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_5ns_10_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_5s_11_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_dense_latency_ap_ufix...
Compiling module xil_defaultlib.hls_sparse_softmax_stable_ap_fix...
Compiling module xil_defaultlib.hls_sparse_softmax_stable_ap_fix...
Compiling module xil_defaultlib.hls_sparse_mul_18s_17ns_26_1_1(N...
Compiling module xil_defaultlib.hls_sparse_softmax_stable_ap_fix...
Compiling module xil_defaultlib.hls_sparse_fifo_w16_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w16_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d3_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d3_S
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w7_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w7_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d3_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d3_S
Compiling module xil_defaultlib.hls_sparse_fifo_w9_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w9_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w20_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w20_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w18_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w18_d2_S
Compiling module xil_defaultlib.hls_sparse
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hls_sparse_top
Compiling module work.glbl
Built simulation snapshot hls_sparse

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/hls_sparse/xsim_script.tcl
# xsim {hls_sparse} -view {{hls_sparse_dataflow_ana.wcfg}} -tclbatch {hls_sparse.tcl} -protoinst {hls_sparse.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file hls_sparse.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse//AESL_inst_hls_sparse_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0/relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_3_U0/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_20_U0/sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_20_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_20_10_U0/sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_20_10_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_1_4_U0/sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_1_4_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_U0/sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_1_U0/sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_3_U0/sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_3_U0_activity
Time resolution is 1 ps
open_wave_config hls_sparse_dataflow_ana.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9993.750 ; gain = 8512.523 ; free physical = 445499 ; free virtual = 838832
source hls_sparse.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_9_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_8_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_9 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_8 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_7 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_6 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_5 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_4 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_3 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_2 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_1 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/x_in_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/x_in -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_start -into $blocksiggroup
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_done -into $blocksiggroup
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_ready -into $blocksiggroup
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_hls_sparse_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_sparse_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_sparse_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_x_in -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_hls_sparse_top/layer16_out_9_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_8_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_9 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_8 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_7 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_6 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_5 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_4 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_3 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_2 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_1 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_hls_sparse_top/x_in_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/x_in -into $tb_return_group -radix hex
## save_wave_config hls_sparse.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 100 [0.00%] @ "113000"
// RTL Simulation : 1 / 100 [46.34%] @ "728000"
// RTL Simulation : 2 / 100 [46.34%] @ "1048000"
// RTL Simulation : 3 / 100 [46.34%] @ "1368000"
// RTL Simulation : 4 / 100 [46.34%] @ "1688000"
// RTL Simulation : 5 / 100 [46.34%] @ "2008000"
// RTL Simulation : 6 / 100 [46.34%] @ "2328000"
// RTL Simulation : 7 / 100 [46.34%] @ "2648000"
// RTL Simulation : 8 / 100 [46.34%] @ "2968000"
// RTL Simulation : 9 / 100 [46.34%] @ "3288000"
// RTL Simulation : 10 / 100 [46.34%] @ "3608000"
// RTL Simulation : 11 / 100 [46.34%] @ "3928000"
// RTL Simulation : 12 / 100 [46.34%] @ "4248000"
// RTL Simulation : 13 / 100 [46.34%] @ "4568000"
// RTL Simulation : 14 / 100 [46.34%] @ "4888000"
// RTL Simulation : 15 / 100 [46.34%] @ "5208000"
// RTL Simulation : 16 / 100 [46.34%] @ "5528000"
// RTL Simulation : 17 / 100 [46.34%] @ "5848000"
// RTL Simulation : 18 / 100 [46.34%] @ "6168000"
// RTL Simulation : 19 / 100 [46.34%] @ "6488000"
// RTL Simulation : 20 / 100 [46.34%] @ "6808000"
// RTL Simulation : 21 / 100 [46.34%] @ "7128000"
// RTL Simulation : 22 / 100 [46.34%] @ "7448000"
// RTL Simulation : 23 / 100 [46.34%] @ "7768000"
// RTL Simulation : 24 / 100 [46.34%] @ "8088000"
// RTL Simulation : 25 / 100 [46.34%] @ "8408000"
// RTL Simulation : 26 / 100 [46.34%] @ "8728000"
// RTL Simulation : 27 / 100 [46.34%] @ "9048000"
// RTL Simulation : 28 / 100 [46.34%] @ "9368000"
// RTL Simulation : 29 / 100 [46.34%] @ "9688000"
// RTL Simulation : 30 / 100 [46.34%] @ "10008000"
// RTL Simulation : 31 / 100 [46.34%] @ "10328000"
// RTL Simulation : 32 / 100 [46.34%] @ "10648000"
// RTL Simulation : 33 / 100 [46.34%] @ "10968000"
// RTL Simulation : 34 / 100 [46.34%] @ "11288000"
// RTL Simulation : 35 / 100 [46.34%] @ "11608000"
// RTL Simulation : 36 / 100 [46.34%] @ "11928000"
// RTL Simulation : 37 / 100 [46.34%] @ "12248000"
// RTL Simulation : 38 / 100 [46.34%] @ "12568000"
// RTL Simulation : 39 / 100 [46.34%] @ "12888000"
// RTL Simulation : 40 / 100 [46.34%] @ "13208000"
// RTL Simulation : 41 / 100 [46.34%] @ "13528000"
// RTL Simulation : 42 / 100 [46.34%] @ "13848000"
// RTL Simulation : 43 / 100 [46.34%] @ "14168000"
// RTL Simulation : 44 / 100 [46.34%] @ "14488000"
// RTL Simulation : 45 / 100 [46.34%] @ "14808000"
// RTL Simulation : 46 / 100 [46.34%] @ "15128000"
// RTL Simulation : 47 / 100 [46.34%] @ "15448000"
// RTL Simulation : 48 / 100 [46.34%] @ "15768000"
// RTL Simulation : 49 / 100 [46.34%] @ "16088000"
// RTL Simulation : 50 / 100 [46.34%] @ "16408000"
// RTL Simulation : 51 / 100 [46.34%] @ "16728000"
// RTL Simulation : 52 / 100 [46.34%] @ "17048000"
// RTL Simulation : 53 / 100 [46.34%] @ "17368000"
// RTL Simulation : 54 / 100 [46.34%] @ "17688000"
// RTL Simulation : 55 / 100 [46.34%] @ "18008000"
// RTL Simulation : 56 / 100 [46.34%] @ "18328000"
// RTL Simulation : 57 / 100 [46.34%] @ "18648000"
// RTL Simulation : 58 / 100 [46.34%] @ "18968000"
// RTL Simulation : 59 / 100 [46.34%] @ "19288000"
// RTL Simulation : 60 / 100 [46.34%] @ "19608000"
// RTL Simulation : 61 / 100 [46.34%] @ "19928000"
// RTL Simulation : 62 / 100 [46.34%] @ "20248000"
// RTL Simulation : 63 / 100 [46.34%] @ "20568000"
// RTL Simulation : 64 / 100 [46.34%] @ "20888000"
// RTL Simulation : 65 / 100 [46.34%] @ "21208000"
// RTL Simulation : 66 / 100 [46.34%] @ "21528000"
// RTL Simulation : 67 / 100 [46.34%] @ "21848000"
// RTL Simulation : 68 / 100 [46.34%] @ "22168000"
// RTL Simulation : 69 / 100 [46.34%] @ "22488000"
// RTL Simulation : 70 / 100 [46.34%] @ "22808000"
// RTL Simulation : 71 / 100 [46.34%] @ "23128000"
// RTL Simulation : 72 / 100 [46.34%] @ "23448000"
// RTL Simulation : 73 / 100 [46.34%] @ "23768000"
// RTL Simulation : 74 / 100 [46.34%] @ "24088000"
// RTL Simulation : 75 / 100 [46.34%] @ "24408000"
// RTL Simulation : 76 / 100 [46.34%] @ "24728000"
// RTL Simulation : 77 / 100 [46.34%] @ "25048000"
// RTL Simulation : 78 / 100 [46.34%] @ "25368000"
// RTL Simulation : 79 / 100 [46.34%] @ "25688000"
// RTL Simulation : 80 / 100 [46.34%] @ "26008000"
// RTL Simulation : 81 / 100 [46.34%] @ "26328000"
// RTL Simulation : 82 / 100 [46.34%] @ "26648000"
// RTL Simulation : 83 / 100 [46.34%] @ "26968000"
// RTL Simulation : 84 / 100 [46.34%] @ "27288000"
// RTL Simulation : 85 / 100 [46.34%] @ "27608000"
// RTL Simulation : 86 / 100 [46.34%] @ "27928000"
// RTL Simulation : 87 / 100 [46.34%] @ "28248000"
// RTL Simulation : 88 / 100 [46.34%] @ "28568000"
// RTL Simulation : 89 / 100 [46.34%] @ "28888000"
// RTL Simulation : 90 / 100 [46.34%] @ "29208000"
// RTL Simulation : 91 / 100 [46.34%] @ "29528000"
// RTL Simulation : 92 / 100 [46.34%] @ "29848000"
// RTL Simulation : 93 / 100 [46.34%] @ "30168000"
// RTL Simulation : 94 / 100 [46.34%] @ "30488000"
// RTL Simulation : 95 / 100 [46.34%] @ "30808000"
// RTL Simulation : 96 / 100 [46.34%] @ "31128000"
// RTL Simulation : 97 / 100 [46.34%] @ "31448000"
// RTL Simulation : 98 / 100 [46.34%] @ "31768000"
// RTL Simulation : 99 / 100 [46.34%] @ "32088000"
// RTL Simulation : 100 / 100 [100.00%] @ "32408000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 32437500 ps : File "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/sim/verilog/hls_sparse.autotb.v" Line 840
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 9993.750 ; gain = 0.000 ; free physical = 445513 ; free virtual = 838859
## quit
INFO: xsimkernel Simulation Memory Usage: 314656 KB (Peak: 316260 KB), Simulation CPU Usage: 22440 ms
INFO: [Common 17-206] Exiting xsim at Sun Jul 13 06:15:14 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Processing input 0
Predictions
5.37947e-06 5.44554e-06 0.000196706 0.00703302 2.05012e-05 8.52659e-05 5.05375e-09 0.991627 0.00015178 0.000875143 
Quantized predictions
0 0 0.000976563 0.0498047 0 0.00390625 0 1 0.00488281 0.00488281 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO:
Report time       : Sun 13 Jul 2025 06:11:59 AM UTC.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

***** C/RTL SIMULATION COMPLETED IN 0h16m50s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_sparse"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:44 . Memory (MB): peak = 2416.398 ; gain = 115.992 ; free physical = 441367 ; free virtual = 837876
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_sparse -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30593
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:72]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3046.355 ; gain = 605.809 ; free physical = 440230 ; free virtual = 836991
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:112]
WARNING: [Synth 8-6014] Unused sequential element ap_done_reg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31702]
WARNING: [Synth 8-6014] Unused sequential element ap_return_0_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31714]
WARNING: [Synth 8-6014] Unused sequential element ap_return_10_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31724]
WARNING: [Synth 8-6014] Unused sequential element ap_return_11_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31734]
WARNING: [Synth 8-6014] Unused sequential element ap_return_12_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31744]
WARNING: [Synth 8-6014] Unused sequential element ap_return_13_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31754]
WARNING: [Synth 8-6014] Unused sequential element ap_return_14_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31764]
WARNING: [Synth 8-6014] Unused sequential element ap_return_15_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31774]
WARNING: [Synth 8-6014] Unused sequential element ap_return_16_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31784]
WARNING: [Synth 8-6014] Unused sequential element ap_return_17_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31794]
WARNING: [Synth 8-6014] Unused sequential element ap_return_18_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31804]
WARNING: [Synth 8-6014] Unused sequential element ap_return_19_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31814]
WARNING: [Synth 8-6014] Unused sequential element ap_return_1_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31824]
WARNING: [Synth 8-6014] Unused sequential element ap_return_20_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31834]
WARNING: [Synth 8-6014] Unused sequential element ap_return_21_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31844]
WARNING: [Synth 8-6014] Unused sequential element ap_return_22_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31854]
WARNING: [Synth 8-6014] Unused sequential element ap_return_23_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31864]
WARNING: [Synth 8-6014] Unused sequential element ap_return_24_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31874]
WARNING: [Synth 8-6014] Unused sequential element ap_return_25_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31884]
WARNING: [Synth 8-6014] Unused sequential element ap_return_26_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31894]
WARNING: [Synth 8-6014] Unused sequential element ap_return_27_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31904]
WARNING: [Synth 8-6014] Unused sequential element ap_return_28_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31914]
WARNING: [Synth 8-6014] Unused sequential element ap_return_29_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31924]
WARNING: [Synth 8-6014] Unused sequential element ap_return_2_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31934]
WARNING: [Synth 8-6014] Unused sequential element ap_return_30_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31944]
WARNING: [Synth 8-6014] Unused sequential element ap_return_31_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31954]
WARNING: [Synth 8-6014] Unused sequential element ap_return_32_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31964]
WARNING: [Synth 8-6014] Unused sequential element ap_return_33_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31974]
WARNING: [Synth 8-6014] Unused sequential element ap_return_34_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31984]
WARNING: [Synth 8-6014] Unused sequential element ap_return_35_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31994]
WARNING: [Synth 8-6014] Unused sequential element ap_return_36_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32004]
WARNING: [Synth 8-6014] Unused sequential element ap_return_37_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32014]
WARNING: [Synth 8-6014] Unused sequential element ap_return_38_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32024]
WARNING: [Synth 8-6014] Unused sequential element ap_return_39_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32034]
WARNING: [Synth 8-6014] Unused sequential element ap_return_3_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32044]
WARNING: [Synth 8-6014] Unused sequential element ap_return_40_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32054]
WARNING: [Synth 8-6014] Unused sequential element ap_return_41_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32064]
WARNING: [Synth 8-6014] Unused sequential element ap_return_42_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32074]
WARNING: [Synth 8-6014] Unused sequential element ap_return_43_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32084]
WARNING: [Synth 8-6014] Unused sequential element ap_return_44_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32094]
WARNING: [Synth 8-6014] Unused sequential element ap_return_45_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32104]
WARNING: [Synth 8-6014] Unused sequential element ap_return_46_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32114]
WARNING: [Synth 8-6014] Unused sequential element ap_return_47_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32124]
WARNING: [Synth 8-6014] Unused sequential element ap_return_48_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32134]
WARNING: [Synth 8-6014] Unused sequential element ap_return_49_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32144]
WARNING: [Synth 8-6014] Unused sequential element ap_return_4_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32154]
WARNING: [Synth 8-6014] Unused sequential element ap_return_50_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32164]
WARNING: [Synth 8-6014] Unused sequential element ap_return_51_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32174]
WARNING: [Synth 8-6014] Unused sequential element ap_return_52_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32184]
WARNING: [Synth 8-6014] Unused sequential element ap_return_53_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32194]
WARNING: [Synth 8-6014] Unused sequential element ap_return_54_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32204]
WARNING: [Synth 8-6014] Unused sequential element ap_return_55_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32214]
WARNING: [Synth 8-6014] Unused sequential element ap_return_56_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32224]
WARNING: [Synth 8-6014] Unused sequential element ap_return_57_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32234]
WARNING: [Synth 8-6014] Unused sequential element ap_return_58_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32244]
WARNING: [Synth 8-6014] Unused sequential element ap_return_59_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32254]
WARNING: [Synth 8-6014] Unused sequential element ap_return_5_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32264]
WARNING: [Synth 8-6014] Unused sequential element ap_return_60_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32274]
WARNING: [Synth 8-6014] Unused sequential element ap_return_61_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32284]
WARNING: [Synth 8-6014] Unused sequential element ap_return_62_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32294]
WARNING: [Synth 8-6014] Unused sequential element ap_return_63_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32304]
WARNING: [Synth 8-6014] Unused sequential element ap_return_6_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32314]
WARNING: [Synth 8-6014] Unused sequential element ap_return_7_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32324]
WARNING: [Synth 8-6014] Unused sequential element ap_return_8_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32334]
WARNING: [Synth 8-6014] Unused sequential element ap_return_9_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32344]
WARNING: [Synth 8-7129] Port ap_start in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[3] in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[2] in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[1] in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[0] in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port pf_all_done in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port exitcond in module hls_sparse_frp_pipeline_valid is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_ce in module hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module hls_sparse_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:01:21 ; elapsed = 00:03:23 . Memory (MB): peak = 5804.062 ; gain = 3363.516 ; free physical = 417612 ; free virtual = 820093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:33 ; elapsed = 00:03:36 . Memory (MB): peak = 5804.062 ; gain = 3363.516 ; free physical = 417644 ; free virtual = 820132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:33 ; elapsed = 00:03:36 . Memory (MB): peak = 5812.066 ; gain = 3371.520 ; free physical = 417644 ; free virtual = 820132
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:43 ; elapsed = 00:05:50 . Memory (MB): peak = 5935.129 ; gain = 3494.582 ; free physical = 417443 ; free virtual = 819982
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   22 Bit       Adders := 20    
	   2 Input   20 Bit       Adders := 1     
	   5 Input   20 Bit       Adders := 20    
	   6 Input   20 Bit       Adders := 17    
	   4 Input   20 Bit       Adders := 16    
	   7 Input   20 Bit       Adders := 6     
	   3 Input   20 Bit       Adders := 1     
	   9 Input   20 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 41    
	   5 Input   19 Bit       Adders := 29    
	   2 Input   19 Bit       Adders := 29    
	   6 Input   19 Bit       Adders := 9     
	   4 Input   19 Bit       Adders := 10    
	   7 Input   19 Bit       Adders := 1     
	   5 Input   18 Bit       Adders := 22    
	   2 Input   18 Bit       Adders := 84    
	   3 Input   18 Bit       Adders := 66    
	   4 Input   18 Bit       Adders := 15    
	   6 Input   18 Bit       Adders := 9     
	   2 Input   17 Bit       Adders := 264   
	   3 Input   17 Bit       Adders := 89    
	   4 Input   17 Bit       Adders := 22    
	   5 Input   17 Bit       Adders := 12    
	   6 Input   17 Bit       Adders := 8     
	   8 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 592   
	   3 Input   16 Bit       Adders := 564   
	   5 Input   16 Bit       Adders := 14    
	   4 Input   16 Bit       Adders := 30    
	   8 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 468   
	   2 Input   15 Bit       Adders := 990   
	   5 Input   15 Bit       Adders := 4     
	   4 Input   15 Bit       Adders := 11    
	   6 Input   15 Bit       Adders := 6     
	   7 Input   15 Bit       Adders := 3     
	   8 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 600   
	   3 Input   14 Bit       Adders := 337   
	   4 Input   14 Bit       Adders := 12    
	   3 Input   13 Bit       Adders := 174   
	   2 Input   13 Bit       Adders := 609   
	   4 Input   13 Bit       Adders := 3     
	   6 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 248   
	   3 Input   12 Bit       Adders := 111   
	   2 Input   11 Bit       Adders := 2584  
	   3 Input   11 Bit       Adders := 803   
	   2 Input   10 Bit       Adders := 2307  
	   3 Input   10 Bit       Adders := 588   
	   5 Input   10 Bit       Adders := 2     
	   4 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1631  
	   4 Input    9 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 1160  
	   3 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 766   
	   2 Input    7 Bit       Adders := 140   
	   2 Input    6 Bit       Adders := 64    
	   2 Input    5 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 64    
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 288   
	   2 Input    2 Bit       Adders := 1186  
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 12053 
+---Registers : 
	               22 Bit    Registers := 17    
	               20 Bit    Registers := 128   
	               19 Bit    Registers := 29    
	               18 Bit    Registers := 80    
	               17 Bit    Registers := 180   
	               16 Bit    Registers := 2235  
	               15 Bit    Registers := 404   
	               14 Bit    Registers := 263   
	               13 Bit    Registers := 106   
	               12 Bit    Registers := 275   
	               11 Bit    Registers := 44    
	               10 Bit    Registers := 2806  
	                9 Bit    Registers := 1010  
	                8 Bit    Registers := 1242  
	                7 Bit    Registers := 209   
	                6 Bit    Registers := 762   
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 146   
	                2 Bit    Registers := 595   
	                1 Bit    Registers := 10194 
+---ROMs : 
	                    ROMs := 11    
+---Muxes : 
	   2 Input   22 Bit        Muxes := 64    
	   2 Input   20 Bit        Muxes := 64    
	   2 Input   18 Bit        Muxes := 49    
	   2 Input   16 Bit        Muxes := 1896  
	   2 Input   15 Bit        Muxes := 2694  
	   2 Input   12 Bit        Muxes := 2926  
	   2 Input   11 Bit        Muxes := 104   
	   2 Input   10 Bit        Muxes := 7000  
	   2 Input    9 Bit        Muxes := 5172  
	  10 Input    9 Bit        Muxes := 3     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1160  
	   2 Input    7 Bit        Muxes := 228   
	   2 Input    6 Bit        Muxes := 6606  
	   4 Input    6 Bit        Muxes := 760   
	   3 Input    6 Bit        Muxes := 380   
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1022  
	   3 Input    5 Bit        Muxes := 760   
	   2 Input    4 Bit        Muxes := 380   
	   3 Input    4 Bit        Muxes := 380   
	   2 Input    3 Bit        Muxes := 400   
	   2 Input    2 Bit        Muxes := 742   
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8241  
	   9 Input    1 Bit        Muxes := 128   
	   4 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1150_reg_211439_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43488]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U120/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U120/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U178/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1150_reg_211439_reg is absorbed into DSP mul_16s_6s_22_1_1_U178/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U178/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U163/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1150_reg_211439_reg is absorbed into DSP mul_16s_6s_22_1_1_U163/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U163/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U163/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U277/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U277/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U277/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U154/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1150_reg_211439_reg is absorbed into DSP mul_16s_6s_22_1_1_U154/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U154/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U154/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U215/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U215/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U243/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U243/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U243/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U301/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U301/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U301/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U240/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U240/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U240/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U303/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U303/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U303/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U207/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U207/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U266/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U266/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U266/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U204/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U204/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U262/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U262/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U262/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U200/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U200/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U201/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U201/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U259/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U259/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U259/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U260/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U260/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U260/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U114/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U114/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U290/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U290/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U290/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U197/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U197/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U198/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U198/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U77/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U77/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U292/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U292/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U292/tmp_product.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1156_reg_211533_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43491]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U231/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U231/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U289/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U289/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U289/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U291/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U291/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U291/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U349/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U349/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U349/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U350/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U350/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U350/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U106/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U106/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U307/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U307/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U307/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U308/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U308/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U308/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U367/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U367/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U367/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U368/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U368/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U368/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U343/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U343/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U343/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U344/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U344/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U344/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U294/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U294/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U294/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U216/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U216/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U274/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U274/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U274/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U153/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1156_reg_211533_reg is absorbed into DSP mul_16s_6s_22_1_1_U153/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U153/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U153/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U212/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U212/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U213/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U213/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U150/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1156_reg_211533_reg is absorbed into DSP mul_16s_6s_22_1_1_U150/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U150/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U267/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U267/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U267/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U325/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U325/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U325/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U326/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U326/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U326/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U85/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U255/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U255/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U255/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U313/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U313/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U313/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U314/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U314/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U314/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U252/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U252/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U252/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U310/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U310/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U310/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U311/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U311/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U311/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U276/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U276/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U276/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2534/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2534/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2534/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2739/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2739/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2739/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2199/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2199/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2199/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2126/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2126/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2126/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2183/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2183/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2183/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2461/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2461/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2461/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2143/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2143/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2143/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2522/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2522/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2522/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2593/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2593/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2593/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2389/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2389/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2389/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2133/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2133/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2133/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2131/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2131/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2131/tmp_product.
DSP Report: Generating DSP tmp_315_reg_12451079_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register tmp_315_reg_12451079_reg is absorbed into DSP tmp_315_reg_12451079_reg.
DSP Report: operator mul_10ns_6ns_15_1_1_U2605/tmp_product is absorbed into DSP tmp_315_reg_12451079_reg.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2626/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2626/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2626/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2752/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2752/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2752/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2648/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2648/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2648/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2484/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2484/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2484/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2564/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2564/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2564/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2498/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2498/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2498/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2316/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2316/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2316/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2563/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2563/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2563/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2713/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2713/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2713/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2581/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2581/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2581/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2583/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2583/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2583/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2223/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2223/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2223/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2758/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2758/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2758/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2190/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2190/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2190/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2418/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2418/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2418/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2325/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2325/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2325/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2361/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2361/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2361/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2297/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2297/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2297/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2727/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2727/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2727/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2277/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2277/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2277/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2475/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2475/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2475/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2393/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2393/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2393/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2406/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2406/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2406/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2360/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2360/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2360/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2662/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2662/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2662/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2441/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2441/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2441/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2366/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2366/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2366/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2596/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2596/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2596/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2336/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2336/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2336/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2663/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2663/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2663/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2319/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2319/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2319/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2253/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2253/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2253/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2519/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2519/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2519/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2117/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2117/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2117/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2756/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2756/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2756/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2335/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2335/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2335/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2562/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2562/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2562/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2130/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2130/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2130/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2660/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2660/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2660/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2680/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2680/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2680/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2640/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2640/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2640/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2585/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2585/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2585/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2197/tmp_product, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_10ns_6s_16_1_1_U2197/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2197/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U2197/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2197/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2197/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2197/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2148/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2148/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2148/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2220/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2220/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2220/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2722/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2722/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2722/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2726/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2726/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2726/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2118/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2118/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2118/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2153/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2153/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2153/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2677/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2677/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2677/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2202/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2202/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2202/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2438/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2438/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2438/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2424/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2424/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2424/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2679/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2679/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2679/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2210/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2210/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2210/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2423/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2423/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2423/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2369/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2369/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2369/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2144/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2144/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2144/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2518/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2518/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2518/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2269/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2269/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2269/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2670/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2670/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2670/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2460/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2460/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2460/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2561/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2561/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2561/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2753/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2753/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2753/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2346/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2346/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2346/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2549/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2549/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2549/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2120/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2120/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2120/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2582/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2582/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2582/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2551/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2551/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2551/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2322/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2322/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2322/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2435/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2435/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2435/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2554/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2554/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2554/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2687/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2687/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2687/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2284/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2284/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2284/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2364/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2364/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2364/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2142/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2142/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2142/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2492/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2492/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2492/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2247/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2247/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2247/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2541/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2541/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2541/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2334/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2334/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2334/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2725/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2725/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2725/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2731/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2731/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2731/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2212/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2212/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2212/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2187/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2187/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2187/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2436/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2436/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2436/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2213/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2213/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2213/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2317/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2317/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2317/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2274/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2274/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2274/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2155/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2155/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2155/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2122/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2122/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2122/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2477/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2477/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2477/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2472/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2472/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2472/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2473/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2473/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2473/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2457/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2457/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2457/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2613/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2613/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2613/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2372/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2372/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2372/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2170/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2170/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2170/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2178/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2178/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2178/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2375/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2375/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2375/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2353/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2353/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2353/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2186/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2186/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2186/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2141/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2141/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2141/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2616/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2616/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2616/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2177/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2177/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2177/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2396/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2396/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2396/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2532/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2532/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2532/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2658/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2658/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2658/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2724/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2724/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2724/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2730/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2730/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2730/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2249/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2249/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2249/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2629/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2629/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2629/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2618/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2618/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2618/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2201/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2201/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2201/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2760/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2760/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2760/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2595/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2595/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2595/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2159/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2159/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2159/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2742/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2742/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2742/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2416/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2416/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2416/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2599/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2599/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2599/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2650/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2650/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2650/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2289/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2289/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2289/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2751/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2751/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2751/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2246/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2246/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2246/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2140/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2140/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2140/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2413/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2413/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2413/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2429/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2429/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2429/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2166/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2166/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2166/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2591/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2591/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2591/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2194/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2194/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2194/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2237/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2237/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2237/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2614/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2614/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2614/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2134/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2134/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2134/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2741/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2741/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2741/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2403/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2403/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2403/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2371/tmp_product, operation Mode is: A2*(B:0x1b).
DSP Report: register mul_10ns_6ns_15_1_1_U2371/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2371/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2371/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2371/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2404/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2404/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2404/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2287/tmp_product, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U2287/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2287/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2287/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2287/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2678/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2678/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2678/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2574/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2574/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2574/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2152/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2152/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2152/tmp_product.
DSP Debug: swapped A/B pins for adder 0x12e29e2a0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i1247_i_i_i_reg_102636_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i1093_i_i_i_reg_102676_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34428_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i935_i_i936_i_reg_104006_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i_i705_i_i706_i_reg_104056_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_103731_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i613_i613_i_i_reg_103436_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i1500_i_1_reg_103861_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i_i1502_i_1_reg_103871_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i_i_i1502_i_1_reg_103871_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i1420_i_1_reg_103881_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i_i1422_i_1_reg_103891_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i_i1422_i_1_reg_103891_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i_i_i1346_i_1_reg_103901_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_1_reg_103911_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_1_reg_103911_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i1500_i_1_reg_103861_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i_i1500_i_1_reg_103861_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i_i1502_i_1_reg_103871_reg[4]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i_i_i1502_i_1_reg_103871_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i1420_i_1_reg_103881_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i_i1422_i_1_reg_103891_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i_i_i1346_i_1_reg_103901_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i_i_i1346_i_1_reg_103901_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_1_reg_103911_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_1_reg_103911_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i1500_i_1_reg_103861_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i_i1502_i_1_reg_103871_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i1420_i_1_reg_103881_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i_i_i1420_i_1_reg_103881_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i_i1422_i_1_reg_103891_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i_i1422_i_1_reg_103891_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i_i_i1346_i_1_reg_103901_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i_i_i1346_i_1_reg_103901_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_1_reg_103911_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_1_reg_103911_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i1500_i_1_reg_103861_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i_i1500_i_1_reg_103861_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i_i1502_i_1_reg_103871_reg[6]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i_i_i1502_i_1_reg_103871_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i1420_i_1_reg_103881_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i_i_i1420_i_1_reg_103881_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i_i1422_i_1_reg_103891_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i_i1422_i_1_reg_103891_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i_i_i1346_i_1_reg_103901_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i_i_i1346_i_1_reg_103901_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_1_reg_103911_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_1_reg_103911_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i1500_i_1_reg_103861_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i_i1500_i_1_reg_103861_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i_i1502_i_1_reg_103871_reg[7]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i_i_i1502_i_1_reg_103871_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i1420_i_1_reg_103881_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i_i_i1420_i_1_reg_103881_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i_i1422_i_1_reg_103891_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i_i1422_i_1_reg_103891_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i_i_i1346_i_1_reg_103901_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i_i_i1346_i_1_reg_103901_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_1_reg_103911_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_1_reg_103911_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i1500_i_1_reg_103861_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i_i1502_i_1_reg_103871_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i1420_i_1_reg_103881_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i_i1422_i_1_reg_103891_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i_i_i1346_i_1_reg_103901_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_1_reg_103911_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i1500_i_1_reg_103861_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i_i1502_i_1_reg_103871_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i1420_i_1_reg_103881_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i_i1422_i_1_reg_103891_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i_i_i1346_i_1_reg_103901_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_1_reg_103911_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i1500_i_1_reg_103861_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i_i1502_i_1_reg_103871_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i1420_i_1_reg_103881_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i_i1422_i_1_reg_103891_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i_i_i1346_i_1_reg_103901_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_reg_103906_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_1_reg_103911_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i_i_i1346_i_reg_103896_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i_i1422_i_reg_103886_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i1420_i_reg_103876_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i_i1502_i_reg_103866_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i1500_i_reg_103856_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_103611_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_103611_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_103611_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_103611_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_103611_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_103611_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_103611_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_103611_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103601_reg[11]' (FDE) to 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_103611_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_103611_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_reg_103606_reg[15]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i2522_i_reg_103596_reg[15]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg_34348_reg[15]' (FDE) to 'reg_34388_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_34388_reg[15]' (FDE) to 'reg_34318_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_reg_103796_reg[15]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[8]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103801_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i1249_i_i1250_i_1_reg_103931_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i1249_i_i1250_i_1_reg_103931_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i_i1174_i_1_reg_103941_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103951_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103951_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i1249_i_i1250_i_1_reg_103931_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i_i1174_i_1_reg_103941_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i_i1174_i_1_reg_103941_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103951_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103951_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i1249_i_i1250_i_1_reg_103931_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i_i1174_i_1_reg_103941_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103951_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i1249_i_i1250_i_1_reg_103931_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i_i1174_i_1_reg_103941_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103951_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i1248_i_1_reg_103921_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i1247_i_i1248_i_reg_103916_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34318_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34338_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i147_i147_i147_i_i_reg_103566_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34150_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34378_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_103446_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34398_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i_i1499_i_i_reg_103216_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i461_i461_i_i_i_reg_102846_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34218_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i2521_i_i_reg_102956_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34238_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_103351_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_103371_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i459_i_i_i_1_reg_102841_reg[11] )
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1170_reg_211764_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43498]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U13/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U13/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U14/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U14/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U16/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U16/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U17/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U17/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U27/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U27/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U28/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U28/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U29/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U29/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U30/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U30/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U33/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U33/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U37/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U37/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U38/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U38/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U40/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U42/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U42/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U45/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U45/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U56/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U56/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U58/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U58/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U59/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U59/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U60/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U60/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U68/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U68/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U78/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U78/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U87/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U87/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U93/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U93/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U96/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U96/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U108/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U108/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U136/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U136/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U137/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U137/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U138/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U138/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U140/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U140/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U141/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U141/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U143/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U143/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U143/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U148/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U148/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U148/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U151/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U151/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U151/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U152/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U152/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U152/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U155/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U155/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U155/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U156/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U156/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U156/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U158/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U158/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U158/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U166/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U166/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U166/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U171/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U171/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U171/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U172/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U172/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U172/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U173/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U173/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U174/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U174/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U179/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U179/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U180/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U180/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U181/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U181/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U182/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U182/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U196/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U196/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U199/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U199/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U211/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U211/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U214/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U214/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U224/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U224/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U238/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U238/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U238/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U265/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U265/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U265/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U275/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U275/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U275/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U283/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U283/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U283/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U287/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U287/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U287/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U293/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U293/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U293/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U299/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U299/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U299/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U302/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U302/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U302/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U309/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U309/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U309/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U316/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1170_reg_211764_reg is absorbed into DSP mul_16s_6s_22_1_1_U316/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U316/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U316/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U334/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1170_reg_211764_reg is absorbed into DSP mul_16s_6s_22_1_1_U334/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U334/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U334/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1164_reg_211665_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43495]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1154_reg_211500_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43490]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1148_reg_211411_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43487]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1146_reg_211383_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43486]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U118/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U118/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U119/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1146_reg_211383_reg is absorbed into DSP mul_16s_6s_22_1_1_U119/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U119/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U119/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U49/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U49/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U50/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U50/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U48/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U48/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U107/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1146_reg_211383_reg is absorbed into DSP mul_16s_6s_22_1_1_U107/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U107/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U100/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U100/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U101/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1146_reg_211383_reg is absorbed into DSP mul_16s_6s_22_1_1_U101/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U101/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U102/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1148_reg_211411_reg is absorbed into DSP mul_16s_6s_22_1_1_U102/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U102/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U39/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U39/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U97/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U97/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U98/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1146_reg_211383_reg is absorbed into DSP mul_16s_6s_22_1_1_U98/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U98/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U34/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U34/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U35/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U35/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U36/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U36/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U94/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U94/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U95/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1146_reg_211383_reg is absorbed into DSP mul_16s_6s_22_1_1_U95/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U95/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U271/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1164_reg_211665_reg is absorbed into DSP mul_16s_6s_22_1_1_U271/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U271/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U271/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U272/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U272/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U272/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U88/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U88/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U89/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1146_reg_211383_reg is absorbed into DSP mul_16s_6s_22_1_1_U89/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U89/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U90/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1148_reg_211411_reg is absorbed into DSP mul_16s_6s_22_1_1_U90/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U90/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U149/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1154_reg_211500_reg is absorbed into DSP mul_16s_6s_22_1_1_U149/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U149/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U149/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U25/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U25/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U26/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U26/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U22/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U22/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U23/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U23/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U24/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U24/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U76/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1146_reg_211383_reg is absorbed into DSP mul_16s_6s_22_1_1_U76/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U76/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U76/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U250/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1164_reg_211665_reg is absorbed into DSP mul_16s_6s_22_1_1_U250/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U250/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U250/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U251/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U251/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U251/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U70/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1146_reg_211383_reg is absorbed into DSP mul_16s_6s_22_1_1_U70/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U70/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U71/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1148_reg_211411_reg is absorbed into DSP mul_16s_6s_22_1_1_U71/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U71/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U71/tmp_product.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1160_reg_211599_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43493]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1158_reg_211566_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43492]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U129/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U187/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U187/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U188/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U188/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U189/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U189/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U247/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U247/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U247/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U248/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1158_reg_211566_reg is absorbed into DSP mul_16s_6s_22_1_1_U248/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U248/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U248/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U249/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1160_reg_211599_reg is absorbed into DSP mul_16s_6s_22_1_1_U249/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U249/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U249/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U298/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U298/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U298/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U300/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U300/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U300/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U239/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1158_reg_211566_reg is absorbed into DSP mul_16s_6s_22_1_1_U239/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U239/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U239/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U232/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U232/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U233/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1158_reg_211566_reg is absorbed into DSP mul_16s_6s_22_1_1_U233/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U233/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U234/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1160_reg_211599_reg is absorbed into DSP mul_16s_6s_22_1_1_U234/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U234/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U226/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U167/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U167/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U167/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U168/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U168/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U168/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U164/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U164/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U164/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U165/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U165/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U165/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U223/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U223/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U225/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U225/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U284/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U284/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U284/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U285/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U285/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U285/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U44/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U44/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U41/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U41/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U99/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U99/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U99/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U157/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U157/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U157/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U159/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U159/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U159/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U217/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1158_reg_211566_reg is absorbed into DSP mul_16s_6s_22_1_1_U217/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U217/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U218/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1160_reg_211599_reg is absorbed into DSP mul_16s_6s_22_1_1_U218/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U218/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U219/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U219/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U278/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U278/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U278/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U279/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U279/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U279/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U32/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U32/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U75/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U75/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U133/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U133/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U133/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U134/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U134/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U135/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U135/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U193/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1158_reg_211566_reg is absorbed into DSP mul_16s_6s_22_1_1_U193/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U193/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U194/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1160_reg_211599_reg is absorbed into DSP mul_16s_6s_22_1_1_U194/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U194/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U194/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln196_reg_205703_reg[6] )
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1144_reg_211317_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43485]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1152_reg_211472_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43489]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U386/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U386/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U386/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U351/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U351/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U351/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U384/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U384/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U384/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U109/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1144_reg_211317_reg is absorbed into DSP mul_16s_6s_22_1_1_U109/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U109/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U110/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U110/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U111/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U111/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U169/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U169/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U169/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U170/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1152_reg_211472_reg is absorbed into DSP mul_16s_6s_22_1_1_U170/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U170/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U345/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U345/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U345/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U382/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U382/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U382/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U103/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1144_reg_211317_reg is absorbed into DSP mul_16s_6s_22_1_1_U103/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U103/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U104/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U104/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U105/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U342/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U342/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U342/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U381/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U381/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U381/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U31/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U31/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U91/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1144_reg_211317_reg is absorbed into DSP mul_16s_6s_22_1_1_U91/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U91/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U92/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U92/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U208/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U208/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U209/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U327/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U327/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U327/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U376/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U376/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U376/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U86/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U145/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1152_reg_211472_reg is absorbed into DSP mul_16s_6s_22_1_1_U145/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U145/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U145/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U146/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U146/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U146/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U147/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U147/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U147/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U205/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U205/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U206/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U206/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U82/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1144_reg_211317_reg is absorbed into DSP mul_16s_6s_22_1_1_U82/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U82/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U83/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U84/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U142/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1152_reg_211472_reg is absorbed into DSP mul_16s_6s_22_1_1_U142/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U142/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U142/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U144/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U144/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U144/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U202/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U202/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U203/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U203/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U79/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U79/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U80/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U80/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U81/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U81/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U139/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1152_reg_211472_reg is absorbed into DSP mul_16s_6s_22_1_1_U139/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U139/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U139/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U315/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U315/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U315/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U372/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U372/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U372/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U15/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U15/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U73/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U73/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U74/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U74/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U312/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U312/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U312/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U371/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U371/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U371/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U72/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U72/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U130/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1152_reg_211472_reg is absorbed into DSP mul_16s_6s_22_1_1_U130/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U130/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U131/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U131/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U132/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U132/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U132/tmp_product.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1162_reg_211632_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43494]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U246/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U246/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U246/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U304/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1162_reg_211632_reg is absorbed into DSP mul_16s_6s_22_1_1_U304/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U304/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U304/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U305/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U305/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U305/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U306/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U306/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U306/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U364/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U364/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U364/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U365/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U365/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U365/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U184/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U184/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U185/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U185/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U360/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U360/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U360/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U387/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U387/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U387/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U175/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U175/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U176/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U176/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U177/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U177/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U235/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U235/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U236/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U236/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U237/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U237/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U237/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U295/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1162_reg_211632_reg is absorbed into DSP mul_16s_6s_22_1_1_U295/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U295/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U295/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U296/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U296/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U296/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U297/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U297/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U297/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U355/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U355/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U355/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U356/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U356/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U356/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U357/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U357/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U357/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U229/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U229/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U230/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U230/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U227/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U227/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U228/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U228/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U286/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U286/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U286/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U288/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U288/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U288/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U346/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U346/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U346/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U347/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U347/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U347/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U348/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U348/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U348/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U383/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U383/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U383/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U46/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U46/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U47/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U47/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U43/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U43/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U160/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U160/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U161/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U161/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U161/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U162/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U162/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U162/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U220/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U220/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U221/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U221/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U222/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1162_reg_211632_reg is absorbed into DSP mul_16s_6s_22_1_1_U222/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U222/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U280/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U280/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U280/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U281/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U281/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U281/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U282/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U282/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U282/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U340/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U340/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U340/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U341/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U341/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U341/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U273/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U273/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U273/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U331/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U331/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U331/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U332/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U332/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U332/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U333/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U333/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U333/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U378/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U378/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U378/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U210/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1162_reg_211632_reg is absorbed into DSP mul_16s_6s_22_1_1_U210/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U210/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U268/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U268/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U268/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U269/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U269/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U269/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U270/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U270/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U270/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U19/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U19/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U20/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U20/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U21/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U21/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U18/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U18/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U195/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1162_reg_211632_reg is absorbed into DSP mul_16s_6s_22_1_1_U195/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U195/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U253/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U253/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U253/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U254/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U254/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U254/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U190/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U190/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U191/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U191/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U192/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1162_reg_211632_reg is absorbed into DSP mul_16s_6s_22_1_1_U192/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U192/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U10/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U10/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U11/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U11/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U12/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U12/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U12/tmp_product.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1176_reg_211863_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43501]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1174_reg_211830_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43500]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1172_reg_211797_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43499]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1168_reg_211731_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43497]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_1166_reg_211698_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_l/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:43496]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U369/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1172_reg_211797_reg is absorbed into DSP mul_16s_6s_22_1_1_U369/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U369/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U369/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U370/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1174_reg_211830_reg is absorbed into DSP mul_16s_6s_22_1_1_U370/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U370/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U370/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U67/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U67/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U69/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U69/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U127/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U127/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U128/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U128/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U366/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1172_reg_211797_reg is absorbed into DSP mul_16s_6s_22_1_1_U366/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U366/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U366/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U389/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1176_reg_211863_reg is absorbed into DSP mul_16s_6s_22_1_1_U389/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U389/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U389/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U186/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U186/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U244/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U244/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U244/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U245/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U245/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U245/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U64/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U64/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U65/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U65/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U66/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U66/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U124/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U124/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U125/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U125/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U126/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U126/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U361/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1168_reg_211731_reg is absorbed into DSP mul_16s_6s_22_1_1_U361/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U361/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U361/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U362/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U362/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U362/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U363/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1174_reg_211830_reg is absorbed into DSP mul_16s_6s_22_1_1_U363/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U363/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U363/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U388/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1176_reg_211863_reg is absorbed into DSP mul_16s_6s_22_1_1_U388/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U388/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U388/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U61/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U61/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U62/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U62/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U63/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U63/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U121/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U121/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U122/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U122/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U123/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U123/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U183/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U183/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U241/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U241/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U241/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U242/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U242/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U242/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U358/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1168_reg_211731_reg is absorbed into DSP mul_16s_6s_22_1_1_U358/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U358/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U358/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U359/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1172_reg_211797_reg is absorbed into DSP mul_16s_6s_22_1_1_U359/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U359/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U359/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U55/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U55/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U57/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U57/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U115/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U115/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U116/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U116/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U117/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U117/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U352/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U352/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U352/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U353/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1172_reg_211797_reg is absorbed into DSP mul_16s_6s_22_1_1_U353/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U353/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U353/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U354/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1174_reg_211830_reg is absorbed into DSP mul_16s_6s_22_1_1_U354/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U354/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U354/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U385/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1176_reg_211863_reg is absorbed into DSP mul_16s_6s_22_1_1_U385/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U385/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U385/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U52/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U52/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U53/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U53/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U54/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U54/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U112/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U112/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U113/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U113/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U51/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U51/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U337/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U337/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U337/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U338/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1172_reg_211797_reg is absorbed into DSP mul_16s_6s_22_1_1_U338/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U338/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U338/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U339/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1174_reg_211830_reg is absorbed into DSP mul_16s_6s_22_1_1_U339/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U339/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U339/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U380/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1176_reg_211863_reg is absorbed into DSP mul_16s_6s_22_1_1_U380/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U380/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U380/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U335/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1172_reg_211797_reg is absorbed into DSP mul_16s_6s_22_1_1_U335/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U335/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U335/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U336/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1174_reg_211830_reg is absorbed into DSP mul_16s_6s_22_1_1_U336/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U336/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U336/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U379/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1176_reg_211863_reg is absorbed into DSP mul_16s_6s_22_1_1_U379/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U379/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U379/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U328/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U328/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U328/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U329/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1172_reg_211797_reg is absorbed into DSP mul_16s_6s_22_1_1_U329/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U329/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U329/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U330/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1174_reg_211830_reg is absorbed into DSP mul_16s_6s_22_1_1_U330/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U330/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U330/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U377/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1176_reg_211863_reg is absorbed into DSP mul_16s_6s_22_1_1_U377/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U377/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U377/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U263/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1166_reg_211698_reg is absorbed into DSP mul_16s_6s_22_1_1_U263/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U263/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U263/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U264/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1168_reg_211731_reg is absorbed into DSP mul_16s_6s_22_1_1_U264/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U264/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U264/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U322/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U322/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U322/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U323/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1172_reg_211797_reg is absorbed into DSP mul_16s_6s_22_1_1_U323/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U323/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U323/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U324/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1174_reg_211830_reg is absorbed into DSP mul_16s_6s_22_1_1_U324/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U324/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U324/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U375/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1176_reg_211863_reg is absorbed into DSP mul_16s_6s_22_1_1_U375/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U375/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U375/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U261/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1168_reg_211731_reg is absorbed into DSP mul_16s_6s_22_1_1_U261/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U261/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U261/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U319/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U319/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U319/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U320/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1172_reg_211797_reg is absorbed into DSP mul_16s_6s_22_1_1_U320/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U320/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U320/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U321/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1174_reg_211830_reg is absorbed into DSP mul_16s_6s_22_1_1_U321/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U321/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U321/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U374/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1176_reg_211863_reg is absorbed into DSP mul_16s_6s_22_1_1_U374/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U374/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U374/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U256/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U256/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U256/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U257/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1166_reg_211698_reg is absorbed into DSP mul_16s_6s_22_1_1_U257/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U257/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U257/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U258/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1168_reg_211731_reg is absorbed into DSP mul_16s_6s_22_1_1_U258/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U258/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U258/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U317/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1172_reg_211797_reg is absorbed into DSP mul_16s_6s_22_1_1_U317/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U317/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U317/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U318/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1174_reg_211830_reg is absorbed into DSP mul_16s_6s_22_1_1_U318/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U318/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U318/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U373/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_1176_reg_211863_reg is absorbed into DSP mul_16s_6s_22_1_1_U373/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U373/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U373/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln251_52_reg_18902_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln250_42_reg_18436_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln251_115_reg_19214_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln251_79_reg_19094_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln251_40_reg_18605_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_6074_reg_456285_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_2997_reg_487127_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_7768_reg_479136_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_6061_reg_447487_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_3709_reg_444303_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_2915_reg_493094_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_6480_reg_465813_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_6355_reg_447885_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_5179_reg_446293_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_3458_reg_470446_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_4534_reg_472648_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_4885_reg_445895_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_4591_reg_445497_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_6789_reg_477331_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_5795_reg_464749_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_5780_reg_455859_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_5319_reg_474417_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_5416_reg_474524_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_6649_reg_448283_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_2533_reg_442327_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_5473_reg_446691_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln196_reg_432989_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln295_18_reg_45839_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln251_1_reg_41461_reg[9] )
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2417/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2417/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2417/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2710/tmp_product, operation Mode is: A''*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U2710/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2710/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U2710/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2710/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U2710/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2710/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2559/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2559/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2559/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2712/tmp_product, operation Mode is: A''*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U2712/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2712/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U2712/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2712/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U2712/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2712/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2556/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2556/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2556/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2127/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2127/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2127/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2625/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2625/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2625/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2553/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2553/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2553/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2447/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2447/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2447/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2512/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2512/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2512/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2273/tmp_product, operation Mode is: A''*(B:0x19).
DSP Report: register mul_10ns_6ns_15_1_1_U2273/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2273/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U2273/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2273/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2273/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2273/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2243/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2243/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2243/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2283/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2283/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2283/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2326/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2326/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2326/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2487/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2487/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2487/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2288/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2288/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2288/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2672/tmp_product, operation Mode is: A''*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U2672/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2672/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U2672/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2672/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U2672/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2672/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2198/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2198/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2198/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2255/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2255/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2255/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2315/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2315/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2315/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2735/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2735/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2735/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2299/tmp_product, operation Mode is: A''*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U2299/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2299/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U2299/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2299/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U2299/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2299/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2496/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2496/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2496/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2469/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2469/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2469/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2331/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2331/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2331/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2340/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2340/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2340/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2540/tmp_product, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_10ns_6s_16_1_1_U2540/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2540/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U2540/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2540/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2540/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2540/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2572/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2572/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2572/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2747/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2747/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2747/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2098/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2098/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2098/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2529/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2529/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2529/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2348/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2348/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2348/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_927_reg_12451132_reg[1] )
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2493/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2493/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2493/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2667/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2667/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2667/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2095/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2095/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2095/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2715/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2715/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2715/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2113/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2113/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2113/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2305/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2305/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2305/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2259/tmp_product, operation Mode is: A2*(B:0x15).
DSP Report: register mul_10ns_6ns_15_1_1_U2259/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2259/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2259/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2259/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2707/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2707/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2707/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2538/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2538/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2538/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2617/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2617/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2617/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2270/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2270/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2270/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2649/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2649/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2649/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2634/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2634/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2634/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2278/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2278/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2278/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2238/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2238/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2238/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2290/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2290/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2290/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2750/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2750/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2750/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2191/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2191/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2191/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2254/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2254/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2254/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2688/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2688/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2688/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2147/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2147/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2147/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2265/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2265/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2265/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2495/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2495/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2495/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2700/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2700/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2700/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2754/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2754/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2754/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2218/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2218/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2218/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2571/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2571/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2571/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2374/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2374/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2374/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2434/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2434/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2434/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2333/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2333/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2333/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2584/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2584/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2584/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2668/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2668/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2668/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2151/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2151/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2151/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2714/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2714/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2714/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2647/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2647/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2647/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2652/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2652/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2652/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2431/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2431/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2431/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2385/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2385/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2385/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2494/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2494/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2494/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2671/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2671/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2671/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2466/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2466/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2466/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2485/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2485/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2485/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2578/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2578/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2578/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2384/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2384/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2384/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2352/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2352/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2352/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2414/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2414/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2414/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2149/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2149/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2149/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2208/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2208/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2208/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2137/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2137/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2137/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2445/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2445/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2445/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2474/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2474/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2474/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2275/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2275/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2275/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2656/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2656/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2656/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2765/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2765/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2765/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2169/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2169/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2169/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2759/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2759/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2759/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2638/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2638/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2638/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2528/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2528/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2528/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2244/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2244/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2244/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2481/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2481/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2481/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2313/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2313/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2313/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2272/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2272/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2272/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2262/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2262/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2262/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2286/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2286/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2286/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2407/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2407/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2407/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2216/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2216/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2216/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2399/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2399/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2399/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2501/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2501/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2501/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2382/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2382/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2382/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2503/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2503/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2503/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2347/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2347/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2347/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2709/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2709/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2709/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2702/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2702/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2702/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2454/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2454/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2454/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2430/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2430/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2430/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2136/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2136/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2136/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2383/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2383/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2383/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2221/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2221/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2221/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2515/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2515/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2515/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2692/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2692/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2692/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2276/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2276/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2276/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2641/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2641/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2641/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2128/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2128/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2128/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2440/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2440/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2440/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2627/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2627/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2627/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2633/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2633/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2633/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2200/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2200/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2200/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2285/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2285/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2285/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2497/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2497/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2497/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2723/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2723/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2723/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2681/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2681/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2681/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2558/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2558/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2558/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2229/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2229/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2229/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2479/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2479/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2479/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2409/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2409/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2409/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2521/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2521/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2521/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2426/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2426/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2426/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2666/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2666/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2666/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2341/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2341/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2341/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2601/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2601/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2601/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2214/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2214/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2214/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2150/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2150/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2150/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2738/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2738/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2738/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2545/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2545/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2545/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2693/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2693/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2693/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2203/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2203/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2203/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2676/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2676/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2676/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2504/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2504/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2504/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2695/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2695/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2695/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2575/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2575/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2575/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2568/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2568/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2568/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2367/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2367/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2367/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2555/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2555/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2555/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2355/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2355/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2355/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2205/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2205/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2205/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2242/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2242/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2242/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2196/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2196/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2196/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2653/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2653/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2653/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2327/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2327/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2327/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2550/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2550/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2550/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2630/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2630/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2630/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2704/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2704/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2704/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2505/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2505/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2505/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2314/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2314/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2314/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2123/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2123/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2123/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2721/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2721/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2721/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2267/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2267/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2267/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2103/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2103/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2103/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2433/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2433/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2433/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2387/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2387/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2387/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2139/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2139/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2139/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2256/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2256/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2256/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2264/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2264/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2264/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2226/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2226/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2226/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2490/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2490/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2490/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2330/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2330/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2330/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2543/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2543/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2543/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2251/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2251/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2251/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2763/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2763/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2763/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2465/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2465/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2465/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2664/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2664/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2664/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2378/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2378/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2378/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2241/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2241/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2241/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2308/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2308/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2308/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2301/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2301/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2301/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2749/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2749/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2749/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2548/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2548/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2548/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2099/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2099/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2099/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2740/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2740/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2740/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2537/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2537/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2537/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2718/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2718/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2718/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2708/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2708/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2708/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2450/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2450/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2450/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2231/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2231/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2231/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2654/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2654/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2654/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2421/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2421/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2421/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2644/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2644/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2644/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2252/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2252/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2252/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2108/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2108/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2108/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2104/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2104/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2104/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2579/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2579/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2579/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2260/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2260/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2260/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2222/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2222/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2222/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2489/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2489/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2489/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2530/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2530/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2530/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2138/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2138/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2138/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2439/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2439/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2439/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2612/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2612/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2612/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2642/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2642/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2642/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2706/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2706/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2706/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2480/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2480/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2480/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2100/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2100/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2100/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2508/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2508/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2508/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2323/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2323/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2323/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2691/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2691/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2691/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2211/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2211/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2211/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2240/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2240/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2240/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2698/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2698/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2698/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2661/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2661/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2661/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2637/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2637/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2637/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2395/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2395/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2395/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2531/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2531/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2531/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2459/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2459/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2459/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2303/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2303/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2303/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2449/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2449/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2449/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2766/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2766/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2766/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2428/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2428/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2428/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2279/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2279/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2279/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2643/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2643/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2643/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2135/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2135/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2135/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2119/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2119/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2119/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2258/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2258/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2258/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2219/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2219/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2219/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2338/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2338/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2338/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2589/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2589/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2589/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2363/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2363/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2363/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2569/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2569/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2569/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2577/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2577/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2577/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2388/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2388/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2388/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2381/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2381/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2381/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2686/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2686/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2686/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2377/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2377/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2377/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2154/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2154/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2154/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2172/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2172/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2172/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2478/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2478/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2478/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2764/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2764/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2764/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2329/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2329/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2329/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2320/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2320/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2320/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2268/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2268/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2268/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2101/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2101/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2101/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2110/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2110/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2110/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2565/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2565/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2565/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2657/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2657/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2657/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_391_reg_12452530_reg[0] )
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2607/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2607/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2607/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2176/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2176/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2176/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2716/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2716/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2716/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2743/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2743/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2743/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2690/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2690/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2690/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2339/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2339/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2339/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2420/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2420/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2420/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2546/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2546/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2546/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2350/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2350/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2350/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2302/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2302/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2302/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2344/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2344/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2344/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2547/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2547/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2547/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2717/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2717/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2717/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2112/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2112/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2112/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_326_reg_12452478_reg[0] )
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2298/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2298/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2298/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2631/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2631/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2631/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2608/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2608/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2608/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2398/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2398/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2398/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2391/tmp_product, operation Mode is: A2*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U2391/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2391/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U2391/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2391/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2609/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2609/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2609/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2358/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2358/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2358/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2419/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2419/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2419/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2094/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2094/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2094/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2195/tmp_product, operation Mode is: A''*(B:0x13).
DSP Report: register mul_10ns_6ns_15_1_1_U2195/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2195/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U2195/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2195/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2195/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2195/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2185/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2185/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2185/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2736/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2736/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2736/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2600/tmp_product, operation Mode is: A''*(B:0x16).
DSP Report: register mul_10ns_6ns_15_1_1_U2600/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2600/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U2600/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2600/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2600/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2600/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2392/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2392/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2392/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2451/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2451/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2451/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2209/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2209/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2209/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2225/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2225/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2225/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2175/tmp_product, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U2175/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2175/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U2175/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2175/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2175/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2175/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2684/tmp_product, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_10ns_6s_16_1_1_U2684/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2684/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U2684/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2684/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2684/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2684/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2468/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2468/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2468/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2476/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2476/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2476/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2354/tmp_product, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_10ns_6s_16_1_1_U2354/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2354/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U2354/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2354/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2354/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2354/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2304/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2304/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2304/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2415/tmp_product, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U2415/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2415/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U2415/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2415/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2415/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2415/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2536/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2536/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2536/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2446/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2446/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2446/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2217/tmp_product, operation Mode is: A''*(B:0x1b).
DSP Report: register mul_10ns_6ns_15_1_1_U2217/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2217/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U2217/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2217/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2217/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2217/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2623/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2623/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2623/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2257/tmp_product, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_10ns_6s_16_1_1_U2257/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2257/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U2257/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2257/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2257/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2257/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2689/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2689/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2689/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2673/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2673/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2673/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2624/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2624/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2624/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2411/tmp_product, operation Mode is: A''*(B:0x13).
DSP Report: register mul_10ns_6ns_15_1_1_U2411/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2411/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U2411/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2411/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2411/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2411/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2567/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2567/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2567/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2544/tmp_product, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_10ns_6s_16_1_1_U2544/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2544/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U2544/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2544/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2544/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2544/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2343/tmp_product, operation Mode is: A''*(B:0x17).
DSP Report: register mul_10ns_6ns_15_1_1_U2343/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2343/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U2343/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2343/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2343/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2343/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2615/tmp_product, operation Mode is: A''*(B:0x1d).
DSP Report: register mul_10ns_6ns_15_1_1_U2615/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2615/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U2615/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2615/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2615/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2615/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2227/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2227/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2227/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2744/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2744/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2744/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2293/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2293/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2293/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2636/tmp_product, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_10ns_6s_16_1_1_U2636/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2636/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U2636/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2636/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2636/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2636/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2586/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2586/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2586/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2193/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2193/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2193/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2379/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2379/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2379/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2189/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2189/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2189/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2422/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2422/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2422/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2682/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2682/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2682/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2281/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2281/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2281/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2603/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2603/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2603/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2635/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2635/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2635/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2174/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2174/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2174/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2655/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2655/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2655/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2181/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2181/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2181/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2755/tmp_product, operation Mode is: A2*(B:0x1d).
DSP Report: register mul_10ns_6ns_15_1_1_U2755/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2755/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2755/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2755/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2292/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2292/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2292/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2594/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2594/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2594/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2162/tmp_product, operation Mode is: A2*(B:0x15).
DSP Report: register mul_10ns_6ns_15_1_1_U2162/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2162/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2162/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2162/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2645/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2645/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2645/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2167/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2167/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2167/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2188/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2188/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2188/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2164/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2164/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2164/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2513/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2513/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2513/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2516/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2516/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2516/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2694/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2694/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2694/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2526/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2526/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2526/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2206/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2206/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2206/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2507/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2507/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2507/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2116/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2116/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2116/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2523/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2523/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2523/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2192/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2192/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2192/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2165/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2165/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2165/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2576/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2576/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2576/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2400/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2400/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2400/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2697/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2697/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2697/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2410/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2410/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2410/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2207/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2207/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2207/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2659/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2659/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2659/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2525/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2525/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2525/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2351/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2351/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2351/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2232/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2232/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2232/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2230/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2230/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2230/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2598/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2598/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2598/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2437/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2437/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2437/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2163/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2163/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2163/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2386/tmp_product, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mul_10ns_6s_16_1_1_U2386/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2386/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2386/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2386/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2402/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2402/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2402/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln73_502_reg_12450677_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_206_reg_12450495_reg[2] )
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2370/tmp_product, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register mul_10ns_6s_16_1_1_U2370/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2370/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2370/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2370/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2124/tmp_product, operation Mode is: A2*(B:0x16).
DSP Report: register mul_10ns_6ns_15_1_1_U2124/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2124/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2124/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2124/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2732/tmp_product, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U2732/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2732/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U2732/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2732/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2732/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2732/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2517/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2517/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2517/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2463/tmp_product, operation Mode is: A2*(B:0x1d).
DSP Report: register mul_10ns_6ns_15_1_1_U2463/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2463/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2463/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2463/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2610/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2610/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2610/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2332/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2332/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2332/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2349/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2349/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2349/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2685/tmp_product, operation Mode is: A2*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U2685/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2685/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U2685/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2685/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2683/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register mul_10ns_6ns_15_1_1_U2683/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2683/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2683/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2683/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2628/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2628/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2628/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2179/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2179/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2179/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2390/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2390/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2390/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2734/tmp_product, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register mul_10ns_6s_16_1_1_U2734/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2734/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2734/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2734/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2132/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2132/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2132/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2506/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2506/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2506/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2261/tmp_product, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mul_10ns_6s_16_1_1_U2261/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2261/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2261/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2261/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2444/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2444/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2444/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2236/tmp_product, operation Mode is: A2*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U2236/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2236/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U2236/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2236/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2443/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register mul_10ns_6ns_15_1_1_U2443/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2443/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2443/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2443/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2215/tmp_product, operation Mode is: A2*(B:0x3ffed).
DSP Report: register mul_10ns_6s_16_1_1_U2215/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2215/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2215/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2215/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2458/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register mul_10ns_6ns_15_1_1_U2458/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2458/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2458/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2458/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2711/tmp_product, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mul_10ns_6s_16_1_1_U2711/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2711/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2711/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2711/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2111/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2111/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2111/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2373/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2373/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2373/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2318/tmp_product, operation Mode is: A2*(B:0x19).
DSP Report: register mul_10ns_6ns_15_1_1_U2318/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2318/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2318/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2318/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2619/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register mul_10ns_6ns_15_1_1_U2619/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2619/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2619/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2619/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2345/tmp_product, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mul_10ns_6s_16_1_1_U2345/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2345/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2345/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2345/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2486/tmp_product, operation Mode is: A2*(B:0x19).
DSP Report: register mul_10ns_6ns_15_1_1_U2486/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2486/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2486/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2486/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2306/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2306/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2306/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2588/tmp_product, operation Mode is: A2*(B:0x1a).
DSP Report: register mul_10ns_6ns_15_1_1_U2588/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2588/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2588/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2588/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2514/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register mul_10ns_6ns_15_1_1_U2514/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2514/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2514/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2514/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2455/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2455/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2455/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_i_i_15_reg_12450636_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_112_reg_12450263_reg[2] )
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2611/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2611/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2611/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2266/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2266/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2266/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2699/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2699/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2699/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2228/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2228/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2228/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2464/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2464/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2464/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2442/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register mul_10ns_6ns_15_1_1_U2442/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2442/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2442/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2442/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2263/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2263/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2263/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2307/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2307/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2307/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2646/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2646/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2646/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2539/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2539/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2539/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2587/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2587/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2587/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2233/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2233/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2233/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2239/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2239/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2239/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2570/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2570/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2570/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2357/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2357/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2357/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2527/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2527/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2527/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2703/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U2703/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2703/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2328/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2328/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2328/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2245/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2245/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2245/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2488/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2488/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2488/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2102/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2102/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2102/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2511/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2511/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2511/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2720/tmp_product, operation Mode is: A2*(B:0x1a).
DSP Report: register mul_10ns_6ns_15_1_1_U2720/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2720/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2720/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2720/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2376/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2376/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2376/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2674/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2674/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2674/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_135_reg_12450332_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln73_491_reg_12450591_reg[3] )
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2158/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2158/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2158/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2168/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2168/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2168/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2146/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2146/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2146/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2621/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2621/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2621/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2524/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2524/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2524/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2408/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2408/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2408/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2412/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2412/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2412/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2342/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2342/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2342/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2296/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U2296/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2296/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U2296/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2296/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2509/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2509/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2509/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2696/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2696/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2696/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2467/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2467/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2467/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2394/tmp_product, operation Mode is: A2*(B:0x16).
DSP Report: register mul_10ns_6ns_15_1_1_U2394/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2394/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2394/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2394/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2321/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2321/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2321/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2757/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register mul_10ns_6ns_15_1_1_U2757/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2757/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2757/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2757/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2180/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2180/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2180/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2295/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2295/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2295/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2675/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2675/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2675/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2448/tmp_product, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U2448/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2448/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2448/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2448/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2125/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2125/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2125/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2729/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2729/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2729/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2453/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2453/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2453/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2761/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2761/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2761/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2502/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2502/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2502/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2665/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2665/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2665/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2356/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2356/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2356/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2109/tmp_product, operation Mode is: A2*(B:0x16).
DSP Report: register mul_10ns_6ns_15_1_1_U2109/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2109/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2109/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2109/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2160/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2160/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2160/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_244_reg_12450571_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln58_285_reg_144843_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln73_17_reg_144361_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln58_333_reg_144873_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln73_3_reg_26743_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_124_reg_144518_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln73_15_reg_144355_reg[11] )
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port if_fifo_cap[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O642[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O642[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O642[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O705[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O705[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O705[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O708[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O708[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O708[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_20_U0/\ap_CS_fsm_reg[0] )
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3031/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3031/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3031/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3031/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3031/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3031/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3031/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3032/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3032/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3032/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3032/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3032/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3032/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3032/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3033/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3033/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3033/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3033/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3033/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3033/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3033/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3034/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3034/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3034/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3034/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3034/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3034/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3034/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3035/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3035/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3035/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3035/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3035/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3035/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3035/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3036/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3036/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3036/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3036/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3036/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3036/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3036/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3037/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3037/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3037/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3037/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3037/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3037/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3037/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3038/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3038/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3038/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3038/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3038/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3038/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3038/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3039/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3039/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3039/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3039/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3039/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3039/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3039/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U3040/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U3040/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3040/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U3040/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3040/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U3040/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U3040/tmp_product.
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port if_fifo_cap[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O957[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O957[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O957[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O960[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O960[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O960[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O963[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O963[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O963[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O966[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O966[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O966[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O969[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O969[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O969[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O972[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O972[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O972[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O975[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O975[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O975[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O978[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O978[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O978[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O981[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O981[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O981[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O984[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O984[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O984[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O987[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O987[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O987[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O990[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O990[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O990[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O993[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O993[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O993[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O996[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O996[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O996[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O999[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O999[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O999[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1002[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1002[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1002[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1005[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1005[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1005[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1008[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1008[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1008[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1011[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1011[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1011[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1014[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1014[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1014[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1017[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1017[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1017[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1020[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1020[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1020[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1023[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1023[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1023[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1026[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1026[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1026[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1029[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1029[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1029[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1032[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1032[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1032[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1035[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1035[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1035[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1038[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1038[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1038[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O1041[2] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/\select_ln51_1_reg_1793_reg[17] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:16 ; elapsed = 00:10:31 . Memory (MB): peak = 6009.367 ; gain = 3568.820 ; free physical = 416426 ; free virtual = 819444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                        | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | (A*(B:0x1b))'   | 11     | 6      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A''*(B:0x3ffe3) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x1b)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x3ffeb)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB0  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB0  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB6  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB6  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB6  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB6  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB6  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB6  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB0  | A''*(B:0xd)     | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB0  | A''*(B:0xb)     | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*(B:0x19)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A''*(B:0xd)     | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A''*(B:0xb)     | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A''*(B:0x3ffe9) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB8  | A2*(B:0x15)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB21 | A2*(B:0xd)      | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB21 | A''*(B:0x13)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB21 | A''*(B:0x16)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*(B:0x3ffeb) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*(B:0x3ffe9) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*(B:0x3ffe7) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*(B:0x3ffeb) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*(B:0x1b)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*(B:0x3ffe5) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*(B:0x13)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*(B:0x3ffe9) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*(B:0x17)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*(B:0x1d)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*(B:0x3ffe7) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB26 | A2*(B:0x1d)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB26 | A2*(B:0x15)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB27 | A2*(B:0x3ffe5)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x3ffe6)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x16)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A''*(B:0x3ffeb) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x1d)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0xd)      | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x17)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x3ffe7)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x3ffe5)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0xd)      | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x17)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x3ffed)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x13)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x3ffe5)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x19)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x17)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x3ffe5)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x19)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x1a)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A2*(B:0x13)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | A2*(B:0x17)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | A2*(B:0x1a)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A2*(B:0xb)      | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A2*(B:0x16)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A2*(B:0x17)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A2*(B:0x3ffeb)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A2*(B:0x16)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:17 ; elapsed = 00:11:37 . Memory (MB): peak = 6009.367 ; gain = 3568.820 ; free physical = 416102 ; free virtual = 819517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_2_2/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/invert_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:09 ; elapsed = 00:12:30 . Memory (MB): peak = 6017.371 ; gain = 3576.824 ; free physical = 415916 ; free virtual = 819379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/invert_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:18 ; elapsed = 00:13:44 . Memory (MB): peak = 6410.480 ; gain = 3969.934 ; free physical = 415277 ; free virtual = 819094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:22 ; elapsed = 00:13:48 . Memory (MB): peak = 6410.480 ; gain = 3969.934 ; free physical = 415253 ; free virtual = 819070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:54 ; elapsed = 00:15:21 . Memory (MB): peak = 6410.480 ; gain = 3969.934 ; free physical = 415286 ; free virtual = 819103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:57 ; elapsed = 00:15:24 . Memory (MB): peak = 6410.480 ; gain = 3969.934 ; free physical = 415292 ; free virtual = 819109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:13:12 ; elapsed = 00:15:39 . Memory (MB): peak = 6410.480 ; gain = 3969.934 ; free physical = 415316 ; free virtual = 819133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:13:14 ; elapsed = 00:15:42 . Memory (MB): peak = 6410.480 ; gain = 3969.934 ; free physical = 415305 ; free virtual = 819122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | fifo_reg[3]    | 22     | 22         | 22     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                        | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_sparse                                                                         | (A'*B)'     | 9      | 5      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB21 | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB0  | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB0  | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB26 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB21 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 10     | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 10     | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB8  | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 10     | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A''*B)'    | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB21 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 10     | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB26 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 10     | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A''*B)'    | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB27 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 10     | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 10     | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB28 | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB6  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB6  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB6  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB6  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB4  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB6  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB6  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB0  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB0  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB7  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB5  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s__GB3  | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B        | 15     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |BUFG            |      1|
|2     |CARRY8          |  32174|
|3     |DSP48E2         |    201|
|4     |DSP_ALU         |    773|
|5     |DSP_A_B_DATA    |    773|
|6     |DSP_C_DATA      |    773|
|7     |DSP_MULTIPLIER  |    773|
|8     |DSP_M_DATA      |    773|
|9     |DSP_OUTPUT      |    773|
|10    |DSP_PREADD      |    773|
|11    |DSP_PREADD_DATA |    773|
|12    |LUT1            |  10631|
|13    |LUT2            |  96982|
|14    |LUT3            |  50242|
|15    |LUT4            |  77054|
|16    |LUT5            |  62574|
|17    |LUT6            | 109982|
|18    |MUXF7           |    130|
|19    |RAMB18E2        |      6|
|20    |SRL16E          |   2048|
|21    |FDRE            | 101945|
|22    |FDSE            |   9966|
|23    |IBUF            |  25604|
|24    |OBUF            |    173|
+------+----------------+-------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                 |Module                                                                                                                 |Cells  |
+------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                      |                                                                                                                       | 585897|
|2     |  dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0     |hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s                                           | 126555|
|3     |    tmp_315_reg_12451079_reg                                             |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/tmp_315_reg_12451079_reg_funnel                    |      8|
|4     |    pf_ap_return_60_U                                                    |hls_sparse_frp_fifoout__1                                                                                              |     65|
|5     |    pf_ap_return_61_U                                                    |hls_sparse_frp_fifoout__2                                                                                              |     65|
|6     |    pf_ap_return_63_U                                                    |hls_sparse_frp_fifoout__3                                                                                              |     65|
|7     |    pf_ap_return_62_U                                                    |hls_sparse_frp_fifoout__4                                                                                              |     65|
|8     |    pf_ap_return_59_U                                                    |hls_sparse_frp_fifoout__5                                                                                              |     65|
|9     |    pf_ap_return_58_U                                                    |hls_sparse_frp_fifoout__6                                                                                              |     65|
|10    |    pf_ap_return_57_U                                                    |hls_sparse_frp_fifoout__7                                                                                              |     65|
|11    |    pf_ap_return_56_U                                                    |hls_sparse_frp_fifoout__8                                                                                              |     65|
|12    |    pf_ap_return_55_U                                                    |hls_sparse_frp_fifoout__9                                                                                              |     65|
|13    |    pf_ap_return_54_U                                                    |hls_sparse_frp_fifoout__10                                                                                             |     65|
|14    |    pf_ap_return_53_U                                                    |hls_sparse_frp_fifoout__11                                                                                             |     65|
|15    |    pf_ap_return_52_U                                                    |hls_sparse_frp_fifoout__12                                                                                             |     65|
|16    |    pf_ap_return_51_U                                                    |hls_sparse_frp_fifoout__13                                                                                             |     65|
|17    |    pf_ap_return_50_U                                                    |hls_sparse_frp_fifoout__14                                                                                             |     65|
|18    |    pf_ap_return_49_U                                                    |hls_sparse_frp_fifoout__15                                                                                             |     65|
|19    |    pf_ap_return_48_U                                                    |hls_sparse_frp_fifoout__16                                                                                             |     65|
|20    |    pf_ap_return_47_U                                                    |hls_sparse_frp_fifoout__17                                                                                             |     65|
|21    |    pf_ap_return_46_U                                                    |hls_sparse_frp_fifoout__18                                                                                             |     65|
|22    |    pf_ap_return_45_U                                                    |hls_sparse_frp_fifoout__19                                                                                             |     65|
|23    |    pf_ap_return_44_U                                                    |hls_sparse_frp_fifoout__20                                                                                             |     65|
|24    |    pf_ap_return_43_U                                                    |hls_sparse_frp_fifoout__21                                                                                             |     65|
|25    |    pf_ap_return_42_U                                                    |hls_sparse_frp_fifoout__22                                                                                             |     65|
|26    |    pf_ap_return_41_U                                                    |hls_sparse_frp_fifoout__23                                                                                             |     65|
|27    |    pf_ap_return_40_U                                                    |hls_sparse_frp_fifoout__24                                                                                             |     65|
|28    |    pf_ap_return_39_U                                                    |hls_sparse_frp_fifoout__25                                                                                             |     65|
|29    |    pf_ap_return_38_U                                                    |hls_sparse_frp_fifoout__26                                                                                             |     65|
|30    |    pf_ap_return_37_U                                                    |hls_sparse_frp_fifoout__27                                                                                             |     65|
|31    |    pf_ap_return_36_U                                                    |hls_sparse_frp_fifoout__28                                                                                             |     65|
|32    |    pf_ap_return_35_U                                                    |hls_sparse_frp_fifoout__29                                                                                             |     65|
|33    |    pf_ap_return_34_U                                                    |hls_sparse_frp_fifoout__30                                                                                             |     65|
|34    |    pf_ap_return_33_U                                                    |hls_sparse_frp_fifoout__31                                                                                             |     65|
|35    |    pf_ap_return_32_U                                                    |hls_sparse_frp_fifoout__32                                                                                             |     65|
|36    |    pf_ap_return_31_U                                                    |hls_sparse_frp_fifoout__33                                                                                             |     65|
|37    |    pf_ap_return_30_U                                                    |hls_sparse_frp_fifoout__34                                                                                             |     65|
|38    |    pf_ap_return_29_U                                                    |hls_sparse_frp_fifoout__35                                                                                             |     65|
|39    |    pf_ap_return_28_U                                                    |hls_sparse_frp_fifoout__36                                                                                             |     65|
|40    |    pf_ap_return_27_U                                                    |hls_sparse_frp_fifoout__37                                                                                             |     65|
|41    |    pf_ap_return_26_U                                                    |hls_sparse_frp_fifoout__38                                                                                             |     65|
|42    |    pf_ap_return_25_U                                                    |hls_sparse_frp_fifoout__39                                                                                             |     65|
|43    |    pf_ap_return_24_U                                                    |hls_sparse_frp_fifoout__40                                                                                             |     65|
|44    |    pf_ap_return_23_U                                                    |hls_sparse_frp_fifoout__41                                                                                             |     65|
|45    |    pf_ap_return_22_U                                                    |hls_sparse_frp_fifoout__42                                                                                             |     65|
|46    |    pf_ap_return_21_U                                                    |hls_sparse_frp_fifoout__43                                                                                             |     65|
|47    |    pf_ap_return_20_U                                                    |hls_sparse_frp_fifoout__44                                                                                             |     65|
|48    |    pf_ap_return_19_U                                                    |hls_sparse_frp_fifoout__45                                                                                             |     65|
|49    |    pf_ap_return_18_U                                                    |hls_sparse_frp_fifoout__46                                                                                             |     65|
|50    |    pf_ap_return_17_U                                                    |hls_sparse_frp_fifoout__47                                                                                             |     65|
|51    |    pf_ap_return_16_U                                                    |hls_sparse_frp_fifoout__48                                                                                             |     65|
|52    |    pf_ap_return_15_U                                                    |hls_sparse_frp_fifoout__49                                                                                             |     65|
|53    |    pf_ap_return_14_U                                                    |hls_sparse_frp_fifoout__50                                                                                             |     65|
|54    |    pf_ap_return_13_U                                                    |hls_sparse_frp_fifoout__51                                                                                             |     65|
|55    |    pf_ap_return_12_U                                                    |hls_sparse_frp_fifoout__52                                                                                             |     65|
|56    |    pf_ap_return_11_U                                                    |hls_sparse_frp_fifoout__53                                                                                             |     65|
|57    |    pf_ap_return_10_U                                                    |hls_sparse_frp_fifoout__54                                                                                             |     65|
|58    |    pf_ap_return_9_U                                                     |hls_sparse_frp_fifoout__55                                                                                             |     65|
|59    |    pf_ap_return_8_U                                                     |hls_sparse_frp_fifoout__56                                                                                             |     65|
|60    |    pf_ap_return_7_U                                                     |hls_sparse_frp_fifoout__57                                                                                             |     65|
|61    |    pf_ap_return_6_U                                                     |hls_sparse_frp_fifoout__58                                                                                             |     65|
|62    |    pf_ap_return_5_U                                                     |hls_sparse_frp_fifoout__59                                                                                             |     65|
|63    |    pf_ap_return_4_U                                                     |hls_sparse_frp_fifoout__60                                                                                             |     65|
|64    |    pf_ap_return_3_U                                                     |hls_sparse_frp_fifoout__61                                                                                             |     65|
|65    |    pf_ap_return_2_U                                                     |hls_sparse_frp_fifoout__62                                                                                             |     65|
|66    |    pf_ap_return_1_U                                                     |hls_sparse_frp_fifoout__63                                                                                             |     65|
|67    |    pf_ap_return_0_U                                                     |hls_sparse_frp_fifoout                                                                                                 |     65|
|68    |    frp_pipeline_valid_U                                                 |hls_sparse_frp_pipeline_valid                                                                                          |      9|
|69    |    mul_10ns_6ns_15_1_1_U2253                                            |hls_sparse_mul_10ns_6ns_15_1_1_3210                                                                                    |     23|
|70    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__210  |      8|
|71    |    mul_10ns_6ns_15_1_1_U2519                                            |hls_sparse_mul_10ns_6ns_15_1_1_3313                                                                                    |     23|
|72    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__82   |      8|
|73    |    mul_10ns_6s_16_1_1_U2117                                             |hls_sparse_mul_10ns_6s_16_1_1_3412                                                                                     |      8|
|74    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__355  |      8|
|75    |    mul_10ns_6s_16_1_1_U2130                                             |hls_sparse_mul_10ns_6s_16_1_1_3416                                                                                     |      8|
|76    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__211  |      8|
|77    |    mul_10ns_5ns_14_1_1_U2196                                            |hls_sparse_mul_10ns_5ns_14_1_1_2984                                                                                    |     12|
|78    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__178  |      8|
|79    |    mul_10ns_5ns_14_1_1_U2179                                            |hls_sparse_mul_10ns_5ns_14_1_1_2982                                                                                    |     22|
|80    |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__48      |      8|
|81    |    mul_10ns_5ns_14_1_1_U2236                                            |hls_sparse_mul_10ns_5ns_14_1_1_2989                                                                                    |     30|
|82    |    mul_10ns_5ns_14_1_1_U2306                                            |hls_sparse_mul_10ns_5ns_14_1_1_3006                                                                                    |     43|
|83    |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__68      |      8|
|84    |    mul_10ns_5ns_14_1_1_U2506                                            |hls_sparse_mul_10ns_5ns_14_1_1_3029                                                                                    |     40|
|85    |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__74      |      8|
|86    |    mul_10ns_5ns_14_1_1_U2611                                            |hls_sparse_mul_10ns_5ns_14_1_1_3037                                                                                    |      8|
|87    |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__238     |      8|
|88    |    mul_10ns_5ns_14_1_1_U2094                                            |hls_sparse_mul_10ns_5ns_14_1_1                                                                                         |     53|
|89    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__232  |      8|
|90    |    mul_10ns_5ns_14_1_1_U2118                                            |hls_sparse_mul_10ns_5ns_14_1_1_2974                                                                                    |     50|
|91    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__119  |      8|
|92    |    mul_10ns_5ns_14_1_1_U2126                                            |hls_sparse_mul_10ns_5ns_14_1_1_2975                                                                                    |     65|
|93    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__6    |      8|
|94    |    mul_10ns_5ns_14_1_1_U2143                                            |hls_sparse_mul_10ns_5ns_14_1_1_2976                                                                                    |      8|
|95    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__107  |      8|
|96    |    mul_10ns_5ns_14_1_1_U2146                                            |hls_sparse_mul_10ns_5ns_14_1_1_2977                                                                                    |      9|
|97    |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__15      |      8|
|98    |    mul_10ns_5ns_14_1_1_U2147                                            |hls_sparse_mul_10ns_5ns_14_1_1_2978                                                                                    |     35|
|99    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__69   |      8|
|100   |    mul_10ns_5ns_14_1_1_U2158                                            |hls_sparse_mul_10ns_5ns_14_1_1_2979                                                                                    |    108|
|101   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__15    |      8|
|102   |    mul_10ns_5ns_14_1_1_U2170                                            |hls_sparse_mul_10ns_5ns_14_1_1_2980                                                                                    |     56|
|103   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__254  |      8|
|104   |    mul_10ns_5ns_14_1_1_U2177                                            |hls_sparse_mul_10ns_5ns_14_1_1_2981                                                                                    |     95|
|105   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__134  |      8|
|106   |    mul_10ns_5ns_14_1_1_U2183                                            |hls_sparse_mul_10ns_5ns_14_1_1_2983                                                                                    |    122|
|107   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__410  |      8|
|108   |    mul_10ns_5ns_14_1_1_U2198                                            |hls_sparse_mul_10ns_5ns_14_1_1_2985                                                                                    |     76|
|109   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__351  |      8|
|110   |    mul_10ns_5ns_14_1_1_U2199                                            |hls_sparse_mul_10ns_5ns_14_1_1_2986                                                                                    |     69|
|111   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__353  |      8|
|112   |    mul_10ns_5ns_14_1_1_U2210                                            |hls_sparse_mul_10ns_5ns_14_1_1_2987                                                                                    |     94|
|113   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__397  |      8|
|114   |    mul_10ns_5ns_14_1_1_U2218                                            |hls_sparse_mul_10ns_5ns_14_1_1_2988                                                                                    |     67|
|115   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__338  |      8|
|116   |    mul_10ns_5ns_14_1_1_U2237                                            |hls_sparse_mul_10ns_5ns_14_1_1_2990                                                                                    |     23|
|117   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__200     |      8|
|118   |    mul_10ns_5ns_14_1_1_U2238                                            |hls_sparse_mul_10ns_5ns_14_1_1_2991                                                                                    |     69|
|119   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__174  |      8|
|120   |    mul_10ns_5ns_14_1_1_U2242                                            |hls_sparse_mul_10ns_5ns_14_1_1_2992                                                                                    |     43|
|121   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__268  |      8|
|122   |    mul_10ns_5ns_14_1_1_U2254                                            |hls_sparse_mul_10ns_5ns_14_1_1_2993                                                                                    |     23|
|123   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__21   |      8|
|124   |    mul_10ns_5ns_14_1_1_U2255                                            |hls_sparse_mul_10ns_5ns_14_1_1_2994                                                                                    |     49|
|125   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__282  |      8|
|126   |    mul_10ns_5ns_14_1_1_U2258                                            |hls_sparse_mul_10ns_5ns_14_1_1_2995                                                                                    |     35|
|127   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__257  |      8|
|128   |    mul_10ns_5ns_14_1_1_U2265                                            |hls_sparse_mul_10ns_5ns_14_1_1_2996                                                                                    |     83|
|129   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__287  |      8|
|130   |    mul_10ns_5ns_14_1_1_U2270                                            |hls_sparse_mul_10ns_5ns_14_1_1_2997                                                                                    |     63|
|131   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__368  |      8|
|132   |    mul_10ns_5ns_14_1_1_U2275                                            |hls_sparse_mul_10ns_5ns_14_1_1_2998                                                                                    |     38|
|133   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__35   |      8|
|134   |    mul_10ns_5ns_14_1_1_U2278                                            |hls_sparse_mul_10ns_5ns_14_1_1_2999                                                                                    |     72|
|135   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__48   |      8|
|136   |    mul_10ns_5ns_14_1_1_U2283                                            |hls_sparse_mul_10ns_5ns_14_1_1_3000                                                                                    |     98|
|137   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__411  |      8|
|138   |    mul_10ns_5ns_14_1_1_U2288                                            |hls_sparse_mul_10ns_5ns_14_1_1_3001                                                                                    |     36|
|139   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__24   |      8|
|140   |    mul_10ns_5ns_14_1_1_U2290                                            |hls_sparse_mul_10ns_5ns_14_1_1_3002                                                                                    |     34|
|141   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__430  |      8|
|142   |    mul_10ns_5ns_14_1_1_U2296                                            |hls_sparse_mul_10ns_5ns_14_1_1_3003                                                                                    |     87|
|143   |    mul_10ns_5ns_14_1_1_U2298                                            |hls_sparse_mul_10ns_5ns_14_1_1_3004                                                                                    |     82|
|144   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__164  |      8|
|145   |    mul_10ns_5ns_14_1_1_U2299                                            |hls_sparse_mul_10ns_5ns_14_1_1_3005                                                                                    |     15|
|146   |    mul_10ns_5ns_14_1_1_U2315                                            |hls_sparse_mul_10ns_5ns_14_1_1_3007                                                                                    |     36|
|147   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__346  |      8|
|148   |    mul_10ns_5ns_14_1_1_U2321                                            |hls_sparse_mul_10ns_5ns_14_1_1_3008                                                                                    |     39|
|149   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__78      |      8|
|150   |    mul_10ns_5ns_14_1_1_U2326                                            |hls_sparse_mul_10ns_5ns_14_1_1_3009                                                                                    |     25|
|151   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__158  |      8|
|152   |    mul_10ns_5ns_14_1_1_U2333                                            |hls_sparse_mul_10ns_5ns_14_1_1_3010                                                                                    |     85|
|153   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__100  |      8|
|154   |    mul_10ns_5ns_14_1_1_U2340                                            |hls_sparse_mul_10ns_5ns_14_1_1_3011                                                                                    |     36|
|155   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__328  |      8|
|156   |    mul_10ns_5ns_14_1_1_U2344                                            |hls_sparse_mul_10ns_5ns_14_1_1_3012                                                                                    |     10|
|157   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__111  |      8|
|158   |    mul_10ns_5ns_14_1_1_U2356                                            |hls_sparse_mul_10ns_5ns_14_1_1_3013                                                                                    |      9|
|159   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__14      |      8|
|160   |    mul_10ns_5ns_14_1_1_U2366                                            |hls_sparse_mul_10ns_5ns_14_1_1_3014                                                                                    |     47|
|161   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__194  |      8|
|162   |    mul_10ns_5ns_14_1_1_U2391                                            |hls_sparse_mul_10ns_5ns_14_1_1_3015                                                                                    |    167|
|163   |    mul_10ns_5ns_14_1_1_U2392                                            |hls_sparse_mul_10ns_5ns_14_1_1_3016                                                                                    |     98|
|164   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__6     |      8|
|165   |    mul_10ns_5ns_14_1_1_U2420                                            |hls_sparse_mul_10ns_5ns_14_1_1_3017                                                                                    |     38|
|166   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__273  |      8|
|167   |    mul_10ns_5ns_14_1_1_U2433                                            |hls_sparse_mul_10ns_5ns_14_1_1_3018                                                                                    |     52|
|168   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__323  |      8|
|169   |    mul_10ns_5ns_14_1_1_U2434                                            |hls_sparse_mul_10ns_5ns_14_1_1_3019                                                                                    |     35|
|170   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__398  |      8|
|171   |    mul_10ns_5ns_14_1_1_U2437                                            |hls_sparse_mul_10ns_5ns_14_1_1_3020                                                                                    |     35|
|172   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__112     |      8|
|173   |    mul_10ns_5ns_14_1_1_U2447                                            |hls_sparse_mul_10ns_5ns_14_1_1_3021                                                                                    |     12|
|174   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__394  |      8|
|175   |    mul_10ns_5ns_14_1_1_U2459                                            |hls_sparse_mul_10ns_5ns_14_1_1_3022                                                                                    |     46|
|176   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__58   |      8|
|177   |    mul_10ns_5ns_14_1_1_U2461                                            |hls_sparse_mul_10ns_5ns_14_1_1_3023                                                                                    |     66|
|178   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__261  |      8|
|179   |    mul_10ns_5ns_14_1_1_U2474                                            |hls_sparse_mul_10ns_5ns_14_1_1_3024                                                                                    |     70|
|180   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__90   |      8|
|181   |    mul_10ns_5ns_14_1_1_U2487                                            |hls_sparse_mul_10ns_5ns_14_1_1_3025                                                                                    |     38|
|182   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__429  |      8|
|183   |    mul_10ns_5ns_14_1_1_U2493                                            |hls_sparse_mul_10ns_5ns_14_1_1_3026                                                                                    |     35|
|184   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__290  |      8|
|185   |    mul_10ns_5ns_14_1_1_U2495                                            |hls_sparse_mul_10ns_5ns_14_1_1_3027                                                                                    |     65|
|186   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__153  |      8|
|187   |    mul_10ns_5ns_14_1_1_U2496                                            |hls_sparse_mul_10ns_5ns_14_1_1_3028                                                                                    |      8|
|188   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__384  |      8|
|189   |    mul_10ns_5ns_14_1_1_U2522                                            |hls_sparse_mul_10ns_5ns_14_1_1_3030                                                                                    |     37|
|190   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__180  |      8|
|191   |    mul_10ns_5ns_14_1_1_U2537                                            |hls_sparse_mul_10ns_5ns_14_1_1_3031                                                                                    |     49|
|192   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__10   |      8|
|193   |    mul_10ns_5ns_14_1_1_U2550                                            |hls_sparse_mul_10ns_5ns_14_1_1_3032                                                                                    |     33|
|194   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__11   |      8|
|195   |    mul_10ns_5ns_14_1_1_U2553                                            |hls_sparse_mul_10ns_5ns_14_1_1_3033                                                                                    |      8|
|196   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__342  |      8|
|197   |    mul_10ns_5ns_14_1_1_U2559                                            |hls_sparse_mul_10ns_5ns_14_1_1_3034                                                                                    |     35|
|198   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__187  |      8|
|199   |    mul_10ns_5ns_14_1_1_U2571                                            |hls_sparse_mul_10ns_5ns_14_1_1_3035                                                                                    |    118|
|200   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__23   |      8|
|201   |    mul_10ns_5ns_14_1_1_U2593                                            |hls_sparse_mul_10ns_5ns_14_1_1_3036                                                                                    |     86|
|202   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__52   |      8|
|203   |    mul_10ns_5ns_14_1_1_U2617                                            |hls_sparse_mul_10ns_5ns_14_1_1_3038                                                                                    |     39|
|204   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__423  |      8|
|205   |    mul_10ns_5ns_14_1_1_U2621                                            |hls_sparse_mul_10ns_5ns_14_1_1_3039                                                                                    |     33|
|206   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__135     |      8|
|207   |    mul_10ns_5ns_14_1_1_U2623                                            |hls_sparse_mul_10ns_5ns_14_1_1_3040                                                                                    |     40|
|208   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__249  |      8|
|209   |    mul_10ns_5ns_14_1_1_U2625                                            |hls_sparse_mul_10ns_5ns_14_1_1_3041                                                                                    |     11|
|210   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__245  |      8|
|211   |    mul_10ns_5ns_14_1_1_U2631                                            |hls_sparse_mul_10ns_5ns_14_1_1_3042                                                                                    |     53|
|212   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__327  |      8|
|213   |    mul_10ns_5ns_14_1_1_U2634                                            |hls_sparse_mul_10ns_5ns_14_1_1_3043                                                                                    |     56|
|214   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__88   |      8|
|215   |    mul_10ns_5ns_14_1_1_U2643                                            |hls_sparse_mul_10ns_5ns_14_1_1_3044                                                                                    |     38|
|216   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__2    |      8|
|217   |    mul_10ns_5ns_14_1_1_U2649                                            |hls_sparse_mul_10ns_5ns_14_1_1_3045                                                                                    |     69|
|218   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__315  |      8|
|219   |    mul_10ns_5ns_14_1_1_U2650                                            |hls_sparse_mul_10ns_5ns_14_1_1_3046                                                                                    |     39|
|220   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__65      |      8|
|221   |    mul_10ns_5ns_14_1_1_U2672                                            |hls_sparse_mul_10ns_5ns_14_1_1_3047                                                                                    |     67|
|222   |    mul_10ns_5ns_14_1_1_U2675                                            |hls_sparse_mul_10ns_5ns_14_1_1_3048                                                                                    |     38|
|223   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__7       |      8|
|224   |    mul_10ns_5ns_14_1_1_U2676                                            |hls_sparse_mul_10ns_5ns_14_1_1_3049                                                                                    |     41|
|225   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__147  |      8|
|226   |    mul_10ns_5ns_14_1_1_U2678                                            |hls_sparse_mul_10ns_5ns_14_1_1_3050                                                                                    |     44|
|227   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__1     |      8|
|228   |    mul_10ns_5ns_14_1_1_U2685                                            |hls_sparse_mul_10ns_5ns_14_1_1_3051                                                                                    |     27|
|229   |    mul_10ns_5ns_14_1_1_U2688                                            |hls_sparse_mul_10ns_5ns_14_1_1_3052                                                                                    |     35|
|230   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__278  |      8|
|231   |    mul_10ns_5ns_14_1_1_U2710                                            |hls_sparse_mul_10ns_5ns_14_1_1_3053                                                                                    |    136|
|232   |    mul_10ns_5ns_14_1_1_U2712                                            |hls_sparse_mul_10ns_5ns_14_1_1_3054                                                                                    |     28|
|233   |    mul_10ns_5ns_14_1_1_U2716                                            |hls_sparse_mul_10ns_5ns_14_1_1_3055                                                                                    |     51|
|234   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__222  |      8|
|235   |    mul_10ns_5ns_14_1_1_U2726                                            |hls_sparse_mul_10ns_5ns_14_1_1_3056                                                                                    |     34|
|236   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__87   |      8|
|237   |    mul_10ns_5ns_14_1_1_U2729                                            |hls_sparse_mul_10ns_5ns_14_1_1_3057                                                                                    |     11|
|238   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__270     |      8|
|239   |    mul_10ns_5ns_14_1_1_U2730                                            |hls_sparse_mul_10ns_5ns_14_1_1_3058                                                                                    |     22|
|240   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__122  |      8|
|241   |    mul_10ns_5ns_14_1_1_U2735                                            |hls_sparse_mul_10ns_5ns_14_1_1_3059                                                                                    |      8|
|242   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__234  |      8|
|243   |    mul_10ns_5ns_14_1_1_U2736                                            |hls_sparse_mul_10ns_5ns_14_1_1_3060                                                                                    |      8|
|244   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__417  |      8|
|245   |    mul_10ns_5ns_14_1_1_U2741                                            |hls_sparse_mul_10ns_5ns_14_1_1_3061                                                                                    |     35|
|246   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__119     |      8|
|247   |    mul_10ns_5s_15_1_1_U2096                                             |hls_sparse_mul_10ns_5s_15_1_1                                                                                          |     30|
|248   |    mul_10ns_5s_15_1_1_U2097                                             |hls_sparse_mul_10ns_5s_15_1_1_3062                                                                                     |     91|
|249   |    mul_10ns_5s_15_1_1_U2105                                             |hls_sparse_mul_10ns_5s_15_1_1_3063                                                                                     |     62|
|250   |    mul_10ns_5s_15_1_1_U2106                                             |hls_sparse_mul_10ns_5s_15_1_1_3064                                                                                     |     71|
|251   |    mul_10ns_5s_15_1_1_U2107                                             |hls_sparse_mul_10ns_5s_15_1_1_3065                                                                                     |    111|
|252   |    mul_10ns_5s_15_1_1_U2114                                             |hls_sparse_mul_10ns_5s_15_1_1_3066                                                                                     |     31|
|253   |    mul_10ns_5s_15_1_1_U2115                                             |hls_sparse_mul_10ns_5s_15_1_1_3067                                                                                     |     69|
|254   |    mul_10ns_5s_15_1_1_U2121                                             |hls_sparse_mul_10ns_5s_15_1_1_3068                                                                                     |     98|
|255   |    mul_10ns_5s_15_1_1_U2129                                             |hls_sparse_mul_10ns_5s_15_1_1_3069                                                                                     |     48|
|256   |    mul_10ns_5s_15_1_1_U2145                                             |hls_sparse_mul_10ns_5s_15_1_1_3070                                                                                     |     30|
|257   |    mul_10ns_5s_15_1_1_U2156                                             |hls_sparse_mul_10ns_5s_15_1_1_3071                                                                                     |     63|
|258   |    mul_10ns_5s_15_1_1_U2157                                             |hls_sparse_mul_10ns_5s_15_1_1_3072                                                                                     |     62|
|259   |    mul_10ns_5s_15_1_1_U2161                                             |hls_sparse_mul_10ns_5s_15_1_1_3073                                                                                     |     81|
|260   |    mul_10ns_5s_15_1_1_U2171                                             |hls_sparse_mul_10ns_5s_15_1_1_3074                                                                                     |     63|
|261   |    mul_10ns_5s_15_1_1_U2173                                             |hls_sparse_mul_10ns_5s_15_1_1_3075                                                                                     |     33|
|262   |    mul_10ns_5s_15_1_1_U2182                                             |hls_sparse_mul_10ns_5s_15_1_1_3076                                                                                     |     94|
|263   |    mul_10ns_5s_15_1_1_U2184                                             |hls_sparse_mul_10ns_5s_15_1_1_3077                                                                                     |     36|
|264   |    mul_10ns_5s_15_1_1_U2204                                             |hls_sparse_mul_10ns_5s_15_1_1_3078                                                                                     |     97|
|265   |    mul_10ns_5s_15_1_1_U2224                                             |hls_sparse_mul_10ns_5s_15_1_1_3079                                                                                     |     64|
|266   |    mul_10ns_5s_15_1_1_U2234                                             |hls_sparse_mul_10ns_5s_15_1_1_3080                                                                                     |     50|
|267   |    mul_10ns_5s_15_1_1_U2235                                             |hls_sparse_mul_10ns_5s_15_1_1_3081                                                                                     |     64|
|268   |    mul_10ns_5s_15_1_1_U2248                                             |hls_sparse_mul_10ns_5s_15_1_1_3082                                                                                     |     64|
|269   |    mul_10ns_5s_15_1_1_U2250                                             |hls_sparse_mul_10ns_5s_15_1_1_3083                                                                                     |     62|
|270   |    mul_10ns_5s_15_1_1_U2271                                             |hls_sparse_mul_10ns_5s_15_1_1_3084                                                                                     |     81|
|271   |    mul_10ns_5s_15_1_1_U2280                                             |hls_sparse_mul_10ns_5s_15_1_1_3085                                                                                     |    105|
|272   |    mul_10ns_5s_15_1_1_U2282                                             |hls_sparse_mul_10ns_5s_15_1_1_3086                                                                                     |     65|
|273   |    mul_10ns_5s_15_1_1_U2291                                             |hls_sparse_mul_10ns_5s_15_1_1_3087                                                                                     |     35|
|274   |    mul_10ns_5s_15_1_1_U2294                                             |hls_sparse_mul_10ns_5s_15_1_1_3088                                                                                     |     63|
|275   |    mul_10ns_5s_15_1_1_U2300                                             |hls_sparse_mul_10ns_5s_15_1_1_3089                                                                                     |     84|
|276   |    mul_10ns_5s_15_1_1_U2309                                             |hls_sparse_mul_10ns_5s_15_1_1_3090                                                                                     |     95|
|277   |    mul_10ns_5s_15_1_1_U2310                                             |hls_sparse_mul_10ns_5s_15_1_1_3091                                                                                     |     46|
|278   |    mul_10ns_5s_15_1_1_U2311                                             |hls_sparse_mul_10ns_5s_15_1_1_3092                                                                                     |     62|
|279   |    mul_10ns_5s_15_1_1_U2312                                             |hls_sparse_mul_10ns_5s_15_1_1_3093                                                                                     |     98|
|280   |    mul_10ns_5s_15_1_1_U2324                                             |hls_sparse_mul_10ns_5s_15_1_1_3094                                                                                     |     49|
|281   |    mul_10ns_5s_15_1_1_U2337                                             |hls_sparse_mul_10ns_5s_15_1_1_3095                                                                                     |     65|
|282   |    mul_10ns_5s_15_1_1_U2359                                             |hls_sparse_mul_10ns_5s_15_1_1_3096                                                                                     |     62|
|283   |    mul_10ns_5s_15_1_1_U2362                                             |hls_sparse_mul_10ns_5s_15_1_1_3097                                                                                     |     65|
|284   |    mul_10ns_5s_15_1_1_U2365                                             |hls_sparse_mul_10ns_5s_15_1_1_3098                                                                                     |     46|
|285   |    mul_10ns_5s_15_1_1_U2368                                             |hls_sparse_mul_10ns_5s_15_1_1_3099                                                                                     |     81|
|286   |    mul_10ns_5s_15_1_1_U2380                                             |hls_sparse_mul_10ns_5s_15_1_1_3100                                                                                     |     91|
|287   |    mul_10ns_5s_15_1_1_U2397                                             |hls_sparse_mul_10ns_5s_15_1_1_3101                                                                                     |     64|
|288   |    mul_10ns_5s_15_1_1_U2401                                             |hls_sparse_mul_10ns_5s_15_1_1_3102                                                                                     |     74|
|289   |    mul_10ns_5s_15_1_1_U2405                                             |hls_sparse_mul_10ns_5s_15_1_1_3103                                                                                     |     59|
|290   |    mul_10ns_5s_15_1_1_U2425                                             |hls_sparse_mul_10ns_5s_15_1_1_3104                                                                                     |     56|
|291   |    mul_10ns_5s_15_1_1_U2427                                             |hls_sparse_mul_10ns_5s_15_1_1_3105                                                                                     |     92|
|292   |    mul_10ns_5s_15_1_1_U2432                                             |hls_sparse_mul_10ns_5s_15_1_1_3106                                                                                     |     49|
|293   |    mul_10ns_5s_15_1_1_U2452                                             |hls_sparse_mul_10ns_5s_15_1_1_3107                                                                                     |     91|
|294   |    mul_10ns_5s_15_1_1_U2456                                             |hls_sparse_mul_10ns_5s_15_1_1_3108                                                                                     |     64|
|295   |    mul_10ns_5s_15_1_1_U2462                                             |hls_sparse_mul_10ns_5s_15_1_1_3109                                                                                     |     30|
|296   |    mul_10ns_5s_15_1_1_U2470                                             |hls_sparse_mul_10ns_5s_15_1_1_3110                                                                                     |     79|
|297   |    mul_10ns_5s_15_1_1_U2471                                             |hls_sparse_mul_10ns_5s_15_1_1_3111                                                                                     |     64|
|298   |    mul_10ns_5s_15_1_1_U2482                                             |hls_sparse_mul_10ns_5s_15_1_1_3112                                                                                     |     30|
|299   |    mul_10ns_5s_15_1_1_U2491                                             |hls_sparse_mul_10ns_5s_15_1_1_3113                                                                                     |     51|
|300   |    mul_10ns_5s_15_1_1_U2499                                             |hls_sparse_mul_10ns_5s_15_1_1_3114                                                                                     |    122|
|301   |    mul_10ns_5s_15_1_1_U2500                                             |hls_sparse_mul_10ns_5s_15_1_1_3115                                                                                     |     64|
|302   |    mul_10ns_5s_15_1_1_U2510                                             |hls_sparse_mul_10ns_5s_15_1_1_3116                                                                                     |     77|
|303   |    mul_10ns_5s_15_1_1_U2520                                             |hls_sparse_mul_10ns_5s_15_1_1_3117                                                                                     |     62|
|304   |    mul_10ns_5s_15_1_1_U2533                                             |hls_sparse_mul_10ns_5s_15_1_1_3118                                                                                     |     31|
|305   |    mul_10ns_5s_15_1_1_U2535                                             |hls_sparse_mul_10ns_5s_15_1_1_3119                                                                                     |     61|
|306   |    mul_10ns_5s_15_1_1_U2542                                             |hls_sparse_mul_10ns_5s_15_1_1_3120                                                                                     |     62|
|307   |    mul_10ns_5s_15_1_1_U2552                                             |hls_sparse_mul_10ns_5s_15_1_1_3121                                                                                     |     64|
|308   |    mul_10ns_5s_15_1_1_U2557                                             |hls_sparse_mul_10ns_5s_15_1_1_3122                                                                                     |     78|
|309   |    mul_10ns_5s_15_1_1_U2560                                             |hls_sparse_mul_10ns_5s_15_1_1_3123                                                                                     |     76|
|310   |    mul_10ns_5s_15_1_1_U2566                                             |hls_sparse_mul_10ns_5s_15_1_1_3124                                                                                     |     65|
|311   |    mul_10ns_5s_15_1_1_U2573                                             |hls_sparse_mul_10ns_5s_15_1_1_3125                                                                                     |     23|
|312   |    mul_10ns_5s_15_1_1_U2580                                             |hls_sparse_mul_10ns_5s_15_1_1_3126                                                                                     |     92|
|313   |    mul_10ns_5s_15_1_1_U2590                                             |hls_sparse_mul_10ns_5s_15_1_1_3127                                                                                     |     62|
|314   |    mul_10ns_5s_15_1_1_U2592                                             |hls_sparse_mul_10ns_5s_15_1_1_3128                                                                                     |     33|
|315   |    mul_10ns_5s_15_1_1_U2597                                             |hls_sparse_mul_10ns_5s_15_1_1_3129                                                                                     |     61|
|316   |    mul_10ns_5s_15_1_1_U2602                                             |hls_sparse_mul_10ns_5s_15_1_1_3130                                                                                     |     64|
|317   |    mul_10ns_5s_15_1_1_U2604                                             |hls_sparse_mul_10ns_5s_15_1_1_3131                                                                                     |     61|
|318   |    mul_10ns_5s_15_1_1_U2606                                             |hls_sparse_mul_10ns_5s_15_1_1_3132                                                                                     |     45|
|319   |    mul_10ns_5s_15_1_1_U2620                                             |hls_sparse_mul_10ns_5s_15_1_1_3133                                                                                     |     89|
|320   |    mul_10ns_5s_15_1_1_U2622                                             |hls_sparse_mul_10ns_5s_15_1_1_3134                                                                                     |     64|
|321   |    mul_10ns_5s_15_1_1_U2632                                             |hls_sparse_mul_10ns_5s_15_1_1_3135                                                                                     |     63|
|322   |    mul_10ns_5s_15_1_1_U2639                                             |hls_sparse_mul_10ns_5s_15_1_1_3136                                                                                     |     61|
|323   |    mul_10ns_5s_15_1_1_U2651                                             |hls_sparse_mul_10ns_5s_15_1_1_3137                                                                                     |     33|
|324   |    mul_10ns_5s_15_1_1_U2669                                             |hls_sparse_mul_10ns_5s_15_1_1_3138                                                                                     |     59|
|325   |    mul_10ns_5s_15_1_1_U2701                                             |hls_sparse_mul_10ns_5s_15_1_1_3139                                                                                     |     49|
|326   |    mul_10ns_5s_15_1_1_U2705                                             |hls_sparse_mul_10ns_5s_15_1_1_3140                                                                                     |     65|
|327   |    mul_10ns_5s_15_1_1_U2719                                             |hls_sparse_mul_10ns_5s_15_1_1_3141                                                                                     |    141|
|328   |    mul_10ns_5s_15_1_1_U2728                                             |hls_sparse_mul_10ns_5s_15_1_1_3142                                                                                     |     46|
|329   |    mul_10ns_5s_15_1_1_U2733                                             |hls_sparse_mul_10ns_5s_15_1_1_3143                                                                                     |     93|
|330   |    mul_10ns_5s_15_1_1_U2737                                             |hls_sparse_mul_10ns_5s_15_1_1_3144                                                                                     |     64|
|331   |    mul_10ns_5s_15_1_1_U2745                                             |hls_sparse_mul_10ns_5s_15_1_1_3145                                                                                     |     48|
|332   |    mul_10ns_5s_15_1_1_U2746                                             |hls_sparse_mul_10ns_5s_15_1_1_3146                                                                                     |     49|
|333   |    mul_10ns_5s_15_1_1_U2748                                             |hls_sparse_mul_10ns_5s_15_1_1_3147                                                                                     |     95|
|334   |    mul_10ns_5s_15_1_1_U2762                                             |hls_sparse_mul_10ns_5s_15_1_1_3148                                                                                     |     95|
|335   |    mul_10ns_6ns_15_1_1_U2099                                            |hls_sparse_mul_10ns_6ns_15_1_1                                                                                         |      8|
|336   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__288  |      8|
|337   |    mul_10ns_6ns_15_1_1_U2101                                            |hls_sparse_mul_10ns_6ns_15_1_1_3149                                                                                    |     35|
|338   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__239  |      8|
|339   |    mul_10ns_6ns_15_1_1_U2104                                            |hls_sparse_mul_10ns_6ns_15_1_1_3150                                                                                    |     11|
|340   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__318  |      8|
|341   |    mul_10ns_6ns_15_1_1_U2108                                            |hls_sparse_mul_10ns_6ns_15_1_1_3151                                                                                    |     66|
|342   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__265  |      8|
|343   |    mul_10ns_6ns_15_1_1_U2109                                            |hls_sparse_mul_10ns_6ns_15_1_1_3152                                                                                    |     30|
|344   |    mul_10ns_6ns_15_1_1_U2110                                            |hls_sparse_mul_10ns_6ns_15_1_1_3153                                                                                    |      9|
|345   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__65   |      8|
|346   |    mul_10ns_6ns_15_1_1_U2111                                            |hls_sparse_mul_10ns_6ns_15_1_1_3154                                                                                    |     71|
|347   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__207  |      8|
|348   |    mul_10ns_6ns_15_1_1_U2120                                            |hls_sparse_mul_10ns_6ns_15_1_1_3155                                                                                    |     11|
|349   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__381  |      8|
|350   |    mul_10ns_6ns_15_1_1_U2123                                            |hls_sparse_mul_10ns_6ns_15_1_1_3156                                                                                    |      8|
|351   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__300  |      8|
|352   |    mul_10ns_6ns_15_1_1_U2124                                            |hls_sparse_mul_10ns_6ns_15_1_1_3157                                                                                    |     33|
|353   |    mul_10ns_6ns_15_1_1_U2125                                            |hls_sparse_mul_10ns_6ns_15_1_1_3158                                                                                    |      1|
|354   |    mul_10ns_6ns_15_1_1_U2128                                            |hls_sparse_mul_10ns_6ns_15_1_1_3159                                                                                    |     49|
|355   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__175  |      8|
|356   |    mul_10ns_6ns_15_1_1_U2136                                            |hls_sparse_mul_10ns_6ns_15_1_1_3160                                                                                    |     37|
|357   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__418  |      8|
|358   |    mul_10ns_6ns_15_1_1_U2138                                            |hls_sparse_mul_10ns_6ns_15_1_1_3161                                                                                    |     35|
|359   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__227  |      8|
|360   |    mul_10ns_6ns_15_1_1_U2139                                            |hls_sparse_mul_10ns_6ns_15_1_1_3162                                                                                    |     23|
|361   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__123  |      8|
|362   |    mul_10ns_6ns_15_1_1_U2141                                            |hls_sparse_mul_10ns_6ns_15_1_1_3163                                                                                    |     25|
|363   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__142  |      8|
|364   |    mul_10ns_6ns_15_1_1_U2144                                            |hls_sparse_mul_10ns_6ns_15_1_1_3164                                                                                    |     36|
|365   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__302  |      8|
|366   |    mul_10ns_6ns_15_1_1_U2149                                            |hls_sparse_mul_10ns_6ns_15_1_1_3165                                                                                    |      8|
|367   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__44   |      8|
|368   |    mul_10ns_6ns_15_1_1_U2150                                            |hls_sparse_mul_10ns_6ns_15_1_1_3166                                                                                    |     36|
|369   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__201  |      8|
|370   |    mul_10ns_6ns_15_1_1_U2151                                            |hls_sparse_mul_10ns_6ns_15_1_1_3167                                                                                    |     38|
|371   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__71   |      8|
|372   |    mul_10ns_6ns_15_1_1_U2152                                            |hls_sparse_mul_10ns_6ns_15_1_1_3168                                                                                    |     72|
|373   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__248     |      8|
|374   |    mul_10ns_6ns_15_1_1_U2154                                            |hls_sparse_mul_10ns_6ns_15_1_1_3169                                                                                    |     23|
|375   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__324  |      8|
|376   |    mul_10ns_6ns_15_1_1_U2159                                            |hls_sparse_mul_10ns_6ns_15_1_1_3170                                                                                    |     69|
|377   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__433  |      8|
|378   |    mul_10ns_6ns_15_1_1_U2162                                            |hls_sparse_mul_10ns_6ns_15_1_1_3171                                                                                    |      8|
|379   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__105  |      8|
|380   |    mul_10ns_6ns_15_1_1_U2163                                            |hls_sparse_mul_10ns_6ns_15_1_1_3172                                                                                    |     87|
|381   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__96   |      8|
|382   |    mul_10ns_6ns_15_1_1_U2164                                            |hls_sparse_mul_10ns_6ns_15_1_1_3173                                                                                    |     43|
|383   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__151  |      8|
|384   |    mul_10ns_6ns_15_1_1_U2165                                            |hls_sparse_mul_10ns_6ns_15_1_1_3174                                                                                    |     25|
|385   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__419  |      8|
|386   |    mul_10ns_6ns_15_1_1_U2166                                            |hls_sparse_mul_10ns_6ns_15_1_1_3175                                                                                    |     23|
|387   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__63   |      8|
|388   |    mul_10ns_6ns_15_1_1_U2167                                            |hls_sparse_mul_10ns_6ns_15_1_1_3176                                                                                    |      8|
|389   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__115  |      8|
|390   |    mul_10ns_6ns_15_1_1_U2168                                            |hls_sparse_mul_10ns_6ns_15_1_1_3177                                                                                    |     38|
|391   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__108  |      8|
|392   |    mul_10ns_6ns_15_1_1_U2169                                            |hls_sparse_mul_10ns_6ns_15_1_1_3178                                                                                    |     24|
|393   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__292  |      8|
|394   |    mul_10ns_6ns_15_1_1_U2174                                            |hls_sparse_mul_10ns_6ns_15_1_1_3179                                                                                    |      8|
|395   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__3    |      8|
|396   |    mul_10ns_6ns_15_1_1_U2176                                            |hls_sparse_mul_10ns_6ns_15_1_1_3180                                                                                    |     23|
|397   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__301  |      8|
|398   |    mul_10ns_6ns_15_1_1_U2180                                            |hls_sparse_mul_10ns_6ns_15_1_1_3181                                                                                    |     35|
|399   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__40      |      8|
|400   |    mul_10ns_6ns_15_1_1_U2186                                            |hls_sparse_mul_10ns_6ns_15_1_1_3182                                                                                    |     39|
|401   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__380  |      8|
|402   |    mul_10ns_6ns_15_1_1_U2189                                            |hls_sparse_mul_10ns_6ns_15_1_1_3183                                                                                    |     70|
|403   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__99   |      8|
|404   |    mul_10ns_6ns_15_1_1_U2190                                            |hls_sparse_mul_10ns_6ns_15_1_1_3184                                                                                    |     36|
|405   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__319  |      8|
|406   |    mul_10ns_6ns_15_1_1_U2192                                            |hls_sparse_mul_10ns_6ns_15_1_1_3185                                                                                    |    104|
|407   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__10    |      8|
|408   |    mul_10ns_6ns_15_1_1_U2193                                            |hls_sparse_mul_10ns_6ns_15_1_1_3186                                                                                    |    204|
|409   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__18    |      8|
|410   |    mul_10ns_6ns_15_1_1_U2194                                            |hls_sparse_mul_10ns_6ns_15_1_1_3187                                                                                    |     36|
|411   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__22      |      8|
|412   |    mul_10ns_6ns_15_1_1_U2195                                            |hls_sparse_mul_10ns_6ns_15_1_1_3188                                                                                    |     47|
|413   |    mul_10ns_6ns_15_1_1_U2200                                            |hls_sparse_mul_10ns_6ns_15_1_1_3189                                                                                    |      8|
|414   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__263  |      8|
|415   |    mul_10ns_6ns_15_1_1_U2203                                            |hls_sparse_mul_10ns_6ns_15_1_1_3190                                                                                    |     36|
|416   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__427  |      8|
|417   |    mul_10ns_6ns_15_1_1_U2206                                            |hls_sparse_mul_10ns_6ns_15_1_1_3191                                                                                    |     52|
|418   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__34      |      8|
|419   |    mul_10ns_6ns_15_1_1_U2214                                            |hls_sparse_mul_10ns_6ns_15_1_1_3192                                                                                    |     51|
|420   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__102  |      8|
|421   |    mul_10ns_6ns_15_1_1_U2216                                            |hls_sparse_mul_10ns_6ns_15_1_1_3193                                                                                    |     13|
|422   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__412  |      8|
|423   |    mul_10ns_6ns_15_1_1_U2217                                            |hls_sparse_mul_10ns_6ns_15_1_1_3194                                                                                    |     16|
|424   |    mul_10ns_6ns_15_1_1_U2219                                            |hls_sparse_mul_10ns_6ns_15_1_1_3195                                                                                    |     58|
|425   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__190  |      8|
|426   |    mul_10ns_6ns_15_1_1_U2221                                            |hls_sparse_mul_10ns_6ns_15_1_1_3196                                                                                    |      8|
|427   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__32   |      8|
|428   |    mul_10ns_6ns_15_1_1_U2222                                            |hls_sparse_mul_10ns_6ns_15_1_1_3197                                                                                    |     33|
|429   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__173  |      8|
|430   |    mul_10ns_6ns_15_1_1_U2226                                            |hls_sparse_mul_10ns_6ns_15_1_1_3198                                                                                    |     35|
|431   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__109  |      8|
|432   |    mul_10ns_6ns_15_1_1_U2228                                            |hls_sparse_mul_10ns_6ns_15_1_1_3199                                                                                    |    224|
|433   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__12    |      8|
|434   |    mul_10ns_6ns_15_1_1_U2229                                            |hls_sparse_mul_10ns_6ns_15_1_1_3200                                                                                    |     36|
|435   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__403  |      8|
|436   |    mul_10ns_6ns_15_1_1_U2230                                            |hls_sparse_mul_10ns_6ns_15_1_1_3201                                                                                    |     24|
|437   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__240     |      8|
|438   |    mul_10ns_6ns_15_1_1_U2232                                            |hls_sparse_mul_10ns_6ns_15_1_1_3202                                                                                    |     37|
|439   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__215     |      8|
|440   |    mul_10ns_6ns_15_1_1_U2239                                            |hls_sparse_mul_10ns_6ns_15_1_1_3203                                                                                    |     93|
|441   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__4     |      8|
|442   |    mul_10ns_6ns_15_1_1_U2241                                            |hls_sparse_mul_10ns_6ns_15_1_1_3204                                                                                    |     64|
|443   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__209  |      8|
|444   |    mul_10ns_6ns_15_1_1_U2243                                            |hls_sparse_mul_10ns_6ns_15_1_1_3205                                                                                    |     33|
|445   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__135  |      8|
|446   |    mul_10ns_6ns_15_1_1_U2244                                            |hls_sparse_mul_10ns_6ns_15_1_1_3206                                                                                    |     37|
|447   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__413  |      8|
|448   |    mul_10ns_6ns_15_1_1_U2245                                            |hls_sparse_mul_10ns_6ns_15_1_1_3207                                                                                    |     23|
|449   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__51      |      8|
|450   |    mul_10ns_6ns_15_1_1_U2246                                            |hls_sparse_mul_10ns_6ns_15_1_1_3208                                                                                    |    138|
|451   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__11    |      8|
|452   |    mul_10ns_6ns_15_1_1_U2251                                            |hls_sparse_mul_10ns_6ns_15_1_1_3209                                                                                    |      9|
|453   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__28   |      8|
|454   |    mul_10ns_6ns_15_1_1_U2259                                            |hls_sparse_mul_10ns_6ns_15_1_1_3211                                                                                    |      8|
|455   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__252  |      8|
|456   |    mul_10ns_6ns_15_1_1_U2262                                            |hls_sparse_mul_10ns_6ns_15_1_1_3212                                                                                    |      8|
|457   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__56   |      8|
|458   |    mul_10ns_6ns_15_1_1_U2263                                            |hls_sparse_mul_10ns_6ns_15_1_1_3213                                                                                    |     60|
|459   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__127     |      8|
|460   |    mul_10ns_6ns_15_1_1_U2269                                            |hls_sparse_mul_10ns_6ns_15_1_1_3214                                                                                    |     38|
|461   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__181  |      8|
|462   |    mul_10ns_6ns_15_1_1_U2272                                            |hls_sparse_mul_10ns_6ns_15_1_1_3215                                                                                    |     77|
|463   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__34   |      8|
|464   |    mul_10ns_6ns_15_1_1_U2273                                            |hls_sparse_mul_10ns_6ns_15_1_1_3216                                                                                    |      5|
|465   |    mul_10ns_6ns_15_1_1_U2274                                            |hls_sparse_mul_10ns_6ns_15_1_1_3217                                                                                    |     49|
|466   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__393  |      8|
|467   |    mul_10ns_6ns_15_1_1_U2276                                            |hls_sparse_mul_10ns_6ns_15_1_1_3218                                                                                    |     50|
|468   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__196  |      8|
|469   |    mul_10ns_6ns_15_1_1_U2277                                            |hls_sparse_mul_10ns_6ns_15_1_1_3219                                                                                    |     23|
|470   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__214  |      8|
|471   |    mul_10ns_6ns_15_1_1_U2285                                            |hls_sparse_mul_10ns_6ns_15_1_1_3220                                                                                    |     23|
|472   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__376  |      8|
|473   |    mul_10ns_6ns_15_1_1_U2286                                            |hls_sparse_mul_10ns_6ns_15_1_1_3221                                                                                    |     35|
|474   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__191  |      8|
|475   |    mul_10ns_6ns_15_1_1_U2289                                            |hls_sparse_mul_10ns_6ns_15_1_1_3222                                                                                    |     23|
|476   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__421  |      8|
|477   |    mul_10ns_6ns_15_1_1_U2292                                            |hls_sparse_mul_10ns_6ns_15_1_1_3223                                                                                    |      8|
|478   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__17    |      8|
|479   |    mul_10ns_6ns_15_1_1_U2295                                            |hls_sparse_mul_10ns_6ns_15_1_1_3224                                                                                    |     50|
|480   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__154     |      8|
|481   |    mul_10ns_6ns_15_1_1_U2297                                            |hls_sparse_mul_10ns_6ns_15_1_1_3225                                                                                    |      8|
|482   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__124  |      8|
|483   |    mul_10ns_6ns_15_1_1_U2301                                            |hls_sparse_mul_10ns_6ns_15_1_1_3226                                                                                    |      8|
|484   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__228  |      8|
|485   |    mul_10ns_6ns_15_1_1_U2305                                            |hls_sparse_mul_10ns_6ns_15_1_1_3227                                                                                    |     36|
|486   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__198  |      8|
|487   |    mul_10ns_6ns_15_1_1_U2308                                            |hls_sparse_mul_10ns_6ns_15_1_1_3228                                                                                    |      8|
|488   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__186  |      8|
|489   |    mul_10ns_6ns_15_1_1_U2313                                            |hls_sparse_mul_10ns_6ns_15_1_1_3229                                                                                    |     11|
|490   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__74   |      8|
|491   |    mul_10ns_6ns_15_1_1_U2314                                            |hls_sparse_mul_10ns_6ns_15_1_1_3230                                                                                    |      8|
|492   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__93   |      8|
|493   |    mul_10ns_6ns_15_1_1_U2318                                            |hls_sparse_mul_10ns_6ns_15_1_1_3231                                                                                    |     16|
|494   |    mul_10ns_6ns_15_1_1_U2322                                            |hls_sparse_mul_10ns_6ns_15_1_1_3232                                                                                    |      8|
|495   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__322  |      8|
|496   |    mul_10ns_6ns_15_1_1_U2323                                            |hls_sparse_mul_10ns_6ns_15_1_1_3233                                                                                    |     33|
|497   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__15   |      8|
|498   |    mul_10ns_6ns_15_1_1_U2325                                            |hls_sparse_mul_10ns_6ns_15_1_1_3234                                                                                    |     39|
|499   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__369  |      8|
|500   |    mul_10ns_6ns_15_1_1_U2327                                            |hls_sparse_mul_10ns_6ns_15_1_1_3235                                                                                    |     95|
|501   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__5    |      8|
|502   |    mul_10ns_6ns_15_1_1_U2329                                            |hls_sparse_mul_10ns_6ns_15_1_1_3236                                                                                    |     23|
|503   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__382  |      8|
|504   |    mul_10ns_6ns_15_1_1_U2332                                            |hls_sparse_mul_10ns_6ns_15_1_1_3237                                                                                    |     80|
|505   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__59   |      8|
|506   |    mul_10ns_6ns_15_1_1_U2336                                            |hls_sparse_mul_10ns_6ns_15_1_1_3238                                                                                    |      8|
|507   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__309  |      8|
|508   |    mul_10ns_6ns_15_1_1_U2338                                            |hls_sparse_mul_10ns_6ns_15_1_1_3239                                                                                    |     11|
|509   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__334  |      8|
|510   |    mul_10ns_6ns_15_1_1_U2341                                            |hls_sparse_mul_10ns_6ns_15_1_1_3240                                                                                    |      8|
|511   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__406  |      8|
|512   |    mul_10ns_6ns_15_1_1_U2343                                            |hls_sparse_mul_10ns_6ns_15_1_1_3241                                                                                    |     16|
|513   |    mul_10ns_6ns_15_1_1_U2347                                            |hls_sparse_mul_10ns_6ns_15_1_1_3242                                                                                    |      8|
|514   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__208  |      8|
|515   |    mul_10ns_6ns_15_1_1_U2349                                            |hls_sparse_mul_10ns_6ns_15_1_1_3243                                                                                    |      9|
|516   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__192  |      8|
|517   |    mul_10ns_6ns_15_1_1_U2350                                            |hls_sparse_mul_10ns_6ns_15_1_1_3244                                                                                    |      8|
|518   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__53   |      8|
|519   |    mul_10ns_6ns_15_1_1_U2360                                            |hls_sparse_mul_10ns_6ns_15_1_1_3245                                                                                    |     13|
|520   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__127  |      8|
|521   |    mul_10ns_6ns_15_1_1_U2367                                            |hls_sparse_mul_10ns_6ns_15_1_1_3246                                                                                    |     37|
|522   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__95   |      8|
|523   |    mul_10ns_6ns_15_1_1_U2369                                            |hls_sparse_mul_10ns_6ns_15_1_1_3247                                                                                    |      8|
|524   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__167  |      8|
|525   |    mul_10ns_6ns_15_1_1_U2371                                            |hls_sparse_mul_10ns_6ns_15_1_1_3248                                                                                    |     49|
|526   |    mul_10ns_6ns_15_1_1_U2372                                            |hls_sparse_mul_10ns_6ns_15_1_1_3249                                                                                    |      8|
|527   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__80   |      8|
|528   |    mul_10ns_6ns_15_1_1_U2373                                            |hls_sparse_mul_10ns_6ns_15_1_1_3250                                                                                    |     71|
|529   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__19    |      8|
|530   |    mul_10ns_6ns_15_1_1_U2376                                            |hls_sparse_mul_10ns_6ns_15_1_1_3251                                                                                    |     85|
|531   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__3     |      8|
|532   |    mul_10ns_6ns_15_1_1_U2377                                            |hls_sparse_mul_10ns_6ns_15_1_1_3252                                                                                    |      8|
|533   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__361  |      8|
|534   |    mul_10ns_6ns_15_1_1_U2378                                            |hls_sparse_mul_10ns_6ns_15_1_1_3253                                                                                    |     36|
|535   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__344  |      8|
|536   |    mul_10ns_6ns_15_1_1_U2379                                            |hls_sparse_mul_10ns_6ns_15_1_1_3254                                                                                    |     23|
|537   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__144     |      8|
|538   |    mul_10ns_6ns_15_1_1_U2381                                            |hls_sparse_mul_10ns_6ns_15_1_1_3255                                                                                    |     38|
|539   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__168  |      8|
|540   |    mul_10ns_6ns_15_1_1_U2383                                            |hls_sparse_mul_10ns_6ns_15_1_1_3256                                                                                    |     48|
|541   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__212  |      8|
|542   |    mul_10ns_6ns_15_1_1_U2384                                            |hls_sparse_mul_10ns_6ns_15_1_1_3257                                                                                    |     37|
|543   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__137  |      8|
|544   |    mul_10ns_6ns_15_1_1_U2385                                            |hls_sparse_mul_10ns_6ns_15_1_1_3258                                                                                    |     44|
|545   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__14   |      8|
|546   |    mul_10ns_6ns_15_1_1_U2389                                            |hls_sparse_mul_10ns_6ns_15_1_1_3259                                                                                    |     65|
|547   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__400  |      8|
|548   |    mul_10ns_6ns_15_1_1_U2390                                            |hls_sparse_mul_10ns_6ns_15_1_1_3260                                                                                    |     23|
|549   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__225     |      8|
|550   |    mul_10ns_6ns_15_1_1_U2394                                            |hls_sparse_mul_10ns_6ns_15_1_1_3261                                                                                    |     38|
|551   |    mul_10ns_6ns_15_1_1_U2395                                            |hls_sparse_mul_10ns_6ns_15_1_1_3262                                                                                    |      8|
|552   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__126  |      8|
|553   |    mul_10ns_6ns_15_1_1_U2399                                            |hls_sparse_mul_10ns_6ns_15_1_1_3263                                                                                    |     44|
|554   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__91   |      8|
|555   |    mul_10ns_6ns_15_1_1_U2400                                            |hls_sparse_mul_10ns_6ns_15_1_1_3264                                                                                    |     89|
|556   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__248  |      8|
|557   |    mul_10ns_6ns_15_1_1_U2406                                            |hls_sparse_mul_10ns_6ns_15_1_1_3265                                                                                    |     36|
|558   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__372  |      8|
|559   |    mul_10ns_6ns_15_1_1_U2407                                            |hls_sparse_mul_10ns_6ns_15_1_1_3266                                                                                    |      8|
|560   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__45   |      8|
|561   |    mul_10ns_6ns_15_1_1_U2409                                            |hls_sparse_mul_10ns_6ns_15_1_1_3267                                                                                    |     23|
|562   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__39   |      8|
|563   |    mul_10ns_6ns_15_1_1_U2411                                            |hls_sparse_mul_10ns_6ns_15_1_1_3268                                                                                    |     40|
|564   |    mul_10ns_6ns_15_1_1_U2413                                            |hls_sparse_mul_10ns_6ns_15_1_1_3269                                                                                    |     37|
|565   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__128  |      8|
|566   |    mul_10ns_6ns_15_1_1_U2416                                            |hls_sparse_mul_10ns_6ns_15_1_1_3270                                                                                    |     35|
|567   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__79   |      8|
|568   |    mul_10ns_6ns_15_1_1_U2418                                            |hls_sparse_mul_10ns_6ns_15_1_1_3271                                                                                    |      8|
|569   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__36   |      8|
|570   |    mul_10ns_6ns_15_1_1_U2423                                            |hls_sparse_mul_10ns_6ns_15_1_1_3272                                                                                    |     36|
|571   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__49   |      8|
|572   |    mul_10ns_6ns_15_1_1_U2424                                            |hls_sparse_mul_10ns_6ns_15_1_1_3273                                                                                    |      8|
|573   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__121  |      8|
|574   |    mul_10ns_6ns_15_1_1_U2426                                            |hls_sparse_mul_10ns_6ns_15_1_1_3274                                                                                    |     36|
|575   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__336  |      8|
|576   |    mul_10ns_6ns_15_1_1_U2431                                            |hls_sparse_mul_10ns_6ns_15_1_1_3275                                                                                    |     35|
|577   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__370  |      8|
|578   |    mul_10ns_6ns_15_1_1_U2435                                            |hls_sparse_mul_10ns_6ns_15_1_1_3276                                                                                    |     36|
|579   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__231  |      8|
|580   |    mul_10ns_6ns_15_1_1_U2438                                            |hls_sparse_mul_10ns_6ns_15_1_1_3277                                                                                    |     36|
|581   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__347  |      8|
|582   |    mul_10ns_6ns_15_1_1_U2439                                            |hls_sparse_mul_10ns_6ns_15_1_1_3278                                                                                    |     36|
|583   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__25   |      8|
|584   |    mul_10ns_6ns_15_1_1_U2441                                            |hls_sparse_mul_10ns_6ns_15_1_1_3279                                                                                    |      8|
|585   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__94   |      8|
|586   |    mul_10ns_6ns_15_1_1_U2442                                            |hls_sparse_mul_10ns_6ns_15_1_1_3280                                                                                    |     86|
|587   |    mul_10ns_6ns_15_1_1_U2443                                            |hls_sparse_mul_10ns_6ns_15_1_1_3281                                                                                    |     16|
|588   |    mul_10ns_6ns_15_1_1_U2446                                            |hls_sparse_mul_10ns_6ns_15_1_1_3282                                                                                    |     37|
|589   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__118  |      8|
|590   |    mul_10ns_6ns_15_1_1_U2449                                            |hls_sparse_mul_10ns_6ns_15_1_1_3283                                                                                    |      8|
|591   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__312  |      8|
|592   |    mul_10ns_6ns_15_1_1_U2450                                            |hls_sparse_mul_10ns_6ns_15_1_1_3284                                                                                    |     22|
|593   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__17   |      8|
|594   |    mul_10ns_6ns_15_1_1_U2453                                            |hls_sparse_mul_10ns_6ns_15_1_1_3285                                                                                    |     63|
|595   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__49      |      8|
|596   |    mul_10ns_6ns_15_1_1_U2454                                            |hls_sparse_mul_10ns_6ns_15_1_1_3286                                                                                    |     64|
|597   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__4    |      8|
|598   |    mul_10ns_6ns_15_1_1_U2455                                            |hls_sparse_mul_10ns_6ns_15_1_1_3287                                                                                    |     23|
|599   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__268     |      8|
|600   |    mul_10ns_6ns_15_1_1_U2457                                            |hls_sparse_mul_10ns_6ns_15_1_1_3288                                                                                    |     10|
|601   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__179  |      8|
|602   |    mul_10ns_6ns_15_1_1_U2458                                            |hls_sparse_mul_10ns_6ns_15_1_1_3289                                                                                    |    148|
|603   |    mul_10ns_6ns_15_1_1_U2460                                            |hls_sparse_mul_10ns_6ns_15_1_1_3290                                                                                    |     73|
|604   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__25    |      8|
|605   |    mul_10ns_6ns_15_1_1_U2463                                            |hls_sparse_mul_10ns_6ns_15_1_1_3291                                                                                    |     81|
|606   |    mul_10ns_6ns_15_1_1_U2465                                            |hls_sparse_mul_10ns_6ns_15_1_1_3292                                                                                    |     36|
|607   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__396  |      8|
|608   |    mul_10ns_6ns_15_1_1_U2467                                            |hls_sparse_mul_10ns_6ns_15_1_1_3293                                                                                    |     12|
|609   |    mul_10ns_6ns_15_1_1_U2472                                            |hls_sparse_mul_10ns_6ns_15_1_1_3294                                                                                    |     37|
|610   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__155  |      8|
|611   |    mul_10ns_6ns_15_1_1_U2473                                            |hls_sparse_mul_10ns_6ns_15_1_1_3295                                                                                    |      8|
|612   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__391  |      8|
|613   |    mul_10ns_6ns_15_1_1_U2477                                            |hls_sparse_mul_10ns_6ns_15_1_1_3296                                                                                    |     36|
|614   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__85   |      8|
|615   |    mul_10ns_6ns_15_1_1_U2479                                            |hls_sparse_mul_10ns_6ns_15_1_1_3297                                                                                    |     22|
|616   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__408  |      8|
|617   |    mul_10ns_6ns_15_1_1_U2481                                            |hls_sparse_mul_10ns_6ns_15_1_1_3298                                                                                    |      8|
|618   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel       |      8|
|619   |    mul_10ns_6ns_15_1_1_U2485                                            |hls_sparse_mul_10ns_6ns_15_1_1_3299                                                                                    |     91|
|620   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__291  |      8|
|621   |    mul_10ns_6ns_15_1_1_U2486                                            |hls_sparse_mul_10ns_6ns_15_1_1_3300                                                                                    |     30|
|622   |    mul_10ns_6ns_15_1_1_U2490                                            |hls_sparse_mul_10ns_6ns_15_1_1_3301                                                                                    |     23|
|623   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__262  |      8|
|624   |    mul_10ns_6ns_15_1_1_U2497                                            |hls_sparse_mul_10ns_6ns_15_1_1_3302                                                                                    |      8|
|625   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__8    |      8|
|626   |    mul_10ns_6ns_15_1_1_U2502                                            |hls_sparse_mul_10ns_6ns_15_1_1_3303                                                                                    |     23|
|627   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__246     |      8|
|628   |    mul_10ns_6ns_15_1_1_U2503                                            |hls_sparse_mul_10ns_6ns_15_1_1_3304                                                                                    |     37|
|629   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__246  |      8|
|630   |    mul_10ns_6ns_15_1_1_U2504                                            |hls_sparse_mul_10ns_6ns_15_1_1_3305                                                                                    |     36|
|631   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__358  |      8|
|632   |    mul_10ns_6ns_15_1_1_U2505                                            |hls_sparse_mul_10ns_6ns_15_1_1_3306                                                                                    |     51|
|633   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__414  |      8|
|634   |    mul_10ns_6ns_15_1_1_U2509                                            |hls_sparse_mul_10ns_6ns_15_1_1_3307                                                                                    |     45|
|635   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__66      |      8|
|636   |    mul_10ns_6ns_15_1_1_U2512                                            |hls_sparse_mul_10ns_6ns_15_1_1_3308                                                                                    |     39|
|637   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__166  |      8|
|638   |    mul_10ns_6ns_15_1_1_U2514                                            |hls_sparse_mul_10ns_6ns_15_1_1_3309                                                                                    |      1|
|639   |    mul_10ns_6ns_15_1_1_U2515                                            |hls_sparse_mul_10ns_6ns_15_1_1_3310                                                                                    |      8|
|640   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__359  |      8|
|641   |    mul_10ns_6ns_15_1_1_U2517                                            |hls_sparse_mul_10ns_6ns_15_1_1_3311                                                                                    |     57|
|642   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__383  |      8|
|643   |    mul_10ns_6ns_15_1_1_U2518                                            |hls_sparse_mul_10ns_6ns_15_1_1_3312                                                                                    |      8|
|644   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__332  |      8|
|645   |    mul_10ns_6ns_15_1_1_U2521                                            |hls_sparse_mul_10ns_6ns_15_1_1_3314                                                                                    |     68|
|646   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__163  |      8|
|647   |    mul_10ns_6ns_15_1_1_U2523                                            |hls_sparse_mul_10ns_6ns_15_1_1_3315                                                                                    |    117|
|648   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__150     |      8|
|649   |    mul_10ns_6ns_15_1_1_U2524                                            |hls_sparse_mul_10ns_6ns_15_1_1_3316                                                                                    |    179|
|650   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__16    |      8|
|651   |    mul_10ns_6ns_15_1_1_U2530                                            |hls_sparse_mul_10ns_6ns_15_1_1_3317                                                                                    |     38|
|652   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__83   |      8|
|653   |    mul_10ns_6ns_15_1_1_U2531                                            |hls_sparse_mul_10ns_6ns_15_1_1_3318                                                                                    |      8|
|654   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__379  |      8|
|655   |    mul_10ns_6ns_15_1_1_U2532                                            |hls_sparse_mul_10ns_6ns_15_1_1_3319                                                                                    |     40|
|656   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__247  |      8|
|657   |    mul_10ns_6ns_15_1_1_U2538                                            |hls_sparse_mul_10ns_6ns_15_1_1_3320                                                                                    |     37|
|658   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__238  |      8|
|659   |    mul_10ns_6ns_15_1_1_U2543                                            |hls_sparse_mul_10ns_6ns_15_1_1_3321                                                                                    |     36|
|660   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__78   |      8|
|661   |    mul_10ns_6ns_15_1_1_U2545                                            |hls_sparse_mul_10ns_6ns_15_1_1_3322                                                                                    |     34|
|662   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__266  |      8|
|663   |    mul_10ns_6ns_15_1_1_U2546                                            |hls_sparse_mul_10ns_6ns_15_1_1_3323                                                                                    |     36|
|664   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__420  |      8|
|665   |    mul_10ns_6ns_15_1_1_U2548                                            |hls_sparse_mul_10ns_6ns_15_1_1_3324                                                                                    |     36|
|666   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__431  |      8|
|667   |    mul_10ns_6ns_15_1_1_U2549                                            |hls_sparse_mul_10ns_6ns_15_1_1_3325                                                                                    |     73|
|668   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__182  |      8|
|669   |    mul_10ns_6ns_15_1_1_U2551                                            |hls_sparse_mul_10ns_6ns_15_1_1_3326                                                                                    |     36|
|670   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__229  |      8|
|671   |    mul_10ns_6ns_15_1_1_U2554                                            |hls_sparse_mul_10ns_6ns_15_1_1_3327                                                                                    |      8|
|672   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__307  |      8|
|673   |    mul_10ns_6ns_15_1_1_U2555                                            |hls_sparse_mul_10ns_6ns_15_1_1_3328                                                                                    |      8|
|674   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__22   |      8|
|675   |    mul_10ns_6ns_15_1_1_U2569                                            |hls_sparse_mul_10ns_6ns_15_1_1_3329                                                                                    |     33|
|676   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__113  |      8|
|677   |    mul_10ns_6ns_15_1_1_U2575                                            |hls_sparse_mul_10ns_6ns_15_1_1_3330                                                                                    |      8|
|678   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__172  |      8|
|679   |    mul_10ns_6ns_15_1_1_U2577                                            |hls_sparse_mul_10ns_6ns_15_1_1_3331                                                                                    |     41|
|680   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__55   |      8|
|681   |    mul_10ns_6ns_15_1_1_U2578                                            |hls_sparse_mul_10ns_6ns_15_1_1_3332                                                                                    |     36|
|682   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__340  |      8|
|683   |    mul_10ns_6ns_15_1_1_U2582                                            |hls_sparse_mul_10ns_6ns_15_1_1_3333                                                                                    |     23|
|684   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__165  |      8|
|685   |    mul_10ns_6ns_15_1_1_U2584                                            |hls_sparse_mul_10ns_6ns_15_1_1_3334                                                                                    |     38|
|686   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__215  |      8|
|687   |    mul_10ns_6ns_15_1_1_U2587                                            |hls_sparse_mul_10ns_6ns_15_1_1_3335                                                                                    |     75|
|688   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__8     |      8|
|689   |    mul_10ns_6ns_15_1_1_U2588                                            |hls_sparse_mul_10ns_6ns_15_1_1_3336                                                                                    |     16|
|690   |    mul_10ns_6ns_15_1_1_U2589                                            |hls_sparse_mul_10ns_6ns_15_1_1_3337                                                                                    |     37|
|691   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__341  |      8|
|692   |    mul_10ns_6ns_15_1_1_U2594                                            |hls_sparse_mul_10ns_6ns_15_1_1_3338                                                                                    |     50|
|693   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__283  |      8|
|694   |    mul_10ns_6ns_15_1_1_U2595                                            |hls_sparse_mul_10ns_6ns_15_1_1_3339                                                                                    |      8|
|695   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__202  |      8|
|696   |    mul_10ns_6ns_15_1_1_U2596                                            |hls_sparse_mul_10ns_6ns_15_1_1_3340                                                                                    |     98|
|697   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2596/tmp_product_funnel       |      8|
|698   |    mul_10ns_6ns_15_1_1_U2599                                            |hls_sparse_mul_10ns_6ns_15_1_1_3341                                                                                    |      9|
|699   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__357  |      8|
|700   |    mul_10ns_6ns_15_1_1_U2600                                            |hls_sparse_mul_10ns_6ns_15_1_1_3342                                                                                    |     16|
|701   |    mul_10ns_6ns_15_1_1_U2607                                            |hls_sparse_mul_10ns_6ns_15_1_1_3343                                                                                    |     23|
|702   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__64   |      8|
|703   |    mul_10ns_6ns_15_1_1_U2609                                            |hls_sparse_mul_10ns_6ns_15_1_1_3344                                                                                    |     59|
|704   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__89   |      8|
|705   |    mul_10ns_6ns_15_1_1_U2610                                            |hls_sparse_mul_10ns_6ns_15_1_1_3345                                                                                    |      8|
|706   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__220  |      8|
|707   |    mul_10ns_6ns_15_1_1_U2612                                            |hls_sparse_mul_10ns_6ns_15_1_1_3346                                                                                    |      8|
|708   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__76   |      8|
|709   |    mul_10ns_6ns_15_1_1_U2613                                            |hls_sparse_mul_10ns_6ns_15_1_1_3347                                                                                    |     44|
|710   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__233  |      8|
|711   |    mul_10ns_6ns_15_1_1_U2614                                            |hls_sparse_mul_10ns_6ns_15_1_1_3348                                                                                    |     22|
|712   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__129     |      8|
|713   |    mul_10ns_6ns_15_1_1_U2615                                            |hls_sparse_mul_10ns_6ns_15_1_1_3349                                                                                    |     32|
|714   |    mul_10ns_6ns_15_1_1_U2619                                            |hls_sparse_mul_10ns_6ns_15_1_1_3350                                                                                    |     33|
|715   |    mul_10ns_6ns_15_1_1_U2627                                            |hls_sparse_mul_10ns_6ns_15_1_1_3351                                                                                    |     36|
|716   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__415  |      8|
|717   |    mul_10ns_6ns_15_1_1_U2628                                            |hls_sparse_mul_10ns_6ns_15_1_1_3352                                                                                    |     11|
|718   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__145     |      8|
|719   |    mul_10ns_6ns_15_1_1_U2629                                            |hls_sparse_mul_10ns_6ns_15_1_1_3353                                                                                    |     23|
|720   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__12   |      8|
|721   |    mul_10ns_6ns_15_1_1_U2633                                            |hls_sparse_mul_10ns_6ns_15_1_1_3354                                                                                    |     37|
|722   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__203  |      8|
|723   |    mul_10ns_6ns_15_1_1_U2637                                            |hls_sparse_mul_10ns_6ns_15_1_1_3355                                                                                    |     36|
|724   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__68   |      8|
|725   |    mul_10ns_6ns_15_1_1_U2646                                            |hls_sparse_mul_10ns_6ns_15_1_1_3356                                                                                    |    117|
|726   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__207     |      8|
|727   |    mul_10ns_6ns_15_1_1_U2647                                            |hls_sparse_mul_10ns_6ns_15_1_1_3357                                                                                    |      9|
|728   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__377  |      8|
|729   |    mul_10ns_6ns_15_1_1_U2648                                            |hls_sparse_mul_10ns_6ns_15_1_1_3358                                                                                    |      8|
|730   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__258  |      8|
|731   |    mul_10ns_6ns_15_1_1_U2652                                            |hls_sparse_mul_10ns_6ns_15_1_1_3359                                                                                    |     36|
|732   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__276  |      8|
|733   |    mul_10ns_6ns_15_1_1_U2655                                            |hls_sparse_mul_10ns_6ns_15_1_1_3360                                                                                    |     42|
|734   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__404  |      8|
|735   |    mul_10ns_6ns_15_1_1_U2656                                            |hls_sparse_mul_10ns_6ns_15_1_1_3361                                                                                    |    107|
|736   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__255  |      8|
|737   |    mul_10ns_6ns_15_1_1_U2658                                            |hls_sparse_mul_10ns_6ns_15_1_1_3362                                                                                    |      8|
|738   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__343  |      8|
|739   |    mul_10ns_6ns_15_1_1_U2659                                            |hls_sparse_mul_10ns_6ns_15_1_1_3363                                                                                    |     37|
|740   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__271     |      8|
|741   |    mul_10ns_6ns_15_1_1_U2662                                            |hls_sparse_mul_10ns_6ns_15_1_1_3364                                                                                    |     44|
|742   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__317  |      8|
|743   |    mul_10ns_6ns_15_1_1_U2664                                            |hls_sparse_mul_10ns_6ns_15_1_1_3365                                                                                    |     36|
|744   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__392  |      8|
|745   |    mul_10ns_6ns_15_1_1_U2665                                            |hls_sparse_mul_10ns_6ns_15_1_1_3366                                                                                    |     38|
|746   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__279     |      8|
|747   |    mul_10ns_6ns_15_1_1_U2666                                            |hls_sparse_mul_10ns_6ns_15_1_1_3367                                                                                    |      8|
|748   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__237  |      8|
|749   |    mul_10ns_6ns_15_1_1_U2668                                            |hls_sparse_mul_10ns_6ns_15_1_1_3368                                                                                    |      8|
|750   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__426  |      8|
|751   |    mul_10ns_6ns_15_1_1_U2670                                            |hls_sparse_mul_10ns_6ns_15_1_1_3369                                                                                    |     23|
|752   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__169  |      8|
|753   |    mul_10ns_6ns_15_1_1_U2674                                            |hls_sparse_mul_10ns_6ns_15_1_1_3370                                                                                    |      8|
|754   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__143     |      8|
|755   |    mul_10ns_6ns_15_1_1_U2677                                            |hls_sparse_mul_10ns_6ns_15_1_1_3371                                                                                    |     37|
|756   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__337  |      8|
|757   |    mul_10ns_6ns_15_1_1_U2679                                            |hls_sparse_mul_10ns_6ns_15_1_1_3372                                                                                    |      8|
|758   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__62   |      8|
|759   |    mul_10ns_6ns_15_1_1_U2683                                            |hls_sparse_mul_10ns_6ns_15_1_1_3373                                                                                    |    111|
|760   |    mul_10ns_6ns_15_1_1_U2687                                            |hls_sparse_mul_10ns_6ns_15_1_1_3374                                                                                    |      8|
|761   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__385  |      8|
|762   |    mul_10ns_6ns_15_1_1_U2692                                            |hls_sparse_mul_10ns_6ns_15_1_1_3375                                                                                    |     68|
|763   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__86   |      8|
|764   |    mul_10ns_6ns_15_1_1_U2693                                            |hls_sparse_mul_10ns_6ns_15_1_1_3376                                                                                    |     23|
|765   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__311  |      8|
|766   |    mul_10ns_6ns_15_1_1_U2694                                            |hls_sparse_mul_10ns_6ns_15_1_1_3377                                                                                    |     91|
|767   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__314  |      8|
|768   |    mul_10ns_6ns_15_1_1_U2695                                            |hls_sparse_mul_10ns_6ns_15_1_1_3378                                                                                    |     35|
|769   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__148  |      8|
|770   |    mul_10ns_6ns_15_1_1_U2697                                            |hls_sparse_mul_10ns_6ns_15_1_1_3379                                                                                    |    190|
|771   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__23    |      8|
|772   |    mul_10ns_6ns_15_1_1_U2699                                            |hls_sparse_mul_10ns_6ns_15_1_1_3380                                                                                    |    109|
|773   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__13    |      8|
|774   |    mul_10ns_6ns_15_1_1_U2702                                            |hls_sparse_mul_10ns_6ns_15_1_1_3381                                                                                    |      8|
|775   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__18   |      8|
|776   |    mul_10ns_6ns_15_1_1_U2704                                            |hls_sparse_mul_10ns_6ns_15_1_1_3382                                                                                    |     36|
|777   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__363  |      8|
|778   |    mul_10ns_6ns_15_1_1_U2707                                            |hls_sparse_mul_10ns_6ns_15_1_1_3383                                                                                    |      8|
|779   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__298  |      8|
|780   |    mul_10ns_6ns_15_1_1_U2708                                            |hls_sparse_mul_10ns_6ns_15_1_1_3384                                                                                    |      8|
|781   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__387  |      8|
|782   |    mul_10ns_6ns_15_1_1_U2709                                            |hls_sparse_mul_10ns_6ns_15_1_1_3385                                                                                    |     35|
|783   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__303  |      8|
|784   |    mul_10ns_6ns_15_1_1_U2714                                            |hls_sparse_mul_10ns_6ns_15_1_1_3386                                                                                    |     36|
|785   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__41   |      8|
|786   |    mul_10ns_6ns_15_1_1_U2718                                            |hls_sparse_mul_10ns_6ns_15_1_1_3387                                                                                    |     36|
|787   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__106  |      8|
|788   |    mul_10ns_6ns_15_1_1_U2720                                            |hls_sparse_mul_10ns_6ns_15_1_1_3388                                                                                    |     32|
|789   |    mul_10ns_6ns_15_1_1_U2723                                            |hls_sparse_mul_10ns_6ns_15_1_1_3389                                                                                    |     36|
|790   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__161  |      8|
|791   |    mul_10ns_6ns_15_1_1_U2724                                            |hls_sparse_mul_10ns_6ns_15_1_1_3390                                                                                    |     23|
|792   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__54   |      8|
|793   |    mul_10ns_6ns_15_1_1_U2725                                            |hls_sparse_mul_10ns_6ns_15_1_1_3391                                                                                    |     37|
|794   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__284  |      8|
|795   |    mul_10ns_6ns_15_1_1_U2727                                            |hls_sparse_mul_10ns_6ns_15_1_1_3392                                                                                    |     36|
|796   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__195  |      8|
|797   |    mul_10ns_6ns_15_1_1_U2738                                            |hls_sparse_mul_10ns_6ns_15_1_1_3393                                                                                    |      9|
|798   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__67   |      8|
|799   |    mul_10ns_6ns_15_1_1_U2740                                            |hls_sparse_mul_10ns_6ns_15_1_1_3394                                                                                    |      8|
|800   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__373  |      8|
|801   |    mul_10ns_6ns_15_1_1_U2742                                            |hls_sparse_mul_10ns_6ns_15_1_1_3395                                                                                    |     40|
|802   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__174     |      8|
|803   |    mul_10ns_6ns_15_1_1_U2743                                            |hls_sparse_mul_10ns_6ns_15_1_1_3396                                                                                    |     11|
|804   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__114  |      8|
|805   |    mul_10ns_6ns_15_1_1_U2749                                            |hls_sparse_mul_10ns_6ns_15_1_1_3397                                                                                    |     36|
|806   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__216  |      8|
|807   |    mul_10ns_6ns_15_1_1_U2752                                            |hls_sparse_mul_10ns_6ns_15_1_1_3398                                                                                    |     36|
|808   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__308  |      8|
|809   |    mul_10ns_6ns_15_1_1_U2755                                            |hls_sparse_mul_10ns_6ns_15_1_1_3399                                                                                    |     67|
|810   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__226  |      8|
|811   |    mul_10ns_6ns_15_1_1_U2757                                            |hls_sparse_mul_10ns_6ns_15_1_1_3400                                                                                    |      2|
|812   |    mul_10ns_6ns_15_1_1_U2758                                            |hls_sparse_mul_10ns_6ns_15_1_1_3401                                                                                    |      9|
|813   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__92   |      8|
|814   |    mul_10ns_6ns_15_1_1_U2763                                            |hls_sparse_mul_10ns_6ns_15_1_1_3402                                                                                    |     66|
|815   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__27   |      8|
|816   |    mul_10ns_6ns_15_1_1_U2765                                            |hls_sparse_mul_10ns_6ns_15_1_1_3403                                                                                    |      9|
|817   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__117  |      8|
|818   |    mul_10ns_6ns_15_1_1_U2766                                            |hls_sparse_mul_10ns_6ns_15_1_1_3404                                                                                    |      8|
|819   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__230  |      8|
|820   |    mul_10ns_6s_16_1_1_U2095                                             |hls_sparse_mul_10ns_6s_16_1_1                                                                                          |     40|
|821   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__407  |      8|
|822   |    mul_10ns_6s_16_1_1_U2098                                             |hls_sparse_mul_10ns_6s_16_1_1_3405                                                                                     |      8|
|823   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__185  |      8|
|824   |    mul_10ns_6s_16_1_1_U2100                                             |hls_sparse_mul_10ns_6s_16_1_1_3406                                                                                     |     68|
|825   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__156  |      8|
|826   |    mul_10ns_6s_16_1_1_U2102                                             |hls_sparse_mul_10ns_6s_16_1_1_3407                                                                                     |     39|
|827   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__237     |      8|
|828   |    mul_10ns_6s_16_1_1_U2103                                             |hls_sparse_mul_10ns_6s_16_1_1_3408                                                                                     |     36|
|829   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__57   |      8|
|830   |    mul_10ns_6s_16_1_1_U2112                                             |hls_sparse_mul_10ns_6s_16_1_1_3409                                                                                     |     37|
|831   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__29   |      8|
|832   |    mul_10ns_6s_16_1_1_U2113                                             |hls_sparse_mul_10ns_6s_16_1_1_3410                                                                                     |     89|
|833   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__339  |      8|
|834   |    mul_10ns_6s_16_1_1_U2116                                             |hls_sparse_mul_10ns_6s_16_1_1_3411                                                                                     |     46|
|835   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__81      |      8|
|836   |    mul_10ns_6s_16_1_1_U2119                                             |hls_sparse_mul_10ns_6s_16_1_1_3413                                                                                     |     10|
|837   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__425  |      8|
|838   |    mul_10ns_6s_16_1_1_U2122                                             |hls_sparse_mul_10ns_6s_16_1_1_3414                                                                                     |     36|
|839   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__97   |      8|
|840   |    mul_10ns_6s_16_1_1_U2127                                             |hls_sparse_mul_10ns_6s_16_1_1_3415                                                                                     |     39|
|841   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__133  |      8|
|842   |    mul_10ns_6s_16_1_1_U2131                                             |hls_sparse_mul_10ns_6s_16_1_1_3417                                                                                     |     39|
|843   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__329  |      8|
|844   |    mul_10ns_6s_16_1_1_U2132                                             |hls_sparse_mul_10ns_6s_16_1_1_3418                                                                                     |     35|
|845   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__111     |      8|
|846   |    mul_10ns_6s_16_1_1_U2133                                             |hls_sparse_mul_10ns_6s_16_1_1_3419                                                                                     |     24|
|847   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__352  |      8|
|848   |    mul_10ns_6s_16_1_1_U2134                                             |hls_sparse_mul_10ns_6s_16_1_1_3420                                                                                     |     41|
|849   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__137     |      8|
|850   |    mul_10ns_6s_16_1_1_U2135                                             |hls_sparse_mul_10ns_6s_16_1_1_3421                                                                                     |     37|
|851   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__399  |      8|
|852   |    mul_10ns_6s_16_1_1_U2137                                             |hls_sparse_mul_10ns_6s_16_1_1_3422                                                                                     |     55|
|853   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__348  |      8|
|854   |    mul_10ns_6s_16_1_1_U2140                                             |hls_sparse_mul_10ns_6s_16_1_1_3423                                                                                     |     22|
|855   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__7    |      8|
|856   |    mul_10ns_6s_16_1_1_U2142                                             |hls_sparse_mul_10ns_6s_16_1_1_3424                                                                                     |     12|
|857   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__244  |      8|
|858   |    mul_10ns_6s_16_1_1_U2148                                             |hls_sparse_mul_10ns_6s_16_1_1_3425                                                                                     |     38|
|859   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__110  |      8|
|860   |    mul_10ns_6s_16_1_1_U2153                                             |hls_sparse_mul_10ns_6s_16_1_1_3426                                                                                     |     39|
|861   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__84   |      8|
|862   |    mul_10ns_6s_16_1_1_U2155                                             |hls_sparse_mul_10ns_6s_16_1_1_3427                                                                                     |     38|
|863   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__286  |      8|
|864   |    mul_10ns_6s_16_1_1_U2160                                             |hls_sparse_mul_10ns_6s_16_1_1_3428                                                                                     |      9|
|865   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__274  |      8|
|866   |    mul_10ns_6s_16_1_1_U2172                                             |hls_sparse_mul_10ns_6s_16_1_1_3429                                                                                     |     44|
|867   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__293  |      8|
|868   |    mul_10ns_6s_16_1_1_U2175                                             |hls_sparse_mul_10ns_6s_16_1_1_3430                                                                                     |     14|
|869   |    mul_10ns_6s_16_1_1_U2178                                             |hls_sparse_mul_10ns_6s_16_1_1_3431                                                                                     |     24|
|870   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__101  |      8|
|871   |    mul_10ns_6s_16_1_1_U2181                                             |hls_sparse_mul_10ns_6s_16_1_1_3432                                                                                     |     23|
|872   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__21    |      8|
|873   |    mul_10ns_6s_16_1_1_U2185                                             |hls_sparse_mul_10ns_6s_16_1_1_3433                                                                                     |     65|
|874   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__138  |      8|
|875   |    mul_10ns_6s_16_1_1_U2187                                             |hls_sparse_mul_10ns_6s_16_1_1_3434                                                                                     |     42|
|876   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__33   |      8|
|877   |    mul_10ns_6s_16_1_1_U2188                                             |hls_sparse_mul_10ns_6s_16_1_1_3435                                                                                     |     11|
|878   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__275  |      8|
|879   |    mul_10ns_6s_16_1_1_U2191                                             |hls_sparse_mul_10ns_6s_16_1_1_3436                                                                                     |     40|
|880   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__61   |      8|
|881   |    mul_10ns_6s_16_1_1_U2197                                             |hls_sparse_mul_10ns_6s_16_1_1_3437                                                                                     |     18|
|882   |    mul_10ns_6s_16_1_1_U2201                                             |hls_sparse_mul_10ns_6s_16_1_1_3438                                                                                     |     41|
|883   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__321  |      8|
|884   |    mul_10ns_6s_16_1_1_U2202                                             |hls_sparse_mul_10ns_6s_16_1_1_3439                                                                                     |     57|
|885   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__316  |      8|
|886   |    mul_10ns_6s_16_1_1_U2205                                             |hls_sparse_mul_10ns_6s_16_1_1_3440                                                                                     |     40|
|887   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__144  |      8|
|888   |    mul_10ns_6s_16_1_1_U2207                                             |hls_sparse_mul_10ns_6s_16_1_1_3441                                                                                     |     29|
|889   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__2     |      8|
|890   |    mul_10ns_6s_16_1_1_U2208                                             |hls_sparse_mul_10ns_6s_16_1_1_3442                                                                                     |     39|
|891   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__183  |      8|
|892   |    mul_10ns_6s_16_1_1_U2209                                             |hls_sparse_mul_10ns_6s_16_1_1_3443                                                                                     |     10|
|893   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__40   |      8|
|894   |    mul_10ns_6s_16_1_1_U2211                                             |hls_sparse_mul_10ns_6s_16_1_1_3444                                                                                     |     71|
|895   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__141  |      8|
|896   |    mul_10ns_6s_16_1_1_U2212                                             |hls_sparse_mul_10ns_6s_16_1_1_3445                                                                                     |     42|
|897   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__235  |      8|
|898   |    mul_10ns_6s_16_1_1_U2213                                             |hls_sparse_mul_10ns_6s_16_1_1_3446                                                                                     |     24|
|899   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__30   |      8|
|900   |    mul_10ns_6s_16_1_1_U2215                                             |hls_sparse_mul_10ns_6s_16_1_1_3447                                                                                     |     51|
|901   |    mul_10ns_6s_16_1_1_U2220                                             |hls_sparse_mul_10ns_6s_16_1_1_3448                                                                                     |    142|
|902   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2596/tmp_product_funnel__1    |      8|
|903   |    mul_10ns_6s_16_1_1_U2223                                             |hls_sparse_mul_10ns_6s_16_1_1_3449                                                                                     |     38|
|904   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__296  |      8|
|905   |    mul_10ns_6s_16_1_1_U2225                                             |hls_sparse_mul_10ns_6s_16_1_1_3450                                                                                     |     54|
|906   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__297  |      8|
|907   |    mul_10ns_6s_16_1_1_U2227                                             |hls_sparse_mul_10ns_6s_16_1_1_3451                                                                                     |     40|
|908   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__141     |      8|
|909   |    mul_10ns_6s_16_1_1_U2231                                             |hls_sparse_mul_10ns_6s_16_1_1_3452                                                                                     |      8|
|910   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__256  |      8|
|911   |    mul_10ns_6s_16_1_1_U2233                                             |hls_sparse_mul_10ns_6s_16_1_1_3453                                                                                     |     21|
|912   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__55      |      8|
|913   |    mul_10ns_6s_16_1_1_U2240                                             |hls_sparse_mul_10ns_6s_16_1_1_3454                                                                                     |     41|
|914   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__250  |      8|
|915   |    mul_10ns_6s_16_1_1_U2247                                             |hls_sparse_mul_10ns_6s_16_1_1_3455                                                                                     |     36|
|916   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__225  |      8|
|917   |    mul_10ns_6s_16_1_1_U2249                                             |hls_sparse_mul_10ns_6s_16_1_1_3456                                                                                     |     24|
|918   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__66   |      8|
|919   |    mul_10ns_6s_16_1_1_U2252                                             |hls_sparse_mul_10ns_6s_16_1_1_3457                                                                                     |     41|
|920   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__204  |      8|
|921   |    mul_10ns_6s_16_1_1_U2256                                             |hls_sparse_mul_10ns_6s_16_1_1_3458                                                                                     |     12|
|922   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__38   |      8|
|923   |    mul_10ns_6s_16_1_1_U2257                                             |hls_sparse_mul_10ns_6s_16_1_1_3459                                                                                     |     15|
|924   |    mul_10ns_6s_16_1_1_U2260                                             |hls_sparse_mul_10ns_6s_16_1_1_3460                                                                                     |     69|
|925   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__378  |      8|
|926   |    mul_10ns_6s_16_1_1_U2261                                             |hls_sparse_mul_10ns_6s_16_1_1_3461                                                                                     |     22|
|927   |    mul_10ns_6s_16_1_1_U2264                                             |hls_sparse_mul_10ns_6s_16_1_1_3462                                                                                     |      8|
|928   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__272  |      8|
|929   |    mul_10ns_6s_16_1_1_U2266                                             |hls_sparse_mul_10ns_6s_16_1_1_3463                                                                                     |     43|
|930   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__168     |      8|
|931   |    mul_10ns_6s_16_1_1_U2267                                             |hls_sparse_mul_10ns_6s_16_1_1_3464                                                                                     |     25|
|932   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__345  |      8|
|933   |    mul_10ns_6s_16_1_1_U2268                                             |hls_sparse_mul_10ns_6s_16_1_1_3465                                                                                     |     38|
|934   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__277  |      8|
|935   |    mul_10ns_6s_16_1_1_U2279                                             |hls_sparse_mul_10ns_6s_16_1_1_3466                                                                                     |     44|
|936   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__193  |      8|
|937   |    mul_10ns_6s_16_1_1_U2281                                             |hls_sparse_mul_10ns_6s_16_1_1_3467                                                                                     |     37|
|938   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__26   |      8|
|939   |    mul_10ns_6s_16_1_1_U2284                                             |hls_sparse_mul_10ns_6s_16_1_1_3468                                                                                     |     21|
|940   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__199  |      8|
|941   |    mul_10ns_6s_16_1_1_U2287                                             |hls_sparse_mul_10ns_6s_16_1_1_3469                                                                                     |     34|
|942   |    mul_10ns_6s_16_1_1_U2293                                             |hls_sparse_mul_10ns_6s_16_1_1_3470                                                                                     |     42|
|943   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__197     |      8|
|944   |    mul_10ns_6s_16_1_1_U2302                                             |hls_sparse_mul_10ns_6s_16_1_1_3471                                                                                     |     69|
|945   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__401  |      8|
|946   |    mul_10ns_6s_16_1_1_U2303                                             |hls_sparse_mul_10ns_6s_16_1_1_3472                                                                                     |     39|
|947   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__189  |      8|
|948   |    mul_10ns_6s_16_1_1_U2304                                             |hls_sparse_mul_10ns_6s_16_1_1_3473                                                                                     |     25|
|949   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__335  |      8|
|950   |    mul_10ns_6s_16_1_1_U2307                                             |hls_sparse_mul_10ns_6s_16_1_1_3474                                                                                     |     43|
|951   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__14    |      8|
|952   |    mul_10ns_6s_16_1_1_U2316                                             |hls_sparse_mul_10ns_6s_16_1_1_3475                                                                                     |     37|
|953   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__217  |      8|
|954   |    mul_10ns_6s_16_1_1_U2317                                             |hls_sparse_mul_10ns_6s_16_1_1_3476                                                                                     |     30|
|955   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__294  |      8|
|956   |    mul_10ns_6s_16_1_1_U2319                                             |hls_sparse_mul_10ns_6s_16_1_1_3477                                                                                     |     59|
|957   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__31   |      8|
|958   |    mul_10ns_6s_16_1_1_U2320                                             |hls_sparse_mul_10ns_6s_16_1_1_3478                                                                                     |     36|
|959   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__428  |      8|
|960   |    mul_10ns_6s_16_1_1_U2328                                             |hls_sparse_mul_10ns_6s_16_1_1_3479                                                                                     |     53|
|961   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__46      |      8|
|962   |    mul_10ns_6s_16_1_1_U2330                                             |hls_sparse_mul_10ns_6s_16_1_1_3480                                                                                     |     39|
|963   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__149  |      8|
|964   |    mul_10ns_6s_16_1_1_U2331                                             |hls_sparse_mul_10ns_6s_16_1_1_3481                                                                                     |     26|
|965   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__125  |      8|
|966   |    mul_10ns_6s_16_1_1_U2334                                             |hls_sparse_mul_10ns_6s_16_1_1_3482                                                                                     |     71|
|967   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__395  |      8|
|968   |    mul_10ns_6s_16_1_1_U2335                                             |hls_sparse_mul_10ns_6s_16_1_1_3483                                                                                     |     39|
|969   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__375  |      8|
|970   |    mul_10ns_6s_16_1_1_U2339                                             |hls_sparse_mul_10ns_6s_16_1_1_3484                                                                                     |     36|
|971   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__306  |      8|
|972   |    mul_10ns_6s_16_1_1_U2342                                             |hls_sparse_mul_10ns_6s_16_1_1_3485                                                                                     |     10|
|973   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__180     |      8|
|974   |    mul_10ns_6s_16_1_1_U2345                                             |hls_sparse_mul_10ns_6s_16_1_1_3486                                                                                     |     17|
|975   |    mul_10ns_6s_16_1_1_U2346                                             |hls_sparse_mul_10ns_6s_16_1_1_3487                                                                                     |     41|
|976   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__350  |      8|
|977   |    mul_10ns_6s_16_1_1_U2348                                             |hls_sparse_mul_10ns_6s_16_1_1_3488                                                                                     |     10|
|978   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__19   |      8|
|979   |    mul_10ns_6s_16_1_1_U2351                                             |hls_sparse_mul_10ns_6s_16_1_1_3489                                                                                     |     38|
|980   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__121     |      8|
|981   |    mul_10ns_6s_16_1_1_U2352                                             |hls_sparse_mul_10ns_6s_16_1_1_3490                                                                                     |     89|
|982   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__188  |      8|
|983   |    mul_10ns_6s_16_1_1_U2353                                             |hls_sparse_mul_10ns_6s_16_1_1_3491                                                                                     |     39|
|984   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__20    |      8|
|985   |    mul_10ns_6s_16_1_1_U2354                                             |hls_sparse_mul_10ns_6s_16_1_1_3492                                                                                     |     36|
|986   |    mul_10ns_6s_16_1_1_U2355                                             |hls_sparse_mul_10ns_6s_16_1_1_3493                                                                                     |     11|
|987   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__279  |      8|
|988   |    mul_10ns_6s_16_1_1_U2357                                             |hls_sparse_mul_10ns_6s_16_1_1_3494                                                                                     |      8|
|989   |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__153     |      8|
|990   |    mul_10ns_6s_16_1_1_U2358                                             |hls_sparse_mul_10ns_6s_16_1_1_3495                                                                                     |     23|
|991   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__333  |      8|
|992   |    mul_10ns_6s_16_1_1_U2361                                             |hls_sparse_mul_10ns_6s_16_1_1_3496                                                                                     |     38|
|993   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__422  |      8|
|994   |    mul_10ns_6s_16_1_1_U2363                                             |hls_sparse_mul_10ns_6s_16_1_1_3497                                                                                     |     35|
|995   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__416  |      8|
|996   |    mul_10ns_6s_16_1_1_U2364                                             |hls_sparse_mul_10ns_6s_16_1_1_3498                                                                                     |     66|
|997   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__46   |      8|
|998   |    mul_10ns_6s_16_1_1_U2370                                             |hls_sparse_mul_10ns_6s_16_1_1_3499                                                                                     |      1|
|999   |    mul_10ns_6s_16_1_1_U2374                                             |hls_sparse_mul_10ns_6s_16_1_1_3500                                                                                     |     35|
|1000  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__143  |      8|
|1001  |    mul_10ns_6s_16_1_1_U2375                                             |hls_sparse_mul_10ns_6s_16_1_1_3501                                                                                     |     39|
|1002  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__356  |      8|
|1003  |    mul_10ns_6s_16_1_1_U2382                                             |hls_sparse_mul_10ns_6s_16_1_1_3502                                                                                     |     40|
|1004  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__75   |      8|
|1005  |    mul_10ns_6s_16_1_1_U2386                                             |hls_sparse_mul_10ns_6s_16_1_1_3503                                                                                     |     58|
|1006  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__159  |      8|
|1007  |    mul_10ns_6s_16_1_1_U2387                                             |hls_sparse_mul_10ns_6s_16_1_1_3504                                                                                     |     38|
|1008  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__386  |      8|
|1009  |    mul_10ns_6s_16_1_1_U2388                                             |hls_sparse_mul_10ns_6s_16_1_1_3505                                                                                     |      8|
|1010  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__405  |      8|
|1011  |    mul_10ns_6s_16_1_1_U2393                                             |hls_sparse_mul_10ns_6s_16_1_1_3506                                                                                     |     38|
|1012  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__295  |      8|
|1013  |    mul_10ns_6s_16_1_1_U2396                                             |hls_sparse_mul_10ns_6s_16_1_1_3507                                                                                     |     38|
|1014  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__367  |      8|
|1015  |    mul_10ns_6s_16_1_1_U2398                                             |hls_sparse_mul_10ns_6s_16_1_1_3508                                                                                     |     73|
|1016  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__206  |      8|
|1017  |    mul_10ns_6s_16_1_1_U2402                                             |hls_sparse_mul_10ns_6s_16_1_1_3509                                                                                     |     40|
|1018  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__276     |      8|
|1019  |    mul_10ns_6s_16_1_1_U2403                                             |hls_sparse_mul_10ns_6s_16_1_1_3510                                                                                     |      8|
|1020  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__273     |      8|
|1021  |    mul_10ns_6s_16_1_1_U2404                                             |hls_sparse_mul_10ns_6s_16_1_1_3511                                                                                     |     38|
|1022  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__133     |      8|
|1023  |    mul_10ns_6s_16_1_1_U2408                                             |hls_sparse_mul_10ns_6s_16_1_1_3512                                                                                     |     14|
|1024  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__235     |      8|
|1025  |    mul_10ns_6s_16_1_1_U2410                                             |hls_sparse_mul_10ns_6s_16_1_1_3513                                                                                     |     42|
|1026  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__110     |      8|
|1027  |    mul_10ns_6s_16_1_1_U2412                                             |hls_sparse_mul_10ns_6s_16_1_1_3514                                                                                     |     37|
|1028  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__281     |      8|
|1029  |    mul_10ns_6s_16_1_1_U2414                                             |hls_sparse_mul_10ns_6s_16_1_1_3515                                                                                     |     40|
|1030  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__409  |      8|
|1031  |    mul_10ns_6s_16_1_1_U2415                                             |hls_sparse_mul_10ns_6s_16_1_1_3516                                                                                     |     33|
|1032  |    mul_10ns_6s_16_1_1_U2417                                             |hls_sparse_mul_10ns_6s_16_1_1_3517                                                                                     |     38|
|1033  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__243  |      8|
|1034  |    mul_10ns_6s_16_1_1_U2419                                             |hls_sparse_mul_10ns_6s_16_1_1_3518                                                                                     |     69|
|1035  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__242  |      8|
|1036  |    mul_10ns_6s_16_1_1_U2421                                             |hls_sparse_mul_10ns_6s_16_1_1_3519                                                                                     |     11|
|1037  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__81   |      8|
|1038  |    mul_10ns_6s_16_1_1_U2422                                             |hls_sparse_mul_10ns_6s_16_1_1_3520                                                                                     |     21|
|1039  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__154  |      8|
|1040  |    mul_10ns_6s_16_1_1_U2428                                             |hls_sparse_mul_10ns_6s_16_1_1_3521                                                                                     |     10|
|1041  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__281  |      8|
|1042  |    mul_10ns_6s_16_1_1_U2429                                             |hls_sparse_mul_10ns_6s_16_1_1_3522                                                                                     |     63|
|1043  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__313  |      8|
|1044  |    mul_10ns_6s_16_1_1_U2430                                             |hls_sparse_mul_10ns_6s_16_1_1_3523                                                                                     |     59|
|1045  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__360  |      8|
|1046  |    mul_10ns_6s_16_1_1_U2436                                             |hls_sparse_mul_10ns_6s_16_1_1_3524                                                                                     |     39|
|1047  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__289  |      8|
|1048  |    mul_10ns_6s_16_1_1_U2440                                             |hls_sparse_mul_10ns_6s_16_1_1_3525                                                                                     |     38|
|1049  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__270  |      8|
|1050  |    mul_10ns_6s_16_1_1_U2444                                             |hls_sparse_mul_10ns_6s_16_1_1_3526                                                                                     |     28|
|1051  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__41      |      8|
|1052  |    mul_10ns_6s_16_1_1_U2445                                             |hls_sparse_mul_10ns_6s_16_1_1_3527                                                                                     |     39|
|1053  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__310  |      8|
|1054  |    mul_10ns_6s_16_1_1_U2448                                             |hls_sparse_mul_10ns_6s_16_1_1_3528                                                                                     |     34|
|1055  |    mul_10ns_6s_16_1_1_U2451                                             |hls_sparse_mul_10ns_6s_16_1_1_3529                                                                                     |      8|
|1056  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__402  |      8|
|1057  |    mul_10ns_6s_16_1_1_U2464                                             |hls_sparse_mul_10ns_6s_16_1_1_3530                                                                                     |     25|
|1058  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__210     |      8|
|1059  |    mul_10ns_6s_16_1_1_U2466                                             |hls_sparse_mul_10ns_6s_16_1_1_3531                                                                                     |     56|
|1060  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__152  |      8|
|1061  |    mul_10ns_6s_16_1_1_U2468                                             |hls_sparse_mul_10ns_6s_16_1_1_3532                                                                                     |     40|
|1062  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__112  |      8|
|1063  |    mul_10ns_6s_16_1_1_U2469                                             |hls_sparse_mul_10ns_6s_16_1_1_3533                                                                                     |     49|
|1064  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__42   |      8|
|1065  |    mul_10ns_6s_16_1_1_U2475                                             |hls_sparse_mul_10ns_6s_16_1_1_3534                                                                                     |     22|
|1066  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__70   |      8|
|1067  |    mul_10ns_6s_16_1_1_U2476                                             |hls_sparse_mul_10ns_6s_16_1_1_3535                                                                                     |     25|
|1068  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__365  |      8|
|1069  |    mul_10ns_6s_16_1_1_U2478                                             |hls_sparse_mul_10ns_6s_16_1_1_3536                                                                                     |     39|
|1070  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__432  |      8|
|1071  |    mul_10ns_6s_16_1_1_U2480                                             |hls_sparse_mul_10ns_6s_16_1_1_3537                                                                                     |     10|
|1072  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__223  |      8|
|1073  |    mul_10ns_6s_16_1_1_U2484                                             |hls_sparse_mul_10ns_6s_16_1_1_3538                                                                                     |     23|
|1074  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__285  |      8|
|1075  |    mul_10ns_6s_16_1_1_U2488                                             |hls_sparse_mul_10ns_6s_16_1_1_3539                                                                                     |     41|
|1076  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__266     |      8|
|1077  |    mul_10ns_6s_16_1_1_U2489                                             |hls_sparse_mul_10ns_6s_16_1_1_3540                                                                                     |     21|
|1078  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__136  |      8|
|1079  |    mul_10ns_6s_16_1_1_U2492                                             |hls_sparse_mul_10ns_6s_16_1_1_3541                                                                                     |     38|
|1080  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__269  |      8|
|1081  |    mul_10ns_6s_16_1_1_U2494                                             |hls_sparse_mul_10ns_6s_16_1_1_3542                                                                                     |      8|
|1082  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__330  |      8|
|1083  |    mul_10ns_6s_16_1_1_U2498                                             |hls_sparse_mul_10ns_6s_16_1_1_3543                                                                                     |     10|
|1084  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__150  |      8|
|1085  |    mul_10ns_6s_16_1_1_U2501                                             |hls_sparse_mul_10ns_6s_16_1_1_3544                                                                                     |     38|
|1086  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__197  |      8|
|1087  |    mul_10ns_6s_16_1_1_U2507                                             |hls_sparse_mul_10ns_6s_16_1_1_3545                                                                                     |     45|
|1088  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__190     |      8|
|1089  |    mul_10ns_6s_16_1_1_U2508                                             |hls_sparse_mul_10ns_6s_16_1_1_3546                                                                                     |     57|
|1090  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__354  |      8|
|1091  |    mul_10ns_6s_16_1_1_U2511                                             |hls_sparse_mul_10ns_6s_16_1_1_3547                                                                                     |     24|
|1092  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__289     |      8|
|1093  |    mul_10ns_6s_16_1_1_U2513                                             |hls_sparse_mul_10ns_6s_16_1_1_3548                                                                                     |     24|
|1094  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__218     |      8|
|1095  |    mul_10ns_6s_16_1_1_U2516                                             |hls_sparse_mul_10ns_6s_16_1_1_3549                                                                                     |     41|
|1096  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__366  |      8|
|1097  |    mul_10ns_6s_16_1_1_U2525                                             |hls_sparse_mul_10ns_6s_16_1_1_3550                                                                                     |      8|
|1098  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__209     |      8|
|1099  |    mul_10ns_6s_16_1_1_U2526                                             |hls_sparse_mul_10ns_6s_16_1_1_3551                                                                                     |     31|
|1100  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel        |      8|
|1101  |    mul_10ns_6s_16_1_1_U2527                                             |hls_sparse_mul_10ns_6s_16_1_1_3552                                                                                     |     41|
|1102  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__106     |      8|
|1103  |    mul_10ns_6s_16_1_1_U2528                                             |hls_sparse_mul_10ns_6s_16_1_1_3553                                                                                     |     40|
|1104  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__162  |      8|
|1105  |    mul_10ns_6s_16_1_1_U2529                                             |hls_sparse_mul_10ns_6s_16_1_1_3554                                                                                     |     40|
|1106  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__240  |      8|
|1107  |    mul_10ns_6s_16_1_1_U2534                                             |hls_sparse_mul_10ns_6s_16_1_1_3555                                                                                     |     42|
|1108  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__129  |      8|
|1109  |    mul_10ns_6s_16_1_1_U2536                                             |hls_sparse_mul_10ns_6s_16_1_1_3556                                                                                     |     10|
|1110  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__77   |      8|
|1111  |    mul_10ns_6s_16_1_1_U2539                                             |hls_sparse_mul_10ns_6s_16_1_1_3557                                                                                     |     27|
|1112  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__295     |      8|
|1113  |    mul_10ns_6s_16_1_1_U2540                                             |hls_sparse_mul_10ns_6s_16_1_1_3558                                                                                     |     31|
|1114  |    mul_10ns_6s_16_1_1_U2541                                             |hls_sparse_mul_10ns_6s_16_1_1_3559                                                                                     |     39|
|1115  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__145  |      8|
|1116  |    mul_10ns_6s_16_1_1_U2544                                             |hls_sparse_mul_10ns_6s_16_1_1_3560                                                                                     |     18|
|1117  |    mul_10ns_6s_16_1_1_U2547                                             |hls_sparse_mul_10ns_6s_16_1_1_3561                                                                                     |     40|
|1118  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__304  |      8|
|1119  |    mul_10ns_6s_16_1_1_U2556                                             |hls_sparse_mul_10ns_6s_16_1_1_3562                                                                                     |     38|
|1120  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__116  |      8|
|1121  |    mul_10ns_6s_16_1_1_U2558                                             |hls_sparse_mul_10ns_6s_16_1_1_3563                                                                                     |     10|
|1122  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__320  |      8|
|1123  |    mul_10ns_6s_16_1_1_U2561                                             |hls_sparse_mul_10ns_6s_16_1_1_3564                                                                                     |     40|
|1124  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__177  |      8|
|1125  |    mul_10ns_6s_16_1_1_U2562                                             |hls_sparse_mul_10ns_6s_16_1_1_3565                                                                                     |     21|
|1126  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__9    |      8|
|1127  |    mul_10ns_6s_16_1_1_U2563                                             |hls_sparse_mul_10ns_6s_16_1_1_3566                                                                                     |     11|
|1128  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__104  |      8|
|1129  |    mul_10ns_6s_16_1_1_U2564                                             |hls_sparse_mul_10ns_6s_16_1_1_3567                                                                                     |     39|
|1130  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__200  |      8|
|1131  |    mul_10ns_6s_16_1_1_U2565                                             |hls_sparse_mul_10ns_6s_16_1_1_3568                                                                                     |     39|
|1132  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__60   |      8|
|1133  |    mul_10ns_6s_16_1_1_U2567                                             |hls_sparse_mul_10ns_6s_16_1_1_3569                                                                                     |     24|
|1134  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__232     |      8|
|1135  |    mul_10ns_6s_16_1_1_U2568                                             |hls_sparse_mul_10ns_6s_16_1_1_3570                                                                                     |     57|
|1136  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__16   |      8|
|1137  |    mul_10ns_6s_16_1_1_U2570                                             |hls_sparse_mul_10ns_6s_16_1_1_3571                                                                                     |      8|
|1138  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__130     |      8|
|1139  |    mul_10ns_6s_16_1_1_U2572                                             |hls_sparse_mul_10ns_6s_16_1_1_3572                                                                                     |     37|
|1140  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__390  |      8|
|1141  |    mul_10ns_6s_16_1_1_U2574                                             |hls_sparse_mul_10ns_6s_16_1_1_3573                                                                                     |    156|
|1142  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__7     |      8|
|1143  |    mul_10ns_6s_16_1_1_U2576                                             |hls_sparse_mul_10ns_6s_16_1_1_3574                                                                                     |     40|
|1144  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__267  |      8|
|1145  |    mul_10ns_6s_16_1_1_U2579                                             |hls_sparse_mul_10ns_6s_16_1_1_3575                                                                                     |     41|
|1146  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__50   |      8|
|1147  |    mul_10ns_6s_16_1_1_U2581                                             |hls_sparse_mul_10ns_6s_16_1_1_3576                                                                                     |     37|
|1148  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__72   |      8|
|1149  |    mul_10ns_6s_16_1_1_U2583                                             |hls_sparse_mul_10ns_6s_16_1_1_3577                                                                                     |     10|
|1150  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__13   |      8|
|1151  |    mul_10ns_6s_16_1_1_U2585                                             |hls_sparse_mul_10ns_6s_16_1_1_3578                                                                                     |     39|
|1152  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__280  |      8|
|1153  |    mul_10ns_6s_16_1_1_U2586                                             |hls_sparse_mul_10ns_6s_16_1_1_3579                                                                                     |      8|
|1154  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__22    |      8|
|1155  |    mul_10ns_6s_16_1_1_U2591                                             |hls_sparse_mul_10ns_6s_16_1_1_3580                                                                                     |     42|
|1156  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__325  |      8|
|1157  |    mul_10ns_6s_16_1_1_U2598                                             |hls_sparse_mul_10ns_6s_16_1_1_3581                                                                                     |     63|
|1158  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__5     |      8|
|1159  |    mul_10ns_6s_16_1_1_U2601                                             |hls_sparse_mul_10ns_6s_16_1_1_3582                                                                                     |     27|
|1160  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__259  |      8|
|1161  |    mul_10ns_6s_16_1_1_U2603                                             |hls_sparse_mul_10ns_6s_16_1_1_3583                                                                                     |     10|
|1162  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__160  |      8|
|1163  |    mul_10ns_6s_16_1_1_U2608                                             |hls_sparse_mul_10ns_6s_16_1_1_3584                                                                                     |      8|
|1164  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__219  |      8|
|1165  |    mul_10ns_6s_16_1_1_U2616                                             |hls_sparse_mul_10ns_6s_16_1_1_3585                                                                                     |     41|
|1166  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__241  |      8|
|1167  |    mul_10ns_6s_16_1_1_U2618                                             |hls_sparse_mul_10ns_6s_16_1_1_3586                                                                                     |     21|
|1168  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__170  |      8|
|1169  |    mul_10ns_6s_16_1_1_U2624                                             |hls_sparse_mul_10ns_6s_16_1_1_3587                                                                                     |     42|
|1170  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__103  |      8|
|1171  |    mul_10ns_6s_16_1_1_U2626                                             |hls_sparse_mul_10ns_6s_16_1_1_3588                                                                                     |    107|
|1172  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__326  |      8|
|1173  |    mul_10ns_6s_16_1_1_U2630                                             |hls_sparse_mul_10ns_6s_16_1_1_3589                                                                                     |     58|
|1174  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__264  |      8|
|1175  |    mul_10ns_6s_16_1_1_U2635                                             |hls_sparse_mul_10ns_6s_16_1_1_3590                                                                                     |     40|
|1176  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__9     |      8|
|1177  |    mul_10ns_6s_16_1_1_U2636                                             |hls_sparse_mul_10ns_6s_16_1_1_3591                                                                                     |     36|
|1178  |    mul_10ns_6s_16_1_1_U2638                                             |hls_sparse_mul_10ns_6s_16_1_1_3592                                                                                     |     39|
|1179  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__132  |      8|
|1180  |    mul_10ns_6s_16_1_1_U2640                                             |hls_sparse_mul_10ns_6s_16_1_1_3593                                                                                     |     10|
|1181  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__349  |      8|
|1182  |    mul_10ns_6s_16_1_1_U2641                                             |hls_sparse_mul_10ns_6s_16_1_1_3594                                                                                     |     40|
|1183  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__176  |      8|
|1184  |    mul_10ns_6s_16_1_1_U2642                                             |hls_sparse_mul_10ns_6s_16_1_1_3595                                                                                     |     43|
|1185  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__51   |      8|
|1186  |    mul_10ns_6s_16_1_1_U2644                                             |hls_sparse_mul_10ns_6s_16_1_1_3596                                                                                     |     66|
|1187  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__171  |      8|
|1188  |    mul_10ns_6s_16_1_1_U2645                                             |hls_sparse_mul_10ns_6s_16_1_1_3597                                                                                     |     39|
|1189  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__364  |      8|
|1190  |    mul_10ns_6s_16_1_1_U2653                                             |hls_sparse_mul_10ns_6s_16_1_1_3598                                                                                     |     38|
|1191  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__236  |      8|
|1192  |    mul_10ns_6s_16_1_1_U2654                                             |hls_sparse_mul_10ns_6s_16_1_1_3599                                                                                     |     42|
|1193  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__388  |      8|
|1194  |    mul_10ns_6s_16_1_1_U2657                                             |hls_sparse_mul_10ns_6s_16_1_1_3600                                                                                     |      8|
|1195  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__139  |      8|
|1196  |    mul_10ns_6s_16_1_1_U2660                                             |hls_sparse_mul_10ns_6s_16_1_1_3601                                                                                     |     42|
|1197  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__130  |      8|
|1198  |    mul_10ns_6s_16_1_1_U2661                                             |hls_sparse_mul_10ns_6s_16_1_1_3602                                                                                     |     57|
|1199  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__389  |      8|
|1200  |    mul_10ns_6s_16_1_1_U2663                                             |hls_sparse_mul_10ns_6s_16_1_1_3603                                                                                     |      8|
|1201  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__131  |      8|
|1202  |    mul_10ns_6s_16_1_1_U2667                                             |hls_sparse_mul_10ns_6s_16_1_1_3604                                                                                     |      8|
|1203  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__218  |      8|
|1204  |    mul_10ns_6s_16_1_1_U2671                                             |hls_sparse_mul_10ns_6s_16_1_1_3605                                                                                     |     67|
|1205  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__305  |      8|
|1206  |    mul_10ns_6s_16_1_1_U2673                                             |hls_sparse_mul_10ns_6s_16_1_1_3606                                                                                     |     42|
|1207  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__260  |      8|
|1208  |    mul_10ns_6s_16_1_1_U2680                                             |hls_sparse_mul_10ns_6s_16_1_1_3607                                                                                     |     40|
|1209  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__253  |      8|
|1210  |    mul_10ns_6s_16_1_1_U2681                                             |hls_sparse_mul_10ns_6s_16_1_1_3608                                                                                     |     39|
|1211  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__374  |      8|
|1212  |    mul_10ns_6s_16_1_1_U2682                                             |hls_sparse_mul_10ns_6s_16_1_1_3609                                                                                     |     39|
|1213  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__205  |      8|
|1214  |    mul_10ns_6s_16_1_1_U2684                                             |hls_sparse_mul_10ns_6s_16_1_1_3610                                                                                     |     31|
|1215  |    mul_10ns_6s_16_1_1_U2686                                             |hls_sparse_mul_10ns_6s_16_1_1_3611                                                                                     |     38|
|1216  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__424  |      8|
|1217  |    mul_10ns_6s_16_1_1_U2689                                             |hls_sparse_mul_10ns_6s_16_1_1_3612                                                                                     |      8|
|1218  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__299  |      8|
|1219  |    mul_10ns_6s_16_1_1_U2690                                             |hls_sparse_mul_10ns_6s_16_1_1_3613                                                                                     |     39|
|1220  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__47   |      8|
|1221  |    mul_10ns_6s_16_1_1_U2691                                             |hls_sparse_mul_10ns_6s_16_1_1_3614                                                                                     |     36|
|1222  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__146  |      8|
|1223  |    mul_10ns_6s_16_1_1_U2696                                             |hls_sparse_mul_10ns_6s_16_1_1_3615                                                                                     |     21|
|1224  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__291     |      8|
|1225  |    mul_10ns_6s_16_1_1_U2698                                             |hls_sparse_mul_10ns_6s_16_1_1_3616                                                                                     |      8|
|1226  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__140  |      8|
|1227  |    mul_10ns_6s_16_1_1_U2700                                             |hls_sparse_mul_10ns_6s_16_1_1_3617                                                                                     |     41|
|1228  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__157  |      8|
|1229  |    mul_10ns_6s_16_1_1_U2703                                             |hls_sparse_mul_10ns_6s_16_1_1_3618                                                                                     |     24|
|1230  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__70      |      8|
|1231  |    mul_10ns_6s_16_1_1_U2706                                             |hls_sparse_mul_10ns_6s_16_1_1_3619                                                                                     |     37|
|1232  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__73   |      8|
|1233  |    mul_10ns_6s_16_1_1_U2711                                             |hls_sparse_mul_10ns_6s_16_1_1_3620                                                                                     |     48|
|1234  |    mul_10ns_6s_16_1_1_U2713                                             |hls_sparse_mul_10ns_6s_16_1_1_3621                                                                                     |      8|
|1235  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__120  |      8|
|1236  |    mul_10ns_6s_16_1_1_U2715                                             |hls_sparse_mul_10ns_6s_16_1_1_3622                                                                                     |     10|
|1237  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__331  |      8|
|1238  |    mul_10ns_6s_16_1_1_U2717                                             |hls_sparse_mul_10ns_6s_16_1_1_3623                                                                                     |      8|
|1239  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__221  |      8|
|1240  |    mul_10ns_6s_16_1_1_U2721                                             |hls_sparse_mul_10ns_6s_16_1_1_3624                                                                                     |      8|
|1241  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__20   |      8|
|1242  |    mul_10ns_6s_16_1_1_U2722                                             |hls_sparse_mul_10ns_6s_16_1_1_3625                                                                                     |     25|
|1243  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__43   |      8|
|1244  |    mul_10ns_6s_16_1_1_U2731                                             |hls_sparse_mul_10ns_6s_16_1_1_3626                                                                                     |     26|
|1245  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__98   |      8|
|1246  |    mul_10ns_6s_16_1_1_U2732                                             |hls_sparse_mul_10ns_6s_16_1_1_3627                                                                                     |     33|
|1247  |    mul_10ns_6s_16_1_1_U2734                                             |hls_sparse_mul_10ns_6s_16_1_1_3628                                                                                     |     19|
|1248  |    mul_10ns_6s_16_1_1_U2739                                             |hls_sparse_mul_10ns_6s_16_1_1_3629                                                                                     |     42|
|1249  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__271  |      8|
|1250  |    mul_10ns_6s_16_1_1_U2744                                             |hls_sparse_mul_10ns_6s_16_1_1_3630                                                                                     |      8|
|1251  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__140     |      8|
|1252  |    mul_10ns_6s_16_1_1_U2747                                             |hls_sparse_mul_10ns_6s_16_1_1_3631                                                                                     |     10|
|1253  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__371  |      8|
|1254  |    mul_10ns_6s_16_1_1_U2750                                             |hls_sparse_mul_10ns_6s_16_1_1_3632                                                                                     |      8|
|1255  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__224  |      8|
|1256  |    mul_10ns_6s_16_1_1_U2751                                             |hls_sparse_mul_10ns_6s_16_1_1_3633                                                                                     |     39|
|1257  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__362  |      8|
|1258  |    mul_10ns_6s_16_1_1_U2753                                             |hls_sparse_mul_10ns_6s_16_1_1_3634                                                                                     |     39|
|1259  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__1    |      8|
|1260  |    mul_10ns_6s_16_1_1_U2754                                             |hls_sparse_mul_10ns_6s_16_1_1_3635                                                                                     |     41|
|1261  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__37   |      8|
|1262  |    mul_10ns_6s_16_1_1_U2756                                             |hls_sparse_mul_10ns_6s_16_1_1_3636                                                                                     |     26|
|1263  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__251  |      8|
|1264  |    mul_10ns_6s_16_1_1_U2759                                             |hls_sparse_mul_10ns_6s_16_1_1_3637                                                                                     |     21|
|1265  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__184  |      8|
|1266  |    mul_10ns_6s_16_1_1_U2760                                             |hls_sparse_mul_10ns_6s_16_1_1_3638                                                                                     |     80|
|1267  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U2526/tmp_product_funnel__24    |      8|
|1268  |    mul_10ns_6s_16_1_1_U2761                                             |hls_sparse_mul_10ns_6s_16_1_1_3639                                                                                     |      8|
|1269  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__147     |      8|
|1270  |    mul_10ns_6s_16_1_1_U2764                                             |hls_sparse_mul_10ns_6s_16_1_1_3640                                                                                     |     22|
|1271  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U2481/tmp_product_funnel__213  |      8|
|1272  |  dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0      |hls_sparse_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s                                            |  12096|
|1273  |    mul_6ns_5ns_10_1_1_U2915                                             |hls_sparse_mul_6ns_5ns_10_1_1                                                                                          |      1|
|1274  |    mul_6ns_5ns_10_1_1_U2921                                             |hls_sparse_mul_6ns_5ns_10_1_1_2935                                                                                     |      1|
|1275  |    mul_6ns_5ns_10_1_1_U2936                                             |hls_sparse_mul_6ns_5ns_10_1_1_2936                                                                                     |      1|
|1276  |    mul_6ns_5ns_10_1_1_U2944                                             |hls_sparse_mul_6ns_5ns_10_1_1_2937                                                                                     |      1|
|1277  |    mul_6ns_6ns_11_1_1_U2912                                             |hls_sparse_mul_6ns_6ns_11_1_1_2938                                                                                     |      1|
|1278  |    mul_6ns_6ns_11_1_1_U2913                                             |hls_sparse_mul_6ns_6ns_11_1_1_2939                                                                                     |      1|
|1279  |    mul_6ns_6ns_11_1_1_U2930                                             |hls_sparse_mul_6ns_6ns_11_1_1_2945                                                                                     |      1|
|1280  |    mul_6ns_6ns_11_1_1_U2911                                             |hls_sparse_mul_6ns_6ns_11_1_1                                                                                          |     54|
|1281  |    mul_6ns_6ns_11_1_1_U2916                                             |hls_sparse_mul_6ns_6ns_11_1_1_2940                                                                                     |     43|
|1282  |    mul_6ns_6ns_11_1_1_U2922                                             |hls_sparse_mul_6ns_6ns_11_1_1_2941                                                                                     |      1|
|1283  |    mul_6ns_6ns_11_1_1_U2923                                             |hls_sparse_mul_6ns_6ns_11_1_1_2942                                                                                     |      2|
|1284  |    mul_6ns_6ns_11_1_1_U2924                                             |hls_sparse_mul_6ns_6ns_11_1_1_2943                                                                                     |      1|
|1285  |    mul_6ns_6ns_11_1_1_U2929                                             |hls_sparse_mul_6ns_6ns_11_1_1_2944                                                                                     |     59|
|1286  |    mul_6ns_6ns_11_1_1_U2934                                             |hls_sparse_mul_6ns_6ns_11_1_1_2946                                                                                     |      1|
|1287  |    mul_6ns_6ns_11_1_1_U2941                                             |hls_sparse_mul_6ns_6ns_11_1_1_2947                                                                                     |      3|
|1288  |    mul_6ns_6ns_11_1_1_U2942                                             |hls_sparse_mul_6ns_6ns_11_1_1_2948                                                                                     |      6|
|1289  |    mul_6ns_6ns_11_1_1_U2946                                             |hls_sparse_mul_6ns_6ns_11_1_1_2949                                                                                     |      1|
|1290  |    mul_6ns_6ns_11_1_1_U2947                                             |hls_sparse_mul_6ns_6ns_11_1_1_2950                                                                                     |      1|
|1291  |    mul_6ns_6ns_11_1_1_U2950                                             |hls_sparse_mul_6ns_6ns_11_1_1_2951                                                                                     |      1|
|1292  |    mul_6ns_6ns_11_1_1_U2951                                             |hls_sparse_mul_6ns_6ns_11_1_1_2952                                                                                     |     47|
|1293  |    mul_6ns_6ns_11_1_1_U2953                                             |hls_sparse_mul_6ns_6ns_11_1_1_2953                                                                                     |      6|
|1294  |    mul_6ns_6ns_11_1_1_U2954                                             |hls_sparse_mul_6ns_6ns_11_1_1_2954                                                                                     |     71|
|1295  |    mul_6ns_6ns_11_1_1_U2955                                             |hls_sparse_mul_6ns_6ns_11_1_1_2955                                                                                     |      1|
|1296  |    mul_6ns_6ns_11_1_1_U2956                                             |hls_sparse_mul_6ns_6ns_11_1_1_2956                                                                                     |      1|
|1297  |    mul_6ns_6ns_11_1_1_U2957                                             |hls_sparse_mul_6ns_6ns_11_1_1_2957                                                                                     |     46|
|1298  |    mul_6ns_6ns_11_1_1_U2958                                             |hls_sparse_mul_6ns_6ns_11_1_1_2958                                                                                     |     71|
|1299  |    mul_6ns_6ns_11_1_1_U2959                                             |hls_sparse_mul_6ns_6ns_11_1_1_2959                                                                                     |      1|
|1300  |    mul_6ns_6ns_11_1_1_U2960                                             |hls_sparse_mul_6ns_6ns_11_1_1_2960                                                                                     |      1|
|1301  |    mul_6ns_6ns_11_1_1_U2961                                             |hls_sparse_mul_6ns_6ns_11_1_1_2961                                                                                     |     31|
|1302  |    mul_6ns_6s_12_1_1_U2917                                              |hls_sparse_mul_6ns_6s_12_1_1                                                                                           |     71|
|1303  |    mul_6ns_6s_12_1_1_U2918                                              |hls_sparse_mul_6ns_6s_12_1_1_2962                                                                                      |      1|
|1304  |    mul_6ns_6s_12_1_1_U2928                                              |hls_sparse_mul_6ns_6s_12_1_1_2963                                                                                      |      1|
|1305  |    mul_6ns_6s_12_1_1_U2931                                              |hls_sparse_mul_6ns_6s_12_1_1_2964                                                                                      |      1|
|1306  |    mul_6ns_6s_12_1_1_U2932                                              |hls_sparse_mul_6ns_6s_12_1_1_2965                                                                                      |     40|
|1307  |    mul_6ns_6s_12_1_1_U2935                                              |hls_sparse_mul_6ns_6s_12_1_1_2966                                                                                      |      1|
|1308  |    mul_6ns_6s_12_1_1_U2937                                              |hls_sparse_mul_6ns_6s_12_1_1_2967                                                                                      |      1|
|1309  |    mul_6ns_6s_12_1_1_U2938                                              |hls_sparse_mul_6ns_6s_12_1_1_2968                                                                                      |     35|
|1310  |    mul_6ns_6s_12_1_1_U2939                                              |hls_sparse_mul_6ns_6s_12_1_1_2969                                                                                      |      1|
|1311  |    mul_6ns_6s_12_1_1_U2945                                              |hls_sparse_mul_6ns_6s_12_1_1_2970                                                                                      |      1|
|1312  |    mul_6ns_6s_12_1_1_U2948                                              |hls_sparse_mul_6ns_6s_12_1_1_2971                                                                                      |     58|
|1313  |    mul_6ns_6s_12_1_1_U2949                                              |hls_sparse_mul_6ns_6s_12_1_1_2972                                                                                      |      1|
|1314  |    mul_6ns_6s_12_1_1_U2962                                              |hls_sparse_mul_6ns_6s_12_1_1_2973                                                                                      |     35|
|1315  |  flatten_out_10_U                                                       |hls_sparse_fifo_w10_d2_S                                                                                               |     37|
|1316  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2934                                                                                 |     28|
|1317  |  flatten_out_11_U                                                       |hls_sparse_fifo_w10_d2_S_0                                                                                             |     40|
|1318  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2933                                                                                 |     28|
|1319  |  flatten_out_12_U                                                       |hls_sparse_fifo_w10_d2_S_1                                                                                             |     39|
|1320  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2932                                                                                 |     28|
|1321  |  flatten_out_13_U                                                       |hls_sparse_fifo_w10_d2_S_2                                                                                             |     37|
|1322  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2931                                                                                 |     28|
|1323  |  flatten_out_14_U                                                       |hls_sparse_fifo_w10_d2_S_3                                                                                             |     38|
|1324  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2930                                                                                 |     28|
|1325  |  flatten_out_15_U                                                       |hls_sparse_fifo_w10_d2_S_4                                                                                             |     38|
|1326  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2929                                                                                 |     28|
|1327  |  flatten_out_16_U                                                       |hls_sparse_fifo_w10_d2_S_5                                                                                             |     38|
|1328  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2928                                                                                 |     28|
|1329  |  flatten_out_17_U                                                       |hls_sparse_fifo_w10_d2_S_6                                                                                             |     39|
|1330  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2927                                                                                 |     28|
|1331  |  flatten_out_18_U                                                       |hls_sparse_fifo_w10_d2_S_7                                                                                             |     38|
|1332  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2926                                                                                 |     28|
|1333  |  flatten_out_19_U                                                       |hls_sparse_fifo_w10_d2_S_8                                                                                             |     37|
|1334  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2925                                                                                 |     28|
|1335  |  flatten_out_1_U                                                        |hls_sparse_fifo_w10_d2_S_9                                                                                             |     65|
|1336  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2924                                                                                 |     56|
|1337  |  flatten_out_20_U                                                       |hls_sparse_fifo_w10_d2_S_10                                                                                            |     37|
|1338  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2923                                                                                 |     28|
|1339  |  flatten_out_21_U                                                       |hls_sparse_fifo_w10_d2_S_11                                                                                            |     38|
|1340  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2922                                                                                 |     28|
|1341  |  flatten_out_22_U                                                       |hls_sparse_fifo_w10_d2_S_12                                                                                            |     39|
|1342  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2921                                                                                 |     28|
|1343  |  flatten_out_23_U                                                       |hls_sparse_fifo_w10_d2_S_13                                                                                            |     37|
|1344  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2920                                                                                 |     28|
|1345  |  flatten_out_24_U                                                       |hls_sparse_fifo_w10_d2_S_14                                                                                            |     37|
|1346  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2919                                                                                 |     28|
|1347  |  flatten_out_25_U                                                       |hls_sparse_fifo_w10_d2_S_15                                                                                            |     38|
|1348  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2918                                                                                 |     28|
|1349  |  flatten_out_26_U                                                       |hls_sparse_fifo_w10_d2_S_16                                                                                            |     38|
|1350  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2917                                                                                 |     28|
|1351  |  flatten_out_27_U                                                       |hls_sparse_fifo_w10_d2_S_17                                                                                            |     37|
|1352  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2916                                                                                 |     28|
|1353  |  flatten_out_28_U                                                       |hls_sparse_fifo_w10_d2_S_18                                                                                            |     37|
|1354  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2915                                                                                 |     28|
|1355  |  flatten_out_29_U                                                       |hls_sparse_fifo_w10_d2_S_19                                                                                            |     38|
|1356  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2914                                                                                 |     28|
|1357  |  flatten_out_2_U                                                        |hls_sparse_fifo_w10_d2_S_20                                                                                            |     38|
|1358  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2913                                                                                 |     28|
|1359  |  flatten_out_30_U                                                       |hls_sparse_fifo_w10_d2_S_21                                                                                            |     37|
|1360  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2912                                                                                 |     28|
|1361  |  flatten_out_31_U                                                       |hls_sparse_fifo_w10_d2_S_22                                                                                            |     37|
|1362  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2911                                                                                 |     28|
|1363  |  flatten_out_32_U                                                       |hls_sparse_fifo_w10_d2_S_23                                                                                            |     39|
|1364  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2910                                                                                 |     28|
|1365  |  flatten_out_33_U                                                       |hls_sparse_fifo_w10_d2_S_24                                                                                            |     38|
|1366  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2909                                                                                 |     28|
|1367  |  flatten_out_34_U                                                       |hls_sparse_fifo_w10_d2_S_25                                                                                            |     38|
|1368  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2908                                                                                 |     28|
|1369  |  flatten_out_35_U                                                       |hls_sparse_fifo_w10_d2_S_26                                                                                            |     38|
|1370  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2907                                                                                 |     28|
|1371  |  flatten_out_36_U                                                       |hls_sparse_fifo_w10_d2_S_27                                                                                            |     50|
|1372  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2906                                                                                 |     37|
|1373  |  flatten_out_37_U                                                       |hls_sparse_fifo_w10_d2_S_28                                                                                            |     37|
|1374  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2905                                                                                 |     28|
|1375  |  flatten_out_38_U                                                       |hls_sparse_fifo_w10_d2_S_29                                                                                            |     39|
|1376  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2904                                                                                 |     29|
|1377  |  flatten_out_39_U                                                       |hls_sparse_fifo_w10_d2_S_30                                                                                            |     37|
|1378  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2903                                                                                 |     28|
|1379  |  flatten_out_3_U                                                        |hls_sparse_fifo_w10_d2_S_31                                                                                            |     37|
|1380  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2902                                                                                 |     28|
|1381  |  flatten_out_40_U                                                       |hls_sparse_fifo_w10_d2_S_32                                                                                            |     38|
|1382  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2901                                                                                 |     28|
|1383  |  flatten_out_41_U                                                       |hls_sparse_fifo_w10_d2_S_33                                                                                            |     38|
|1384  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2900                                                                                 |     28|
|1385  |  flatten_out_42_U                                                       |hls_sparse_fifo_w10_d2_S_34                                                                                            |     37|
|1386  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2899                                                                                 |     28|
|1387  |  flatten_out_43_U                                                       |hls_sparse_fifo_w10_d2_S_35                                                                                            |     37|
|1388  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2898                                                                                 |     28|
|1389  |  flatten_out_44_U                                                       |hls_sparse_fifo_w10_d2_S_36                                                                                            |     38|
|1390  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2897                                                                                 |     28|
|1391  |  flatten_out_45_U                                                       |hls_sparse_fifo_w10_d2_S_37                                                                                            |     37|
|1392  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2896                                                                                 |     28|
|1393  |  flatten_out_46_U                                                       |hls_sparse_fifo_w10_d2_S_38                                                                                            |     39|
|1394  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2895                                                                                 |     28|
|1395  |  flatten_out_47_U                                                       |hls_sparse_fifo_w10_d2_S_39                                                                                            |     38|
|1396  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2894                                                                                 |     28|
|1397  |  flatten_out_48_U                                                       |hls_sparse_fifo_w10_d2_S_40                                                                                            |     37|
|1398  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2893                                                                                 |     28|
|1399  |  flatten_out_49_U                                                       |hls_sparse_fifo_w10_d2_S_41                                                                                            |     37|
|1400  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2892                                                                                 |     28|
|1401  |  flatten_out_4_U                                                        |hls_sparse_fifo_w10_d2_S_42                                                                                            |     38|
|1402  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2891                                                                                 |     28|
|1403  |  flatten_out_50_U                                                       |hls_sparse_fifo_w10_d2_S_43                                                                                            |     38|
|1404  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2890                                                                                 |     28|
|1405  |  flatten_out_51_U                                                       |hls_sparse_fifo_w10_d2_S_44                                                                                            |     38|
|1406  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2889                                                                                 |     28|
|1407  |  flatten_out_52_U                                                       |hls_sparse_fifo_w10_d2_S_45                                                                                            |     38|
|1408  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2888                                                                                 |     28|
|1409  |  flatten_out_53_U                                                       |hls_sparse_fifo_w10_d2_S_46                                                                                            |     37|
|1410  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2887                                                                                 |     28|
|1411  |  flatten_out_54_U                                                       |hls_sparse_fifo_w10_d2_S_47                                                                                            |     51|
|1412  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2886                                                                                 |     41|
|1413  |  flatten_out_55_U                                                       |hls_sparse_fifo_w10_d2_S_48                                                                                            |     37|
|1414  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2885                                                                                 |     28|
|1415  |  flatten_out_56_U                                                       |hls_sparse_fifo_w10_d2_S_49                                                                                            |     54|
|1416  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2884                                                                                 |     43|
|1417  |  flatten_out_57_U                                                       |hls_sparse_fifo_w10_d2_S_50                                                                                            |     37|
|1418  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2883                                                                                 |     28|
|1419  |  flatten_out_58_U                                                       |hls_sparse_fifo_w10_d2_S_51                                                                                            |     38|
|1420  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2882                                                                                 |     28|
|1421  |  flatten_out_59_U                                                       |hls_sparse_fifo_w10_d2_S_52                                                                                            |     39|
|1422  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2881                                                                                 |     28|
|1423  |  flatten_out_5_U                                                        |hls_sparse_fifo_w10_d2_S_53                                                                                            |     37|
|1424  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2880                                                                                 |     28|
|1425  |  flatten_out_60_U                                                       |hls_sparse_fifo_w10_d2_S_54                                                                                            |     38|
|1426  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2879                                                                                 |     28|
|1427  |  flatten_out_61_U                                                       |hls_sparse_fifo_w10_d2_S_55                                                                                            |     37|
|1428  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2878                                                                                 |     28|
|1429  |  flatten_out_62_U                                                       |hls_sparse_fifo_w10_d2_S_56                                                                                            |     45|
|1430  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2877                                                                                 |     36|
|1431  |  flatten_out_63_U                                                       |hls_sparse_fifo_w10_d2_S_57                                                                                            |     38|
|1432  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2876                                                                                 |     28|
|1433  |  flatten_out_64_U                                                       |hls_sparse_fifo_w10_d2_S_58                                                                                            |     38|
|1434  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2875                                                                                 |     28|
|1435  |  flatten_out_65_U                                                       |hls_sparse_fifo_w10_d2_S_59                                                                                            |     37|
|1436  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2874                                                                                 |     28|
|1437  |  flatten_out_66_U                                                       |hls_sparse_fifo_w10_d2_S_60                                                                                            |     39|
|1438  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2873                                                                                 |     28|
|1439  |  flatten_out_67_U                                                       |hls_sparse_fifo_w10_d2_S_61                                                                                            |     62|
|1440  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2872                                                                                 |     52|
|1441  |  flatten_out_68_U                                                       |hls_sparse_fifo_w10_d2_S_62                                                                                            |     39|
|1442  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2871                                                                                 |     29|
|1443  |  flatten_out_69_U                                                       |hls_sparse_fifo_w10_d2_S_63                                                                                            |     37|
|1444  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2870                                                                                 |     28|
|1445  |  flatten_out_6_U                                                        |hls_sparse_fifo_w10_d2_S_64                                                                                            |     38|
|1446  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2869                                                                                 |     29|
|1447  |  flatten_out_70_U                                                       |hls_sparse_fifo_w10_d2_S_65                                                                                            |     39|
|1448  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2868                                                                                 |     28|
|1449  |  flatten_out_71_U                                                       |hls_sparse_fifo_w10_d2_S_66                                                                                            |     38|
|1450  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2867                                                                                 |     28|
|1451  |  flatten_out_72_U                                                       |hls_sparse_fifo_w10_d2_S_67                                                                                            |     39|
|1452  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2866                                                                                 |     28|
|1453  |  flatten_out_73_U                                                       |hls_sparse_fifo_w10_d2_S_68                                                                                            |     37|
|1454  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2865                                                                                 |     28|
|1455  |  flatten_out_74_U                                                       |hls_sparse_fifo_w10_d2_S_69                                                                                            |     37|
|1456  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2864                                                                                 |     28|
|1457  |  flatten_out_7_U                                                        |hls_sparse_fifo_w10_d2_S_70                                                                                            |     37|
|1458  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2863                                                                                 |     28|
|1459  |  flatten_out_8_U                                                        |hls_sparse_fifo_w10_d2_S_71                                                                                            |     38|
|1460  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2862                                                                                 |     28|
|1461  |  flatten_out_9_U                                                        |hls_sparse_fifo_w10_d2_S_72                                                                                            |     37|
|1462  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2861                                                                                 |     28|
|1463  |  flatten_out_U                                                          |hls_sparse_fifo_w10_d2_S_73                                                                                            |     39|
|1464  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2860                                                                                 |     28|
|1465  |  layer11_out_10_U                                                       |hls_sparse_fifo_w20_d2_S                                                                                               |    113|
|1466  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2859                                                                                 |    103|
|1467  |  layer11_out_11_U                                                       |hls_sparse_fifo_w20_d2_S_74                                                                                            |    113|
|1468  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2858                                                                                 |    103|
|1469  |  layer11_out_12_U                                                       |hls_sparse_fifo_w20_d2_S_75                                                                                            |    114|
|1470  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2857                                                                                 |    103|
|1471  |  layer11_out_13_U                                                       |hls_sparse_fifo_w20_d2_S_76                                                                                            |    113|
|1472  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2856                                                                                 |    103|
|1473  |  layer11_out_14_U                                                       |hls_sparse_fifo_w20_d2_S_77                                                                                            |    113|
|1474  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2855                                                                                 |    103|
|1475  |  layer11_out_15_U                                                       |hls_sparse_fifo_w20_d2_S_78                                                                                            |    115|
|1476  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2854                                                                                 |    103|
|1477  |  layer11_out_16_U                                                       |hls_sparse_fifo_w20_d2_S_79                                                                                            |    115|
|1478  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2853                                                                                 |    103|
|1479  |  layer11_out_17_U                                                       |hls_sparse_fifo_w20_d2_S_80                                                                                            |    114|
|1480  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2852                                                                                 |    103|
|1481  |  layer11_out_18_U                                                       |hls_sparse_fifo_w20_d2_S_81                                                                                            |    115|
|1482  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2851                                                                                 |    103|
|1483  |  layer11_out_19_U                                                       |hls_sparse_fifo_w20_d2_S_82                                                                                            |    114|
|1484  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2850                                                                                 |    103|
|1485  |  layer11_out_1_U                                                        |hls_sparse_fifo_w20_d2_S_83                                                                                            |    113|
|1486  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2849                                                                                 |    103|
|1487  |  layer11_out_20_U                                                       |hls_sparse_fifo_w20_d2_S_84                                                                                            |    114|
|1488  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2848                                                                                 |    103|
|1489  |  layer11_out_21_U                                                       |hls_sparse_fifo_w20_d2_S_85                                                                                            |    115|
|1490  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2847                                                                                 |    103|
|1491  |  layer11_out_22_U                                                       |hls_sparse_fifo_w20_d2_S_86                                                                                            |    116|
|1492  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2846                                                                                 |    103|
|1493  |  layer11_out_23_U                                                       |hls_sparse_fifo_w20_d2_S_87                                                                                            |    114|
|1494  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2845                                                                                 |    103|
|1495  |  layer11_out_24_U                                                       |hls_sparse_fifo_w20_d2_S_88                                                                                            |    114|
|1496  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2844                                                                                 |    103|
|1497  |  layer11_out_25_U                                                       |hls_sparse_fifo_w20_d2_S_89                                                                                            |    114|
|1498  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2843                                                                                 |    103|
|1499  |  layer11_out_26_U                                                       |hls_sparse_fifo_w20_d2_S_90                                                                                            |    115|
|1500  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2842                                                                                 |    103|
|1501  |  layer11_out_27_U                                                       |hls_sparse_fifo_w20_d2_S_91                                                                                            |    116|
|1502  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2841                                                                                 |    103|
|1503  |  layer11_out_28_U                                                       |hls_sparse_fifo_w20_d2_S_92                                                                                            |    117|
|1504  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2840                                                                                 |    103|
|1505  |  layer11_out_29_U                                                       |hls_sparse_fifo_w20_d2_S_93                                                                                            |    114|
|1506  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2839                                                                                 |    103|
|1507  |  layer11_out_2_U                                                        |hls_sparse_fifo_w20_d2_S_94                                                                                            |    115|
|1508  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2838                                                                                 |    103|
|1509  |  layer11_out_30_U                                                       |hls_sparse_fifo_w20_d2_S_95                                                                                            |    114|
|1510  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2837                                                                                 |    103|
|1511  |  layer11_out_31_U                                                       |hls_sparse_fifo_w20_d2_S_96                                                                                            |    113|
|1512  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2836                                                                                 |    103|
|1513  |  layer11_out_32_U                                                       |hls_sparse_fifo_w20_d2_S_97                                                                                            |    113|
|1514  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2835                                                                                 |    103|
|1515  |  layer11_out_33_U                                                       |hls_sparse_fifo_w20_d2_S_98                                                                                            |    114|
|1516  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2834                                                                                 |    103|
|1517  |  layer11_out_34_U                                                       |hls_sparse_fifo_w20_d2_S_99                                                                                            |    114|
|1518  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2833                                                                                 |    103|
|1519  |  layer11_out_35_U                                                       |hls_sparse_fifo_w20_d2_S_100                                                                                           |    113|
|1520  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2832                                                                                 |    103|
|1521  |  layer11_out_36_U                                                       |hls_sparse_fifo_w20_d2_S_101                                                                                           |    114|
|1522  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2831                                                                                 |    103|
|1523  |  layer11_out_37_U                                                       |hls_sparse_fifo_w20_d2_S_102                                                                                           |    113|
|1524  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2830                                                                                 |    103|
|1525  |  layer11_out_38_U                                                       |hls_sparse_fifo_w20_d2_S_103                                                                                           |    114|
|1526  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2829                                                                                 |    103|
|1527  |  layer11_out_39_U                                                       |hls_sparse_fifo_w20_d2_S_104                                                                                           |    114|
|1528  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2828                                                                                 |    103|
|1529  |  layer11_out_3_U                                                        |hls_sparse_fifo_w20_d2_S_105                                                                                           |    114|
|1530  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2827                                                                                 |    103|
|1531  |  layer11_out_40_U                                                       |hls_sparse_fifo_w20_d2_S_106                                                                                           |    114|
|1532  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2826                                                                                 |    103|
|1533  |  layer11_out_41_U                                                       |hls_sparse_fifo_w20_d2_S_107                                                                                           |    113|
|1534  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2825                                                                                 |    103|
|1535  |  layer11_out_42_U                                                       |hls_sparse_fifo_w20_d2_S_108                                                                                           |    113|
|1536  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2824                                                                                 |    103|
|1537  |  layer11_out_43_U                                                       |hls_sparse_fifo_w20_d2_S_109                                                                                           |    113|
|1538  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2823                                                                                 |    103|
|1539  |  layer11_out_44_U                                                       |hls_sparse_fifo_w20_d2_S_110                                                                                           |    114|
|1540  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2822                                                                                 |    103|
|1541  |  layer11_out_45_U                                                       |hls_sparse_fifo_w20_d2_S_111                                                                                           |    115|
|1542  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2821                                                                                 |    103|
|1543  |  layer11_out_46_U                                                       |hls_sparse_fifo_w20_d2_S_112                                                                                           |    114|
|1544  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2820                                                                                 |    103|
|1545  |  layer11_out_47_U                                                       |hls_sparse_fifo_w20_d2_S_113                                                                                           |    114|
|1546  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2819                                                                                 |    103|
|1547  |  layer11_out_48_U                                                       |hls_sparse_fifo_w20_d2_S_114                                                                                           |    115|
|1548  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2818                                                                                 |    103|
|1549  |  layer11_out_49_U                                                       |hls_sparse_fifo_w20_d2_S_115                                                                                           |    114|
|1550  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2817                                                                                 |    103|
|1551  |  layer11_out_4_U                                                        |hls_sparse_fifo_w20_d2_S_116                                                                                           |    114|
|1552  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2816                                                                                 |    103|
|1553  |  layer11_out_50_U                                                       |hls_sparse_fifo_w20_d2_S_117                                                                                           |    115|
|1554  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2815                                                                                 |    103|
|1555  |  layer11_out_51_U                                                       |hls_sparse_fifo_w20_d2_S_118                                                                                           |    115|
|1556  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2814                                                                                 |    103|
|1557  |  layer11_out_52_U                                                       |hls_sparse_fifo_w20_d2_S_119                                                                                           |    114|
|1558  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2813                                                                                 |    103|
|1559  |  layer11_out_53_U                                                       |hls_sparse_fifo_w20_d2_S_120                                                                                           |    114|
|1560  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2812                                                                                 |    103|
|1561  |  layer11_out_54_U                                                       |hls_sparse_fifo_w20_d2_S_121                                                                                           |    115|
|1562  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2811                                                                                 |    103|
|1563  |  layer11_out_55_U                                                       |hls_sparse_fifo_w20_d2_S_122                                                                                           |    114|
|1564  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2810                                                                                 |    103|
|1565  |  layer11_out_56_U                                                       |hls_sparse_fifo_w20_d2_S_123                                                                                           |    115|
|1566  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2809                                                                                 |    103|
|1567  |  layer11_out_57_U                                                       |hls_sparse_fifo_w20_d2_S_124                                                                                           |    117|
|1568  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2808                                                                                 |    103|
|1569  |  layer11_out_58_U                                                       |hls_sparse_fifo_w20_d2_S_125                                                                                           |    115|
|1570  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2807                                                                                 |    103|
|1571  |  layer11_out_59_U                                                       |hls_sparse_fifo_w20_d2_S_126                                                                                           |    113|
|1572  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2806                                                                                 |    103|
|1573  |  layer11_out_5_U                                                        |hls_sparse_fifo_w20_d2_S_127                                                                                           |    114|
|1574  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2805                                                                                 |    103|
|1575  |  layer11_out_60_U                                                       |hls_sparse_fifo_w20_d2_S_128                                                                                           |    113|
|1576  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2804                                                                                 |    103|
|1577  |  layer11_out_61_U                                                       |hls_sparse_fifo_w20_d2_S_129                                                                                           |    114|
|1578  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2803                                                                                 |    103|
|1579  |  layer11_out_62_U                                                       |hls_sparse_fifo_w20_d2_S_130                                                                                           |    114|
|1580  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2802                                                                                 |    103|
|1581  |  layer11_out_63_U                                                       |hls_sparse_fifo_w20_d2_S_131                                                                                           |    114|
|1582  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2801                                                                                 |    103|
|1583  |  layer11_out_6_U                                                        |hls_sparse_fifo_w20_d2_S_132                                                                                           |    113|
|1584  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2800                                                                                 |    103|
|1585  |  layer11_out_7_U                                                        |hls_sparse_fifo_w20_d2_S_133                                                                                           |    113|
|1586  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2799                                                                                 |    103|
|1587  |  layer11_out_8_U                                                        |hls_sparse_fifo_w20_d2_S_134                                                                                           |    113|
|1588  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2798                                                                                 |    103|
|1589  |  layer11_out_9_U                                                        |hls_sparse_fifo_w20_d2_S_135                                                                                           |    114|
|1590  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2797                                                                                 |    103|
|1591  |  layer11_out_U                                                          |hls_sparse_fifo_w20_d2_S_136                                                                                           |    113|
|1592  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg                                                                                      |    103|
|1593  |  layer13_out_10_U                                                       |hls_sparse_fifo_w6_d2_S                                                                                                |     48|
|1594  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2796                                                                                  |     39|
|1595  |  layer13_out_11_U                                                       |hls_sparse_fifo_w6_d2_S_137                                                                                            |     34|
|1596  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2795                                                                                  |     25|
|1597  |  layer13_out_12_U                                                       |hls_sparse_fifo_w6_d2_S_138                                                                                            |     31|
|1598  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2794                                                                                  |     19|
|1599  |  layer13_out_13_U                                                       |hls_sparse_fifo_w6_d2_S_139                                                                                            |     51|
|1600  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2793                                                                                  |     42|
|1601  |  layer13_out_14_U                                                       |hls_sparse_fifo_w6_d2_S_140                                                                                            |     36|
|1602  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2792                                                                                  |     27|
|1603  |  layer13_out_15_U                                                       |hls_sparse_fifo_w6_d2_S_141                                                                                            |     55|
|1604  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2791                                                                                  |     46|
|1605  |  layer13_out_16_U                                                       |hls_sparse_fifo_w6_d2_S_142                                                                                            |     47|
|1606  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2790                                                                                  |     36|
|1607  |  layer13_out_17_U                                                       |hls_sparse_fifo_w6_d2_S_143                                                                                            |     72|
|1608  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2789                                                                                  |     63|
|1609  |  layer13_out_18_U                                                       |hls_sparse_fifo_w6_d2_S_144                                                                                            |     29|
|1610  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2788                                                                                  |     18|
|1611  |  layer13_out_19_U                                                       |hls_sparse_fifo_w6_d2_S_145                                                                                            |     28|
|1612  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2787                                                                                  |     18|
|1613  |  layer13_out_1_U                                                        |hls_sparse_fifo_w6_d2_S_146                                                                                            |    128|
|1614  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2786                                                                                  |    118|
|1615  |  layer13_out_20_U                                                       |hls_sparse_fifo_w6_d2_S_147                                                                                            |     28|
|1616  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2785                                                                                  |     18|
|1617  |  layer13_out_21_U                                                       |hls_sparse_fifo_w6_d2_S_148                                                                                            |     28|
|1618  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2784                                                                                  |     18|
|1619  |  layer13_out_22_U                                                       |hls_sparse_fifo_w6_d2_S_149                                                                                            |     29|
|1620  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2783                                                                                  |     18|
|1621  |  layer13_out_23_U                                                       |hls_sparse_fifo_w6_d2_S_150                                                                                            |     28|
|1622  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2782                                                                                  |     18|
|1623  |  layer13_out_24_U                                                       |hls_sparse_fifo_w6_d2_S_151                                                                                            |     28|
|1624  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2781                                                                                  |     18|
|1625  |  layer13_out_25_U                                                       |hls_sparse_fifo_w6_d2_S_152                                                                                            |     28|
|1626  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2780                                                                                  |     18|
|1627  |  layer13_out_26_U                                                       |hls_sparse_fifo_w6_d2_S_153                                                                                            |     29|
|1628  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2779                                                                                  |     18|
|1629  |  layer13_out_27_U                                                       |hls_sparse_fifo_w6_d2_S_154                                                                                            |     28|
|1630  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2778                                                                                  |     18|
|1631  |  layer13_out_28_U                                                       |hls_sparse_fifo_w6_d2_S_155                                                                                            |     28|
|1632  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2777                                                                                  |     18|
|1633  |  layer13_out_29_U                                                       |hls_sparse_fifo_w6_d2_S_156                                                                                            |     28|
|1634  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2776                                                                                  |     18|
|1635  |  layer13_out_2_U                                                        |hls_sparse_fifo_w6_d2_S_157                                                                                            |    100|
|1636  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2775                                                                                  |     90|
|1637  |  layer13_out_30_U                                                       |hls_sparse_fifo_w6_d2_S_158                                                                                            |     29|
|1638  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2774                                                                                  |     18|
|1639  |  layer13_out_31_U                                                       |hls_sparse_fifo_w6_d2_S_159                                                                                            |     28|
|1640  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2773                                                                                  |     18|
|1641  |  layer13_out_32_U                                                       |hls_sparse_fifo_w6_d2_S_160                                                                                            |     29|
|1642  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2772                                                                                  |     18|
|1643  |  layer13_out_33_U                                                       |hls_sparse_fifo_w6_d2_S_161                                                                                            |     29|
|1644  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2771                                                                                  |     18|
|1645  |  layer13_out_34_U                                                       |hls_sparse_fifo_w6_d2_S_162                                                                                            |     29|
|1646  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2770                                                                                  |     18|
|1647  |  layer13_out_35_U                                                       |hls_sparse_fifo_w6_d2_S_163                                                                                            |     28|
|1648  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2769                                                                                  |     18|
|1649  |  layer13_out_36_U                                                       |hls_sparse_fifo_w6_d2_S_164                                                                                            |     29|
|1650  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2768                                                                                  |     18|
|1651  |  layer13_out_37_U                                                       |hls_sparse_fifo_w6_d2_S_165                                                                                            |     28|
|1652  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2767                                                                                  |     18|
|1653  |  layer13_out_38_U                                                       |hls_sparse_fifo_w6_d2_S_166                                                                                            |     29|
|1654  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2766                                                                                  |     18|
|1655  |  layer13_out_39_U                                                       |hls_sparse_fifo_w6_d2_S_167                                                                                            |     28|
|1656  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2765                                                                                  |     18|
|1657  |  layer13_out_3_U                                                        |hls_sparse_fifo_w6_d2_S_168                                                                                            |     95|
|1658  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2764                                                                                  |     86|
|1659  |  layer13_out_40_U                                                       |hls_sparse_fifo_w6_d2_S_169                                                                                            |     28|
|1660  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2763                                                                                  |     18|
|1661  |  layer13_out_41_U                                                       |hls_sparse_fifo_w6_d2_S_170                                                                                            |     28|
|1662  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2762                                                                                  |     18|
|1663  |  layer13_out_42_U                                                       |hls_sparse_fifo_w6_d2_S_171                                                                                            |     29|
|1664  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2761                                                                                  |     18|
|1665  |  layer13_out_43_U                                                       |hls_sparse_fifo_w6_d2_S_172                                                                                            |     28|
|1666  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2760                                                                                  |     18|
|1667  |  layer13_out_44_U                                                       |hls_sparse_fifo_w6_d2_S_173                                                                                            |     28|
|1668  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2759                                                                                  |     18|
|1669  |  layer13_out_45_U                                                       |hls_sparse_fifo_w6_d2_S_174                                                                                            |     28|
|1670  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2758                                                                                  |     18|
|1671  |  layer13_out_46_U                                                       |hls_sparse_fifo_w6_d2_S_175                                                                                            |     28|
|1672  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2757                                                                                  |     18|
|1673  |  layer13_out_47_U                                                       |hls_sparse_fifo_w6_d2_S_176                                                                                            |     28|
|1674  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2756                                                                                  |     18|
|1675  |  layer13_out_48_U                                                       |hls_sparse_fifo_w6_d2_S_177                                                                                            |     28|
|1676  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2755                                                                                  |     18|
|1677  |  layer13_out_49_U                                                       |hls_sparse_fifo_w6_d2_S_178                                                                                            |     29|
|1678  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2754                                                                                  |     18|
|1679  |  layer13_out_4_U                                                        |hls_sparse_fifo_w6_d2_S_179                                                                                            |     96|
|1680  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2753                                                                                  |     86|
|1681  |  layer13_out_50_U                                                       |hls_sparse_fifo_w6_d2_S_180                                                                                            |     29|
|1682  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2752                                                                                  |     18|
|1683  |  layer13_out_51_U                                                       |hls_sparse_fifo_w6_d2_S_181                                                                                            |     28|
|1684  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2751                                                                                  |     18|
|1685  |  layer13_out_52_U                                                       |hls_sparse_fifo_w6_d2_S_182                                                                                            |     28|
|1686  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2750                                                                                  |     18|
|1687  |  layer13_out_53_U                                                       |hls_sparse_fifo_w6_d2_S_183                                                                                            |     29|
|1688  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2749                                                                                  |     18|
|1689  |  layer13_out_54_U                                                       |hls_sparse_fifo_w6_d2_S_184                                                                                            |     31|
|1690  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2748                                                                                  |     18|
|1691  |  layer13_out_55_U                                                       |hls_sparse_fifo_w6_d2_S_185                                                                                            |     35|
|1692  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2747                                                                                  |     24|
|1693  |  layer13_out_56_U                                                       |hls_sparse_fifo_w6_d2_S_186                                                                                            |     28|
|1694  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2746                                                                                  |     18|
|1695  |  layer13_out_57_U                                                       |hls_sparse_fifo_w6_d2_S_187                                                                                            |     34|
|1696  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2745                                                                                  |     18|
|1697  |  layer13_out_58_U                                                       |hls_sparse_fifo_w6_d2_S_188                                                                                            |     29|
|1698  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2744                                                                                  |     18|
|1699  |  layer13_out_59_U                                                       |hls_sparse_fifo_w6_d2_S_189                                                                                            |     28|
|1700  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2743                                                                                  |     18|
|1701  |  layer13_out_5_U                                                        |hls_sparse_fifo_w6_d2_S_190                                                                                            |     63|
|1702  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2742                                                                                  |     54|
|1703  |  layer13_out_60_U                                                       |hls_sparse_fifo_w6_d2_S_191                                                                                            |     28|
|1704  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2741                                                                                  |     18|
|1705  |  layer13_out_61_U                                                       |hls_sparse_fifo_w6_d2_S_192                                                                                            |     28|
|1706  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2740                                                                                  |     18|
|1707  |  layer13_out_62_U                                                       |hls_sparse_fifo_w6_d2_S_193                                                                                            |     29|
|1708  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2739                                                                                  |     18|
|1709  |  layer13_out_63_U                                                       |hls_sparse_fifo_w6_d2_S_194                                                                                            |     28|
|1710  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2738                                                                                  |     18|
|1711  |  layer13_out_6_U                                                        |hls_sparse_fifo_w6_d2_S_195                                                                                            |     54|
|1712  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2737                                                                                  |     45|
|1713  |  layer13_out_7_U                                                        |hls_sparse_fifo_w6_d2_S_196                                                                                            |     54|
|1714  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2736                                                                                  |     43|
|1715  |  layer13_out_8_U                                                        |hls_sparse_fifo_w6_d2_S_197                                                                                            |     73|
|1716  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2735                                                                                  |     64|
|1717  |  layer13_out_9_U                                                        |hls_sparse_fifo_w6_d2_S_198                                                                                            |     75|
|1718  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2734                                                                                  |     66|
|1719  |  layer13_out_U                                                          |hls_sparse_fifo_w6_d2_S_199                                                                                            |     76|
|1720  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2733                                                                                  |     67|
|1721  |  layer14_out_1_U                                                        |hls_sparse_fifo_w18_d2_S                                                                                               |     77|
|1722  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_2732                                                                                 |     66|
|1723  |  layer14_out_2_U                                                        |hls_sparse_fifo_w18_d2_S_200                                                                                           |    132|
|1724  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_2731                                                                                 |    120|
|1725  |  layer14_out_3_U                                                        |hls_sparse_fifo_w18_d2_S_201                                                                                           |     76|
|1726  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_2730                                                                                 |     66|
|1727  |  layer14_out_4_U                                                        |hls_sparse_fifo_w18_d2_S_202                                                                                           |     94|
|1728  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_2729                                                                                 |     82|
|1729  |  layer14_out_5_U                                                        |hls_sparse_fifo_w18_d2_S_203                                                                                           |     78|
|1730  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_2728                                                                                 |     66|
|1731  |  layer14_out_6_U                                                        |hls_sparse_fifo_w18_d2_S_204                                                                                           |    130|
|1732  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_2727                                                                                 |    120|
|1733  |  layer14_out_7_U                                                        |hls_sparse_fifo_w18_d2_S_205                                                                                           |     76|
|1734  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_2726                                                                                 |     66|
|1735  |  layer14_out_8_U                                                        |hls_sparse_fifo_w18_d2_S_206                                                                                           |     67|
|1736  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_2725                                                                                 |     55|
|1737  |  layer14_out_9_U                                                        |hls_sparse_fifo_w18_d2_S_207                                                                                           |     65|
|1738  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_2724                                                                                 |     55|
|1739  |  layer14_out_U                                                          |hls_sparse_fifo_w18_d2_S_208                                                                                           |     96|
|1740  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg                                                                                      |     82|
|1741  |  relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0          |hls_sparse_relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s                                                |    494|
|1742  |  softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0        |hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s                                              |   1279|
|1743  |    exp_table_U                                                          |hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb                            |    195|
|1744  |    invert_table_U                                                       |hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud                            |     30|
|1745  |    mul_18s_17ns_26_1_1_U3031                                            |hls_sparse_mul_18s_17ns_26_1_1                                                                                         |     17|
|1746  |    mul_18s_17ns_26_1_1_U3032                                            |hls_sparse_mul_18s_17ns_26_1_1_2715                                                                                    |     17|
|1747  |    mul_18s_17ns_26_1_1_U3033                                            |hls_sparse_mul_18s_17ns_26_1_1_2716                                                                                    |     17|
|1748  |    mul_18s_17ns_26_1_1_U3034                                            |hls_sparse_mul_18s_17ns_26_1_1_2717                                                                                    |     17|
|1749  |    mul_18s_17ns_26_1_1_U3035                                            |hls_sparse_mul_18s_17ns_26_1_1_2718                                                                                    |     17|
|1750  |    mul_18s_17ns_26_1_1_U3036                                            |hls_sparse_mul_18s_17ns_26_1_1_2719                                                                                    |     17|
|1751  |    mul_18s_17ns_26_1_1_U3037                                            |hls_sparse_mul_18s_17ns_26_1_1_2720                                                                                    |     17|
|1752  |    mul_18s_17ns_26_1_1_U3038                                            |hls_sparse_mul_18s_17ns_26_1_1_2721                                                                                    |     17|
|1753  |    mul_18s_17ns_26_1_1_U3039                                            |hls_sparse_mul_18s_17ns_26_1_1_2722                                                                                    |     17|
|1754  |    mul_18s_17ns_26_1_1_U3040                                            |hls_sparse_mul_18s_17ns_26_1_1_2723                                                                                    |     17|
|1755  |  sparse_arr_feat_act1_out_10_U                                          |hls_sparse_fifo_w10_d2_S_209                                                                                           |     45|
|1756  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2714                                                                                 |     35|
|1757  |  sparse_arr_feat_act1_out_11_U                                          |hls_sparse_fifo_w10_d2_S_210                                                                                           |     40|
|1758  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2713                                                                                 |     31|
|1759  |  sparse_arr_feat_act1_out_12_U                                          |hls_sparse_fifo_w10_d2_S_211                                                                                           |     42|
|1760  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2712                                                                                 |     31|
|1761  |  sparse_arr_feat_act1_out_13_U                                          |hls_sparse_fifo_w10_d2_S_212                                                                                           |     47|
|1762  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2711                                                                                 |     35|
|1763  |  sparse_arr_feat_act1_out_14_U                                          |hls_sparse_fifo_w10_d2_S_213                                                                                           |     42|
|1764  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2710                                                                                 |     32|
|1765  |  sparse_arr_feat_act1_out_15_U                                          |hls_sparse_fifo_w10_d2_S_214                                                                                           |     62|
|1766  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2709                                                                                 |     51|
|1767  |  sparse_arr_feat_act1_out_16_U                                          |hls_sparse_fifo_w10_d2_S_215                                                                                           |     51|
|1768  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2708                                                                                 |     41|
|1769  |  sparse_arr_feat_act1_out_17_U                                          |hls_sparse_fifo_w10_d2_S_216                                                                                           |     52|
|1770  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2707                                                                                 |     42|
|1771  |  sparse_arr_feat_act1_out_18_U                                          |hls_sparse_fifo_w10_d2_S_217                                                                                           |     51|
|1772  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2706                                                                                 |     41|
|1773  |  sparse_arr_feat_act1_out_19_U                                          |hls_sparse_fifo_w10_d2_S_218                                                                                           |     52|
|1774  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2705                                                                                 |     41|
|1775  |  sparse_arr_feat_act1_out_1_U                                           |hls_sparse_fifo_w10_d2_S_219                                                                                           |     96|
|1776  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2704                                                                                 |     87|
|1777  |  sparse_arr_feat_act1_out_2_U                                           |hls_sparse_fifo_w10_d2_S_220                                                                                           |     53|
|1778  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2703                                                                                 |     44|
|1779  |  sparse_arr_feat_act1_out_3_U                                           |hls_sparse_fifo_w10_d2_S_221                                                                                           |     44|
|1780  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2702                                                                                 |     31|
|1781  |  sparse_arr_feat_act1_out_4_U                                           |hls_sparse_fifo_w10_d2_S_222                                                                                           |     46|
|1782  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2701                                                                                 |     35|
|1783  |  sparse_arr_feat_act1_out_5_U                                           |hls_sparse_fifo_w10_d2_S_223                                                                                           |     42|
|1784  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2700                                                                                 |     32|
|1785  |  sparse_arr_feat_act1_out_6_U                                           |hls_sparse_fifo_w10_d2_S_224                                                                                           |     41|
|1786  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2699                                                                                 |     31|
|1787  |  sparse_arr_feat_act1_out_7_U                                           |hls_sparse_fifo_w10_d2_S_225                                                                                           |     44|
|1788  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2698                                                                                 |     35|
|1789  |  sparse_arr_feat_act1_out_8_U                                           |hls_sparse_fifo_w10_d2_S_226                                                                                           |     43|
|1790  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2697                                                                                 |     32|
|1791  |  sparse_arr_feat_act1_out_9_U                                           |hls_sparse_fifo_w10_d2_S_227                                                                                           |     41|
|1792  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2696                                                                                 |     31|
|1793  |  sparse_arr_feat_act1_out_U                                             |hls_sparse_fifo_w10_d2_S_228                                                                                           |     40|
|1794  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2695                                                                                 |     31|
|1795  |  sparse_arr_feat_act2_out_10_U                                          |hls_sparse_fifo_w10_d2_S_229                                                                                           |     40|
|1796  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2694                                                                                 |     31|
|1797  |  sparse_arr_feat_act2_out_11_U                                          |hls_sparse_fifo_w10_d2_S_230                                                                                           |     40|
|1798  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2693                                                                                 |     31|
|1799  |  sparse_arr_feat_act2_out_12_U                                          |hls_sparse_fifo_w10_d2_S_231                                                                                           |     44|
|1800  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2692                                                                                 |     35|
|1801  |  sparse_arr_feat_act2_out_13_U                                          |hls_sparse_fifo_w10_d2_S_232                                                                                           |     45|
|1802  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2691                                                                                 |     35|
|1803  |  sparse_arr_feat_act2_out_14_U                                          |hls_sparse_fifo_w10_d2_S_233                                                                                           |     44|
|1804  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2690                                                                                 |     35|
|1805  |  sparse_arr_feat_act2_out_15_U                                          |hls_sparse_fifo_w10_d2_S_234                                                                                           |     75|
|1806  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2689                                                                                 |     63|
|1807  |  sparse_arr_feat_act2_out_16_U                                          |hls_sparse_fifo_w10_d2_S_235                                                                                           |     72|
|1808  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2688                                                                                 |     63|
|1809  |  sparse_arr_feat_act2_out_17_U                                          |hls_sparse_fifo_w10_d2_S_236                                                                                           |     72|
|1810  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2687                                                                                 |     63|
|1811  |  sparse_arr_feat_act2_out_18_U                                          |hls_sparse_fifo_w10_d2_S_237                                                                                           |     40|
|1812  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2686                                                                                 |     31|
|1813  |  sparse_arr_feat_act2_out_19_U                                          |hls_sparse_fifo_w10_d2_S_238                                                                                           |     40|
|1814  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2685                                                                                 |     31|
|1815  |  sparse_arr_feat_act2_out_1_U                                           |hls_sparse_fifo_w10_d2_S_239                                                                                           |     40|
|1816  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2684                                                                                 |     31|
|1817  |  sparse_arr_feat_act2_out_20_U                                          |hls_sparse_fifo_w10_d2_S_240                                                                                           |     40|
|1818  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2683                                                                                 |     31|
|1819  |  sparse_arr_feat_act2_out_21_U                                          |hls_sparse_fifo_w10_d2_S_241                                                                                           |     45|
|1820  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2682                                                                                 |     35|
|1821  |  sparse_arr_feat_act2_out_22_U                                          |hls_sparse_fifo_w10_d2_S_242                                                                                           |     44|
|1822  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2681                                                                                 |     35|
|1823  |  sparse_arr_feat_act2_out_23_U                                          |hls_sparse_fifo_w10_d2_S_243                                                                                           |     45|
|1824  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2680                                                                                 |     35|
|1825  |  sparse_arr_feat_act2_out_24_U                                          |hls_sparse_fifo_w10_d2_S_244                                                                                           |     72|
|1826  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2679                                                                                 |     63|
|1827  |  sparse_arr_feat_act2_out_25_U                                          |hls_sparse_fifo_w10_d2_S_245                                                                                           |     72|
|1828  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2678                                                                                 |     63|
|1829  |  sparse_arr_feat_act2_out_26_U                                          |hls_sparse_fifo_w10_d2_S_246                                                                                           |     70|
|1830  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2677                                                                                 |     61|
|1831  |  sparse_arr_feat_act2_out_27_U                                          |hls_sparse_fifo_w10_d2_S_247                                                                                           |     42|
|1832  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2676                                                                                 |     31|
|1833  |  sparse_arr_feat_act2_out_28_U                                          |hls_sparse_fifo_w10_d2_S_248                                                                                           |     40|
|1834  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2675                                                                                 |     31|
|1835  |  sparse_arr_feat_act2_out_29_U                                          |hls_sparse_fifo_w10_d2_S_249                                                                                           |     41|
|1836  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2674                                                                                 |     31|
|1837  |  sparse_arr_feat_act2_out_2_U                                           |hls_sparse_fifo_w10_d2_S_250                                                                                           |     40|
|1838  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2673                                                                                 |     31|
|1839  |  sparse_arr_feat_act2_out_30_U                                          |hls_sparse_fifo_w10_d2_S_251                                                                                           |     44|
|1840  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2672                                                                                 |     35|
|1841  |  sparse_arr_feat_act2_out_31_U                                          |hls_sparse_fifo_w10_d2_S_252                                                                                           |     70|
|1842  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2671                                                                                 |     61|
|1843  |  sparse_arr_feat_act2_out_32_U                                          |hls_sparse_fifo_w10_d2_S_253                                                                                           |     44|
|1844  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2670                                                                                 |     35|
|1845  |  sparse_arr_feat_act2_out_33_U                                          |hls_sparse_fifo_w10_d2_S_254                                                                                           |     74|
|1846  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2669                                                                                 |     63|
|1847  |  sparse_arr_feat_act2_out_34_U                                          |hls_sparse_fifo_w10_d2_S_255                                                                                           |     41|
|1848  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2668                                                                                 |     32|
|1849  |  sparse_arr_feat_act2_out_35_U                                          |hls_sparse_fifo_w10_d2_S_256                                                                                           |     72|
|1850  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2667                                                                                 |     63|
|1851  |  sparse_arr_feat_act2_out_36_U                                          |hls_sparse_fifo_w10_d2_S_257                                                                                           |     40|
|1852  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2666                                                                                 |     31|
|1853  |  sparse_arr_feat_act2_out_37_U                                          |hls_sparse_fifo_w10_d2_S_258                                                                                           |     41|
|1854  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2665                                                                                 |     31|
|1855  |  sparse_arr_feat_act2_out_38_U                                          |hls_sparse_fifo_w10_d2_S_259                                                                                           |     40|
|1856  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2664                                                                                 |     31|
|1857  |  sparse_arr_feat_act2_out_39_U                                          |hls_sparse_fifo_w10_d2_S_260                                                                                           |     46|
|1858  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2663                                                                                 |     35|
|1859  |  sparse_arr_feat_act2_out_3_U                                           |hls_sparse_fifo_w10_d2_S_261                                                                                           |     97|
|1860  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2662                                                                                 |     87|
|1861  |  sparse_arr_feat_act2_out_40_U                                          |hls_sparse_fifo_w10_d2_S_262                                                                                           |     44|
|1862  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2661                                                                                 |     35|
|1863  |  sparse_arr_feat_act2_out_41_U                                          |hls_sparse_fifo_w10_d2_S_263                                                                                           |     46|
|1864  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2660                                                                                 |     35|
|1865  |  sparse_arr_feat_act2_out_42_U                                          |hls_sparse_fifo_w10_d2_S_264                                                                                           |     74|
|1866  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2659                                                                                 |     63|
|1867  |  sparse_arr_feat_act2_out_43_U                                          |hls_sparse_fifo_w10_d2_S_265                                                                                           |     72|
|1868  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2658                                                                                 |     63|
|1869  |  sparse_arr_feat_act2_out_44_U                                          |hls_sparse_fifo_w10_d2_S_266                                                                                           |     72|
|1870  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2657                                                                                 |     63|
|1871  |  sparse_arr_feat_act2_out_45_U                                          |hls_sparse_fifo_w10_d2_S_267                                                                                           |     42|
|1872  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2656                                                                                 |     31|
|1873  |  sparse_arr_feat_act2_out_46_U                                          |hls_sparse_fifo_w10_d2_S_268                                                                                           |     40|
|1874  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2655                                                                                 |     31|
|1875  |  sparse_arr_feat_act2_out_47_U                                          |hls_sparse_fifo_w10_d2_S_269                                                                                           |     42|
|1876  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2654                                                                                 |     31|
|1877  |  sparse_arr_feat_act2_out_48_U                                          |hls_sparse_fifo_w10_d2_S_270                                                                                           |     44|
|1878  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2653                                                                                 |     35|
|1879  |  sparse_arr_feat_act2_out_49_U                                          |hls_sparse_fifo_w10_d2_S_271                                                                                           |     44|
|1880  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2652                                                                                 |     35|
|1881  |  sparse_arr_feat_act2_out_4_U                                           |hls_sparse_fifo_w10_d2_S_272                                                                                           |     96|
|1882  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2651                                                                                 |     87|
|1883  |  sparse_arr_feat_act2_out_50_U                                          |hls_sparse_fifo_w10_d2_S_273                                                                                           |     44|
|1884  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2650                                                                                 |     35|
|1885  |  sparse_arr_feat_act2_out_51_U                                          |hls_sparse_fifo_w10_d2_S_274                                                                                           |     43|
|1886  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2649                                                                                 |     32|
|1887  |  sparse_arr_feat_act2_out_52_U                                          |hls_sparse_fifo_w10_d2_S_275                                                                                           |     41|
|1888  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2648                                                                                 |     32|
|1889  |  sparse_arr_feat_act2_out_53_U                                          |hls_sparse_fifo_w10_d2_S_276                                                                                           |     40|
|1890  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2647                                                                                 |     31|
|1891  |  sparse_arr_feat_act2_out_54_U                                          |hls_sparse_fifo_w10_d2_S_277                                                                                           |     70|
|1892  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2646                                                                                 |     61|
|1893  |  sparse_arr_feat_act2_out_55_U                                          |hls_sparse_fifo_w10_d2_S_278                                                                                           |     71|
|1894  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2645                                                                                 |     61|
|1895  |  sparse_arr_feat_act2_out_56_U                                          |hls_sparse_fifo_w10_d2_S_279                                                                                           |     70|
|1896  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2644                                                                                 |     61|
|1897  |  sparse_arr_feat_act2_out_57_U                                          |hls_sparse_fifo_w10_d2_S_280                                                                                           |     45|
|1898  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2643                                                                                 |     35|
|1899  |  sparse_arr_feat_act2_out_58_U                                          |hls_sparse_fifo_w10_d2_S_281                                                                                           |     52|
|1900  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2642                                                                                 |     42|
|1901  |  sparse_arr_feat_act2_out_59_U                                          |hls_sparse_fifo_w10_d2_S_282                                                                                           |     41|
|1902  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2641                                                                                 |     31|
|1903  |  sparse_arr_feat_act2_out_5_U                                           |hls_sparse_fifo_w10_d2_S_283                                                                                           |     97|
|1904  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2640                                                                                 |     87|
|1905  |  sparse_arr_feat_act2_out_6_U                                           |hls_sparse_fifo_w10_d2_S_284                                                                                           |     53|
|1906  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2639                                                                                 |     44|
|1907  |  sparse_arr_feat_act2_out_7_U                                           |hls_sparse_fifo_w10_d2_S_285                                                                                           |     41|
|1908  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2638                                                                                 |     32|
|1909  |  sparse_arr_feat_act2_out_8_U                                           |hls_sparse_fifo_w10_d2_S_286                                                                                           |     41|
|1910  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2637                                                                                 |     32|
|1911  |  sparse_arr_feat_act2_out_9_U                                           |hls_sparse_fifo_w10_d2_S_287                                                                                           |     42|
|1912  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2636                                                                                 |     31|
|1913  |  sparse_arr_feat_act2_out_U                                             |hls_sparse_fifo_w10_d2_S_288                                                                                           |     41|
|1914  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2635                                                                                 |     31|
|1915  |  sparse_arr_feat_conv1_out_10_U                                         |hls_sparse_fifo_w10_d2_S_289                                                                                           |     43|
|1916  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2634                                                                                 |     31|
|1917  |  sparse_arr_feat_conv1_out_11_U                                         |hls_sparse_fifo_w10_d2_S_290                                                                                           |     42|
|1918  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2633                                                                                 |     31|
|1919  |  sparse_arr_feat_conv1_out_12_U                                         |hls_sparse_fifo_w10_d2_S_291                                                                                           |     42|
|1920  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2632                                                                                 |     31|
|1921  |  sparse_arr_feat_conv1_out_13_U                                         |hls_sparse_fifo_w10_d2_S_292                                                                                           |     41|
|1922  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2631                                                                                 |     31|
|1923  |  sparse_arr_feat_conv1_out_14_U                                         |hls_sparse_fifo_w10_d2_S_293                                                                                           |     42|
|1924  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2630                                                                                 |     31|
|1925  |  sparse_arr_feat_conv1_out_15_U                                         |hls_sparse_fifo_w10_d2_S_294                                                                                           |     43|
|1926  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2629                                                                                 |     31|
|1927  |  sparse_arr_feat_conv1_out_16_U                                         |hls_sparse_fifo_w10_d2_S_295                                                                                           |     42|
|1928  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2628                                                                                 |     31|
|1929  |  sparse_arr_feat_conv1_out_17_U                                         |hls_sparse_fifo_w10_d2_S_296                                                                                           |     42|
|1930  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2627                                                                                 |     31|
|1931  |  sparse_arr_feat_conv1_out_18_U                                         |hls_sparse_fifo_w10_d2_S_297                                                                                           |     41|
|1932  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2626                                                                                 |     31|
|1933  |  sparse_arr_feat_conv1_out_19_U                                         |hls_sparse_fifo_w10_d2_S_298                                                                                           |     43|
|1934  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2625                                                                                 |     31|
|1935  |  sparse_arr_feat_conv1_out_1_U                                          |hls_sparse_fifo_w10_d2_S_299                                                                                           |     41|
|1936  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2624                                                                                 |     31|
|1937  |  sparse_arr_feat_conv1_out_2_U                                          |hls_sparse_fifo_w10_d2_S_300                                                                                           |     41|
|1938  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2623                                                                                 |     31|
|1939  |  sparse_arr_feat_conv1_out_3_U                                          |hls_sparse_fifo_w10_d2_S_301                                                                                           |     48|
|1940  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2622                                                                                 |     31|
|1941  |  sparse_arr_feat_conv1_out_4_U                                          |hls_sparse_fifo_w10_d2_S_302                                                                                           |     42|
|1942  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2621                                                                                 |     31|
|1943  |  sparse_arr_feat_conv1_out_5_U                                          |hls_sparse_fifo_w10_d2_S_303                                                                                           |     41|
|1944  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2620                                                                                 |     31|
|1945  |  sparse_arr_feat_conv1_out_6_U                                          |hls_sparse_fifo_w10_d2_S_304                                                                                           |     43|
|1946  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2619                                                                                 |     31|
|1947  |  sparse_arr_feat_conv1_out_7_U                                          |hls_sparse_fifo_w10_d2_S_305                                                                                           |     44|
|1948  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2618                                                                                 |     31|
|1949  |  sparse_arr_feat_conv1_out_8_U                                          |hls_sparse_fifo_w10_d2_S_306                                                                                           |     41|
|1950  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2617                                                                                 |     31|
|1951  |  sparse_arr_feat_conv1_out_9_U                                          |hls_sparse_fifo_w10_d2_S_307                                                                                           |     43|
|1952  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2616                                                                                 |     31|
|1953  |  sparse_arr_feat_conv1_out_U                                            |hls_sparse_fifo_w10_d2_S_308                                                                                           |     41|
|1954  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2615                                                                                 |     31|
|1955  |  sparse_arr_feat_conv2_out_10_U                                         |hls_sparse_fifo_w10_d2_S_309                                                                                           |     51|
|1956  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2614                                                                                 |     41|
|1957  |  sparse_arr_feat_conv2_out_11_U                                         |hls_sparse_fifo_w10_d2_S_310                                                                                           |     51|
|1958  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2613                                                                                 |     41|
|1959  |  sparse_arr_feat_conv2_out_12_U                                         |hls_sparse_fifo_w10_d2_S_311                                                                                           |     51|
|1960  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2612                                                                                 |     41|
|1961  |  sparse_arr_feat_conv2_out_13_U                                         |hls_sparse_fifo_w10_d2_S_312                                                                                           |     50|
|1962  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2611                                                                                 |     41|
|1963  |  sparse_arr_feat_conv2_out_14_U                                         |hls_sparse_fifo_w10_d2_S_313                                                                                           |     51|
|1964  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2610                                                                                 |     41|
|1965  |  sparse_arr_feat_conv2_out_15_U                                         |hls_sparse_fifo_w10_d2_S_314                                                                                           |     53|
|1966  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2609                                                                                 |     41|
|1967  |  sparse_arr_feat_conv2_out_16_U                                         |hls_sparse_fifo_w10_d2_S_315                                                                                           |     50|
|1968  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2608                                                                                 |     41|
|1969  |  sparse_arr_feat_conv2_out_17_U                                         |hls_sparse_fifo_w10_d2_S_316                                                                                           |     50|
|1970  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2607                                                                                 |     41|
|1971  |  sparse_arr_feat_conv2_out_18_U                                         |hls_sparse_fifo_w10_d2_S_317                                                                                           |     51|
|1972  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2606                                                                                 |     41|
|1973  |  sparse_arr_feat_conv2_out_19_U                                         |hls_sparse_fifo_w10_d2_S_318                                                                                           |     52|
|1974  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2605                                                                                 |     41|
|1975  |  sparse_arr_feat_conv2_out_1_U                                          |hls_sparse_fifo_w10_d2_S_319                                                                                           |     51|
|1976  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2604                                                                                 |     41|
|1977  |  sparse_arr_feat_conv2_out_20_U                                         |hls_sparse_fifo_w10_d2_S_320                                                                                           |     50|
|1978  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2603                                                                                 |     41|
|1979  |  sparse_arr_feat_conv2_out_21_U                                         |hls_sparse_fifo_w10_d2_S_321                                                                                           |     52|
|1980  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2602                                                                                 |     41|
|1981  |  sparse_arr_feat_conv2_out_22_U                                         |hls_sparse_fifo_w10_d2_S_322                                                                                           |     50|
|1982  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2601                                                                                 |     41|
|1983  |  sparse_arr_feat_conv2_out_23_U                                         |hls_sparse_fifo_w10_d2_S_323                                                                                           |     51|
|1984  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2600                                                                                 |     41|
|1985  |  sparse_arr_feat_conv2_out_24_U                                         |hls_sparse_fifo_w10_d2_S_324                                                                                           |     50|
|1986  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2599                                                                                 |     41|
|1987  |  sparse_arr_feat_conv2_out_25_U                                         |hls_sparse_fifo_w10_d2_S_325                                                                                           |     51|
|1988  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2598                                                                                 |     41|
|1989  |  sparse_arr_feat_conv2_out_26_U                                         |hls_sparse_fifo_w10_d2_S_326                                                                                           |     51|
|1990  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2597                                                                                 |     41|
|1991  |  sparse_arr_feat_conv2_out_27_U                                         |hls_sparse_fifo_w10_d2_S_327                                                                                           |     52|
|1992  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2596                                                                                 |     41|
|1993  |  sparse_arr_feat_conv2_out_28_U                                         |hls_sparse_fifo_w10_d2_S_328                                                                                           |     54|
|1994  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2595                                                                                 |     41|
|1995  |  sparse_arr_feat_conv2_out_29_U                                         |hls_sparse_fifo_w10_d2_S_329                                                                                           |     52|
|1996  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2594                                                                                 |     41|
|1997  |  sparse_arr_feat_conv2_out_2_U                                          |hls_sparse_fifo_w10_d2_S_330                                                                                           |     50|
|1998  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2593                                                                                 |     41|
|1999  |  sparse_arr_feat_conv2_out_30_U                                         |hls_sparse_fifo_w10_d2_S_331                                                                                           |     51|
|2000  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2592                                                                                 |     41|
|2001  |  sparse_arr_feat_conv2_out_31_U                                         |hls_sparse_fifo_w10_d2_S_332                                                                                           |     50|
|2002  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2591                                                                                 |     41|
|2003  |  sparse_arr_feat_conv2_out_32_U                                         |hls_sparse_fifo_w10_d2_S_333                                                                                           |     52|
|2004  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2590                                                                                 |     41|
|2005  |  sparse_arr_feat_conv2_out_33_U                                         |hls_sparse_fifo_w10_d2_S_334                                                                                           |     53|
|2006  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2589                                                                                 |     41|
|2007  |  sparse_arr_feat_conv2_out_34_U                                         |hls_sparse_fifo_w10_d2_S_335                                                                                           |     50|
|2008  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2588                                                                                 |     41|
|2009  |  sparse_arr_feat_conv2_out_35_U                                         |hls_sparse_fifo_w10_d2_S_336                                                                                           |     50|
|2010  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2587                                                                                 |     41|
|2011  |  sparse_arr_feat_conv2_out_36_U                                         |hls_sparse_fifo_w10_d2_S_337                                                                                           |     50|
|2012  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2586                                                                                 |     41|
|2013  |  sparse_arr_feat_conv2_out_37_U                                         |hls_sparse_fifo_w10_d2_S_338                                                                                           |     52|
|2014  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2585                                                                                 |     41|
|2015  |  sparse_arr_feat_conv2_out_38_U                                         |hls_sparse_fifo_w10_d2_S_339                                                                                           |     50|
|2016  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2584                                                                                 |     41|
|2017  |  sparse_arr_feat_conv2_out_39_U                                         |hls_sparse_fifo_w10_d2_S_340                                                                                           |     53|
|2018  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2583                                                                                 |     41|
|2019  |  sparse_arr_feat_conv2_out_3_U                                          |hls_sparse_fifo_w10_d2_S_341                                                                                           |     52|
|2020  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2582                                                                                 |     41|
|2021  |  sparse_arr_feat_conv2_out_40_U                                         |hls_sparse_fifo_w10_d2_S_342                                                                                           |     50|
|2022  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2581                                                                                 |     41|
|2023  |  sparse_arr_feat_conv2_out_41_U                                         |hls_sparse_fifo_w10_d2_S_343                                                                                           |     51|
|2024  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2580                                                                                 |     41|
|2025  |  sparse_arr_feat_conv2_out_42_U                                         |hls_sparse_fifo_w10_d2_S_344                                                                                           |     51|
|2026  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2579                                                                                 |     41|
|2027  |  sparse_arr_feat_conv2_out_43_U                                         |hls_sparse_fifo_w10_d2_S_345                                                                                           |     52|
|2028  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2578                                                                                 |     41|
|2029  |  sparse_arr_feat_conv2_out_44_U                                         |hls_sparse_fifo_w10_d2_S_346                                                                                           |     50|
|2030  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2577                                                                                 |     41|
|2031  |  sparse_arr_feat_conv2_out_45_U                                         |hls_sparse_fifo_w10_d2_S_347                                                                                           |     51|
|2032  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2576                                                                                 |     41|
|2033  |  sparse_arr_feat_conv2_out_46_U                                         |hls_sparse_fifo_w10_d2_S_348                                                                                           |     50|
|2034  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2575                                                                                 |     41|
|2035  |  sparse_arr_feat_conv2_out_47_U                                         |hls_sparse_fifo_w10_d2_S_349                                                                                           |     50|
|2036  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2574                                                                                 |     41|
|2037  |  sparse_arr_feat_conv2_out_48_U                                         |hls_sparse_fifo_w10_d2_S_350                                                                                           |     51|
|2038  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2573                                                                                 |     41|
|2039  |  sparse_arr_feat_conv2_out_49_U                                         |hls_sparse_fifo_w10_d2_S_351                                                                                           |     51|
|2040  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2572                                                                                 |     41|
|2041  |  sparse_arr_feat_conv2_out_4_U                                          |hls_sparse_fifo_w10_d2_S_352                                                                                           |     51|
|2042  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2571                                                                                 |     41|
|2043  |  sparse_arr_feat_conv2_out_50_U                                         |hls_sparse_fifo_w10_d2_S_353                                                                                           |     51|
|2044  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2570                                                                                 |     41|
|2045  |  sparse_arr_feat_conv2_out_51_U                                         |hls_sparse_fifo_w10_d2_S_354                                                                                           |     53|
|2046  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2569                                                                                 |     41|
|2047  |  sparse_arr_feat_conv2_out_52_U                                         |hls_sparse_fifo_w10_d2_S_355                                                                                           |     50|
|2048  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2568                                                                                 |     41|
|2049  |  sparse_arr_feat_conv2_out_53_U                                         |hls_sparse_fifo_w10_d2_S_356                                                                                           |     50|
|2050  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2567                                                                                 |     41|
|2051  |  sparse_arr_feat_conv2_out_54_U                                         |hls_sparse_fifo_w10_d2_S_357                                                                                           |     51|
|2052  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2566                                                                                 |     41|
|2053  |  sparse_arr_feat_conv2_out_55_U                                         |hls_sparse_fifo_w10_d2_S_358                                                                                           |     52|
|2054  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2565                                                                                 |     41|
|2055  |  sparse_arr_feat_conv2_out_56_U                                         |hls_sparse_fifo_w10_d2_S_359                                                                                           |     50|
|2056  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2564                                                                                 |     41|
|2057  |  sparse_arr_feat_conv2_out_57_U                                         |hls_sparse_fifo_w10_d2_S_360                                                                                           |     52|
|2058  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2563                                                                                 |     41|
|2059  |  sparse_arr_feat_conv2_out_58_U                                         |hls_sparse_fifo_w10_d2_S_361                                                                                           |     52|
|2060  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2562                                                                                 |     41|
|2061  |  sparse_arr_feat_conv2_out_59_U                                         |hls_sparse_fifo_w10_d2_S_362                                                                                           |     52|
|2062  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2561                                                                                 |     41|
|2063  |  sparse_arr_feat_conv2_out_5_U                                          |hls_sparse_fifo_w10_d2_S_363                                                                                           |     51|
|2064  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2560                                                                                 |     41|
|2065  |  sparse_arr_feat_conv2_out_6_U                                          |hls_sparse_fifo_w10_d2_S_364                                                                                           |     50|
|2066  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2559                                                                                 |     41|
|2067  |  sparse_arr_feat_conv2_out_7_U                                          |hls_sparse_fifo_w10_d2_S_365                                                                                           |     51|
|2068  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2558                                                                                 |     41|
|2069  |  sparse_arr_feat_conv2_out_8_U                                          |hls_sparse_fifo_w10_d2_S_366                                                                                           |     51|
|2070  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2557                                                                                 |     41|
|2071  |  sparse_arr_feat_conv2_out_9_U                                          |hls_sparse_fifo_w10_d2_S_367                                                                                           |     53|
|2072  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2556                                                                                 |     41|
|2073  |  sparse_arr_feat_conv2_out_U                                            |hls_sparse_fifo_w10_d2_S_368                                                                                           |     50|
|2074  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2555                                                                                 |     41|
|2075  |  sparse_arr_feat_pool1_out_10_U                                         |hls_sparse_fifo_w7_d2_S                                                                                                |     41|
|2076  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2554                                                                                  |     32|
|2077  |  sparse_arr_feat_pool1_out_11_U                                         |hls_sparse_fifo_w7_d2_S_369                                                                                            |     42|
|2078  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2553                                                                                  |     32|
|2079  |  sparse_arr_feat_pool1_out_12_U                                         |hls_sparse_fifo_w7_d2_S_370                                                                                            |     42|
|2080  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2552                                                                                  |     32|
|2081  |  sparse_arr_feat_pool1_out_13_U                                         |hls_sparse_fifo_w7_d2_S_371                                                                                            |     41|
|2082  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2551                                                                                  |     32|
|2083  |  sparse_arr_feat_pool1_out_14_U                                         |hls_sparse_fifo_w7_d2_S_372                                                                                            |     41|
|2084  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2550                                                                                  |     32|
|2085  |  sparse_arr_feat_pool1_out_15_U                                         |hls_sparse_fifo_w7_d2_S_373                                                                                            |     42|
|2086  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2549                                                                                  |     32|
|2087  |  sparse_arr_feat_pool1_out_16_U                                         |hls_sparse_fifo_w7_d2_S_374                                                                                            |     42|
|2088  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2548                                                                                  |     32|
|2089  |  sparse_arr_feat_pool1_out_17_U                                         |hls_sparse_fifo_w7_d2_S_375                                                                                            |     41|
|2090  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2547                                                                                  |     32|
|2091  |  sparse_arr_feat_pool1_out_18_U                                         |hls_sparse_fifo_w7_d2_S_376                                                                                            |     41|
|2092  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2546                                                                                  |     32|
|2093  |  sparse_arr_feat_pool1_out_19_U                                         |hls_sparse_fifo_w7_d2_S_377                                                                                            |     42|
|2094  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2545                                                                                  |     32|
|2095  |  sparse_arr_feat_pool1_out_1_U                                          |hls_sparse_fifo_w7_d2_S_378                                                                                            |   1800|
|2096  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2544                                                                                  |   1789|
|2097  |  sparse_arr_feat_pool1_out_2_U                                          |hls_sparse_fifo_w7_d2_S_379                                                                                            |   1924|
|2098  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2543                                                                                  |   1914|
|2099  |  sparse_arr_feat_pool1_out_3_U                                          |hls_sparse_fifo_w7_d2_S_380                                                                                            |    331|
|2100  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2542                                                                                  |    320|
|2101  |  sparse_arr_feat_pool1_out_4_U                                          |hls_sparse_fifo_w7_d2_S_381                                                                                            |     43|
|2102  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2541                                                                                  |     32|
|2103  |  sparse_arr_feat_pool1_out_5_U                                          |hls_sparse_fifo_w7_d2_S_382                                                                                            |     41|
|2104  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2540                                                                                  |     32|
|2105  |  sparse_arr_feat_pool1_out_6_U                                          |hls_sparse_fifo_w7_d2_S_383                                                                                            |     42|
|2106  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2539                                                                                  |     32|
|2107  |  sparse_arr_feat_pool1_out_7_U                                          |hls_sparse_fifo_w7_d2_S_384                                                                                            |     42|
|2108  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2538                                                                                  |     32|
|2109  |  sparse_arr_feat_pool1_out_8_U                                          |hls_sparse_fifo_w7_d2_S_385                                                                                            |     41|
|2110  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2537                                                                                  |     32|
|2111  |  sparse_arr_feat_pool1_out_9_U                                          |hls_sparse_fifo_w7_d2_S_386                                                                                            |     41|
|2112  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2536                                                                                  |     32|
|2113  |  sparse_arr_feat_pool1_out_U                                            |hls_sparse_fifo_w7_d2_S_387                                                                                            |   1882|
|2114  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2535                                                                                  |   1872|
|2115  |  sparse_arr_feat_pool2_out_10_U                                         |hls_sparse_fifo_w9_d2_S                                                                                                |     36|
|2116  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2534                                                                                  |     27|
|2117  |  sparse_arr_feat_pool2_out_11_U                                         |hls_sparse_fifo_w9_d2_S_388                                                                                            |     36|
|2118  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2533                                                                                  |     27|
|2119  |  sparse_arr_feat_pool2_out_12_U                                         |hls_sparse_fifo_w9_d2_S_389                                                                                            |     39|
|2120  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2532                                                                                  |     27|
|2121  |  sparse_arr_feat_pool2_out_13_U                                         |hls_sparse_fifo_w9_d2_S_390                                                                                            |     38|
|2122  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2531                                                                                  |     28|
|2123  |  sparse_arr_feat_pool2_out_14_U                                         |hls_sparse_fifo_w9_d2_S_391                                                                                            |     36|
|2124  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2530                                                                                  |     27|
|2125  |  sparse_arr_feat_pool2_out_15_U                                         |hls_sparse_fifo_w9_d2_S_392                                                                                            |     36|
|2126  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2529                                                                                  |     27|
|2127  |  sparse_arr_feat_pool2_out_16_U                                         |hls_sparse_fifo_w9_d2_S_393                                                                                            |     40|
|2128  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2528                                                                                  |     28|
|2129  |  sparse_arr_feat_pool2_out_17_U                                         |hls_sparse_fifo_w9_d2_S_394                                                                                            |     36|
|2130  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2527                                                                                  |     27|
|2131  |  sparse_arr_feat_pool2_out_18_U                                         |hls_sparse_fifo_w9_d2_S_395                                                                                            |     38|
|2132  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2526                                                                                  |     27|
|2133  |  sparse_arr_feat_pool2_out_19_U                                         |hls_sparse_fifo_w9_d2_S_396                                                                                            |     38|
|2134  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2525                                                                                  |     28|
|2135  |  sparse_arr_feat_pool2_out_1_U                                          |hls_sparse_fifo_w9_d2_S_397                                                                                            |     39|
|2136  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2524                                                                                  |     28|
|2137  |  sparse_arr_feat_pool2_out_20_U                                         |hls_sparse_fifo_w9_d2_S_398                                                                                            |     36|
|2138  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2523                                                                                  |     27|
|2139  |  sparse_arr_feat_pool2_out_21_U                                         |hls_sparse_fifo_w9_d2_S_399                                                                                            |     36|
|2140  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2522                                                                                  |     27|
|2141  |  sparse_arr_feat_pool2_out_22_U                                         |hls_sparse_fifo_w9_d2_S_400                                                                                            |     37|
|2142  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2521                                                                                  |     28|
|2143  |  sparse_arr_feat_pool2_out_23_U                                         |hls_sparse_fifo_w9_d2_S_401                                                                                            |     37|
|2144  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2520                                                                                  |     27|
|2145  |  sparse_arr_feat_pool2_out_24_U                                         |hls_sparse_fifo_w9_d2_S_402                                                                                            |     36|
|2146  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2519                                                                                  |     27|
|2147  |  sparse_arr_feat_pool2_out_25_U                                         |hls_sparse_fifo_w9_d2_S_403                                                                                            |     37|
|2148  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2518                                                                                  |     28|
|2149  |  sparse_arr_feat_pool2_out_26_U                                         |hls_sparse_fifo_w9_d2_S_404                                                                                            |     36|
|2150  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2517                                                                                  |     27|
|2151  |  sparse_arr_feat_pool2_out_27_U                                         |hls_sparse_fifo_w9_d2_S_405                                                                                            |     38|
|2152  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2516                                                                                  |     27|
|2153  |  sparse_arr_feat_pool2_out_28_U                                         |hls_sparse_fifo_w9_d2_S_406                                                                                            |     40|
|2154  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2515                                                                                  |     28|
|2155  |  sparse_arr_feat_pool2_out_29_U                                         |hls_sparse_fifo_w9_d2_S_407                                                                                            |     36|
|2156  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2514                                                                                  |     27|
|2157  |  sparse_arr_feat_pool2_out_2_U                                          |hls_sparse_fifo_w9_d2_S_408                                                                                            |     36|
|2158  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2513                                                                                  |     27|
|2159  |  sparse_arr_feat_pool2_out_30_U                                         |hls_sparse_fifo_w9_d2_S_409                                                                                            |     39|
|2160  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2512                                                                                  |     27|
|2161  |  sparse_arr_feat_pool2_out_31_U                                         |hls_sparse_fifo_w9_d2_S_410                                                                                            |     37|
|2162  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2511                                                                                  |     28|
|2163  |  sparse_arr_feat_pool2_out_32_U                                         |hls_sparse_fifo_w9_d2_S_411                                                                                            |     37|
|2164  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2510                                                                                  |     27|
|2165  |  sparse_arr_feat_pool2_out_33_U                                         |hls_sparse_fifo_w9_d2_S_412                                                                                            |     36|
|2166  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2509                                                                                  |     27|
|2167  |  sparse_arr_feat_pool2_out_34_U                                         |hls_sparse_fifo_w9_d2_S_413                                                                                            |     38|
|2168  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2508                                                                                  |     27|
|2169  |  sparse_arr_feat_pool2_out_35_U                                         |hls_sparse_fifo_w9_d2_S_414                                                                                            |     36|
|2170  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2507                                                                                  |     27|
|2171  |  sparse_arr_feat_pool2_out_36_U                                         |hls_sparse_fifo_w9_d2_S_415                                                                                            |     37|
|2172  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2506                                                                                  |     27|
|2173  |  sparse_arr_feat_pool2_out_37_U                                         |hls_sparse_fifo_w9_d2_S_416                                                                                            |     37|
|2174  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2505                                                                                  |     28|
|2175  |  sparse_arr_feat_pool2_out_38_U                                         |hls_sparse_fifo_w9_d2_S_417                                                                                            |     36|
|2176  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2504                                                                                  |     27|
|2177  |  sparse_arr_feat_pool2_out_39_U                                         |hls_sparse_fifo_w9_d2_S_418                                                                                            |     37|
|2178  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2503                                                                                  |     27|
|2179  |  sparse_arr_feat_pool2_out_3_U                                          |hls_sparse_fifo_w9_d2_S_419                                                                                            |     37|
|2180  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2502                                                                                  |     28|
|2181  |  sparse_arr_feat_pool2_out_40_U                                         |hls_sparse_fifo_w9_d2_S_420                                                                                            |     38|
|2182  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2501                                                                                  |     28|
|2183  |  sparse_arr_feat_pool2_out_41_U                                         |hls_sparse_fifo_w9_d2_S_421                                                                                            |     38|
|2184  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2500                                                                                  |     27|
|2185  |  sparse_arr_feat_pool2_out_42_U                                         |hls_sparse_fifo_w9_d2_S_422                                                                                            |     37|
|2186  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2499                                                                                  |     27|
|2187  |  sparse_arr_feat_pool2_out_43_U                                         |hls_sparse_fifo_w9_d2_S_423                                                                                            |     37|
|2188  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2498                                                                                  |     28|
|2189  |  sparse_arr_feat_pool2_out_44_U                                         |hls_sparse_fifo_w9_d2_S_424                                                                                            |     37|
|2190  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2497                                                                                  |     27|
|2191  |  sparse_arr_feat_pool2_out_45_U                                         |hls_sparse_fifo_w9_d2_S_425                                                                                            |     38|
|2192  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2496                                                                                  |     27|
|2193  |  sparse_arr_feat_pool2_out_46_U                                         |hls_sparse_fifo_w9_d2_S_426                                                                                            |     37|
|2194  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2495                                                                                  |     28|
|2195  |  sparse_arr_feat_pool2_out_47_U                                         |hls_sparse_fifo_w9_d2_S_427                                                                                            |     36|
|2196  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2494                                                                                  |     27|
|2197  |  sparse_arr_feat_pool2_out_48_U                                         |hls_sparse_fifo_w9_d2_S_428                                                                                            |     52|
|2198  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2493                                                                                  |     41|
|2199  |  sparse_arr_feat_pool2_out_49_U                                         |hls_sparse_fifo_w9_d2_S_429                                                                                            |     52|
|2200  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2492                                                                                  |     42|
|2201  |  sparse_arr_feat_pool2_out_4_U                                          |hls_sparse_fifo_w9_d2_S_430                                                                                            |     38|
|2202  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2491                                                                                  |     28|
|2203  |  sparse_arr_feat_pool2_out_50_U                                         |hls_sparse_fifo_w9_d2_S_431                                                                                            |     49|
|2204  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2490                                                                                  |     39|
|2205  |  sparse_arr_feat_pool2_out_51_U                                         |hls_sparse_fifo_w9_d2_S_432                                                                                            |     27|
|2206  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2489                                                                                  |     18|
|2207  |  sparse_arr_feat_pool2_out_52_U                                         |hls_sparse_fifo_w9_d2_S_433                                                                                            |     29|
|2208  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2488                                                                                  |     19|
|2209  |  sparse_arr_feat_pool2_out_53_U                                         |hls_sparse_fifo_w9_d2_S_434                                                                                            |     29|
|2210  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2487                                                                                  |     18|
|2211  |  sparse_arr_feat_pool2_out_54_U                                         |hls_sparse_fifo_w9_d2_S_435                                                                                            |     27|
|2212  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2486                                                                                  |     18|
|2213  |  sparse_arr_feat_pool2_out_55_U                                         |hls_sparse_fifo_w9_d2_S_436                                                                                            |     28|
|2214  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2485                                                                                  |     19|
|2215  |  sparse_arr_feat_pool2_out_56_U                                         |hls_sparse_fifo_w9_d2_S_437                                                                                            |     29|
|2216  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2484                                                                                  |     18|
|2217  |  sparse_arr_feat_pool2_out_57_U                                         |hls_sparse_fifo_w9_d2_S_438                                                                                            |     29|
|2218  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2483                                                                                  |     18|
|2219  |  sparse_arr_feat_pool2_out_58_U                                         |hls_sparse_fifo_w9_d2_S_439                                                                                            |     28|
|2220  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2482                                                                                  |     18|
|2221  |  sparse_arr_feat_pool2_out_59_U                                         |hls_sparse_fifo_w9_d2_S_440                                                                                            |     32|
|2222  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2481                                                                                  |     18|
|2223  |  sparse_arr_feat_pool2_out_5_U                                          |hls_sparse_fifo_w9_d2_S_441                                                                                            |     36|
|2224  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2480                                                                                  |     27|
|2225  |  sparse_arr_feat_pool2_out_6_U                                          |hls_sparse_fifo_w9_d2_S_442                                                                                            |     38|
|2226  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2479                                                                                  |     28|
|2227  |  sparse_arr_feat_pool2_out_7_U                                          |hls_sparse_fifo_w9_d2_S_443                                                                                            |     37|
|2228  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2478                                                                                  |     28|
|2229  |  sparse_arr_feat_pool2_out_8_U                                          |hls_sparse_fifo_w9_d2_S_444                                                                                            |     37|
|2230  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2477                                                                                  |     27|
|2231  |  sparse_arr_feat_pool2_out_9_U                                          |hls_sparse_fifo_w9_d2_S_445                                                                                            |     36|
|2232  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_2476                                                                                  |     27|
|2233  |  sparse_arr_feat_pool2_out_U                                            |hls_sparse_fifo_w9_d2_S_446                                                                                            |     38|
|2234  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg                                                                                       |     28|
|2235  |  sparse_arr_feat_reduce_out_10_U                                        |hls_sparse_fifo_w16_d2_S                                                                                               |     87|
|2236  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2475                                                                                 |     77|
|2237  |  sparse_arr_feat_reduce_out_11_U                                        |hls_sparse_fifo_w16_d2_S_447                                                                                           |     87|
|2238  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2474                                                                                 |     77|
|2239  |  sparse_arr_feat_reduce_out_12_U                                        |hls_sparse_fifo_w16_d2_S_448                                                                                           |     87|
|2240  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2473                                                                                 |     77|
|2241  |  sparse_arr_feat_reduce_out_13_U                                        |hls_sparse_fifo_w16_d2_S_449                                                                                           |     86|
|2242  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2472                                                                                 |     77|
|2243  |  sparse_arr_feat_reduce_out_14_U                                        |hls_sparse_fifo_w16_d2_S_450                                                                                           |     87|
|2244  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2471                                                                                 |     77|
|2245  |  sparse_arr_feat_reduce_out_15_U                                        |hls_sparse_fifo_w16_d2_S_451                                                                                           |     87|
|2246  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2470                                                                                 |     77|
|2247  |  sparse_arr_feat_reduce_out_16_U                                        |hls_sparse_fifo_w16_d2_S_452                                                                                           |     87|
|2248  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2469                                                                                 |     77|
|2249  |  sparse_arr_feat_reduce_out_17_U                                        |hls_sparse_fifo_w16_d2_S_453                                                                                           |     86|
|2250  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2468                                                                                 |     77|
|2251  |  sparse_arr_feat_reduce_out_18_U                                        |hls_sparse_fifo_w16_d2_S_454                                                                                           |     87|
|2252  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2467                                                                                 |     77|
|2253  |  sparse_arr_feat_reduce_out_19_U                                        |hls_sparse_fifo_w16_d2_S_455                                                                                           |     88|
|2254  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2466                                                                                 |     77|
|2255  |  sparse_arr_feat_reduce_out_1_U                                         |hls_sparse_fifo_w16_d2_S_456                                                                                           |    101|
|2256  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2465                                                                                 |     91|
|2257  |  sparse_arr_feat_reduce_out_2_U                                         |hls_sparse_fifo_w16_d2_S_457                                                                                           |    100|
|2258  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2464                                                                                 |     91|
|2259  |  sparse_arr_feat_reduce_out_3_U                                         |hls_sparse_fifo_w16_d2_S_458                                                                                           |    103|
|2260  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2463                                                                                 |     94|
|2261  |  sparse_arr_feat_reduce_out_4_U                                         |hls_sparse_fifo_w16_d2_S_459                                                                                           |     88|
|2262  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2462                                                                                 |     77|
|2263  |  sparse_arr_feat_reduce_out_5_U                                         |hls_sparse_fifo_w16_d2_S_460                                                                                           |     87|
|2264  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2461                                                                                 |     77|
|2265  |  sparse_arr_feat_reduce_out_6_U                                         |hls_sparse_fifo_w16_d2_S_461                                                                                           |     86|
|2266  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2460                                                                                 |     77|
|2267  |  sparse_arr_feat_reduce_out_7_U                                         |hls_sparse_fifo_w16_d2_S_462                                                                                           |     86|
|2268  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2459                                                                                 |     77|
|2269  |  sparse_arr_feat_reduce_out_8_U                                         |hls_sparse_fifo_w16_d2_S_463                                                                                           |     86|
|2270  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2458                                                                                 |     77|
|2271  |  sparse_arr_feat_reduce_out_9_U                                         |hls_sparse_fifo_w16_d2_S_464                                                                                           |     86|
|2272  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_2457                                                                                 |     77|
|2273  |  sparse_arr_feat_reduce_out_U                                           |hls_sparse_fifo_w16_d2_S_465                                                                                           |    103|
|2274  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg                                                                                      |     94|
|2275  |  sparse_arr_hash_pool1_out_10_c88_channel_U                             |hls_sparse_fifo_w10_d2_S_466                                                                                           |     87|
|2276  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2456                                                                                 |     76|
|2277  |  sparse_arr_hash_pool1_out_10_c_U                                       |hls_sparse_fifo_w10_d3_S                                                                                               |     38|
|2278  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2455                                                                                 |     25|
|2279  |  sparse_arr_hash_pool1_out_11_c89_channel_U                             |hls_sparse_fifo_w10_d2_S_467                                                                                           |     96|
|2280  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2454                                                                                 |     87|
|2281  |  sparse_arr_hash_pool1_out_11_c_U                                       |hls_sparse_fifo_w10_d3_S_468                                                                                           |     39|
|2282  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2453                                                                                 |     25|
|2283  |  sparse_arr_hash_pool1_out_12_c90_channel_U                             |hls_sparse_fifo_w10_d2_S_469                                                                                           |     83|
|2284  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2452                                                                                 |     74|
|2285  |  sparse_arr_hash_pool1_out_12_c_U                                       |hls_sparse_fifo_w10_d3_S_470                                                                                           |     26|
|2286  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2451                                                                                 |     13|
|2287  |  sparse_arr_hash_pool1_out_13_c91_channel_U                             |hls_sparse_fifo_w10_d2_S_471                                                                                           |     87|
|2288  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2450                                                                                 |     78|
|2289  |  sparse_arr_hash_pool1_out_13_c_U                                       |hls_sparse_fifo_w10_d3_S_472                                                                                           |     27|
|2290  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2449                                                                                 |     13|
|2291  |  sparse_arr_hash_pool1_out_14_c92_channel_U                             |hls_sparse_fifo_w10_d2_S_473                                                                                           |    100|
|2292  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2448                                                                                 |     91|
|2293  |  sparse_arr_hash_pool1_out_14_c_U                                       |hls_sparse_fifo_w10_d3_S_474                                                                                           |     27|
|2294  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2447                                                                                 |     13|
|2295  |  sparse_arr_hash_pool1_out_15_c93_channel_U                             |hls_sparse_fifo_w10_d2_S_475                                                                                           |     98|
|2296  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2446                                                                                 |     89|
|2297  |  sparse_arr_hash_pool1_out_15_c_U                                       |hls_sparse_fifo_w10_d3_S_476                                                                                           |     26|
|2298  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2445                                                                                 |     13|
|2299  |  sparse_arr_hash_pool1_out_16_c94_channel_U                             |hls_sparse_fifo_w10_d2_S_477                                                                                           |    134|
|2300  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2444                                                                                 |    124|
|2301  |  sparse_arr_hash_pool1_out_16_c_U                                       |hls_sparse_fifo_w10_d3_S_478                                                                                           |     26|
|2302  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2443                                                                                 |     13|
|2303  |  sparse_arr_hash_pool1_out_17_c95_channel_U                             |hls_sparse_fifo_w10_d2_S_479                                                                                           |    139|
|2304  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2442                                                                                 |    129|
|2305  |  sparse_arr_hash_pool1_out_17_c_U                                       |hls_sparse_fifo_w10_d3_S_480                                                                                           |     26|
|2306  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2441                                                                                 |     13|
|2307  |  sparse_arr_hash_pool1_out_18_c96_channel_U                             |hls_sparse_fifo_w10_d2_S_481                                                                                           |     78|
|2308  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2440                                                                                 |     69|
|2309  |  sparse_arr_hash_pool1_out_18_c_U                                       |hls_sparse_fifo_w10_d3_S_482                                                                                           |     28|
|2310  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2439                                                                                 |     13|
|2311  |  sparse_arr_hash_pool1_out_19_c97_channel_U                             |hls_sparse_fifo_w10_d2_S_483                                                                                           |     72|
|2312  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2438                                                                                 |     62|
|2313  |  sparse_arr_hash_pool1_out_19_c_U                                       |hls_sparse_fifo_w10_d3_S_484                                                                                           |     27|
|2314  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2437                                                                                 |     13|
|2315  |  sparse_arr_hash_pool1_out_1_c79_channel_U                              |hls_sparse_fifo_w10_d2_S_485                                                                                           |     99|
|2316  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2436                                                                                 |     88|
|2317  |  sparse_arr_hash_pool1_out_1_c_U                                        |hls_sparse_fifo_w10_d3_S_486                                                                                           |     39|
|2318  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2435                                                                                 |     25|
|2319  |  sparse_arr_hash_pool1_out_20_c98_channel_U                             |hls_sparse_fifo_w10_d2_S_487                                                                                           |     78|
|2320  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2434                                                                                 |     67|
|2321  |  sparse_arr_hash_pool1_out_20_c_U                                       |hls_sparse_fifo_w10_d3_S_488                                                                                           |     26|
|2322  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2433                                                                                 |     13|
|2323  |  sparse_arr_hash_pool1_out_21_c99_channel_U                             |hls_sparse_fifo_w10_d2_S_489                                                                                           |     89|
|2324  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2432                                                                                 |     80|
|2325  |  sparse_arr_hash_pool1_out_21_c_U                                       |hls_sparse_fifo_w10_d3_S_490                                                                                           |     26|
|2326  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2431                                                                                 |     13|
|2327  |  sparse_arr_hash_pool1_out_22_c100_channel_U                            |hls_sparse_fifo_w10_d2_S_491                                                                                           |     74|
|2328  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2430                                                                                 |     65|
|2329  |  sparse_arr_hash_pool1_out_22_c_U                                       |hls_sparse_fifo_w10_d3_S_492                                                                                           |     26|
|2330  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2429                                                                                 |     13|
|2331  |  sparse_arr_hash_pool1_out_23_c101_channel_U                            |hls_sparse_fifo_w10_d2_S_493                                                                                           |     90|
|2332  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2428                                                                                 |     80|
|2333  |  sparse_arr_hash_pool1_out_23_c_U                                       |hls_sparse_fifo_w10_d3_S_494                                                                                           |     26|
|2334  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2427                                                                                 |     13|
|2335  |  sparse_arr_hash_pool1_out_24_c102_channel_U                            |hls_sparse_fifo_w10_d2_S_495                                                                                           |     73|
|2336  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2426                                                                                 |     63|
|2337  |  sparse_arr_hash_pool1_out_24_c_U                                       |hls_sparse_fifo_w10_d3_S_496                                                                                           |     26|
|2338  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2425                                                                                 |     13|
|2339  |  sparse_arr_hash_pool1_out_25_c103_channel_U                            |hls_sparse_fifo_w10_d2_S_497                                                                                           |     69|
|2340  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2424                                                                                 |     60|
|2341  |  sparse_arr_hash_pool1_out_25_c_U                                       |hls_sparse_fifo_w10_d3_S_498                                                                                           |     28|
|2342  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2423                                                                                 |     13|
|2343  |  sparse_arr_hash_pool1_out_26_c104_channel_U                            |hls_sparse_fifo_w10_d2_S_499                                                                                           |     70|
|2344  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2422                                                                                 |     61|
|2345  |  sparse_arr_hash_pool1_out_26_c_U                                       |hls_sparse_fifo_w10_d3_S_500                                                                                           |     26|
|2346  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2421                                                                                 |     13|
|2347  |  sparse_arr_hash_pool1_out_27_c105_channel_U                            |hls_sparse_fifo_w10_d2_S_501                                                                                           |     79|
|2348  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2420                                                                                 |     68|
|2349  |  sparse_arr_hash_pool1_out_27_c_U                                       |hls_sparse_fifo_w10_d3_S_502                                                                                           |     26|
|2350  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2419                                                                                 |     13|
|2351  |  sparse_arr_hash_pool1_out_28_c106_channel_U                            |hls_sparse_fifo_w10_d2_S_503                                                                                           |     71|
|2352  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2418                                                                                 |     59|
|2353  |  sparse_arr_hash_pool1_out_28_c_U                                       |hls_sparse_fifo_w10_d3_S_504                                                                                           |     27|
|2354  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2417                                                                                 |     13|
|2355  |  sparse_arr_hash_pool1_out_29_c107_channel_U                            |hls_sparse_fifo_w10_d2_S_505                                                                                           |     82|
|2356  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2416                                                                                 |     73|
|2357  |  sparse_arr_hash_pool1_out_29_c_U                                       |hls_sparse_fifo_w10_d3_S_506                                                                                           |     27|
|2358  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2415                                                                                 |     13|
|2359  |  sparse_arr_hash_pool1_out_2_c80_channel_U                              |hls_sparse_fifo_w10_d2_S_507                                                                                           |    116|
|2360  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2414                                                                                 |    107|
|2361  |  sparse_arr_hash_pool1_out_2_c_U                                        |hls_sparse_fifo_w10_d3_S_508                                                                                           |     39|
|2362  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2413                                                                                 |     25|
|2363  |  sparse_arr_hash_pool1_out_30_c108_channel_U                            |hls_sparse_fifo_w10_d2_S_509                                                                                           |     66|
|2364  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2412                                                                                 |     57|
|2365  |  sparse_arr_hash_pool1_out_30_c_U                                       |hls_sparse_fifo_w10_d3_S_510                                                                                           |     26|
|2366  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2411                                                                                 |     13|
|2367  |  sparse_arr_hash_pool1_out_31_c109_channel_U                            |hls_sparse_fifo_w10_d2_S_511                                                                                           |     93|
|2368  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2410                                                                                 |     82|
|2369  |  sparse_arr_hash_pool1_out_31_c_U                                       |hls_sparse_fifo_w10_d3_S_512                                                                                           |     27|
|2370  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2409                                                                                 |     13|
|2371  |  sparse_arr_hash_pool1_out_32_c110_channel_U                            |hls_sparse_fifo_w10_d2_S_513                                                                                           |     64|
|2372  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2408                                                                                 |     55|
|2373  |  sparse_arr_hash_pool1_out_32_c_U                                       |hls_sparse_fifo_w10_d3_S_514                                                                                           |     26|
|2374  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2407                                                                                 |     13|
|2375  |  sparse_arr_hash_pool1_out_33_c111_channel_U                            |hls_sparse_fifo_w10_d2_S_515                                                                                           |     77|
|2376  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2406                                                                                 |     66|
|2377  |  sparse_arr_hash_pool1_out_33_c_U                                       |hls_sparse_fifo_w10_d3_S_516                                                                                           |     26|
|2378  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2405                                                                                 |     13|
|2379  |  sparse_arr_hash_pool1_out_34_c112_channel_U                            |hls_sparse_fifo_w10_d2_S_517                                                                                           |     62|
|2380  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2404                                                                                 |     53|
|2381  |  sparse_arr_hash_pool1_out_34_c_U                                       |hls_sparse_fifo_w10_d3_S_518                                                                                           |     26|
|2382  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2403                                                                                 |     13|
|2383  |  sparse_arr_hash_pool1_out_35_c113_channel_U                            |hls_sparse_fifo_w10_d2_S_519                                                                                           |     76|
|2384  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2402                                                                                 |     66|
|2385  |  sparse_arr_hash_pool1_out_35_c_U                                       |hls_sparse_fifo_w10_d3_S_520                                                                                           |     26|
|2386  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2401                                                                                 |     13|
|2387  |  sparse_arr_hash_pool1_out_36_c114_channel_U                            |hls_sparse_fifo_w10_d2_S_521                                                                                           |     61|
|2388  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2400                                                                                 |     51|
|2389  |  sparse_arr_hash_pool1_out_36_c_U                                       |hls_sparse_fifo_w10_d3_S_522                                                                                           |     27|
|2390  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2399                                                                                 |     13|
|2391  |  sparse_arr_hash_pool1_out_37_c115_channel_U                            |hls_sparse_fifo_w10_d2_S_523                                                                                           |     82|
|2392  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2398                                                                                 |     72|
|2393  |  sparse_arr_hash_pool1_out_37_c_U                                       |hls_sparse_fifo_w10_d3_S_524                                                                                           |     27|
|2394  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2397                                                                                 |     13|
|2395  |  sparse_arr_hash_pool1_out_38_c116_channel_U                            |hls_sparse_fifo_w10_d2_S_525                                                                                           |     58|
|2396  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2396                                                                                 |     49|
|2397  |  sparse_arr_hash_pool1_out_38_c_U                                       |hls_sparse_fifo_w10_d3_S_526                                                                                           |     26|
|2398  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2395                                                                                 |     13|
|2399  |  sparse_arr_hash_pool1_out_39_c117_channel_U                            |hls_sparse_fifo_w10_d2_S_527                                                                                           |     80|
|2400  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2394                                                                                 |     71|
|2401  |  sparse_arr_hash_pool1_out_39_c_U                                       |hls_sparse_fifo_w10_d3_S_528                                                                                           |     26|
|2402  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2393                                                                                 |     13|
|2403  |  sparse_arr_hash_pool1_out_3_c81_channel_U                              |hls_sparse_fifo_w10_d2_S_529                                                                                           |    103|
|2404  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2392                                                                                 |     94|
|2405  |  sparse_arr_hash_pool1_out_3_c_U                                        |hls_sparse_fifo_w10_d3_S_530                                                                                           |     38|
|2406  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2391                                                                                 |     25|
|2407  |  sparse_arr_hash_pool1_out_4_c82_channel_U                              |hls_sparse_fifo_w10_d2_S_531                                                                                           |    122|
|2408  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2390                                                                                 |    110|
|2409  |  sparse_arr_hash_pool1_out_4_c_U                                        |hls_sparse_fifo_w10_d3_S_532                                                                                           |     38|
|2410  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2389                                                                                 |     25|
|2411  |  sparse_arr_hash_pool1_out_5_c83_channel_U                              |hls_sparse_fifo_w10_d2_S_533                                                                                           |    105|
|2412  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2388                                                                                 |     95|
|2413  |  sparse_arr_hash_pool1_out_5_c_U                                        |hls_sparse_fifo_w10_d3_S_534                                                                                           |     38|
|2414  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2387                                                                                 |     25|
|2415  |  sparse_arr_hash_pool1_out_6_c84_channel_U                              |hls_sparse_fifo_w10_d2_S_535                                                                                           |     98|
|2416  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2386                                                                                 |     88|
|2417  |  sparse_arr_hash_pool1_out_6_c_U                                        |hls_sparse_fifo_w10_d3_S_536                                                                                           |     40|
|2418  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2385                                                                                 |     25|
|2419  |  sparse_arr_hash_pool1_out_7_c85_channel_U                              |hls_sparse_fifo_w10_d2_S_537                                                                                           |    109|
|2420  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2384                                                                                 |    100|
|2421  |  sparse_arr_hash_pool1_out_7_c_U                                        |hls_sparse_fifo_w10_d3_S_538                                                                                           |     38|
|2422  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2383                                                                                 |     25|
|2423  |  sparse_arr_hash_pool1_out_8_c86_channel_U                              |hls_sparse_fifo_w10_d2_S_539                                                                                           |    140|
|2424  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2382                                                                                 |    131|
|2425  |  sparse_arr_hash_pool1_out_8_c_U                                        |hls_sparse_fifo_w10_d3_S_540                                                                                           |    135|
|2426  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2381                                                                                 |     25|
|2427  |  sparse_arr_hash_pool1_out_9_c87_channel_U                              |hls_sparse_fifo_w10_d2_S_541                                                                                           |    149|
|2428  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2380                                                                                 |    139|
|2429  |  sparse_arr_hash_pool1_out_9_c_U                                        |hls_sparse_fifo_w10_d3_S_542                                                                                           |     38|
|2430  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_2379                                                                                 |     25|
|2431  |  sparse_arr_hash_pool1_out_c78_channel_U                                |hls_sparse_fifo_w10_d2_S_543                                                                                           |    116|
|2432  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg                                                                                      |    107|
|2433  |  sparse_arr_hash_pool1_out_c_U                                          |hls_sparse_fifo_w10_d3_S_544                                                                                           |     38|
|2434  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg                                                                                      |     25|
|2435  |  sparse_arr_hash_pool2_out_10_U                                         |hls_sparse_fifo_w7_d2_S_545                                                                                            |     29|
|2436  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2378                                                                                  |     18|
|2437  |  sparse_arr_hash_pool2_out_11_U                                         |hls_sparse_fifo_w7_d2_S_546                                                                                            |     28|
|2438  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2377                                                                                  |     19|
|2439  |  sparse_arr_hash_pool2_out_12_U                                         |hls_sparse_fifo_w7_d2_S_547                                                                                            |     28|
|2440  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2376                                                                                  |     18|
|2441  |  sparse_arr_hash_pool2_out_13_U                                         |hls_sparse_fifo_w7_d2_S_548                                                                                            |     28|
|2442  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2375                                                                                  |     19|
|2443  |  sparse_arr_hash_pool2_out_14_U                                         |hls_sparse_fifo_w7_d2_S_549                                                                                            |     27|
|2444  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2374                                                                                  |     18|
|2445  |  sparse_arr_hash_pool2_out_15_U                                         |hls_sparse_fifo_w7_d2_S_550                                                                                            |     28|
|2446  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2373                                                                                  |     19|
|2447  |  sparse_arr_hash_pool2_out_16_U                                         |hls_sparse_fifo_w7_d2_S_551                                                                                            |     32|
|2448  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2372                                                                                  |     21|
|2449  |  sparse_arr_hash_pool2_out_17_U                                         |hls_sparse_fifo_w7_d2_S_552                                                                                            |     31|
|2450  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2371                                                                                  |     21|
|2451  |  sparse_arr_hash_pool2_out_18_U                                         |hls_sparse_fifo_w7_d2_S_553                                                                                            |     30|
|2452  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2370                                                                                  |     21|
|2453  |  sparse_arr_hash_pool2_out_19_U                                         |hls_sparse_fifo_w7_d2_S_554                                                                                            |     30|
|2454  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2369                                                                                  |     21|
|2455  |  sparse_arr_hash_pool2_out_1_U                                          |hls_sparse_fifo_w7_d2_S_555                                                                                            |     32|
|2456  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2368                                                                                  |     21|
|2457  |  sparse_arr_hash_pool2_out_20_U                                         |hls_sparse_fifo_w7_d2_S_556                                                                                            |     31|
|2458  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2367                                                                                  |     21|
|2459  |  sparse_arr_hash_pool2_out_21_U                                         |hls_sparse_fifo_w7_d2_S_557                                                                                            |     30|
|2460  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2366                                                                                  |     21|
|2461  |  sparse_arr_hash_pool2_out_22_U                                         |hls_sparse_fifo_w7_d2_S_558                                                                                            |     32|
|2462  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2365                                                                                  |     21|
|2463  |  sparse_arr_hash_pool2_out_23_U                                         |hls_sparse_fifo_w7_d2_S_559                                                                                            |     31|
|2464  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2364                                                                                  |     21|
|2465  |  sparse_arr_hash_pool2_out_24_U                                         |hls_sparse_fifo_w7_d2_S_560                                                                                            |     30|
|2466  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2363                                                                                  |     21|
|2467  |  sparse_arr_hash_pool2_out_25_U                                         |hls_sparse_fifo_w7_d2_S_561                                                                                            |     30|
|2468  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2362                                                                                  |     21|
|2469  |  sparse_arr_hash_pool2_out_26_U                                         |hls_sparse_fifo_w7_d2_S_562                                                                                            |     28|
|2470  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2361                                                                                  |     18|
|2471  |  sparse_arr_hash_pool2_out_27_U                                         |hls_sparse_fifo_w7_d2_S_563                                                                                            |     30|
|2472  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2360                                                                                  |     19|
|2473  |  sparse_arr_hash_pool2_out_28_U                                         |hls_sparse_fifo_w7_d2_S_564                                                                                            |     27|
|2474  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2359                                                                                  |     18|
|2475  |  sparse_arr_hash_pool2_out_29_U                                         |hls_sparse_fifo_w7_d2_S_565                                                                                            |     30|
|2476  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2358                                                                                  |     19|
|2477  |  sparse_arr_hash_pool2_out_2_U                                          |hls_sparse_fifo_w7_d2_S_566                                                                                            |     31|
|2478  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2357                                                                                  |     21|
|2479  |  sparse_arr_hash_pool2_out_30_U                                         |hls_sparse_fifo_w7_d2_S_567                                                                                            |     29|
|2480  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2356                                                                                  |     18|
|2481  |  sparse_arr_hash_pool2_out_31_U                                         |hls_sparse_fifo_w7_d2_S_568                                                                                            |     29|
|2482  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2355                                                                                  |     19|
|2483  |  sparse_arr_hash_pool2_out_32_U                                         |hls_sparse_fifo_w7_d2_S_569                                                                                            |     30|
|2484  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2354                                                                                  |     19|
|2485  |  sparse_arr_hash_pool2_out_33_U                                         |hls_sparse_fifo_w7_d2_S_570                                                                                            |     31|
|2486  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2353                                                                                  |     21|
|2487  |  sparse_arr_hash_pool2_out_34_U                                         |hls_sparse_fifo_w7_d2_S_571                                                                                            |     26|
|2488  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2352                                                                                  |     16|
|2489  |  sparse_arr_hash_pool2_out_35_U                                         |hls_sparse_fifo_w7_d2_S_572                                                                                            |     25|
|2490  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2351                                                                                  |     16|
|2491  |  sparse_arr_hash_pool2_out_36_U                                         |hls_sparse_fifo_w7_d2_S_573                                                                                            |     25|
|2492  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2350                                                                                  |     16|
|2493  |  sparse_arr_hash_pool2_out_37_U                                         |hls_sparse_fifo_w7_d2_S_574                                                                                            |     26|
|2494  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2349                                                                                  |     16|
|2495  |  sparse_arr_hash_pool2_out_38_U                                         |hls_sparse_fifo_w7_d2_S_575                                                                                            |     26|
|2496  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2348                                                                                  |     16|
|2497  |  sparse_arr_hash_pool2_out_39_U                                         |hls_sparse_fifo_w7_d2_S_576                                                                                            |     25|
|2498  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2347                                                                                  |     16|
|2499  |  sparse_arr_hash_pool2_out_3_U                                          |hls_sparse_fifo_w7_d2_S_577                                                                                            |     31|
|2500  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2346                                                                                  |     21|
|2501  |  sparse_arr_hash_pool2_out_4_U                                          |hls_sparse_fifo_w7_d2_S_578                                                                                            |     30|
|2502  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2345                                                                                  |     21|
|2503  |  sparse_arr_hash_pool2_out_5_U                                          |hls_sparse_fifo_w7_d2_S_579                                                                                            |     30|
|2504  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2344                                                                                  |     21|
|2505  |  sparse_arr_hash_pool2_out_6_U                                          |hls_sparse_fifo_w7_d2_S_580                                                                                            |     30|
|2506  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2343                                                                                  |     21|
|2507  |  sparse_arr_hash_pool2_out_7_U                                          |hls_sparse_fifo_w7_d2_S_581                                                                                            |     31|
|2508  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2342                                                                                  |     21|
|2509  |  sparse_arr_hash_pool2_out_8_U                                          |hls_sparse_fifo_w7_d2_S_582                                                                                            |     31|
|2510  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2341                                                                                  |     21|
|2511  |  sparse_arr_hash_pool2_out_9_U                                          |hls_sparse_fifo_w7_d2_S_583                                                                                            |     30|
|2512  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_2340                                                                                  |     21|
|2513  |  sparse_arr_hash_pool2_out_U                                            |hls_sparse_fifo_w7_d2_S_584                                                                                            |     31|
|2514  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg                                                                                       |     21|
|2515  |  sparse_arr_hash_reduce_out_10_c48_channel_U                            |hls_sparse_fifo_w6_d2_S_585                                                                                            |     90|
|2516  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2339                                                                                  |     78|
|2517  |  sparse_arr_hash_reduce_out_10_c_U                                      |hls_sparse_fifo_w6_d3_S                                                                                                |     22|
|2518  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2338                                                                                  |      9|
|2519  |  sparse_arr_hash_reduce_out_11_c49_channel_U                            |hls_sparse_fifo_w6_d2_S_586                                                                                            |     95|
|2520  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2337                                                                                  |     86|
|2521  |  sparse_arr_hash_reduce_out_11_c_U                                      |hls_sparse_fifo_w6_d3_S_587                                                                                            |     22|
|2522  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2336                                                                                  |      9|
|2523  |  sparse_arr_hash_reduce_out_12_c50_channel_U                            |hls_sparse_fifo_w6_d2_S_588                                                                                            |     58|
|2524  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2335                                                                                  |     47|
|2525  |  sparse_arr_hash_reduce_out_12_c_U                                      |hls_sparse_fifo_w6_d3_S_589                                                                                            |     22|
|2526  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2334                                                                                  |      9|
|2527  |  sparse_arr_hash_reduce_out_13_c51_channel_U                            |hls_sparse_fifo_w6_d2_S_590                                                                                            |     83|
|2528  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2333                                                                                  |     73|
|2529  |  sparse_arr_hash_reduce_out_13_c_U                                      |hls_sparse_fifo_w6_d3_S_591                                                                                            |     23|
|2530  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2332                                                                                  |      9|
|2531  |  sparse_arr_hash_reduce_out_14_c52_channel_U                            |hls_sparse_fifo_w6_d2_S_592                                                                                            |     94|
|2532  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2331                                                                                  |     85|
|2533  |  sparse_arr_hash_reduce_out_14_c_U                                      |hls_sparse_fifo_w6_d3_S_593                                                                                            |     22|
|2534  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2330                                                                                  |      9|
|2535  |  sparse_arr_hash_reduce_out_15_c53_channel_U                            |hls_sparse_fifo_w6_d2_S_594                                                                                            |    102|
|2536  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2329                                                                                  |     93|
|2537  |  sparse_arr_hash_reduce_out_15_c_U                                      |hls_sparse_fifo_w6_d3_S_595                                                                                            |     22|
|2538  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2328                                                                                  |      9|
|2539  |  sparse_arr_hash_reduce_out_16_c54_channel_U                            |hls_sparse_fifo_w6_d2_S_596                                                                                            |     77|
|2540  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2327                                                                                  |     66|
|2541  |  sparse_arr_hash_reduce_out_16_c_U                                      |hls_sparse_fifo_w6_d3_S_597                                                                                            |     22|
|2542  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2326                                                                                  |      9|
|2543  |  sparse_arr_hash_reduce_out_17_c55_channel_U                            |hls_sparse_fifo_w6_d2_S_598                                                                                            |     79|
|2544  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2325                                                                                  |     70|
|2545  |  sparse_arr_hash_reduce_out_17_c_U                                      |hls_sparse_fifo_w6_d3_S_599                                                                                            |     22|
|2546  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2324                                                                                  |      9|
|2547  |  sparse_arr_hash_reduce_out_18_c56_channel_U                            |hls_sparse_fifo_w6_d2_S_600                                                                                            |     81|
|2548  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2323                                                                                  |     71|
|2549  |  sparse_arr_hash_reduce_out_18_c_U                                      |hls_sparse_fifo_w6_d3_S_601                                                                                            |     22|
|2550  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2322                                                                                  |      9|
|2551  |  sparse_arr_hash_reduce_out_19_c57_channel_U                            |hls_sparse_fifo_w6_d2_S_602                                                                                            |     67|
|2552  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2321                                                                                  |     57|
|2553  |  sparse_arr_hash_reduce_out_19_c_U                                      |hls_sparse_fifo_w6_d3_S_603                                                                                            |     23|
|2554  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2320                                                                                  |      9|
|2555  |  sparse_arr_hash_reduce_out_1_c39_channel_U                             |hls_sparse_fifo_w6_d2_S_604                                                                                            |    189|
|2556  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2319                                                                                  |    179|
|2557  |  sparse_arr_hash_reduce_out_1_c_U                                       |hls_sparse_fifo_w6_d3_S_605                                                                                            |     33|
|2558  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2318                                                                                  |     20|
|2559  |  sparse_arr_hash_reduce_out_20_c58_channel_U                            |hls_sparse_fifo_w6_d2_S_606                                                                                            |     67|
|2560  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2317                                                                                  |     57|
|2561  |  sparse_arr_hash_reduce_out_20_c_U                                      |hls_sparse_fifo_w6_d3_S_607                                                                                            |     23|
|2562  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2316                                                                                  |      9|
|2563  |  sparse_arr_hash_reduce_out_21_c59_channel_U                            |hls_sparse_fifo_w6_d2_S_608                                                                                            |     81|
|2564  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2315                                                                                  |     71|
|2565  |  sparse_arr_hash_reduce_out_21_c_U                                      |hls_sparse_fifo_w6_d3_S_609                                                                                            |     22|
|2566  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2314                                                                                  |      9|
|2567  |  sparse_arr_hash_reduce_out_22_c60_channel_U                            |hls_sparse_fifo_w6_d2_S_610                                                                                            |     86|
|2568  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2313                                                                                  |     77|
|2569  |  sparse_arr_hash_reduce_out_22_c_U                                      |hls_sparse_fifo_w6_d3_S_611                                                                                            |     22|
|2570  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2312                                                                                  |      9|
|2571  |  sparse_arr_hash_reduce_out_23_c61_channel_U                            |hls_sparse_fifo_w6_d2_S_612                                                                                            |     75|
|2572  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2311                                                                                  |     65|
|2573  |  sparse_arr_hash_reduce_out_23_c_U                                      |hls_sparse_fifo_w6_d3_S_613                                                                                            |     22|
|2574  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2310                                                                                  |      9|
|2575  |  sparse_arr_hash_reduce_out_24_c62_channel_U                            |hls_sparse_fifo_w6_d2_S_614                                                                                            |     72|
|2576  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2309                                                                                  |     62|
|2577  |  sparse_arr_hash_reduce_out_24_c_U                                      |hls_sparse_fifo_w6_d3_S_615                                                                                            |     22|
|2578  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2308                                                                                  |      9|
|2579  |  sparse_arr_hash_reduce_out_25_c63_channel_U                            |hls_sparse_fifo_w6_d2_S_616                                                                                            |     73|
|2580  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2307                                                                                  |     64|
|2581  |  sparse_arr_hash_reduce_out_25_c_U                                      |hls_sparse_fifo_w6_d3_S_617                                                                                            |     24|
|2582  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2306                                                                                  |      9|
|2583  |  sparse_arr_hash_reduce_out_26_c64_channel_U                            |hls_sparse_fifo_w6_d2_S_618                                                                                            |     57|
|2584  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2305                                                                                  |     48|
|2585  |  sparse_arr_hash_reduce_out_26_c_U                                      |hls_sparse_fifo_w6_d3_S_619                                                                                            |     23|
|2586  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2304                                                                                  |      9|
|2587  |  sparse_arr_hash_reduce_out_27_c65_channel_U                            |hls_sparse_fifo_w6_d2_S_620                                                                                            |     56|
|2588  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2303                                                                                  |     45|
|2589  |  sparse_arr_hash_reduce_out_27_c_U                                      |hls_sparse_fifo_w6_d3_S_621                                                                                            |     22|
|2590  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2302                                                                                  |      9|
|2591  |  sparse_arr_hash_reduce_out_28_c66_channel_U                            |hls_sparse_fifo_w6_d2_S_622                                                                                            |     91|
|2592  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2301                                                                                  |     80|
|2593  |  sparse_arr_hash_reduce_out_28_c_U                                      |hls_sparse_fifo_w6_d3_S_623                                                                                            |     22|
|2594  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2300                                                                                  |      9|
|2595  |  sparse_arr_hash_reduce_out_29_c67_channel_U                            |hls_sparse_fifo_w6_d2_S_624                                                                                            |     62|
|2596  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2299                                                                                  |     53|
|2597  |  sparse_arr_hash_reduce_out_29_c_U                                      |hls_sparse_fifo_w6_d3_S_625                                                                                            |     22|
|2598  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2298                                                                                  |      9|
|2599  |  sparse_arr_hash_reduce_out_2_c40_channel_U                             |hls_sparse_fifo_w6_d2_S_626                                                                                            |    192|
|2600  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2297                                                                                  |    183|
|2601  |  sparse_arr_hash_reduce_out_2_c_U                                       |hls_sparse_fifo_w6_d3_S_627                                                                                            |     34|
|2602  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2296                                                                                  |     20|
|2603  |  sparse_arr_hash_reduce_out_30_c68_channel_U                            |hls_sparse_fifo_w6_d2_S_628                                                                                            |     88|
|2604  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2295                                                                                  |     79|
|2605  |  sparse_arr_hash_reduce_out_30_c_U                                      |hls_sparse_fifo_w6_d3_S_629                                                                                            |     22|
|2606  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2294                                                                                  |      9|
|2607  |  sparse_arr_hash_reduce_out_31_c69_channel_U                            |hls_sparse_fifo_w6_d2_S_630                                                                                            |     53|
|2608  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2293                                                                                  |     43|
|2609  |  sparse_arr_hash_reduce_out_31_c_U                                      |hls_sparse_fifo_w6_d3_S_631                                                                                            |     23|
|2610  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2292                                                                                  |      9|
|2611  |  sparse_arr_hash_reduce_out_32_c70_channel_U                            |hls_sparse_fifo_w6_d2_S_632                                                                                            |     91|
|2612  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2291                                                                                  |     80|
|2613  |  sparse_arr_hash_reduce_out_32_c_U                                      |hls_sparse_fifo_w6_d3_S_633                                                                                            |     24|
|2614  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2290                                                                                  |      9|
|2615  |  sparse_arr_hash_reduce_out_33_c71_channel_U                            |hls_sparse_fifo_w6_d2_S_634                                                                                            |     59|
|2616  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2289                                                                                  |     49|
|2617  |  sparse_arr_hash_reduce_out_33_c_U                                      |hls_sparse_fifo_w6_d3_S_635                                                                                            |     22|
|2618  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2288                                                                                  |      9|
|2619  |  sparse_arr_hash_reduce_out_34_c72_channel_U                            |hls_sparse_fifo_w6_d2_S_636                                                                                            |     79|
|2620  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2287                                                                                  |     70|
|2621  |  sparse_arr_hash_reduce_out_34_c_U                                      |hls_sparse_fifo_w6_d3_S_637                                                                                            |     22|
|2622  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2286                                                                                  |      9|
|2623  |  sparse_arr_hash_reduce_out_35_c73_channel_U                            |hls_sparse_fifo_w6_d2_S_638                                                                                            |     71|
|2624  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2285                                                                                  |     61|
|2625  |  sparse_arr_hash_reduce_out_35_c_U                                      |hls_sparse_fifo_w6_d3_S_639                                                                                            |     22|
|2626  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2284                                                                                  |      9|
|2627  |  sparse_arr_hash_reduce_out_36_c74_channel_U                            |hls_sparse_fifo_w6_d2_S_640                                                                                            |     83|
|2628  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2283                                                                                  |     73|
|2629  |  sparse_arr_hash_reduce_out_36_c_U                                      |hls_sparse_fifo_w6_d3_S_641                                                                                            |     22|
|2630  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2282                                                                                  |      9|
|2631  |  sparse_arr_hash_reduce_out_37_c75_channel_U                            |hls_sparse_fifo_w6_d2_S_642                                                                                            |     80|
|2632  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2281                                                                                  |     69|
|2633  |  sparse_arr_hash_reduce_out_37_c_U                                      |hls_sparse_fifo_w6_d3_S_643                                                                                            |     23|
|2634  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2280                                                                                  |      9|
|2635  |  sparse_arr_hash_reduce_out_38_c76_channel_U                            |hls_sparse_fifo_w6_d2_S_644                                                                                            |     87|
|2636  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2279                                                                                  |     78|
|2637  |  sparse_arr_hash_reduce_out_38_c_U                                      |hls_sparse_fifo_w6_d3_S_645                                                                                            |     23|
|2638  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2278                                                                                  |      9|
|2639  |  sparse_arr_hash_reduce_out_39_c77_channel_U                            |hls_sparse_fifo_w6_d2_S_646                                                                                            |     82|
|2640  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2277                                                                                  |     72|
|2641  |  sparse_arr_hash_reduce_out_39_c_U                                      |hls_sparse_fifo_w6_d3_S_647                                                                                            |     22|
|2642  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2276                                                                                  |      9|
|2643  |  sparse_arr_hash_reduce_out_3_c41_channel_U                             |hls_sparse_fifo_w6_d2_S_648                                                                                            |    187|
|2644  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2275                                                                                  |    176|
|2645  |  sparse_arr_hash_reduce_out_3_c_U                                       |hls_sparse_fifo_w6_d3_S_649                                                                                            |     33|
|2646  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2274                                                                                  |     20|
|2647  |  sparse_arr_hash_reduce_out_4_c42_channel_U                             |hls_sparse_fifo_w6_d2_S_650                                                                                            |    188|
|2648  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2273                                                                                  |    179|
|2649  |  sparse_arr_hash_reduce_out_4_c_U                                       |hls_sparse_fifo_w6_d3_S_651                                                                                            |     34|
|2650  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2272                                                                                  |     20|
|2651  |  sparse_arr_hash_reduce_out_5_c43_channel_U                             |hls_sparse_fifo_w6_d2_S_652                                                                                            |    208|
|2652  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2271                                                                                  |    198|
|2653  |  sparse_arr_hash_reduce_out_5_c_U                                       |hls_sparse_fifo_w6_d3_S_653                                                                                            |     33|
|2654  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2270                                                                                  |     20|
|2655  |  sparse_arr_hash_reduce_out_6_c44_channel_U                             |hls_sparse_fifo_w6_d2_S_654                                                                                            |     97|
|2656  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2269                                                                                  |     87|
|2657  |  sparse_arr_hash_reduce_out_6_c_U                                       |hls_sparse_fifo_w6_d3_S_655                                                                                            |     33|
|2658  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2268                                                                                  |     20|
|2659  |  sparse_arr_hash_reduce_out_7_c45_channel_U                             |hls_sparse_fifo_w6_d2_S_656                                                                                            |    129|
|2660  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2267                                                                                  |    119|
|2661  |  sparse_arr_hash_reduce_out_7_c_U                                       |hls_sparse_fifo_w6_d3_S_657                                                                                            |     33|
|2662  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2266                                                                                  |     20|
|2663  |  sparse_arr_hash_reduce_out_8_c46_channel_U                             |hls_sparse_fifo_w6_d2_S_658                                                                                            |     69|
|2664  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2265                                                                                  |     60|
|2665  |  sparse_arr_hash_reduce_out_8_c_U                                       |hls_sparse_fifo_w6_d3_S_659                                                                                            |     34|
|2666  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2264                                                                                  |     19|
|2667  |  sparse_arr_hash_reduce_out_9_c47_channel_U                             |hls_sparse_fifo_w6_d2_S_660                                                                                            |     90|
|2668  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_2263                                                                                  |     79|
|2669  |  sparse_arr_hash_reduce_out_9_c_U                                       |hls_sparse_fifo_w6_d3_S_661                                                                                            |     33|
|2670  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_2262                                                                                  |     19|
|2671  |  sparse_arr_hash_reduce_out_c38_channel_U                               |hls_sparse_fifo_w6_d2_S_662                                                                                            |    145|
|2672  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg                                                                                       |    136|
|2673  |  sparse_arr_hash_reduce_out_c_U                                         |hls_sparse_fifo_w6_d3_S_663                                                                                            |     33|
|2674  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg                                                                                       |     20|
|2675  |  sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0     |hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s                                           |  46880|
|2676  |    mul_16s_6s_22_1_1_U10                                                |hls_sparse_mul_16s_6s_22_1_1                                                                                           |     18|
|2677  |    mul_16s_6s_22_1_1_U100                                               |hls_sparse_mul_16s_6s_22_1_1_1883                                                                                      |     24|
|2678  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__123     |      8|
|2679  |    mul_16s_6s_22_1_1_U101                                               |hls_sparse_mul_16s_6s_22_1_1_1884                                                                                      |      7|
|2680  |    mul_16s_6s_22_1_1_U102                                               |hls_sparse_mul_16s_6s_22_1_1_1885                                                                                      |     17|
|2681  |    mul_16s_6s_22_1_1_U103                                               |hls_sparse_mul_16s_6s_22_1_1_1886                                                                                      |     17|
|2682  |    mul_16s_6s_22_1_1_U104                                               |hls_sparse_mul_16s_6s_22_1_1_1887                                                                                      |     14|
|2683  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__18      |      8|
|2684  |    mul_16s_6s_22_1_1_U105                                               |hls_sparse_mul_16s_6s_22_1_1_1888                                                                                      |     14|
|2685  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__179     |      8|
|2686  |    mul_16s_6s_22_1_1_U106                                               |hls_sparse_mul_16s_6s_22_1_1_1889                                                                                      |     24|
|2687  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__299     |      8|
|2688  |    mul_16s_6s_22_1_1_U107                                               |hls_sparse_mul_16s_6s_22_1_1_1890                                                                                      |      7|
|2689  |    mul_16s_6s_22_1_1_U108                                               |hls_sparse_mul_16s_6s_22_1_1_1891                                                                                      |     14|
|2690  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__6       |      8|
|2691  |    mul_16s_6s_22_1_1_U109                                               |hls_sparse_mul_16s_6s_22_1_1_1892                                                                                      |     17|
|2692  |    mul_16s_6s_22_1_1_U11                                                |hls_sparse_mul_16s_6s_22_1_1_1893                                                                                      |     18|
|2693  |    mul_16s_6s_22_1_1_U110                                               |hls_sparse_mul_16s_6s_22_1_1_1894                                                                                      |     14|
|2694  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__82      |      8|
|2695  |    mul_16s_6s_22_1_1_U111                                               |hls_sparse_mul_16s_6s_22_1_1_1895                                                                                      |     14|
|2696  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__251     |      8|
|2697  |    mul_16s_6s_22_1_1_U112                                               |hls_sparse_mul_16s_6s_22_1_1_1896                                                                                      |     24|
|2698  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__146     |      8|
|2699  |    mul_16s_6s_22_1_1_U113                                               |hls_sparse_mul_16s_6s_22_1_1_1897                                                                                      |     14|
|2700  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__44      |      8|
|2701  |    mul_16s_6s_22_1_1_U114                                               |hls_sparse_mul_16s_6s_22_1_1_1898                                                                                      |     14|
|2702  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__214     |      8|
|2703  |    mul_16s_6s_22_1_1_U115                                               |hls_sparse_mul_16s_6s_22_1_1_1899                                                                                      |     24|
|2704  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__124     |      8|
|2705  |    mul_16s_6s_22_1_1_U116                                               |hls_sparse_mul_16s_6s_22_1_1_1900                                                                                      |     14|
|2706  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__101     |      8|
|2707  |    mul_16s_6s_22_1_1_U117                                               |hls_sparse_mul_16s_6s_22_1_1_1901                                                                                      |     14|
|2708  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__294     |      8|
|2709  |    mul_16s_6s_22_1_1_U118                                               |hls_sparse_mul_16s_6s_22_1_1_1902                                                                                      |     24|
|2710  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__167     |      8|
|2711  |    mul_16s_6s_22_1_1_U119                                               |hls_sparse_mul_16s_6s_22_1_1_1903                                                                                      |      7|
|2712  |    mul_16s_6s_22_1_1_U12                                                |hls_sparse_mul_16s_6s_22_1_1_1904                                                                                      |     18|
|2713  |    mul_16s_6s_22_1_1_U120                                               |hls_sparse_mul_16s_6s_22_1_1_1905                                                                                      |     14|
|2714  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__239     |      8|
|2715  |    mul_16s_6s_22_1_1_U121                                               |hls_sparse_mul_16s_6s_22_1_1_1906                                                                                      |     24|
|2716  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__228     |      8|
|2717  |    mul_16s_6s_22_1_1_U122                                               |hls_sparse_mul_16s_6s_22_1_1_1907                                                                                      |     14|
|2718  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__50      |      8|
|2719  |    mul_16s_6s_22_1_1_U123                                               |hls_sparse_mul_16s_6s_22_1_1_1908                                                                                      |     24|
|2720  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__196     |      8|
|2721  |    mul_16s_6s_22_1_1_U124                                               |hls_sparse_mul_16s_6s_22_1_1_1909                                                                                      |     24|
|2722  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__3       |      8|
|2723  |    mul_16s_6s_22_1_1_U125                                               |hls_sparse_mul_16s_6s_22_1_1_1910                                                                                      |     14|
|2724  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__89      |      8|
|2725  |    mul_16s_6s_22_1_1_U126                                               |hls_sparse_mul_16s_6s_22_1_1_1911                                                                                      |     14|
|2726  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__87      |      8|
|2727  |    mul_16s_6s_22_1_1_U127                                               |hls_sparse_mul_16s_6s_22_1_1_1912                                                                                      |     24|
|2728  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__269     |      8|
|2729  |    mul_16s_6s_22_1_1_U128                                               |hls_sparse_mul_16s_6s_22_1_1_1913                                                                                      |     14|
|2730  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__223     |      8|
|2731  |    mul_16s_6s_22_1_1_U129                                               |hls_sparse_mul_16s_6s_22_1_1_1914                                                                                      |     14|
|2732  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__199     |      8|
|2733  |    mul_16s_6s_22_1_1_U13                                                |hls_sparse_mul_16s_6s_22_1_1_1915                                                                                      |     18|
|2734  |    mul_16s_6s_22_1_1_U130                                               |hls_sparse_mul_16s_6s_22_1_1_1916                                                                                      |     17|
|2735  |    mul_16s_6s_22_1_1_U131                                               |hls_sparse_mul_16s_6s_22_1_1_1917                                                                                      |     14|
|2736  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__27      |      8|
|2737  |    mul_16s_6s_22_1_1_U132                                               |hls_sparse_mul_16s_6s_22_1_1_1918                                                                                      |     14|
|2738  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__202     |      8|
|2739  |    mul_16s_6s_22_1_1_U133                                               |hls_sparse_mul_16s_6s_22_1_1_1919                                                                                      |     24|
|2740  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__222     |      8|
|2741  |    mul_16s_6s_22_1_1_U134                                               |hls_sparse_mul_16s_6s_22_1_1_1920                                                                                      |     14|
|2742  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__193     |      8|
|2743  |    mul_16s_6s_22_1_1_U135                                               |hls_sparse_mul_16s_6s_22_1_1_1921                                                                                      |     14|
|2744  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__99      |      8|
|2745  |    mul_16s_6s_22_1_1_U136                                               |hls_sparse_mul_16s_6s_22_1_1_1922                                                                                      |     24|
|2746  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__120     |      8|
|2747  |    mul_16s_6s_22_1_1_U137                                               |hls_sparse_mul_16s_6s_22_1_1_1923                                                                                      |     14|
|2748  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__280     |      8|
|2749  |    mul_16s_6s_22_1_1_U138                                               |hls_sparse_mul_16s_6s_22_1_1_1924                                                                                      |     14|
|2750  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__114     |      8|
|2751  |    mul_16s_6s_22_1_1_U139                                               |hls_sparse_mul_16s_6s_22_1_1_1925                                                                                      |     17|
|2752  |    mul_16s_6s_22_1_1_U14                                                |hls_sparse_mul_16s_6s_22_1_1_1926                                                                                      |     18|
|2753  |    mul_16s_6s_22_1_1_U140                                               |hls_sparse_mul_16s_6s_22_1_1_1927                                                                                      |     14|
|2754  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__172     |      8|
|2755  |    mul_16s_6s_22_1_1_U141                                               |hls_sparse_mul_16s_6s_22_1_1_1928                                                                                      |     14|
|2756  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__298     |      8|
|2757  |    mul_16s_6s_22_1_1_U142                                               |hls_sparse_mul_16s_6s_22_1_1_1929                                                                                      |     17|
|2758  |    mul_16s_6s_22_1_1_U143                                               |hls_sparse_mul_16s_6s_22_1_1_1930                                                                                      |     14|
|2759  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__38      |      8|
|2760  |    mul_16s_6s_22_1_1_U144                                               |hls_sparse_mul_16s_6s_22_1_1_1931                                                                                      |     14|
|2761  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__37      |      8|
|2762  |    mul_16s_6s_22_1_1_U145                                               |hls_sparse_mul_16s_6s_22_1_1_1932                                                                                      |     17|
|2763  |    mul_16s_6s_22_1_1_U146                                               |hls_sparse_mul_16s_6s_22_1_1_1933                                                                                      |     14|
|2764  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__160     |      8|
|2765  |    mul_16s_6s_22_1_1_U147                                               |hls_sparse_mul_16s_6s_22_1_1_1934                                                                                      |     14|
|2766  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__224     |      8|
|2767  |    mul_16s_6s_22_1_1_U148                                               |hls_sparse_mul_16s_6s_22_1_1_1935                                                                                      |     24|
|2768  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__176     |      8|
|2769  |    mul_16s_6s_22_1_1_U149                                               |hls_sparse_mul_16s_6s_22_1_1_1936                                                                                      |     15|
|2770  |    mul_16s_6s_22_1_1_U15                                                |hls_sparse_mul_16s_6s_22_1_1_1937                                                                                      |     18|
|2771  |    mul_16s_6s_22_1_1_U150                                               |hls_sparse_mul_16s_6s_22_1_1_1938                                                                                      |      7|
|2772  |    mul_16s_6s_22_1_1_U151                                               |hls_sparse_mul_16s_6s_22_1_1_1939                                                                                      |     24|
|2773  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__187     |      8|
|2774  |    mul_16s_6s_22_1_1_U152                                               |hls_sparse_mul_16s_6s_22_1_1_1940                                                                                      |     14|
|2775  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__184     |      8|
|2776  |    mul_16s_6s_22_1_1_U153                                               |hls_sparse_mul_16s_6s_22_1_1_1941                                                                                      |      7|
|2777  |    mul_16s_6s_22_1_1_U154                                               |hls_sparse_mul_16s_6s_22_1_1_1942                                                                                      |     17|
|2778  |    mul_16s_6s_22_1_1_U155                                               |hls_sparse_mul_16s_6s_22_1_1_1943                                                                                      |     14|
|2779  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__290     |      8|
|2780  |    mul_16s_6s_22_1_1_U156                                               |hls_sparse_mul_16s_6s_22_1_1_1944                                                                                      |     14|
|2781  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__85      |      8|
|2782  |    mul_16s_6s_22_1_1_U157                                               |hls_sparse_mul_16s_6s_22_1_1_1945                                                                                      |     24|
|2783  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__177     |      8|
|2784  |    mul_16s_6s_22_1_1_U158                                               |hls_sparse_mul_16s_6s_22_1_1_1946                                                                                      |     14|
|2785  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__45      |      8|
|2786  |    mul_16s_6s_22_1_1_U159                                               |hls_sparse_mul_16s_6s_22_1_1_1947                                                                                      |     24|
|2787  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__131     |      8|
|2788  |    mul_16s_6s_22_1_1_U16                                                |hls_sparse_mul_16s_6s_22_1_1_1948                                                                                      |     18|
|2789  |    mul_16s_6s_22_1_1_U160                                               |hls_sparse_mul_16s_6s_22_1_1_1949                                                                                      |     24|
|2790  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__258     |      8|
|2791  |    mul_16s_6s_22_1_1_U161                                               |hls_sparse_mul_16s_6s_22_1_1_1950                                                                                      |     14|
|2792  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__188     |      8|
|2793  |    mul_16s_6s_22_1_1_U162                                               |hls_sparse_mul_16s_6s_22_1_1_1951                                                                                      |     14|
|2794  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__95      |      8|
|2795  |    mul_16s_6s_22_1_1_U163                                               |hls_sparse_mul_16s_6s_22_1_1_1952                                                                                      |     17|
|2796  |    mul_16s_6s_22_1_1_U164                                               |hls_sparse_mul_16s_6s_22_1_1_1953                                                                                      |     14|
|2797  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__262     |      8|
|2798  |    mul_16s_6s_22_1_1_U165                                               |hls_sparse_mul_16s_6s_22_1_1_1954                                                                                      |     14|
|2799  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__21      |      8|
|2800  |    mul_16s_6s_22_1_1_U166                                               |hls_sparse_mul_16s_6s_22_1_1_1955                                                                                      |     24|
|2801  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__236     |      8|
|2802  |    mul_16s_6s_22_1_1_U167                                               |hls_sparse_mul_16s_6s_22_1_1_1956                                                                                      |     14|
|2803  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__165     |      8|
|2804  |    mul_16s_6s_22_1_1_U168                                               |hls_sparse_mul_16s_6s_22_1_1_1957                                                                                      |     14|
|2805  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__243     |      8|
|2806  |    mul_16s_6s_22_1_1_U169                                               |hls_sparse_mul_16s_6s_22_1_1_1958                                                                                      |     24|
|2807  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__152     |      8|
|2808  |    mul_16s_6s_22_1_1_U17                                                |hls_sparse_mul_16s_6s_22_1_1_1959                                                                                      |     18|
|2809  |    mul_16s_6s_22_1_1_U170                                               |hls_sparse_mul_16s_6s_22_1_1_1960                                                                                      |      7|
|2810  |    mul_16s_6s_22_1_1_U171                                               |hls_sparse_mul_16s_6s_22_1_1_1961                                                                                      |     14|
|2811  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__233     |      8|
|2812  |    mul_16s_6s_22_1_1_U172                                               |hls_sparse_mul_16s_6s_22_1_1_1962                                                                                      |     24|
|2813  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__88      |      8|
|2814  |    mul_16s_6s_22_1_1_U173                                               |hls_sparse_mul_16s_6s_22_1_1_1963                                                                                      |     14|
|2815  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__128     |      8|
|2816  |    mul_16s_6s_22_1_1_U174                                               |hls_sparse_mul_16s_6s_22_1_1_1964                                                                                      |     14|
|2817  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__164     |      8|
|2818  |    mul_16s_6s_22_1_1_U175                                               |hls_sparse_mul_16s_6s_22_1_1_1965                                                                                      |     24|
|2819  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__142     |      8|
|2820  |    mul_16s_6s_22_1_1_U176                                               |hls_sparse_mul_16s_6s_22_1_1_1966                                                                                      |     14|
|2821  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__13      |      8|
|2822  |    mul_16s_6s_22_1_1_U177                                               |hls_sparse_mul_16s_6s_22_1_1_1967                                                                                      |     14|
|2823  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__259     |      8|
|2824  |    mul_16s_6s_22_1_1_U178                                               |hls_sparse_mul_16s_6s_22_1_1_1968                                                                                      |     17|
|2825  |    mul_16s_6s_22_1_1_U179                                               |hls_sparse_mul_16s_6s_22_1_1_1969                                                                                      |     14|
|2826  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__53      |      8|
|2827  |    mul_16s_6s_22_1_1_U18                                                |hls_sparse_mul_16s_6s_22_1_1_1970                                                                                      |     18|
|2828  |    mul_16s_6s_22_1_1_U180                                               |hls_sparse_mul_16s_6s_22_1_1_1971                                                                                      |     14|
|2829  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__33      |      8|
|2830  |    mul_16s_6s_22_1_1_U181                                               |hls_sparse_mul_16s_6s_22_1_1_1972                                                                                      |     24|
|2831  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__227     |      8|
|2832  |    mul_16s_6s_22_1_1_U182                                               |hls_sparse_mul_16s_6s_22_1_1_1973                                                                                      |     14|
|2833  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__186     |      8|
|2834  |    mul_16s_6s_22_1_1_U183                                               |hls_sparse_mul_16s_6s_22_1_1_1974                                                                                      |     14|
|2835  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__231     |      8|
|2836  |    mul_16s_6s_22_1_1_U184                                               |hls_sparse_mul_16s_6s_22_1_1_1975                                                                                      |     24|
|2837  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__247     |      8|
|2838  |    mul_16s_6s_22_1_1_U185                                               |hls_sparse_mul_16s_6s_22_1_1_1976                                                                                      |     14|
|2839  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__139     |      8|
|2840  |    mul_16s_6s_22_1_1_U186                                               |hls_sparse_mul_16s_6s_22_1_1_1977                                                                                      |     14|
|2841  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__234     |      8|
|2842  |    mul_16s_6s_22_1_1_U187                                               |hls_sparse_mul_16s_6s_22_1_1_1978                                                                                      |     24|
|2843  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__30      |      8|
|2844  |    mul_16s_6s_22_1_1_U188                                               |hls_sparse_mul_16s_6s_22_1_1_1979                                                                                      |     14|
|2845  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__98      |      8|
|2846  |    mul_16s_6s_22_1_1_U189                                               |hls_sparse_mul_16s_6s_22_1_1_1980                                                                                      |     14|
|2847  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__115     |      8|
|2848  |    mul_16s_6s_22_1_1_U19                                                |hls_sparse_mul_16s_6s_22_1_1_1981                                                                                      |     18|
|2849  |    mul_16s_6s_22_1_1_U190                                               |hls_sparse_mul_16s_6s_22_1_1_1982                                                                                      |     24|
|2850  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__158     |      8|
|2851  |    mul_16s_6s_22_1_1_U191                                               |hls_sparse_mul_16s_6s_22_1_1_1983                                                                                      |     14|
|2852  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__305     |      8|
|2853  |    mul_16s_6s_22_1_1_U192                                               |hls_sparse_mul_16s_6s_22_1_1_1984                                                                                      |      7|
|2854  |    mul_16s_6s_22_1_1_U193                                               |hls_sparse_mul_16s_6s_22_1_1_1985                                                                                      |     17|
|2855  |    mul_16s_6s_22_1_1_U194                                               |hls_sparse_mul_16s_6s_22_1_1_1986                                                                                      |      7|
|2856  |    mul_16s_6s_22_1_1_U195                                               |hls_sparse_mul_16s_6s_22_1_1_1987                                                                                      |      7|
|2857  |    mul_16s_6s_22_1_1_U196                                               |hls_sparse_mul_16s_6s_22_1_1_1988                                                                                      |     24|
|2858  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__283     |      8|
|2859  |    mul_16s_6s_22_1_1_U197                                               |hls_sparse_mul_16s_6s_22_1_1_1989                                                                                      |     14|
|2860  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__183     |      8|
|2861  |    mul_16s_6s_22_1_1_U198                                               |hls_sparse_mul_16s_6s_22_1_1_1990                                                                                      |     14|
|2862  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__309     |      8|
|2863  |    mul_16s_6s_22_1_1_U199                                               |hls_sparse_mul_16s_6s_22_1_1_1991                                                                                      |     24|
|2864  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__170     |      8|
|2865  |    mul_16s_6s_22_1_1_U20                                                |hls_sparse_mul_16s_6s_22_1_1_1992                                                                                      |     18|
|2866  |    mul_16s_6s_22_1_1_U200                                               |hls_sparse_mul_16s_6s_22_1_1_1993                                                                                      |     14|
|2867  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__253     |      8|
|2868  |    mul_16s_6s_22_1_1_U201                                               |hls_sparse_mul_16s_6s_22_1_1_1994                                                                                      |     14|
|2869  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__219     |      8|
|2870  |    mul_16s_6s_22_1_1_U202                                               |hls_sparse_mul_16s_6s_22_1_1_1995                                                                                      |     24|
|2871  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__162     |      8|
|2872  |    mul_16s_6s_22_1_1_U203                                               |hls_sparse_mul_16s_6s_22_1_1_1996                                                                                      |     14|
|2873  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__104     |      8|
|2874  |    mul_16s_6s_22_1_1_U204                                               |hls_sparse_mul_16s_6s_22_1_1_1997                                                                                      |     14|
|2875  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__69      |      8|
|2876  |    mul_16s_6s_22_1_1_U205                                               |hls_sparse_mul_16s_6s_22_1_1_1998                                                                                      |     24|
|2877  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__117     |      8|
|2878  |    mul_16s_6s_22_1_1_U206                                               |hls_sparse_mul_16s_6s_22_1_1_1999                                                                                      |     14|
|2879  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__307     |      8|
|2880  |    mul_16s_6s_22_1_1_U207                                               |hls_sparse_mul_16s_6s_22_1_1_2000                                                                                      |     14|
|2881  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__263     |      8|
|2882  |    mul_16s_6s_22_1_1_U208                                               |hls_sparse_mul_16s_6s_22_1_1_2001                                                                                      |     24|
|2883  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__24      |      8|
|2884  |    mul_16s_6s_22_1_1_U209                                               |hls_sparse_mul_16s_6s_22_1_1_2002                                                                                      |     14|
|2885  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__93      |      8|
|2886  |    mul_16s_6s_22_1_1_U21                                                |hls_sparse_mul_16s_6s_22_1_1_2003                                                                                      |     18|
|2887  |    mul_16s_6s_22_1_1_U210                                               |hls_sparse_mul_16s_6s_22_1_1_2004                                                                                      |      7|
|2888  |    mul_16s_6s_22_1_1_U211                                               |hls_sparse_mul_16s_6s_22_1_1_2005                                                                                      |     24|
|2889  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__8       |      8|
|2890  |    mul_16s_6s_22_1_1_U212                                               |hls_sparse_mul_16s_6s_22_1_1_2006                                                                                      |     14|
|2891  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__108     |      8|
|2892  |    mul_16s_6s_22_1_1_U213                                               |hls_sparse_mul_16s_6s_22_1_1_2007                                                                                      |     14|
|2893  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__212     |      8|
|2894  |    mul_16s_6s_22_1_1_U214                                               |hls_sparse_mul_16s_6s_22_1_1_2008                                                                                      |     25|
|2895  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__1       |      8|
|2896  |    mul_16s_6s_22_1_1_U215                                               |hls_sparse_mul_16s_6s_22_1_1_2009                                                                                      |     14|
|2897  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__79      |      8|
|2898  |    mul_16s_6s_22_1_1_U216                                               |hls_sparse_mul_16s_6s_22_1_1_2010                                                                                      |     24|
|2899  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__100     |      8|
|2900  |    mul_16s_6s_22_1_1_U217                                               |hls_sparse_mul_16s_6s_22_1_1_2011                                                                                      |     17|
|2901  |    mul_16s_6s_22_1_1_U218                                               |hls_sparse_mul_16s_6s_22_1_1_2012                                                                                      |      7|
|2902  |    mul_16s_6s_22_1_1_U219                                               |hls_sparse_mul_16s_6s_22_1_1_2013                                                                                      |     14|
|2903  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__86      |      8|
|2904  |    mul_16s_6s_22_1_1_U22                                                |hls_sparse_mul_16s_6s_22_1_1_2014                                                                                      |     17|
|2905  |    mul_16s_6s_22_1_1_U220                                               |hls_sparse_mul_16s_6s_22_1_1_2015                                                                                      |     24|
|2906  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__29      |      8|
|2907  |    mul_16s_6s_22_1_1_U221                                               |hls_sparse_mul_16s_6s_22_1_1_2016                                                                                      |     14|
|2908  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__102     |      8|
|2909  |    mul_16s_6s_22_1_1_U222                                               |hls_sparse_mul_16s_6s_22_1_1_2017                                                                                      |      7|
|2910  |    mul_16s_6s_22_1_1_U223                                               |hls_sparse_mul_16s_6s_22_1_1_2018                                                                                      |     24|
|2911  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__56      |      8|
|2912  |    mul_16s_6s_22_1_1_U224                                               |hls_sparse_mul_16s_6s_22_1_1_2019                                                                                      |     14|
|2913  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__293     |      8|
|2914  |    mul_16s_6s_22_1_1_U225                                               |hls_sparse_mul_16s_6s_22_1_1_2020                                                                                      |     14|
|2915  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__149     |      8|
|2916  |    mul_16s_6s_22_1_1_U226                                               |hls_sparse_mul_16s_6s_22_1_1_2021                                                                                      |     24|
|2917  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__134     |      8|
|2918  |    mul_16s_6s_22_1_1_U227                                               |hls_sparse_mul_16s_6s_22_1_1_2022                                                                                      |     14|
|2919  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__64      |      8|
|2920  |    mul_16s_6s_22_1_1_U228                                               |hls_sparse_mul_16s_6s_22_1_1_2023                                                                                      |     14|
|2921  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__132     |      8|
|2922  |    mul_16s_6s_22_1_1_U229                                               |hls_sparse_mul_16s_6s_22_1_1_2024                                                                                      |     24|
|2923  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__285     |      8|
|2924  |    mul_16s_6s_22_1_1_U23                                                |hls_sparse_mul_16s_6s_22_1_1_2025                                                                                      |     17|
|2925  |    mul_16s_6s_22_1_1_U230                                               |hls_sparse_mul_16s_6s_22_1_1_2026                                                                                      |     14|
|2926  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__181     |      8|
|2927  |    mul_16s_6s_22_1_1_U231                                               |hls_sparse_mul_16s_6s_22_1_1_2027                                                                                      |     24|
|2928  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__2       |      8|
|2929  |    mul_16s_6s_22_1_1_U232                                               |hls_sparse_mul_16s_6s_22_1_1_2028                                                                                      |     24|
|2930  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__255     |      8|
|2931  |    mul_16s_6s_22_1_1_U233                                               |hls_sparse_mul_16s_6s_22_1_1_2029                                                                                      |      7|
|2932  |    mul_16s_6s_22_1_1_U234                                               |hls_sparse_mul_16s_6s_22_1_1_2030                                                                                      |      7|
|2933  |    mul_16s_6s_22_1_1_U235                                               |hls_sparse_mul_16s_6s_22_1_1_2031                                                                                      |     24|
|2934  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel          |      8|
|2935  |    mul_16s_6s_22_1_1_U236                                               |hls_sparse_mul_16s_6s_22_1_1_2032                                                                                      |     14|
|2936  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__274     |      8|
|2937  |    mul_16s_6s_22_1_1_U237                                               |hls_sparse_mul_16s_6s_22_1_1_2033                                                                                      |     14|
|2938  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__230     |      8|
|2939  |    mul_16s_6s_22_1_1_U238                                               |hls_sparse_mul_16s_6s_22_1_1_2034                                                                                      |     24|
|2940  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__204     |      8|
|2941  |    mul_16s_6s_22_1_1_U239                                               |hls_sparse_mul_16s_6s_22_1_1_2035                                                                                      |      7|
|2942  |    mul_16s_6s_22_1_1_U24                                                |hls_sparse_mul_16s_6s_22_1_1_2036                                                                                      |     21|
|2943  |    mul_16s_6s_22_1_1_U240                                               |hls_sparse_mul_16s_6s_22_1_1_2037                                                                                      |     14|
|2944  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__260     |      8|
|2945  |    mul_16s_6s_22_1_1_U241                                               |hls_sparse_mul_16s_6s_22_1_1_2038                                                                                      |     24|
|2946  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__194     |      8|
|2947  |    mul_16s_6s_22_1_1_U242                                               |hls_sparse_mul_16s_6s_22_1_1_2039                                                                                      |     14|
|2948  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__54      |      8|
|2949  |    mul_16s_6s_22_1_1_U243                                               |hls_sparse_mul_16s_6s_22_1_1_2040                                                                                      |     14|
|2950  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__94      |      8|
|2951  |    mul_16s_6s_22_1_1_U244                                               |hls_sparse_mul_16s_6s_22_1_1_2041                                                                                      |     24|
|2952  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__122     |      8|
|2953  |    mul_16s_6s_22_1_1_U245                                               |hls_sparse_mul_16s_6s_22_1_1_2042                                                                                      |     14|
|2954  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__169     |      8|
|2955  |    mul_16s_6s_22_1_1_U246                                               |hls_sparse_mul_16s_6s_22_1_1_2043                                                                                      |     14|
|2956  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__249     |      8|
|2957  |    mul_16s_6s_22_1_1_U247                                               |hls_sparse_mul_16s_6s_22_1_1_2044                                                                                      |     24|
|2958  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__171     |      8|
|2959  |    mul_16s_6s_22_1_1_U248                                               |hls_sparse_mul_16s_6s_22_1_1_2045                                                                                      |      7|
|2960  |    mul_16s_6s_22_1_1_U249                                               |hls_sparse_mul_16s_6s_22_1_1_2046                                                                                      |      7|
|2961  |    mul_16s_6s_22_1_1_U25                                                |hls_sparse_mul_16s_6s_22_1_1_2047                                                                                      |     17|
|2962  |    mul_16s_6s_22_1_1_U250                                               |hls_sparse_mul_16s_6s_22_1_1_2048                                                                                      |     17|
|2963  |    mul_16s_6s_22_1_1_U251                                               |hls_sparse_mul_16s_6s_22_1_1_2049                                                                                      |     14|
|2964  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__125     |      8|
|2965  |    mul_16s_6s_22_1_1_U252                                               |hls_sparse_mul_16s_6s_22_1_1_2050                                                                                      |     14|
|2966  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__252     |      8|
|2967  |    mul_16s_6s_22_1_1_U253                                               |hls_sparse_mul_16s_6s_22_1_1_2051                                                                                      |     24|
|2968  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__52      |      8|
|2969  |    mul_16s_6s_22_1_1_U254                                               |hls_sparse_mul_16s_6s_22_1_1_2052                                                                                      |     14|
|2970  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__211     |      8|
|2971  |    mul_16s_6s_22_1_1_U255                                               |hls_sparse_mul_16s_6s_22_1_1_2053                                                                                      |     14|
|2972  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__35      |      8|
|2973  |    mul_16s_6s_22_1_1_U256                                               |hls_sparse_mul_16s_6s_22_1_1_2054                                                                                      |     24|
|2974  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__28      |      8|
|2975  |    mul_16s_6s_22_1_1_U257                                               |hls_sparse_mul_16s_6s_22_1_1_2055                                                                                      |      7|
|2976  |    mul_16s_6s_22_1_1_U258                                               |hls_sparse_mul_16s_6s_22_1_1_2056                                                                                      |      7|
|2977  |    mul_16s_6s_22_1_1_U259                                               |hls_sparse_mul_16s_6s_22_1_1_2057                                                                                      |     24|
|2978  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__10      |      8|
|2979  |    mul_16s_6s_22_1_1_U26                                                |hls_sparse_mul_16s_6s_22_1_1_2058                                                                                      |     18|
|2980  |    mul_16s_6s_22_1_1_U260                                               |hls_sparse_mul_16s_6s_22_1_1_2059                                                                                      |     14|
|2981  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__303     |      8|
|2982  |    mul_16s_6s_22_1_1_U261                                               |hls_sparse_mul_16s_6s_22_1_1_2060                                                                                      |      7|
|2983  |    mul_16s_6s_22_1_1_U262                                               |hls_sparse_mul_16s_6s_22_1_1_2061                                                                                      |     24|
|2984  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__96      |      8|
|2985  |    mul_16s_6s_22_1_1_U263                                               |hls_sparse_mul_16s_6s_22_1_1_2062                                                                                      |      7|
|2986  |    mul_16s_6s_22_1_1_U264                                               |hls_sparse_mul_16s_6s_22_1_1_2063                                                                                      |      7|
|2987  |    mul_16s_6s_22_1_1_U265                                               |hls_sparse_mul_16s_6s_22_1_1_2064                                                                                      |     24|
|2988  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__301     |      8|
|2989  |    mul_16s_6s_22_1_1_U266                                               |hls_sparse_mul_16s_6s_22_1_1_2065                                                                                      |     14|
|2990  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__189     |      8|
|2991  |    mul_16s_6s_22_1_1_U267                                               |hls_sparse_mul_16s_6s_22_1_1_2066                                                                                      |     14|
|2992  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__175     |      8|
|2993  |    mul_16s_6s_22_1_1_U268                                               |hls_sparse_mul_16s_6s_22_1_1_2067                                                                                      |     24|
|2994  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__71      |      8|
|2995  |    mul_16s_6s_22_1_1_U269                                               |hls_sparse_mul_16s_6s_22_1_1_2068                                                                                      |     14|
|2996  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__25      |      8|
|2997  |    mul_16s_6s_22_1_1_U27                                                |hls_sparse_mul_16s_6s_22_1_1_2069                                                                                      |     17|
|2998  |    mul_16s_6s_22_1_1_U270                                               |hls_sparse_mul_16s_6s_22_1_1_2070                                                                                      |     14|
|2999  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__282     |      8|
|3000  |    mul_16s_6s_22_1_1_U271                                               |hls_sparse_mul_16s_6s_22_1_1_2071                                                                                      |     17|
|3001  |    mul_16s_6s_22_1_1_U272                                               |hls_sparse_mul_16s_6s_22_1_1_2072                                                                                      |     14|
|3002  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__157     |      8|
|3003  |    mul_16s_6s_22_1_1_U273                                               |hls_sparse_mul_16s_6s_22_1_1_2073                                                                                      |     14|
|3004  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__257     |      8|
|3005  |    mul_16s_6s_22_1_1_U274                                               |hls_sparse_mul_16s_6s_22_1_1_2074                                                                                      |     24|
|3006  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__84      |      8|
|3007  |    mul_16s_6s_22_1_1_U275                                               |hls_sparse_mul_16s_6s_22_1_1_2075                                                                                      |     14|
|3008  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__61      |      8|
|3009  |    mul_16s_6s_22_1_1_U276                                               |hls_sparse_mul_16s_6s_22_1_1_2076                                                                                      |     14|
|3010  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__304     |      8|
|3011  |    mul_16s_6s_22_1_1_U277                                               |hls_sparse_mul_16s_6s_22_1_1_2077                                                                                      |     24|
|3012  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__60      |      8|
|3013  |    mul_16s_6s_22_1_1_U278                                               |hls_sparse_mul_16s_6s_22_1_1_2078                                                                                      |     14|
|3014  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__58      |      8|
|3015  |    mul_16s_6s_22_1_1_U279                                               |hls_sparse_mul_16s_6s_22_1_1_2079                                                                                      |     24|
|3016  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__173     |      8|
|3017  |    mul_16s_6s_22_1_1_U28                                                |hls_sparse_mul_16s_6s_22_1_1_2080                                                                                      |     17|
|3018  |    mul_16s_6s_22_1_1_U280                                               |hls_sparse_mul_16s_6s_22_1_1_2081                                                                                      |     24|
|3019  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__90      |      8|
|3020  |    mul_16s_6s_22_1_1_U281                                               |hls_sparse_mul_16s_6s_22_1_1_2082                                                                                      |     14|
|3021  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__77      |      8|
|3022  |    mul_16s_6s_22_1_1_U282                                               |hls_sparse_mul_16s_6s_22_1_1_2083                                                                                      |     14|
|3023  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__241     |      8|
|3024  |    mul_16s_6s_22_1_1_U283                                               |hls_sparse_mul_16s_6s_22_1_1_2084                                                                                      |     25|
|3025  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__67      |      8|
|3026  |    mul_16s_6s_22_1_1_U284                                               |hls_sparse_mul_16s_6s_22_1_1_2085                                                                                      |     14|
|3027  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__19      |      8|
|3028  |    mul_16s_6s_22_1_1_U285                                               |hls_sparse_mul_16s_6s_22_1_1_2086                                                                                      |     14|
|3029  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__201     |      8|
|3030  |    mul_16s_6s_22_1_1_U286                                               |hls_sparse_mul_16s_6s_22_1_1_2087                                                                                      |     24|
|3031  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__277     |      8|
|3032  |    mul_16s_6s_22_1_1_U287                                               |hls_sparse_mul_16s_6s_22_1_1_2088                                                                                      |     14|
|3033  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__31      |      8|
|3034  |    mul_16s_6s_22_1_1_U288                                               |hls_sparse_mul_16s_6s_22_1_1_2089                                                                                      |     14|
|3035  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__287     |      8|
|3036  |    mul_16s_6s_22_1_1_U289                                               |hls_sparse_mul_16s_6s_22_1_1_2090                                                                                      |     24|
|3037  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__265     |      8|
|3038  |    mul_16s_6s_22_1_1_U29                                                |hls_sparse_mul_16s_6s_22_1_1_2091                                                                                      |     18|
|3039  |    mul_16s_6s_22_1_1_U290                                               |hls_sparse_mul_16s_6s_22_1_1_2092                                                                                      |     14|
|3040  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__288     |      8|
|3041  |    mul_16s_6s_22_1_1_U291                                               |hls_sparse_mul_16s_6s_22_1_1_2093                                                                                      |     14|
|3042  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__198     |      8|
|3043  |    mul_16s_6s_22_1_1_U292                                               |hls_sparse_mul_16s_6s_22_1_1_2094                                                                                      |     25|
|3044  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__116     |      8|
|3045  |    mul_16s_6s_22_1_1_U293                                               |hls_sparse_mul_16s_6s_22_1_1_2095                                                                                      |     14|
|3046  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__242     |      8|
|3047  |    mul_16s_6s_22_1_1_U294                                               |hls_sparse_mul_16s_6s_22_1_1_2096                                                                                      |     14|
|3048  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__12      |      8|
|3049  |    mul_16s_6s_22_1_1_U295                                               |hls_sparse_mul_16s_6s_22_1_1_2097                                                                                      |     17|
|3050  |    mul_16s_6s_22_1_1_U296                                               |hls_sparse_mul_16s_6s_22_1_1_2098                                                                                      |     14|
|3051  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__192     |      8|
|3052  |    mul_16s_6s_22_1_1_U297                                               |hls_sparse_mul_16s_6s_22_1_1_2099                                                                                      |     14|
|3053  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__83      |      8|
|3054  |    mul_16s_6s_22_1_1_U298                                               |hls_sparse_mul_16s_6s_22_1_1_2100                                                                                      |     24|
|3055  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__178     |      8|
|3056  |    mul_16s_6s_22_1_1_U299                                               |hls_sparse_mul_16s_6s_22_1_1_2101                                                                                      |     14|
|3057  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__57      |      8|
|3058  |    mul_16s_6s_22_1_1_U30                                                |hls_sparse_mul_16s_6s_22_1_1_2102                                                                                      |     17|
|3059  |    mul_16s_6s_22_1_1_U300                                               |hls_sparse_mul_16s_6s_22_1_1_2103                                                                                      |     14|
|3060  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__11      |      8|
|3061  |    mul_16s_6s_22_1_1_U301                                               |hls_sparse_mul_16s_6s_22_1_1_2104                                                                                      |     24|
|3062  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__39      |      8|
|3063  |    mul_16s_6s_22_1_1_U302                                               |hls_sparse_mul_16s_6s_22_1_1_2105                                                                                      |     14|
|3064  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__159     |      8|
|3065  |    mul_16s_6s_22_1_1_U303                                               |hls_sparse_mul_16s_6s_22_1_1_2106                                                                                      |     14|
|3066  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__107     |      8|
|3067  |    mul_16s_6s_22_1_1_U304                                               |hls_sparse_mul_16s_6s_22_1_1_2107                                                                                      |     17|
|3068  |    mul_16s_6s_22_1_1_U305                                               |hls_sparse_mul_16s_6s_22_1_1_2108                                                                                      |     14|
|3069  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__245     |      8|
|3070  |    mul_16s_6s_22_1_1_U306                                               |hls_sparse_mul_16s_6s_22_1_1_2109                                                                                      |     14|
|3071  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__62      |      8|
|3072  |    mul_16s_6s_22_1_1_U307                                               |hls_sparse_mul_16s_6s_22_1_1_2110                                                                                      |     24|
|3073  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__296     |      8|
|3074  |    mul_16s_6s_22_1_1_U308                                               |hls_sparse_mul_16s_6s_22_1_1_2111                                                                                      |     14|
|3075  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__206     |      8|
|3076  |    mul_16s_6s_22_1_1_U309                                               |hls_sparse_mul_16s_6s_22_1_1_2112                                                                                      |     14|
|3077  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__9       |      8|
|3078  |    mul_16s_6s_22_1_1_U31                                                |hls_sparse_mul_16s_6s_22_1_1_2113                                                                                      |     21|
|3079  |    mul_16s_6s_22_1_1_U310                                               |hls_sparse_mul_16s_6s_22_1_1_2114                                                                                      |     24|
|3080  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__103     |      8|
|3081  |    mul_16s_6s_22_1_1_U311                                               |hls_sparse_mul_16s_6s_22_1_1_2115                                                                                      |     14|
|3082  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__244     |      8|
|3083  |    mul_16s_6s_22_1_1_U312                                               |hls_sparse_mul_16s_6s_22_1_1_2116                                                                                      |     14|
|3084  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__250     |      8|
|3085  |    mul_16s_6s_22_1_1_U313                                               |hls_sparse_mul_16s_6s_22_1_1_2117                                                                                      |     24|
|3086  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__203     |      8|
|3087  |    mul_16s_6s_22_1_1_U314                                               |hls_sparse_mul_16s_6s_22_1_1_2118                                                                                      |     14|
|3088  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__275     |      8|
|3089  |    mul_16s_6s_22_1_1_U315                                               |hls_sparse_mul_16s_6s_22_1_1_2119                                                                                      |     14|
|3090  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__148     |      8|
|3091  |    mul_16s_6s_22_1_1_U316                                               |hls_sparse_mul_16s_6s_22_1_1_2120                                                                                      |     17|
|3092  |    mul_16s_6s_22_1_1_U317                                               |hls_sparse_mul_16s_6s_22_1_1_2121                                                                                      |      7|
|3093  |    mul_16s_6s_22_1_1_U318                                               |hls_sparse_mul_16s_6s_22_1_1_2122                                                                                      |     17|
|3094  |    mul_16s_6s_22_1_1_U319                                               |hls_sparse_mul_16s_6s_22_1_1_2123                                                                                      |     24|
|3095  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__97      |      8|
|3096  |    mul_16s_6s_22_1_1_U32                                                |hls_sparse_mul_16s_6s_22_1_1_2124                                                                                      |     21|
|3097  |    mul_16s_6s_22_1_1_U320                                               |hls_sparse_mul_16s_6s_22_1_1_2125                                                                                      |      7|
|3098  |    mul_16s_6s_22_1_1_U321                                               |hls_sparse_mul_16s_6s_22_1_1_2126                                                                                      |      7|
|3099  |    mul_16s_6s_22_1_1_U322                                               |hls_sparse_mul_16s_6s_22_1_1_2127                                                                                      |     24|
|3100  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__221     |      8|
|3101  |    mul_16s_6s_22_1_1_U323                                               |hls_sparse_mul_16s_6s_22_1_1_2128                                                                                      |      7|
|3102  |    mul_16s_6s_22_1_1_U324                                               |hls_sparse_mul_16s_6s_22_1_1_2129                                                                                      |      7|
|3103  |    mul_16s_6s_22_1_1_U325                                               |hls_sparse_mul_16s_6s_22_1_1_2130                                                                                      |     24|
|3104  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__220     |      8|
|3105  |    mul_16s_6s_22_1_1_U326                                               |hls_sparse_mul_16s_6s_22_1_1_2131                                                                                      |     14|
|3106  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__20      |      8|
|3107  |    mul_16s_6s_22_1_1_U327                                               |hls_sparse_mul_16s_6s_22_1_1_2132                                                                                      |     24|
|3108  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__261     |      8|
|3109  |    mul_16s_6s_22_1_1_U328                                               |hls_sparse_mul_16s_6s_22_1_1_2133                                                                                      |     24|
|3110  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__105     |      8|
|3111  |    mul_16s_6s_22_1_1_U329                                               |hls_sparse_mul_16s_6s_22_1_1_2134                                                                                      |      7|
|3112  |    mul_16s_6s_22_1_1_U33                                                |hls_sparse_mul_16s_6s_22_1_1_2135                                                                                      |     21|
|3113  |    mul_16s_6s_22_1_1_U330                                               |hls_sparse_mul_16s_6s_22_1_1_2136                                                                                      |     17|
|3114  |    mul_16s_6s_22_1_1_U331                                               |hls_sparse_mul_16s_6s_22_1_1_2137                                                                                      |     24|
|3115  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__72      |      8|
|3116  |    mul_16s_6s_22_1_1_U332                                               |hls_sparse_mul_16s_6s_22_1_1_2138                                                                                      |     14|
|3117  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__226     |      8|
|3118  |    mul_16s_6s_22_1_1_U333                                               |hls_sparse_mul_16s_6s_22_1_1_2139                                                                                      |     14|
|3119  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__191     |      8|
|3120  |    mul_16s_6s_22_1_1_U334                                               |hls_sparse_mul_16s_6s_22_1_1_2140                                                                                      |     17|
|3121  |    mul_16s_6s_22_1_1_U335                                               |hls_sparse_mul_16s_6s_22_1_1_2141                                                                                      |      7|
|3122  |    mul_16s_6s_22_1_1_U336                                               |hls_sparse_mul_16s_6s_22_1_1_2142                                                                                      |      7|
|3123  |    mul_16s_6s_22_1_1_U337                                               |hls_sparse_mul_16s_6s_22_1_1_2143                                                                                      |     24|
|3124  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__59      |      8|
|3125  |    mul_16s_6s_22_1_1_U338                                               |hls_sparse_mul_16s_6s_22_1_1_2144                                                                                      |      7|
|3126  |    mul_16s_6s_22_1_1_U339                                               |hls_sparse_mul_16s_6s_22_1_1_2145                                                                                      |      7|
|3127  |    mul_16s_6s_22_1_1_U34                                                |hls_sparse_mul_16s_6s_22_1_1_2146                                                                                      |     17|
|3128  |    mul_16s_6s_22_1_1_U340                                               |hls_sparse_mul_16s_6s_22_1_1_2147                                                                                      |     24|
|3129  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__109     |      8|
|3130  |    mul_16s_6s_22_1_1_U341                                               |hls_sparse_mul_16s_6s_22_1_1_2148                                                                                      |     14|
|3131  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__216     |      8|
|3132  |    mul_16s_6s_22_1_1_U342                                               |hls_sparse_mul_16s_6s_22_1_1_2149                                                                                      |     14|
|3133  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__286     |      8|
|3134  |    mul_16s_6s_22_1_1_U343                                               |hls_sparse_mul_16s_6s_22_1_1_2150                                                                                      |     24|
|3135  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__208     |      8|
|3136  |    mul_16s_6s_22_1_1_U344                                               |hls_sparse_mul_16s_6s_22_1_1_2151                                                                                      |     14|
|3137  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__138     |      8|
|3138  |    mul_16s_6s_22_1_1_U345                                               |hls_sparse_mul_16s_6s_22_1_1_2152                                                                                      |     14|
|3139  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__185     |      8|
|3140  |    mul_16s_6s_22_1_1_U346                                               |hls_sparse_mul_16s_6s_22_1_1_2153                                                                                      |     24|
|3141  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__297     |      8|
|3142  |    mul_16s_6s_22_1_1_U347                                               |hls_sparse_mul_16s_6s_22_1_1_2154                                                                                      |     14|
|3143  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__308     |      8|
|3144  |    mul_16s_6s_22_1_1_U348                                               |hls_sparse_mul_16s_6s_22_1_1_2155                                                                                      |     14|
|3145  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__16      |      8|
|3146  |    mul_16s_6s_22_1_1_U349                                               |hls_sparse_mul_16s_6s_22_1_1_2156                                                                                      |     24|
|3147  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__163     |      8|
|3148  |    mul_16s_6s_22_1_1_U35                                                |hls_sparse_mul_16s_6s_22_1_1_2157                                                                                      |     17|
|3149  |    mul_16s_6s_22_1_1_U350                                               |hls_sparse_mul_16s_6s_22_1_1_2158                                                                                      |     14|
|3150  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__26      |      8|
|3151  |    mul_16s_6s_22_1_1_U351                                               |hls_sparse_mul_16s_6s_22_1_1_2159                                                                                      |     14|
|3152  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__17      |      8|
|3153  |    mul_16s_6s_22_1_1_U352                                               |hls_sparse_mul_16s_6s_22_1_1_2160                                                                                      |     24|
|3154  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__47      |      8|
|3155  |    mul_16s_6s_22_1_1_U353                                               |hls_sparse_mul_16s_6s_22_1_1_2161                                                                                      |      7|
|3156  |    mul_16s_6s_22_1_1_U354                                               |hls_sparse_mul_16s_6s_22_1_1_2162                                                                                      |      7|
|3157  |    mul_16s_6s_22_1_1_U355                                               |hls_sparse_mul_16s_6s_22_1_1_2163                                                                                      |     24|
|3158  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__155     |      8|
|3159  |    mul_16s_6s_22_1_1_U356                                               |hls_sparse_mul_16s_6s_22_1_1_2164                                                                                      |     14|
|3160  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__284     |      8|
|3161  |    mul_16s_6s_22_1_1_U357                                               |hls_sparse_mul_16s_6s_22_1_1_2165                                                                                      |     24|
|3162  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__195     |      8|
|3163  |    mul_16s_6s_22_1_1_U358                                               |hls_sparse_mul_16s_6s_22_1_1_2166                                                                                      |     17|
|3164  |    mul_16s_6s_22_1_1_U359                                               |hls_sparse_mul_16s_6s_22_1_1_2167                                                                                      |      7|
|3165  |    mul_16s_6s_22_1_1_U36                                                |hls_sparse_mul_16s_6s_22_1_1_2168                                                                                      |     18|
|3166  |    mul_16s_6s_22_1_1_U360                                               |hls_sparse_mul_16s_6s_22_1_1_2169                                                                                      |     14|
|3167  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__278     |      8|
|3168  |    mul_16s_6s_22_1_1_U361                                               |hls_sparse_mul_16s_6s_22_1_1_2170                                                                                      |     17|
|3169  |    mul_16s_6s_22_1_1_U362                                               |hls_sparse_mul_16s_6s_22_1_1_2171                                                                                      |     14|
|3170  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__205     |      8|
|3171  |    mul_16s_6s_22_1_1_U363                                               |hls_sparse_mul_16s_6s_22_1_1_2172                                                                                      |      7|
|3172  |    mul_16s_6s_22_1_1_U364                                               |hls_sparse_mul_16s_6s_22_1_1_2173                                                                                      |     24|
|3173  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__156     |      8|
|3174  |    mul_16s_6s_22_1_1_U365                                               |hls_sparse_mul_16s_6s_22_1_1_2174                                                                                      |     14|
|3175  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__166     |      8|
|3176  |    mul_16s_6s_22_1_1_U366                                               |hls_sparse_mul_16s_6s_22_1_1_2175                                                                                      |      7|
|3177  |    mul_16s_6s_22_1_1_U367                                               |hls_sparse_mul_16s_6s_22_1_1_2176                                                                                      |     24|
|3178  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__42      |      8|
|3179  |    mul_16s_6s_22_1_1_U368                                               |hls_sparse_mul_16s_6s_22_1_1_2177                                                                                      |     14|
|3180  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__113     |      8|
|3181  |    mul_16s_6s_22_1_1_U369                                               |hls_sparse_mul_16s_6s_22_1_1_2178                                                                                      |      7|
|3182  |    mul_16s_6s_22_1_1_U37                                                |hls_sparse_mul_16s_6s_22_1_1_2179                                                                                      |     21|
|3183  |    mul_16s_6s_22_1_1_U370                                               |hls_sparse_mul_16s_6s_22_1_1_2180                                                                                      |      7|
|3184  |    mul_16s_6s_22_1_1_U371                                               |hls_sparse_mul_16s_6s_22_1_1_2181                                                                                      |     24|
|3185  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__300     |      8|
|3186  |    mul_16s_6s_22_1_1_U372                                               |hls_sparse_mul_16s_6s_22_1_1_2182                                                                                      |     24|
|3187  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__267     |      8|
|3188  |    mul_16s_6s_22_1_1_U373                                               |hls_sparse_mul_16s_6s_22_1_1_2183                                                                                      |     17|
|3189  |    mul_16s_6s_22_1_1_U374                                               |hls_sparse_mul_16s_6s_22_1_1_2184                                                                                      |     17|
|3190  |    mul_16s_6s_22_1_1_U375                                               |hls_sparse_mul_16s_6s_22_1_1_2185                                                                                      |     17|
|3191  |    mul_16s_6s_22_1_1_U376                                               |hls_sparse_mul_16s_6s_22_1_1_2186                                                                                      |     24|
|3192  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__213     |      8|
|3193  |    mul_16s_6s_22_1_1_U377                                               |hls_sparse_mul_16s_6s_22_1_1_2187                                                                                      |     17|
|3194  |    mul_16s_6s_22_1_1_U378                                               |hls_sparse_mul_16s_6s_22_1_1_2188                                                                                      |     24|
|3195  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__306     |      8|
|3196  |    mul_16s_6s_22_1_1_U379                                               |hls_sparse_mul_16s_6s_22_1_1_2189                                                                                      |     17|
|3197  |    mul_16s_6s_22_1_1_U38                                                |hls_sparse_mul_16s_6s_22_1_1_2190                                                                                      |     22|
|3198  |    mul_16s_6s_22_1_1_U380                                               |hls_sparse_mul_16s_6s_22_1_1_2191                                                                                      |     17|
|3199  |    mul_16s_6s_22_1_1_U381                                               |hls_sparse_mul_16s_6s_22_1_1_2192                                                                                      |     24|
|3200  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__118     |      8|
|3201  |    mul_16s_6s_22_1_1_U382                                               |hls_sparse_mul_16s_6s_22_1_1_2193                                                                                      |     24|
|3202  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__302     |      8|
|3203  |    mul_16s_6s_22_1_1_U383                                               |hls_sparse_mul_16s_6s_22_1_1_2194                                                                                      |     24|
|3204  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__36      |      8|
|3205  |    mul_16s_6s_22_1_1_U384                                               |hls_sparse_mul_16s_6s_22_1_1_2195                                                                                      |     24|
|3206  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__76      |      8|
|3207  |    mul_16s_6s_22_1_1_U385                                               |hls_sparse_mul_16s_6s_22_1_1_2196                                                                                      |     17|
|3208  |    mul_16s_6s_22_1_1_U386                                               |hls_sparse_mul_16s_6s_22_1_1_2197                                                                                      |     24|
|3209  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__23      |      8|
|3210  |    mul_16s_6s_22_1_1_U387                                               |hls_sparse_mul_16s_6s_22_1_1_2198                                                                                      |     24|
|3211  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__92      |      8|
|3212  |    mul_16s_6s_22_1_1_U388                                               |hls_sparse_mul_16s_6s_22_1_1_2199                                                                                      |     17|
|3213  |    mul_16s_6s_22_1_1_U389                                               |hls_sparse_mul_16s_6s_22_1_1_2200                                                                                      |     17|
|3214  |    mul_16s_6s_22_1_1_U39                                                |hls_sparse_mul_16s_6s_22_1_1_2201                                                                                      |     17|
|3215  |    mul_16s_6s_22_1_1_U40                                                |hls_sparse_mul_16s_6s_22_1_1_2202                                                                                      |     21|
|3216  |    mul_16s_6s_22_1_1_U41                                                |hls_sparse_mul_16s_6s_22_1_1_2203                                                                                      |     21|
|3217  |    mul_16s_6s_22_1_1_U42                                                |hls_sparse_mul_16s_6s_22_1_1_2204                                                                                      |     21|
|3218  |    mul_16s_6s_22_1_1_U43                                                |hls_sparse_mul_16s_6s_22_1_1_2205                                                                                      |     21|
|3219  |    mul_16s_6s_22_1_1_U44                                                |hls_sparse_mul_16s_6s_22_1_1_2206                                                                                      |     21|
|3220  |    mul_16s_6s_22_1_1_U45                                                |hls_sparse_mul_16s_6s_22_1_1_2207                                                                                      |     21|
|3221  |    mul_16s_6s_22_1_1_U46                                                |hls_sparse_mul_16s_6s_22_1_1_2208                                                                                      |     21|
|3222  |    mul_16s_6s_22_1_1_U47                                                |hls_sparse_mul_16s_6s_22_1_1_2209                                                                                      |     22|
|3223  |    mul_16s_6s_22_1_1_U48                                                |hls_sparse_mul_16s_6s_22_1_1_2210                                                                                      |     21|
|3224  |    mul_16s_6s_22_1_1_U49                                                |hls_sparse_mul_16s_6s_22_1_1_2211                                                                                      |     22|
|3225  |    mul_16s_6s_22_1_1_U50                                                |hls_sparse_mul_16s_6s_22_1_1_2212                                                                                      |     22|
|3226  |    mul_16s_6s_22_1_1_U51                                                |hls_sparse_mul_16s_6s_22_1_1_2213                                                                                      |     21|
|3227  |    mul_16s_6s_22_1_1_U52                                                |hls_sparse_mul_16s_6s_22_1_1_2214                                                                                      |     21|
|3228  |    mul_16s_6s_22_1_1_U53                                                |hls_sparse_mul_16s_6s_22_1_1_2215                                                                                      |     22|
|3229  |    mul_16s_6s_22_1_1_U54                                                |hls_sparse_mul_16s_6s_22_1_1_2216                                                                                      |     21|
|3230  |    mul_16s_6s_22_1_1_U55                                                |hls_sparse_mul_16s_6s_22_1_1_2217                                                                                      |     22|
|3231  |    mul_16s_6s_22_1_1_U56                                                |hls_sparse_mul_16s_6s_22_1_1_2218                                                                                      |     21|
|3232  |    mul_16s_6s_22_1_1_U57                                                |hls_sparse_mul_16s_6s_22_1_1_2219                                                                                      |     21|
|3233  |    mul_16s_6s_22_1_1_U58                                                |hls_sparse_mul_16s_6s_22_1_1_2220                                                                                      |     22|
|3234  |    mul_16s_6s_22_1_1_U59                                                |hls_sparse_mul_16s_6s_22_1_1_2221                                                                                      |     20|
|3235  |    mul_16s_6s_22_1_1_U60                                                |hls_sparse_mul_16s_6s_22_1_1_2222                                                                                      |     21|
|3236  |    mul_16s_6s_22_1_1_U61                                                |hls_sparse_mul_16s_6s_22_1_1_2223                                                                                      |     22|
|3237  |    mul_16s_6s_22_1_1_U62                                                |hls_sparse_mul_16s_6s_22_1_1_2224                                                                                      |     18|
|3238  |    mul_16s_6s_22_1_1_U63                                                |hls_sparse_mul_16s_6s_22_1_1_2225                                                                                      |     17|
|3239  |    mul_16s_6s_22_1_1_U64                                                |hls_sparse_mul_16s_6s_22_1_1_2226                                                                                      |     22|
|3240  |    mul_16s_6s_22_1_1_U65                                                |hls_sparse_mul_16s_6s_22_1_1_2227                                                                                      |     22|
|3241  |    mul_16s_6s_22_1_1_U66                                                |hls_sparse_mul_16s_6s_22_1_1_2228                                                                                      |     20|
|3242  |    mul_16s_6s_22_1_1_U67                                                |hls_sparse_mul_16s_6s_22_1_1_2229                                                                                      |     22|
|3243  |    mul_16s_6s_22_1_1_U68                                                |hls_sparse_mul_16s_6s_22_1_1_2230                                                                                      |     18|
|3244  |    mul_16s_6s_22_1_1_U69                                                |hls_sparse_mul_16s_6s_22_1_1_2231                                                                                      |     21|
|3245  |    mul_16s_6s_22_1_1_U70                                                |hls_sparse_mul_16s_6s_22_1_1_2232                                                                                      |     17|
|3246  |    mul_16s_6s_22_1_1_U71                                                |hls_sparse_mul_16s_6s_22_1_1_2233                                                                                      |      7|
|3247  |    mul_16s_6s_22_1_1_U72                                                |hls_sparse_mul_16s_6s_22_1_1_2234                                                                                      |     14|
|3248  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__161     |      8|
|3249  |    mul_16s_6s_22_1_1_U73                                                |hls_sparse_mul_16s_6s_22_1_1_2235                                                                                      |     24|
|3250  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__126     |      8|
|3251  |    mul_16s_6s_22_1_1_U74                                                |hls_sparse_mul_16s_6s_22_1_1_2236                                                                                      |     14|
|3252  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__75      |      8|
|3253  |    mul_16s_6s_22_1_1_U75                                                |hls_sparse_mul_16s_6s_22_1_1_2237                                                                                      |     14|
|3254  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__264     |      8|
|3255  |    mul_16s_6s_22_1_1_U76                                                |hls_sparse_mul_16s_6s_22_1_1_2238                                                                                      |     17|
|3256  |    mul_16s_6s_22_1_1_U77                                                |hls_sparse_mul_16s_6s_22_1_1_2239                                                                                      |     14|
|3257  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__229     |      8|
|3258  |    mul_16s_6s_22_1_1_U78                                                |hls_sparse_mul_16s_6s_22_1_1_2240                                                                                      |     14|
|3259  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__256     |      8|
|3260  |    mul_16s_6s_22_1_1_U79                                                |hls_sparse_mul_16s_6s_22_1_1_2241                                                                                      |     24|
|3261  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__73      |      8|
|3262  |    mul_16s_6s_22_1_1_U80                                                |hls_sparse_mul_16s_6s_22_1_1_2242                                                                                      |     14|
|3263  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__5       |      8|
|3264  |    mul_16s_6s_22_1_1_U81                                                |hls_sparse_mul_16s_6s_22_1_1_2243                                                                                      |     14|
|3265  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__136     |      8|
|3266  |    mul_16s_6s_22_1_1_U82                                                |hls_sparse_mul_16s_6s_22_1_1_2244                                                                                      |     17|
|3267  |    mul_16s_6s_22_1_1_U83                                                |hls_sparse_mul_16s_6s_22_1_1_2245                                                                                      |     14|
|3268  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__91      |      8|
|3269  |    mul_16s_6s_22_1_1_U84                                                |hls_sparse_mul_16s_6s_22_1_1_2246                                                                                      |     24|
|3270  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__254     |      8|
|3271  |    mul_16s_6s_22_1_1_U85                                                |hls_sparse_mul_16s_6s_22_1_1_2247                                                                                      |     24|
|3272  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__217     |      8|
|3273  |    mul_16s_6s_22_1_1_U86                                                |hls_sparse_mul_16s_6s_22_1_1_2248                                                                                      |     14|
|3274  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__80      |      8|
|3275  |    mul_16s_6s_22_1_1_U87                                                |hls_sparse_mul_16s_6s_22_1_1_2249                                                                                      |     14|
|3276  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__63      |      8|
|3277  |    mul_16s_6s_22_1_1_U88                                                |hls_sparse_mul_16s_6s_22_1_1_2250                                                                                      |     24|
|3278  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__43      |      8|
|3279  |    mul_16s_6s_22_1_1_U89                                                |hls_sparse_mul_16s_6s_22_1_1_2251                                                                                      |      7|
|3280  |    mul_16s_6s_22_1_1_U90                                                |hls_sparse_mul_16s_6s_22_1_1_2252                                                                                      |      7|
|3281  |    mul_16s_6s_22_1_1_U91                                                |hls_sparse_mul_16s_6s_22_1_1_2253                                                                                      |     17|
|3282  |    mul_16s_6s_22_1_1_U92                                                |hls_sparse_mul_16s_6s_22_1_1_2254                                                                                      |     14|
|3283  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__272     |      8|
|3284  |    mul_16s_6s_22_1_1_U93                                                |hls_sparse_mul_16s_6s_22_1_1_2255                                                                                      |     14|
|3285  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__182     |      8|
|3286  |    mul_16s_6s_22_1_1_U94                                                |hls_sparse_mul_16s_6s_22_1_1_2256                                                                                      |     24|
|3287  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__4       |      8|
|3288  |    mul_16s_6s_22_1_1_U95                                                |hls_sparse_mul_16s_6s_22_1_1_2257                                                                                      |      7|
|3289  |    mul_16s_6s_22_1_1_U96                                                |hls_sparse_mul_16s_6s_22_1_1_2258                                                                                      |     14|
|3290  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__32      |      8|
|3291  |    mul_16s_6s_22_1_1_U97                                                |hls_sparse_mul_16s_6s_22_1_1_2259                                                                                      |     24|
|3292  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__292     |      8|
|3293  |    mul_16s_6s_22_1_1_U98                                                |hls_sparse_mul_16s_6s_22_1_1_2260                                                                                      |      7|
|3294  |    mul_16s_6s_22_1_1_U99                                                |hls_sparse_mul_16s_6s_22_1_1_2261                                                                                      |     24|
|3295  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0/mul_16s_6s_22_1_1_U235/tmp_product_funnel__151     |      8|
|3296  |  sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_3_U0    |hls_sparse_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_20_1_3_s                                          | 148055|
|3297  |    mul_7ns_6s_13_1_1_U1000                                              |hls_sparse_mul_7ns_6s_13_1_1                                                                                           |     62|
|3298  |    mul_7ns_6s_13_1_1_U1001                                              |hls_sparse_mul_7ns_6s_13_1_1_744                                                                                       |     66|
|3299  |    mul_7ns_6s_13_1_1_U1002                                              |hls_sparse_mul_7ns_6s_13_1_1_745                                                                                       |     66|
|3300  |    mul_7ns_6s_13_1_1_U1003                                              |hls_sparse_mul_7ns_6s_13_1_1_746                                                                                       |     56|
|3301  |    mul_7ns_6s_13_1_1_U1004                                              |hls_sparse_mul_7ns_6s_13_1_1_747                                                                                       |     56|
|3302  |    mul_7ns_6s_13_1_1_U1005                                              |hls_sparse_mul_7ns_6s_13_1_1_748                                                                                       |     56|
|3303  |    mul_7ns_6s_13_1_1_U1006                                              |hls_sparse_mul_7ns_6s_13_1_1_749                                                                                       |     58|
|3304  |    mul_7ns_6s_13_1_1_U1007                                              |hls_sparse_mul_7ns_6s_13_1_1_750                                                                                       |     58|
|3305  |    mul_7ns_6s_13_1_1_U1008                                              |hls_sparse_mul_7ns_6s_13_1_1_751                                                                                       |     58|
|3306  |    mul_7ns_6s_13_1_1_U1009                                              |hls_sparse_mul_7ns_6s_13_1_1_752                                                                                       |     73|
|3307  |    mul_7ns_6s_13_1_1_U1010                                              |hls_sparse_mul_7ns_6s_13_1_1_753                                                                                       |     73|
|3308  |    mul_7ns_6s_13_1_1_U1011                                              |hls_sparse_mul_7ns_6s_13_1_1_754                                                                                       |     62|
|3309  |    mul_7ns_6s_13_1_1_U1012                                              |hls_sparse_mul_7ns_6s_13_1_1_755                                                                                       |     56|
|3310  |    mul_7ns_6s_13_1_1_U1013                                              |hls_sparse_mul_7ns_6s_13_1_1_756                                                                                       |     56|
|3311  |    mul_7ns_6s_13_1_1_U1014                                              |hls_sparse_mul_7ns_6s_13_1_1_757                                                                                       |     58|
|3312  |    mul_7ns_6s_13_1_1_U1015                                              |hls_sparse_mul_7ns_6s_13_1_1_758                                                                                       |     58|
|3313  |    mul_7ns_6s_13_1_1_U1016                                              |hls_sparse_mul_7ns_6s_13_1_1_759                                                                                       |     58|
|3314  |    mul_7ns_6s_13_1_1_U1017                                              |hls_sparse_mul_7ns_6s_13_1_1_760                                                                                       |     61|
|3315  |    mul_7ns_6s_13_1_1_U1018                                              |hls_sparse_mul_7ns_6s_13_1_1_761                                                                                       |     62|
|3316  |    mul_7ns_6s_13_1_1_U1019                                              |hls_sparse_mul_7ns_6s_13_1_1_762                                                                                       |     62|
|3317  |    mul_7ns_6s_13_1_1_U1020                                              |hls_sparse_mul_7ns_6s_13_1_1_763                                                                                       |     64|
|3318  |    mul_7ns_6s_13_1_1_U1021                                              |hls_sparse_mul_7ns_6s_13_1_1_764                                                                                       |     56|
|3319  |    mul_7ns_6s_13_1_1_U1022                                              |hls_sparse_mul_7ns_6s_13_1_1_765                                                                                       |     56|
|3320  |    mul_7ns_6s_13_1_1_U1023                                              |hls_sparse_mul_7ns_6s_13_1_1_766                                                                                       |     56|
|3321  |    mul_7ns_6s_13_1_1_U1024                                              |hls_sparse_mul_7ns_6s_13_1_1_767                                                                                       |     58|
|3322  |    mul_7ns_6s_13_1_1_U1025                                              |hls_sparse_mul_7ns_6s_13_1_1_768                                                                                       |     58|
|3323  |    mul_7ns_6s_13_1_1_U1026                                              |hls_sparse_mul_7ns_6s_13_1_1_769                                                                                       |     58|
|3324  |    mul_7ns_6s_13_1_1_U1027                                              |hls_sparse_mul_7ns_6s_13_1_1_770                                                                                       |     64|
|3325  |    mul_7ns_6s_13_1_1_U1028                                              |hls_sparse_mul_7ns_6s_13_1_1_771                                                                                       |     64|
|3326  |    mul_7ns_6s_13_1_1_U1029                                              |hls_sparse_mul_7ns_6s_13_1_1_772                                                                                       |     63|
|3327  |    mul_7ns_6s_13_1_1_U1030                                              |hls_sparse_mul_7ns_6s_13_1_1_773                                                                                       |     56|
|3328  |    mul_7ns_6s_13_1_1_U1031                                              |hls_sparse_mul_7ns_6s_13_1_1_774                                                                                       |     56|
|3329  |    mul_7ns_6s_13_1_1_U1032                                              |hls_sparse_mul_7ns_6s_13_1_1_775                                                                                       |     56|
|3330  |    mul_7ns_6s_13_1_1_U1033                                              |hls_sparse_mul_7ns_6s_13_1_1_776                                                                                       |     61|
|3331  |    mul_7ns_6s_13_1_1_U1034                                              |hls_sparse_mul_7ns_6s_13_1_1_777                                                                                       |     58|
|3332  |    mul_7ns_6s_13_1_1_U1035                                              |hls_sparse_mul_7ns_6s_13_1_1_778                                                                                       |     58|
|3333  |    mul_7ns_6s_13_1_1_U1036                                              |hls_sparse_mul_7ns_6s_13_1_1_779                                                                                       |     65|
|3334  |    mul_7ns_6s_13_1_1_U1037                                              |hls_sparse_mul_7ns_6s_13_1_1_780                                                                                       |     62|
|3335  |    mul_7ns_6s_13_1_1_U1038                                              |hls_sparse_mul_7ns_6s_13_1_1_781                                                                                       |     62|
|3336  |    mul_7ns_6s_13_1_1_U1039                                              |hls_sparse_mul_7ns_6s_13_1_1_782                                                                                       |     60|
|3337  |    mul_7ns_6s_13_1_1_U1040                                              |hls_sparse_mul_7ns_6s_13_1_1_783                                                                                       |     56|
|3338  |    mul_7ns_6s_13_1_1_U1041                                              |hls_sparse_mul_7ns_6s_13_1_1_784                                                                                       |     56|
|3339  |    mul_7ns_6s_13_1_1_U1042                                              |hls_sparse_mul_7ns_6s_13_1_1_785                                                                                       |     58|
|3340  |    mul_7ns_6s_13_1_1_U1043                                              |hls_sparse_mul_7ns_6s_13_1_1_786                                                                                       |     58|
|3341  |    mul_7ns_6s_13_1_1_U1044                                              |hls_sparse_mul_7ns_6s_13_1_1_787                                                                                       |     58|
|3342  |    mul_7ns_6s_13_1_1_U1045                                              |hls_sparse_mul_7ns_6s_13_1_1_788                                                                                       |     62|
|3343  |    mul_7ns_6s_13_1_1_U1046                                              |hls_sparse_mul_7ns_6s_13_1_1_789                                                                                       |     62|
|3344  |    mul_7ns_6s_13_1_1_U1047                                              |hls_sparse_mul_7ns_6s_13_1_1_790                                                                                       |     63|
|3345  |    mul_7ns_6s_13_1_1_U1048                                              |hls_sparse_mul_7ns_6s_13_1_1_791                                                                                       |     56|
|3346  |    mul_7ns_6s_13_1_1_U1049                                              |hls_sparse_mul_7ns_6s_13_1_1_792                                                                                       |     56|
|3347  |    mul_7ns_6s_13_1_1_U1050                                              |hls_sparse_mul_7ns_6s_13_1_1_793                                                                                       |     56|
|3348  |    mul_7ns_6s_13_1_1_U1051                                              |hls_sparse_mul_7ns_6s_13_1_1_794                                                                                       |     58|
|3349  |    mul_7ns_6s_13_1_1_U1052                                              |hls_sparse_mul_7ns_6s_13_1_1_795                                                                                       |     58|
|3350  |    mul_7ns_6s_13_1_1_U1053                                              |hls_sparse_mul_7ns_6s_13_1_1_796                                                                                       |     58|
|3351  |    mul_7ns_6s_13_1_1_U1054                                              |hls_sparse_mul_7ns_6s_13_1_1_797                                                                                       |     62|
|3352  |    mul_7ns_6s_13_1_1_U1055                                              |hls_sparse_mul_7ns_6s_13_1_1_798                                                                                       |     62|
|3353  |    mul_7ns_6s_13_1_1_U1056                                              |hls_sparse_mul_7ns_6s_13_1_1_799                                                                                       |     63|
|3354  |    mul_7ns_6s_13_1_1_U1057                                              |hls_sparse_mul_7ns_6s_13_1_1_800                                                                                       |     57|
|3355  |    mul_7ns_6s_13_1_1_U1058                                              |hls_sparse_mul_7ns_6s_13_1_1_801                                                                                       |     57|
|3356  |    mul_7ns_6s_13_1_1_U1059                                              |hls_sparse_mul_7ns_6s_13_1_1_802                                                                                       |     57|
|3357  |    mul_7ns_6s_13_1_1_U1060                                              |hls_sparse_mul_7ns_6s_13_1_1_803                                                                                       |     59|
|3358  |    mul_7ns_6s_13_1_1_U1061                                              |hls_sparse_mul_7ns_6s_13_1_1_804                                                                                       |     59|
|3359  |    mul_7ns_6s_13_1_1_U1062                                              |hls_sparse_mul_7ns_6s_13_1_1_805                                                                                       |     59|
|3360  |    mul_7ns_6s_13_1_1_U1063                                              |hls_sparse_mul_7ns_6s_13_1_1_806                                                                                       |     64|
|3361  |    mul_7ns_6s_13_1_1_U1064                                              |hls_sparse_mul_7ns_6s_13_1_1_807                                                                                       |     64|
|3362  |    mul_7ns_6s_13_1_1_U1065                                              |hls_sparse_mul_7ns_6s_13_1_1_808                                                                                       |     64|
|3363  |    mul_7ns_6s_13_1_1_U1066                                              |hls_sparse_mul_7ns_6s_13_1_1_809                                                                                       |     56|
|3364  |    mul_7ns_6s_13_1_1_U1067                                              |hls_sparse_mul_7ns_6s_13_1_1_810                                                                                       |     56|
|3365  |    mul_7ns_6s_13_1_1_U1068                                              |hls_sparse_mul_7ns_6s_13_1_1_811                                                                                       |     56|
|3366  |    mul_7ns_6s_13_1_1_U1069                                              |hls_sparse_mul_7ns_6s_13_1_1_812                                                                                       |     58|
|3367  |    mul_7ns_6s_13_1_1_U1070                                              |hls_sparse_mul_7ns_6s_13_1_1_813                                                                                       |     58|
|3368  |    mul_7ns_6s_13_1_1_U1071                                              |hls_sparse_mul_7ns_6s_13_1_1_814                                                                                       |     58|
|3369  |    mul_7ns_6s_13_1_1_U1072                                              |hls_sparse_mul_7ns_6s_13_1_1_815                                                                                       |     62|
|3370  |    mul_7ns_6s_13_1_1_U1073                                              |hls_sparse_mul_7ns_6s_13_1_1_816                                                                                       |     62|
|3371  |    mul_7ns_6s_13_1_1_U1074                                              |hls_sparse_mul_7ns_6s_13_1_1_817                                                                                       |     64|
|3372  |    mul_7ns_6s_13_1_1_U1075                                              |hls_sparse_mul_7ns_6s_13_1_1_818                                                                                       |     58|
|3373  |    mul_7ns_6s_13_1_1_U1076                                              |hls_sparse_mul_7ns_6s_13_1_1_819                                                                                       |     56|
|3374  |    mul_7ns_6s_13_1_1_U1077                                              |hls_sparse_mul_7ns_6s_13_1_1_820                                                                                       |     58|
|3375  |    mul_7ns_6s_13_1_1_U1078                                              |hls_sparse_mul_7ns_6s_13_1_1_821                                                                                       |     59|
|3376  |    mul_7ns_6s_13_1_1_U1079                                              |hls_sparse_mul_7ns_6s_13_1_1_822                                                                                       |     58|
|3377  |    mul_7ns_6s_13_1_1_U1080                                              |hls_sparse_mul_7ns_6s_13_1_1_823                                                                                       |     59|
|3378  |    mul_7ns_6s_13_1_1_U1081                                              |hls_sparse_mul_7ns_6s_13_1_1_824                                                                                       |     68|
|3379  |    mul_7ns_6s_13_1_1_U1082                                              |hls_sparse_mul_7ns_6s_13_1_1_825                                                                                       |     62|
|3380  |    mul_7ns_6s_13_1_1_U1083                                              |hls_sparse_mul_7ns_6s_13_1_1_826                                                                                       |     68|
|3381  |    mul_7ns_6s_13_1_1_U1084                                              |hls_sparse_mul_7ns_6s_13_1_1_827                                                                                       |     56|
|3382  |    mul_7ns_6s_13_1_1_U1085                                              |hls_sparse_mul_7ns_6s_13_1_1_828                                                                                       |     56|
|3383  |    mul_7ns_6s_13_1_1_U1086                                              |hls_sparse_mul_7ns_6s_13_1_1_829                                                                                       |     56|
|3384  |    mul_7ns_6s_13_1_1_U1087                                              |hls_sparse_mul_7ns_6s_13_1_1_830                                                                                       |     58|
|3385  |    mul_7ns_6s_13_1_1_U1088                                              |hls_sparse_mul_7ns_6s_13_1_1_831                                                                                       |     58|
|3386  |    mul_7ns_6s_13_1_1_U1089                                              |hls_sparse_mul_7ns_6s_13_1_1_832                                                                                       |     58|
|3387  |    mul_7ns_6s_13_1_1_U1090                                              |hls_sparse_mul_7ns_6s_13_1_1_833                                                                                       |     62|
|3388  |    mul_7ns_6s_13_1_1_U1091                                              |hls_sparse_mul_7ns_6s_13_1_1_834                                                                                       |     62|
|3389  |    mul_7ns_6s_13_1_1_U1092                                              |hls_sparse_mul_7ns_6s_13_1_1_835                                                                                       |     62|
|3390  |    mul_7ns_6s_13_1_1_U1093                                              |hls_sparse_mul_7ns_6s_13_1_1_836                                                                                       |     57|
|3391  |    mul_7ns_6s_13_1_1_U1094                                              |hls_sparse_mul_7ns_6s_13_1_1_837                                                                                       |     56|
|3392  |    mul_7ns_6s_13_1_1_U1095                                              |hls_sparse_mul_7ns_6s_13_1_1_838                                                                                       |     57|
|3393  |    mul_7ns_6s_13_1_1_U1096                                              |hls_sparse_mul_7ns_6s_13_1_1_839                                                                                       |     61|
|3394  |    mul_7ns_6s_13_1_1_U1097                                              |hls_sparse_mul_7ns_6s_13_1_1_840                                                                                       |     58|
|3395  |    mul_7ns_6s_13_1_1_U1098                                              |hls_sparse_mul_7ns_6s_13_1_1_841                                                                                       |     59|
|3396  |    mul_7ns_6s_13_1_1_U1099                                              |hls_sparse_mul_7ns_6s_13_1_1_842                                                                                       |     66|
|3397  |    mul_7ns_6s_13_1_1_U1100                                              |hls_sparse_mul_7ns_6s_13_1_1_843                                                                                       |     62|
|3398  |    mul_7ns_6s_13_1_1_U1101                                              |hls_sparse_mul_7ns_6s_13_1_1_844                                                                                       |     64|
|3399  |    mul_7ns_6s_13_1_1_U1102                                              |hls_sparse_mul_7ns_6s_13_1_1_845                                                                                       |     56|
|3400  |    mul_7ns_6s_13_1_1_U1103                                              |hls_sparse_mul_7ns_6s_13_1_1_846                                                                                       |     56|
|3401  |    mul_7ns_6s_13_1_1_U1104                                              |hls_sparse_mul_7ns_6s_13_1_1_847                                                                                       |     56|
|3402  |    mul_7ns_6s_13_1_1_U1105                                              |hls_sparse_mul_7ns_6s_13_1_1_848                                                                                       |     58|
|3403  |    mul_7ns_6s_13_1_1_U1106                                              |hls_sparse_mul_7ns_6s_13_1_1_849                                                                                       |     58|
|3404  |    mul_7ns_6s_13_1_1_U1107                                              |hls_sparse_mul_7ns_6s_13_1_1_850                                                                                       |     58|
|3405  |    mul_7ns_6s_13_1_1_U1108                                              |hls_sparse_mul_7ns_6s_13_1_1_851                                                                                       |     62|
|3406  |    mul_7ns_6s_13_1_1_U1109                                              |hls_sparse_mul_7ns_6s_13_1_1_852                                                                                       |     63|
|3407  |    mul_7ns_6s_13_1_1_U1110                                              |hls_sparse_mul_7ns_6s_13_1_1_853                                                                                       |     63|
|3408  |    mul_7ns_6s_13_1_1_U1111                                              |hls_sparse_mul_7ns_6s_13_1_1_854                                                                                       |     57|
|3409  |    mul_7ns_6s_13_1_1_U1112                                              |hls_sparse_mul_7ns_6s_13_1_1_855                                                                                       |     57|
|3410  |    mul_7ns_6s_13_1_1_U1113                                              |hls_sparse_mul_7ns_6s_13_1_1_856                                                                                       |     57|
|3411  |    mul_7ns_6s_13_1_1_U1114                                              |hls_sparse_mul_7ns_6s_13_1_1_857                                                                                       |     63|
|3412  |    mul_7ns_6s_13_1_1_U1115                                              |hls_sparse_mul_7ns_6s_13_1_1_858                                                                                       |     61|
|3413  |    mul_7ns_6s_13_1_1_U1116                                              |hls_sparse_mul_7ns_6s_13_1_1_859                                                                                       |     60|
|3414  |    mul_7ns_6s_13_1_1_U1117                                              |hls_sparse_mul_7ns_6s_13_1_1_860                                                                                       |     66|
|3415  |    mul_7ns_6s_13_1_1_U1118                                              |hls_sparse_mul_7ns_6s_13_1_1_861                                                                                       |     66|
|3416  |    mul_7ns_6s_13_1_1_U1119                                              |hls_sparse_mul_7ns_6s_13_1_1_862                                                                                       |     66|
|3417  |    mul_7ns_6s_13_1_1_U1120                                              |hls_sparse_mul_7ns_6s_13_1_1_863                                                                                       |     57|
|3418  |    mul_7ns_6s_13_1_1_U1121                                              |hls_sparse_mul_7ns_6s_13_1_1_864                                                                                       |     57|
|3419  |    mul_7ns_6s_13_1_1_U1122                                              |hls_sparse_mul_7ns_6s_13_1_1_865                                                                                       |     57|
|3420  |    mul_7ns_6s_13_1_1_U1123                                              |hls_sparse_mul_7ns_6s_13_1_1_866                                                                                       |     60|
|3421  |    mul_7ns_6s_13_1_1_U1124                                              |hls_sparse_mul_7ns_6s_13_1_1_867                                                                                       |     63|
|3422  |    mul_7ns_6s_13_1_1_U1125                                              |hls_sparse_mul_7ns_6s_13_1_1_868                                                                                       |     63|
|3423  |    mul_7ns_6s_13_1_1_U1126                                              |hls_sparse_mul_7ns_6s_13_1_1_869                                                                                       |     66|
|3424  |    mul_7ns_6s_13_1_1_U1127                                              |hls_sparse_mul_7ns_6s_13_1_1_870                                                                                       |     66|
|3425  |    mul_7ns_6s_13_1_1_U1128                                              |hls_sparse_mul_7ns_6s_13_1_1_871                                                                                       |     66|
|3426  |    mul_7ns_6s_13_1_1_U1129                                              |hls_sparse_mul_7ns_6s_13_1_1_872                                                                                       |     58|
|3427  |    mul_7ns_6s_13_1_1_U1130                                              |hls_sparse_mul_7ns_6s_13_1_1_873                                                                                       |     57|
|3428  |    mul_7ns_6s_13_1_1_U1131                                              |hls_sparse_mul_7ns_6s_13_1_1_874                                                                                       |     57|
|3429  |    mul_7ns_6s_13_1_1_U1132                                              |hls_sparse_mul_7ns_6s_13_1_1_875                                                                                       |     60|
|3430  |    mul_7ns_6s_13_1_1_U1133                                              |hls_sparse_mul_7ns_6s_13_1_1_876                                                                                       |     62|
|3431  |    mul_7ns_6s_13_1_1_U1134                                              |hls_sparse_mul_7ns_6s_13_1_1_877                                                                                       |     60|
|3432  |    mul_7ns_6s_13_1_1_U1135                                              |hls_sparse_mul_7ns_6s_13_1_1_878                                                                                       |     63|
|3433  |    mul_7ns_6s_13_1_1_U1136                                              |hls_sparse_mul_7ns_6s_13_1_1_879                                                                                       |     65|
|3434  |    mul_7ns_6s_13_1_1_U1137                                              |hls_sparse_mul_7ns_6s_13_1_1_880                                                                                       |     64|
|3435  |    mul_7ns_6s_13_1_1_U1138                                              |hls_sparse_mul_7ns_6s_13_1_1_881                                                                                       |     57|
|3436  |    mul_7ns_6s_13_1_1_U1139                                              |hls_sparse_mul_7ns_6s_13_1_1_882                                                                                       |     57|
|3437  |    mul_7ns_6s_13_1_1_U1140                                              |hls_sparse_mul_7ns_6s_13_1_1_883                                                                                       |     57|
|3438  |    mul_7ns_6s_13_1_1_U1141                                              |hls_sparse_mul_7ns_6s_13_1_1_884                                                                                       |     63|
|3439  |    mul_7ns_6s_13_1_1_U1142                                              |hls_sparse_mul_7ns_6s_13_1_1_885                                                                                       |     60|
|3440  |    mul_7ns_6s_13_1_1_U1143                                              |hls_sparse_mul_7ns_6s_13_1_1_886                                                                                       |     60|
|3441  |    mul_7ns_6s_13_1_1_U1144                                              |hls_sparse_mul_7ns_6s_13_1_1_887                                                                                       |     66|
|3442  |    mul_7ns_6s_13_1_1_U1145                                              |hls_sparse_mul_7ns_6s_13_1_1_888                                                                                       |     65|
|3443  |    mul_7ns_6s_13_1_1_U1146                                              |hls_sparse_mul_7ns_6s_13_1_1_889                                                                                       |     65|
|3444  |    mul_7ns_6s_13_1_1_U1147                                              |hls_sparse_mul_7ns_6s_13_1_1_890                                                                                       |     57|
|3445  |    mul_7ns_6s_13_1_1_U1148                                              |hls_sparse_mul_7ns_6s_13_1_1_891                                                                                       |     57|
|3446  |    mul_7ns_6s_13_1_1_U1149                                              |hls_sparse_mul_7ns_6s_13_1_1_892                                                                                       |     57|
|3447  |    mul_7ns_6s_13_1_1_U1150                                              |hls_sparse_mul_7ns_6s_13_1_1_893                                                                                       |     61|
|3448  |    mul_7ns_6s_13_1_1_U1151                                              |hls_sparse_mul_7ns_6s_13_1_1_894                                                                                       |     61|
|3449  |    mul_7ns_6s_13_1_1_U1152                                              |hls_sparse_mul_7ns_6s_13_1_1_895                                                                                       |     61|
|3450  |    mul_7ns_6s_13_1_1_U1153                                              |hls_sparse_mul_7ns_6s_13_1_1_896                                                                                       |     66|
|3451  |    mul_7ns_6s_13_1_1_U1154                                              |hls_sparse_mul_7ns_6s_13_1_1_897                                                                                       |     66|
|3452  |    mul_7ns_6s_13_1_1_U1155                                              |hls_sparse_mul_7ns_6s_13_1_1_898                                                                                       |     66|
|3453  |    mul_7ns_6s_13_1_1_U1156                                              |hls_sparse_mul_7ns_6s_13_1_1_899                                                                                       |     58|
|3454  |    mul_7ns_6s_13_1_1_U1157                                              |hls_sparse_mul_7ns_6s_13_1_1_900                                                                                       |     58|
|3455  |    mul_7ns_6s_13_1_1_U1158                                              |hls_sparse_mul_7ns_6s_13_1_1_901                                                                                       |     58|
|3456  |    mul_7ns_6s_13_1_1_U1159                                              |hls_sparse_mul_7ns_6s_13_1_1_902                                                                                       |     61|
|3457  |    mul_7ns_6s_13_1_1_U1160                                              |hls_sparse_mul_7ns_6s_13_1_1_903                                                                                       |     61|
|3458  |    mul_7ns_6s_13_1_1_U1161                                              |hls_sparse_mul_7ns_6s_13_1_1_904                                                                                       |     61|
|3459  |    mul_7ns_6s_13_1_1_U1162                                              |hls_sparse_mul_7ns_6s_13_1_1_905                                                                                       |     64|
|3460  |    mul_7ns_6s_13_1_1_U1163                                              |hls_sparse_mul_7ns_6s_13_1_1_906                                                                                       |     64|
|3461  |    mul_7ns_6s_13_1_1_U1164                                              |hls_sparse_mul_7ns_6s_13_1_1_907                                                                                       |     64|
|3462  |    mul_7ns_6s_13_1_1_U1165                                              |hls_sparse_mul_7ns_6s_13_1_1_908                                                                                       |     57|
|3463  |    mul_7ns_6s_13_1_1_U1166                                              |hls_sparse_mul_7ns_6s_13_1_1_909                                                                                       |     58|
|3464  |    mul_7ns_6s_13_1_1_U1167                                              |hls_sparse_mul_7ns_6s_13_1_1_910                                                                                       |     57|
|3465  |    mul_7ns_6s_13_1_1_U1168                                              |hls_sparse_mul_7ns_6s_13_1_1_911                                                                                       |     63|
|3466  |    mul_7ns_6s_13_1_1_U1169                                              |hls_sparse_mul_7ns_6s_13_1_1_912                                                                                       |     60|
|3467  |    mul_7ns_6s_13_1_1_U1170                                              |hls_sparse_mul_7ns_6s_13_1_1_913                                                                                       |     61|
|3468  |    mul_7ns_6s_13_1_1_U1171                                              |hls_sparse_mul_7ns_6s_13_1_1_914                                                                                       |     66|
|3469  |    mul_7ns_6s_13_1_1_U1172                                              |hls_sparse_mul_7ns_6s_13_1_1_915                                                                                       |     64|
|3470  |    mul_7ns_6s_13_1_1_U1173                                              |hls_sparse_mul_7ns_6s_13_1_1_916                                                                                       |     65|
|3471  |    mul_7ns_6s_13_1_1_U1174                                              |hls_sparse_mul_7ns_6s_13_1_1_917                                                                                       |     58|
|3472  |    mul_7ns_6s_13_1_1_U1175                                              |hls_sparse_mul_7ns_6s_13_1_1_918                                                                                       |     58|
|3473  |    mul_7ns_6s_13_1_1_U1176                                              |hls_sparse_mul_7ns_6s_13_1_1_919                                                                                       |     58|
|3474  |    mul_7ns_6s_13_1_1_U1177                                              |hls_sparse_mul_7ns_6s_13_1_1_920                                                                                       |     61|
|3475  |    mul_7ns_6s_13_1_1_U1178                                              |hls_sparse_mul_7ns_6s_13_1_1_921                                                                                       |     61|
|3476  |    mul_7ns_6s_13_1_1_U1179                                              |hls_sparse_mul_7ns_6s_13_1_1_922                                                                                       |     61|
|3477  |    mul_7ns_6s_13_1_1_U1180                                              |hls_sparse_mul_7ns_6s_13_1_1_923                                                                                       |     63|
|3478  |    mul_7ns_6s_13_1_1_U1181                                              |hls_sparse_mul_7ns_6s_13_1_1_924                                                                                       |     63|
|3479  |    mul_7ns_6s_13_1_1_U1182                                              |hls_sparse_mul_7ns_6s_13_1_1_925                                                                                       |     63|
|3480  |    mul_7ns_6s_13_1_1_U1183                                              |hls_sparse_mul_7ns_6s_13_1_1_926                                                                                       |     56|
|3481  |    mul_7ns_6s_13_1_1_U1184                                              |hls_sparse_mul_7ns_6s_13_1_1_927                                                                                       |     57|
|3482  |    mul_7ns_6s_13_1_1_U1185                                              |hls_sparse_mul_7ns_6s_13_1_1_928                                                                                       |     56|
|3483  |    mul_7ns_6s_13_1_1_U1186                                              |hls_sparse_mul_7ns_6s_13_1_1_929                                                                                       |     61|
|3484  |    mul_7ns_6s_13_1_1_U1187                                              |hls_sparse_mul_7ns_6s_13_1_1_930                                                                                       |     62|
|3485  |    mul_7ns_6s_13_1_1_U1188                                              |hls_sparse_mul_7ns_6s_13_1_1_931                                                                                       |     61|
|3486  |    mul_7ns_6s_13_1_1_U1189                                              |hls_sparse_mul_7ns_6s_13_1_1_932                                                                                       |     64|
|3487  |    mul_7ns_6s_13_1_1_U1190                                              |hls_sparse_mul_7ns_6s_13_1_1_933                                                                                       |     63|
|3488  |    mul_7ns_6s_13_1_1_U1191                                              |hls_sparse_mul_7ns_6s_13_1_1_934                                                                                       |     68|
|3489  |    mul_7ns_6s_13_1_1_U1192                                              |hls_sparse_mul_7ns_6s_13_1_1_935                                                                                       |     57|
|3490  |    mul_7ns_6s_13_1_1_U1193                                              |hls_sparse_mul_7ns_6s_13_1_1_936                                                                                       |     57|
|3491  |    mul_7ns_6s_13_1_1_U1194                                              |hls_sparse_mul_7ns_6s_13_1_1_937                                                                                       |     57|
|3492  |    mul_7ns_6s_13_1_1_U1195                                              |hls_sparse_mul_7ns_6s_13_1_1_938                                                                                       |     61|
|3493  |    mul_7ns_6s_13_1_1_U1196                                              |hls_sparse_mul_7ns_6s_13_1_1_939                                                                                       |     59|
|3494  |    mul_7ns_6s_13_1_1_U1197                                              |hls_sparse_mul_7ns_6s_13_1_1_940                                                                                       |     59|
|3495  |    mul_7ns_6s_13_1_1_U1198                                              |hls_sparse_mul_7ns_6s_13_1_1_941                                                                                       |     66|
|3496  |    mul_7ns_6s_13_1_1_U1199                                              |hls_sparse_mul_7ns_6s_13_1_1_942                                                                                       |     65|
|3497  |    mul_7ns_6s_13_1_1_U1200                                              |hls_sparse_mul_7ns_6s_13_1_1_943                                                                                       |     64|
|3498  |    mul_7ns_6s_13_1_1_U1201                                              |hls_sparse_mul_7ns_6s_13_1_1_944                                                                                       |     56|
|3499  |    mul_7ns_6s_13_1_1_U1202                                              |hls_sparse_mul_7ns_6s_13_1_1_945                                                                                       |     57|
|3500  |    mul_7ns_6s_13_1_1_U1203                                              |hls_sparse_mul_7ns_6s_13_1_1_946                                                                                       |     56|
|3501  |    mul_7ns_6s_13_1_1_U1204                                              |hls_sparse_mul_7ns_6s_13_1_1_947                                                                                       |     58|
|3502  |    mul_7ns_6s_13_1_1_U1205                                              |hls_sparse_mul_7ns_6s_13_1_1_948                                                                                       |     62|
|3503  |    mul_7ns_6s_13_1_1_U1206                                              |hls_sparse_mul_7ns_6s_13_1_1_949                                                                                       |     58|
|3504  |    mul_7ns_6s_13_1_1_U1207                                              |hls_sparse_mul_7ns_6s_13_1_1_950                                                                                       |     62|
|3505  |    mul_7ns_6s_13_1_1_U1208                                              |hls_sparse_mul_7ns_6s_13_1_1_951                                                                                       |     63|
|3506  |    mul_7ns_6s_13_1_1_U1209                                              |hls_sparse_mul_7ns_6s_13_1_1_952                                                                                       |     62|
|3507  |    mul_7ns_6s_13_1_1_U1210                                              |hls_sparse_mul_7ns_6s_13_1_1_953                                                                                       |     56|
|3508  |    mul_7ns_6s_13_1_1_U1211                                              |hls_sparse_mul_7ns_6s_13_1_1_954                                                                                       |     56|
|3509  |    mul_7ns_6s_13_1_1_U1212                                              |hls_sparse_mul_7ns_6s_13_1_1_955                                                                                       |     56|
|3510  |    mul_7ns_6s_13_1_1_U1213                                              |hls_sparse_mul_7ns_6s_13_1_1_956                                                                                       |     58|
|3511  |    mul_7ns_6s_13_1_1_U1214                                              |hls_sparse_mul_7ns_6s_13_1_1_957                                                                                       |     58|
|3512  |    mul_7ns_6s_13_1_1_U1215                                              |hls_sparse_mul_7ns_6s_13_1_1_958                                                                                       |     58|
|3513  |    mul_7ns_6s_13_1_1_U1216                                              |hls_sparse_mul_7ns_6s_13_1_1_959                                                                                       |     62|
|3514  |    mul_7ns_6s_13_1_1_U1217                                              |hls_sparse_mul_7ns_6s_13_1_1_960                                                                                       |     62|
|3515  |    mul_7ns_6s_13_1_1_U1218                                              |hls_sparse_mul_7ns_6s_13_1_1_961                                                                                       |     62|
|3516  |    mul_7ns_6s_13_1_1_U1219                                              |hls_sparse_mul_7ns_6s_13_1_1_962                                                                                       |     56|
|3517  |    mul_7ns_6s_13_1_1_U1220                                              |hls_sparse_mul_7ns_6s_13_1_1_963                                                                                       |     57|
|3518  |    mul_7ns_6s_13_1_1_U1221                                              |hls_sparse_mul_7ns_6s_13_1_1_964                                                                                       |     57|
|3519  |    mul_7ns_6s_13_1_1_U1222                                              |hls_sparse_mul_7ns_6s_13_1_1_965                                                                                       |     58|
|3520  |    mul_7ns_6s_13_1_1_U1223                                              |hls_sparse_mul_7ns_6s_13_1_1_966                                                                                       |     60|
|3521  |    mul_7ns_6s_13_1_1_U1224                                              |hls_sparse_mul_7ns_6s_13_1_1_967                                                                                       |     61|
|3522  |    mul_7ns_6s_13_1_1_U1225                                              |hls_sparse_mul_7ns_6s_13_1_1_968                                                                                       |     62|
|3523  |    mul_7ns_6s_13_1_1_U1226                                              |hls_sparse_mul_7ns_6s_13_1_1_969                                                                                       |     65|
|3524  |    mul_7ns_6s_13_1_1_U1227                                              |hls_sparse_mul_7ns_6s_13_1_1_970                                                                                       |     66|
|3525  |    mul_7ns_6s_13_1_1_U1228                                              |hls_sparse_mul_7ns_6s_13_1_1_971                                                                                       |     56|
|3526  |    mul_7ns_6s_13_1_1_U1229                                              |hls_sparse_mul_7ns_6s_13_1_1_972                                                                                       |     56|
|3527  |    mul_7ns_6s_13_1_1_U1230                                              |hls_sparse_mul_7ns_6s_13_1_1_973                                                                                       |     56|
|3528  |    mul_7ns_6s_13_1_1_U1231                                              |hls_sparse_mul_7ns_6s_13_1_1_974                                                                                       |     58|
|3529  |    mul_7ns_6s_13_1_1_U1232                                              |hls_sparse_mul_7ns_6s_13_1_1_975                                                                                       |     58|
|3530  |    mul_7ns_6s_13_1_1_U1233                                              |hls_sparse_mul_7ns_6s_13_1_1_976                                                                                       |     61|
|3531  |    mul_7ns_6s_13_1_1_U1234                                              |hls_sparse_mul_7ns_6s_13_1_1_977                                                                                       |     62|
|3532  |    mul_7ns_6s_13_1_1_U1235                                              |hls_sparse_mul_7ns_6s_13_1_1_978                                                                                       |     63|
|3533  |    mul_7ns_6s_13_1_1_U1236                                              |hls_sparse_mul_7ns_6s_13_1_1_979                                                                                       |     66|
|3534  |    mul_7ns_6s_13_1_1_U1237                                              |hls_sparse_mul_7ns_6s_13_1_1_980                                                                                       |     58|
|3535  |    mul_7ns_6s_13_1_1_U1238                                              |hls_sparse_mul_7ns_6s_13_1_1_981                                                                                       |     57|
|3536  |    mul_7ns_6s_13_1_1_U1239                                              |hls_sparse_mul_7ns_6s_13_1_1_982                                                                                       |     56|
|3537  |    mul_7ns_6s_13_1_1_U1240                                              |hls_sparse_mul_7ns_6s_13_1_1_983                                                                                       |     59|
|3538  |    mul_7ns_6s_13_1_1_U1241                                              |hls_sparse_mul_7ns_6s_13_1_1_984                                                                                       |     61|
|3539  |    mul_7ns_6s_13_1_1_U1242                                              |hls_sparse_mul_7ns_6s_13_1_1_985                                                                                       |     58|
|3540  |    mul_7ns_6s_13_1_1_U1243                                              |hls_sparse_mul_7ns_6s_13_1_1_986                                                                                       |     63|
|3541  |    mul_7ns_6s_13_1_1_U1244                                              |hls_sparse_mul_7ns_6s_13_1_1_987                                                                                       |     74|
|3542  |    mul_7ns_6s_13_1_1_U1245                                              |hls_sparse_mul_7ns_6s_13_1_1_988                                                                                       |     62|
|3543  |    mul_7ns_6s_13_1_1_U1246                                              |hls_sparse_mul_7ns_6s_13_1_1_989                                                                                       |     58|
|3544  |    mul_7ns_6s_13_1_1_U1247                                              |hls_sparse_mul_7ns_6s_13_1_1_990                                                                                       |     57|
|3545  |    mul_7ns_6s_13_1_1_U1248                                              |hls_sparse_mul_7ns_6s_13_1_1_991                                                                                       |     58|
|3546  |    mul_7ns_6s_13_1_1_U1249                                              |hls_sparse_mul_7ns_6s_13_1_1_992                                                                                       |     61|
|3547  |    mul_7ns_6s_13_1_1_U1250                                              |hls_sparse_mul_7ns_6s_13_1_1_993                                                                                       |     61|
|3548  |    mul_7ns_6s_13_1_1_U1251                                              |hls_sparse_mul_7ns_6s_13_1_1_994                                                                                       |     61|
|3549  |    mul_7ns_6s_13_1_1_U1252                                              |hls_sparse_mul_7ns_6s_13_1_1_995                                                                                       |     63|
|3550  |    mul_7ns_6s_13_1_1_U1253                                              |hls_sparse_mul_7ns_6s_13_1_1_996                                                                                       |     66|
|3551  |    mul_7ns_6s_13_1_1_U1254                                              |hls_sparse_mul_7ns_6s_13_1_1_997                                                                                       |     63|
|3552  |    mul_7ns_6s_13_1_1_U1255                                              |hls_sparse_mul_7ns_6s_13_1_1_998                                                                                       |     57|
|3553  |    mul_7ns_6s_13_1_1_U1256                                              |hls_sparse_mul_7ns_6s_13_1_1_999                                                                                       |     57|
|3554  |    mul_7ns_6s_13_1_1_U1257                                              |hls_sparse_mul_7ns_6s_13_1_1_1000                                                                                      |     58|
|3555  |    mul_7ns_6s_13_1_1_U1258                                              |hls_sparse_mul_7ns_6s_13_1_1_1001                                                                                      |     59|
|3556  |    mul_7ns_6s_13_1_1_U1259                                              |hls_sparse_mul_7ns_6s_13_1_1_1002                                                                                      |     61|
|3557  |    mul_7ns_6s_13_1_1_U1260                                              |hls_sparse_mul_7ns_6s_13_1_1_1003                                                                                      |     61|
|3558  |    mul_7ns_6s_13_1_1_U1261                                              |hls_sparse_mul_7ns_6s_13_1_1_1004                                                                                      |     66|
|3559  |    mul_7ns_6s_13_1_1_U1262                                              |hls_sparse_mul_7ns_6s_13_1_1_1005                                                                                      |     66|
|3560  |    mul_7ns_6s_13_1_1_U1263                                              |hls_sparse_mul_7ns_6s_13_1_1_1006                                                                                      |     63|
|3561  |    mul_7ns_6s_13_1_1_U1264                                              |hls_sparse_mul_7ns_6s_13_1_1_1007                                                                                      |     56|
|3562  |    mul_7ns_6s_13_1_1_U1265                                              |hls_sparse_mul_7ns_6s_13_1_1_1008                                                                                      |     56|
|3563  |    mul_7ns_6s_13_1_1_U1266                                              |hls_sparse_mul_7ns_6s_13_1_1_1009                                                                                      |     57|
|3564  |    mul_7ns_6s_13_1_1_U1267                                              |hls_sparse_mul_7ns_6s_13_1_1_1010                                                                                      |     58|
|3565  |    mul_7ns_6s_13_1_1_U1268                                              |hls_sparse_mul_7ns_6s_13_1_1_1011                                                                                      |     58|
|3566  |    mul_7ns_6s_13_1_1_U1269                                              |hls_sparse_mul_7ns_6s_13_1_1_1012                                                                                      |     61|
|3567  |    mul_7ns_6s_13_1_1_U1270                                              |hls_sparse_mul_7ns_6s_13_1_1_1013                                                                                      |     62|
|3568  |    mul_7ns_6s_13_1_1_U1271                                              |hls_sparse_mul_7ns_6s_13_1_1_1014                                                                                      |     63|
|3569  |    mul_7ns_6s_13_1_1_U1272                                              |hls_sparse_mul_7ns_6s_13_1_1_1015                                                                                      |     64|
|3570  |    mul_7ns_6s_13_1_1_U1273                                              |hls_sparse_mul_7ns_6s_13_1_1_1016                                                                                      |     56|
|3571  |    mul_7ns_6s_13_1_1_U1274                                              |hls_sparse_mul_7ns_6s_13_1_1_1017                                                                                      |     56|
|3572  |    mul_7ns_6s_13_1_1_U1275                                              |hls_sparse_mul_7ns_6s_13_1_1_1018                                                                                      |     58|
|3573  |    mul_7ns_6s_13_1_1_U1276                                              |hls_sparse_mul_7ns_6s_13_1_1_1019                                                                                      |     58|
|3574  |    mul_7ns_6s_13_1_1_U1277                                              |hls_sparse_mul_7ns_6s_13_1_1_1020                                                                                      |     58|
|3575  |    mul_7ns_6s_13_1_1_U1278                                              |hls_sparse_mul_7ns_6s_13_1_1_1021                                                                                      |     61|
|3576  |    mul_7ns_6s_13_1_1_U1279                                              |hls_sparse_mul_7ns_6s_13_1_1_1022                                                                                      |     63|
|3577  |    mul_7ns_6s_13_1_1_U1280                                              |hls_sparse_mul_7ns_6s_13_1_1_1023                                                                                      |     62|
|3578  |    mul_7ns_6s_13_1_1_U1281                                              |hls_sparse_mul_7ns_6s_13_1_1_1024                                                                                      |     63|
|3579  |    mul_7ns_6s_13_1_1_U1282                                              |hls_sparse_mul_7ns_6s_13_1_1_1025                                                                                      |     57|
|3580  |    mul_7ns_6s_13_1_1_U1283                                              |hls_sparse_mul_7ns_6s_13_1_1_1026                                                                                      |     58|
|3581  |    mul_7ns_6s_13_1_1_U1284                                              |hls_sparse_mul_7ns_6s_13_1_1_1027                                                                                      |     57|
|3582  |    mul_7ns_6s_13_1_1_U1285                                              |hls_sparse_mul_7ns_6s_13_1_1_1028                                                                                      |     61|
|3583  |    mul_7ns_6s_13_1_1_U1286                                              |hls_sparse_mul_7ns_6s_13_1_1_1029                                                                                      |     61|
|3584  |    mul_7ns_6s_13_1_1_U1287                                              |hls_sparse_mul_7ns_6s_13_1_1_1030                                                                                      |     61|
|3585  |    mul_7ns_6s_13_1_1_U1288                                              |hls_sparse_mul_7ns_6s_13_1_1_1031                                                                                      |     66|
|3586  |    mul_7ns_6s_13_1_1_U1289                                              |hls_sparse_mul_7ns_6s_13_1_1_1032                                                                                      |     64|
|3587  |    mul_7ns_6s_13_1_1_U1290                                              |hls_sparse_mul_7ns_6s_13_1_1_1033                                                                                      |     65|
|3588  |    mul_7ns_6s_13_1_1_U1291                                              |hls_sparse_mul_7ns_6s_13_1_1_1034                                                                                      |     60|
|3589  |    mul_7ns_6s_13_1_1_U1292                                              |hls_sparse_mul_7ns_6s_13_1_1_1035                                                                                      |     57|
|3590  |    mul_7ns_6s_13_1_1_U1293                                              |hls_sparse_mul_7ns_6s_13_1_1_1036                                                                                      |     57|
|3591  |    mul_7ns_6s_13_1_1_U1294                                              |hls_sparse_mul_7ns_6s_13_1_1_1037                                                                                      |     60|
|3592  |    mul_7ns_6s_13_1_1_U1295                                              |hls_sparse_mul_7ns_6s_13_1_1_1038                                                                                      |     62|
|3593  |    mul_7ns_6s_13_1_1_U1296                                              |hls_sparse_mul_7ns_6s_13_1_1_1039                                                                                      |     63|
|3594  |    mul_7ns_6s_13_1_1_U1297                                              |hls_sparse_mul_7ns_6s_13_1_1_1040                                                                                      |     64|
|3595  |    mul_7ns_6s_13_1_1_U1298                                              |hls_sparse_mul_7ns_6s_13_1_1_1041                                                                                      |     65|
|3596  |    mul_7ns_6s_13_1_1_U1299                                              |hls_sparse_mul_7ns_6s_13_1_1_1042                                                                                      |     66|
|3597  |    mul_7ns_6s_13_1_1_U1300                                              |hls_sparse_mul_7ns_6s_13_1_1_1043                                                                                      |     57|
|3598  |    mul_7ns_6s_13_1_1_U1301                                              |hls_sparse_mul_7ns_6s_13_1_1_1044                                                                                      |     57|
|3599  |    mul_7ns_6s_13_1_1_U1302                                              |hls_sparse_mul_7ns_6s_13_1_1_1045                                                                                      |     57|
|3600  |    mul_7ns_6s_13_1_1_U1303                                              |hls_sparse_mul_7ns_6s_13_1_1_1046                                                                                      |     63|
|3601  |    mul_7ns_6s_13_1_1_U1304                                              |hls_sparse_mul_7ns_6s_13_1_1_1047                                                                                      |     60|
|3602  |    mul_7ns_6s_13_1_1_U1305                                              |hls_sparse_mul_7ns_6s_13_1_1_1048                                                                                      |     63|
|3603  |    mul_7ns_6s_13_1_1_U1306                                              |hls_sparse_mul_7ns_6s_13_1_1_1049                                                                                      |     66|
|3604  |    mul_7ns_6s_13_1_1_U1307                                              |hls_sparse_mul_7ns_6s_13_1_1_1050                                                                                      |     66|
|3605  |    mul_7ns_6s_13_1_1_U1308                                              |hls_sparse_mul_7ns_6s_13_1_1_1051                                                                                      |     66|
|3606  |    mul_7ns_6s_13_1_1_U1309                                              |hls_sparse_mul_7ns_6s_13_1_1_1052                                                                                      |     57|
|3607  |    mul_7ns_6s_13_1_1_U1310                                              |hls_sparse_mul_7ns_6s_13_1_1_1053                                                                                      |     57|
|3608  |    mul_7ns_6s_13_1_1_U1311                                              |hls_sparse_mul_7ns_6s_13_1_1_1054                                                                                      |     57|
|3609  |    mul_7ns_6s_13_1_1_U1312                                              |hls_sparse_mul_7ns_6s_13_1_1_1055                                                                                      |     60|
|3610  |    mul_7ns_6s_13_1_1_U1313                                              |hls_sparse_mul_7ns_6s_13_1_1_1056                                                                                      |     60|
|3611  |    mul_7ns_6s_13_1_1_U1314                                              |hls_sparse_mul_7ns_6s_13_1_1_1057                                                                                      |     61|
|3612  |    mul_7ns_6s_13_1_1_U1315                                              |hls_sparse_mul_7ns_6s_13_1_1_1058                                                                                      |     66|
|3613  |    mul_7ns_6s_13_1_1_U1316                                              |hls_sparse_mul_7ns_6s_13_1_1_1059                                                                                      |     66|
|3614  |    mul_7ns_6s_13_1_1_U1317                                              |hls_sparse_mul_7ns_6s_13_1_1_1060                                                                                      |     66|
|3615  |    mul_7ns_6s_13_1_1_U1318                                              |hls_sparse_mul_7ns_6s_13_1_1_1061                                                                                      |     57|
|3616  |    mul_7ns_6s_13_1_1_U1319                                              |hls_sparse_mul_7ns_6s_13_1_1_1062                                                                                      |     57|
|3617  |    mul_7ns_6s_13_1_1_U1320                                              |hls_sparse_mul_7ns_6s_13_1_1_1063                                                                                      |     57|
|3618  |    mul_7ns_6s_13_1_1_U1321                                              |hls_sparse_mul_7ns_6s_13_1_1_1064                                                                                      |     60|
|3619  |    mul_7ns_6s_13_1_1_U1322                                              |hls_sparse_mul_7ns_6s_13_1_1_1065                                                                                      |     60|
|3620  |    mul_7ns_6s_13_1_1_U1323                                              |hls_sparse_mul_7ns_6s_13_1_1_1066                                                                                      |     61|
|3621  |    mul_7ns_6s_13_1_1_U1324                                              |hls_sparse_mul_7ns_6s_13_1_1_1067                                                                                      |     65|
|3622  |    mul_7ns_6s_13_1_1_U1325                                              |hls_sparse_mul_7ns_6s_13_1_1_1068                                                                                      |     66|
|3623  |    mul_7ns_6s_13_1_1_U1326                                              |hls_sparse_mul_7ns_6s_13_1_1_1069                                                                                      |     65|
|3624  |    mul_7ns_6s_13_1_1_U1327                                              |hls_sparse_mul_7ns_6s_13_1_1_1070                                                                                      |     58|
|3625  |    mul_7ns_6s_13_1_1_U1328                                              |hls_sparse_mul_7ns_6s_13_1_1_1071                                                                                      |     57|
|3626  |    mul_7ns_6s_13_1_1_U1329                                              |hls_sparse_mul_7ns_6s_13_1_1_1072                                                                                      |     55|
|3627  |    mul_7ns_6s_13_1_1_U1330                                              |hls_sparse_mul_7ns_6s_13_1_1_1073                                                                                      |     63|
|3628  |    mul_7ns_6s_13_1_1_U1331                                              |hls_sparse_mul_7ns_6s_13_1_1_1074                                                                                      |     61|
|3629  |    mul_7ns_6s_13_1_1_U1332                                              |hls_sparse_mul_7ns_6s_13_1_1_1075                                                                                      |     61|
|3630  |    mul_7ns_6s_13_1_1_U1333                                              |hls_sparse_mul_7ns_6s_13_1_1_1076                                                                                      |     73|
|3631  |    mul_7ns_6s_13_1_1_U1334                                              |hls_sparse_mul_7ns_6s_13_1_1_1077                                                                                      |     69|
|3632  |    mul_7ns_6s_13_1_1_U1335                                              |hls_sparse_mul_7ns_6s_13_1_1_1078                                                                                      |     66|
|3633  |    mul_7ns_6s_13_1_1_U1336                                              |hls_sparse_mul_7ns_6s_13_1_1_1079                                                                                      |     57|
|3634  |    mul_7ns_6s_13_1_1_U1337                                              |hls_sparse_mul_7ns_6s_13_1_1_1080                                                                                      |     57|
|3635  |    mul_7ns_6s_13_1_1_U1338                                              |hls_sparse_mul_7ns_6s_13_1_1_1081                                                                                      |     58|
|3636  |    mul_7ns_6s_13_1_1_U1339                                              |hls_sparse_mul_7ns_6s_13_1_1_1082                                                                                      |     61|
|3637  |    mul_7ns_6s_13_1_1_U1340                                              |hls_sparse_mul_7ns_6s_13_1_1_1083                                                                                      |     61|
|3638  |    mul_7ns_6s_13_1_1_U1341                                              |hls_sparse_mul_7ns_6s_13_1_1_1084                                                                                      |     60|
|3639  |    mul_7ns_6s_13_1_1_U1342                                              |hls_sparse_mul_7ns_6s_13_1_1_1085                                                                                      |     66|
|3640  |    mul_7ns_6s_13_1_1_U1343                                              |hls_sparse_mul_7ns_6s_13_1_1_1086                                                                                      |     66|
|3641  |    mul_7ns_6s_13_1_1_U1344                                              |hls_sparse_mul_7ns_6s_13_1_1_1087                                                                                      |     64|
|3642  |    mul_7ns_6s_13_1_1_U1345                                              |hls_sparse_mul_7ns_6s_13_1_1_1088                                                                                      |     58|
|3643  |    mul_7ns_6s_13_1_1_U1346                                              |hls_sparse_mul_7ns_6s_13_1_1_1089                                                                                      |     58|
|3644  |    mul_7ns_6s_13_1_1_U1347                                              |hls_sparse_mul_7ns_6s_13_1_1_1090                                                                                      |     58|
|3645  |    mul_7ns_6s_13_1_1_U1348                                              |hls_sparse_mul_7ns_6s_13_1_1_1091                                                                                      |     62|
|3646  |    mul_7ns_6s_13_1_1_U1349                                              |hls_sparse_mul_7ns_6s_13_1_1_1092                                                                                      |     60|
|3647  |    mul_7ns_6s_13_1_1_U1350                                              |hls_sparse_mul_7ns_6s_13_1_1_1093                                                                                      |     60|
|3648  |    mul_7ns_6s_13_1_1_U1351                                              |hls_sparse_mul_7ns_6s_13_1_1_1094                                                                                      |     63|
|3649  |    mul_7ns_6s_13_1_1_U1352                                              |hls_sparse_mul_7ns_6s_13_1_1_1095                                                                                      |     65|
|3650  |    mul_7ns_6s_13_1_1_U1353                                              |hls_sparse_mul_7ns_6s_13_1_1_1096                                                                                      |     64|
|3651  |    mul_7ns_6s_13_1_1_U1354                                              |hls_sparse_mul_7ns_6s_13_1_1_1097                                                                                      |     57|
|3652  |    mul_7ns_6s_13_1_1_U1355                                              |hls_sparse_mul_7ns_6s_13_1_1_1098                                                                                      |     58|
|3653  |    mul_7ns_6s_13_1_1_U1356                                              |hls_sparse_mul_7ns_6s_13_1_1_1099                                                                                      |     58|
|3654  |    mul_7ns_6s_13_1_1_U1357                                              |hls_sparse_mul_7ns_6s_13_1_1_1100                                                                                      |     61|
|3655  |    mul_7ns_6s_13_1_1_U1358                                              |hls_sparse_mul_7ns_6s_13_1_1_1101                                                                                      |     61|
|3656  |    mul_7ns_6s_13_1_1_U1359                                              |hls_sparse_mul_7ns_6s_13_1_1_1102                                                                                      |     60|
|3657  |    mul_7ns_6s_13_1_1_U1360                                              |hls_sparse_mul_7ns_6s_13_1_1_1103                                                                                      |     65|
|3658  |    mul_7ns_6s_13_1_1_U1361                                              |hls_sparse_mul_7ns_6s_13_1_1_1104                                                                                      |     64|
|3659  |    mul_7ns_6s_13_1_1_U1362                                              |hls_sparse_mul_7ns_6s_13_1_1_1105                                                                                      |     63|
|3660  |    mul_7ns_6s_13_1_1_U1363                                              |hls_sparse_mul_7ns_6s_13_1_1_1106                                                                                      |     56|
|3661  |    mul_7ns_6s_13_1_1_U1364                                              |hls_sparse_mul_7ns_6s_13_1_1_1107                                                                                      |     58|
|3662  |    mul_7ns_6s_13_1_1_U1365                                              |hls_sparse_mul_7ns_6s_13_1_1_1108                                                                                      |     57|
|3663  |    mul_7ns_6s_13_1_1_U1366                                              |hls_sparse_mul_7ns_6s_13_1_1_1109                                                                                      |     61|
|3664  |    mul_7ns_6s_13_1_1_U1367                                              |hls_sparse_mul_7ns_6s_13_1_1_1110                                                                                      |     60|
|3665  |    mul_7ns_6s_13_1_1_U1368                                              |hls_sparse_mul_7ns_6s_13_1_1_1111                                                                                      |     60|
|3666  |    mul_7ns_6s_13_1_1_U1369                                              |hls_sparse_mul_7ns_6s_13_1_1_1112                                                                                      |     64|
|3667  |    mul_7ns_6s_13_1_1_U1370                                              |hls_sparse_mul_7ns_6s_13_1_1_1113                                                                                      |     66|
|3668  |    mul_7ns_6s_13_1_1_U1371                                              |hls_sparse_mul_7ns_6s_13_1_1_1114                                                                                      |     65|
|3669  |    mul_7ns_6s_13_1_1_U1372                                              |hls_sparse_mul_7ns_6s_13_1_1_1115                                                                                      |     57|
|3670  |    mul_7ns_6s_13_1_1_U1373                                              |hls_sparse_mul_7ns_6s_13_1_1_1116                                                                                      |     58|
|3671  |    mul_7ns_6s_13_1_1_U1374                                              |hls_sparse_mul_7ns_6s_13_1_1_1117                                                                                      |     57|
|3672  |    mul_7ns_6s_13_1_1_U1375                                              |hls_sparse_mul_7ns_6s_13_1_1_1118                                                                                      |     63|
|3673  |    mul_7ns_6s_13_1_1_U1376                                              |hls_sparse_mul_7ns_6s_13_1_1_1119                                                                                      |     62|
|3674  |    mul_7ns_6s_13_1_1_U1377                                              |hls_sparse_mul_7ns_6s_13_1_1_1120                                                                                      |     61|
|3675  |    mul_7ns_6s_13_1_1_U1378                                              |hls_sparse_mul_7ns_6s_13_1_1_1121                                                                                      |     74|
|3676  |    mul_7ns_6s_13_1_1_U1379                                              |hls_sparse_mul_7ns_6s_13_1_1_1122                                                                                      |     63|
|3677  |    mul_7ns_6s_13_1_1_U1380                                              |hls_sparse_mul_7ns_6s_13_1_1_1123                                                                                      |     64|
|3678  |    mul_7ns_6s_13_1_1_U1381                                              |hls_sparse_mul_7ns_6s_13_1_1_1124                                                                                      |     58|
|3679  |    mul_7ns_6s_13_1_1_U1382                                              |hls_sparse_mul_7ns_6s_13_1_1_1125                                                                                      |     58|
|3680  |    mul_7ns_6s_13_1_1_U1383                                              |hls_sparse_mul_7ns_6s_13_1_1_1126                                                                                      |     58|
|3681  |    mul_7ns_6s_13_1_1_U1384                                              |hls_sparse_mul_7ns_6s_13_1_1_1127                                                                                      |     60|
|3682  |    mul_7ns_6s_13_1_1_U1385                                              |hls_sparse_mul_7ns_6s_13_1_1_1128                                                                                      |     60|
|3683  |    mul_7ns_6s_13_1_1_U1386                                              |hls_sparse_mul_7ns_6s_13_1_1_1129                                                                                      |     60|
|3684  |    mul_7ns_6s_13_1_1_U1387                                              |hls_sparse_mul_7ns_6s_13_1_1_1130                                                                                      |     64|
|3685  |    mul_7ns_6s_13_1_1_U1388                                              |hls_sparse_mul_7ns_6s_13_1_1_1131                                                                                      |     63|
|3686  |    mul_7ns_6s_13_1_1_U1389                                              |hls_sparse_mul_7ns_6s_13_1_1_1132                                                                                      |     63|
|3687  |    mul_7ns_6s_13_1_1_U1390                                              |hls_sparse_mul_7ns_6s_13_1_1_1133                                                                                      |     57|
|3688  |    mul_7ns_6s_13_1_1_U1391                                              |hls_sparse_mul_7ns_6s_13_1_1_1134                                                                                      |     57|
|3689  |    mul_7ns_6s_13_1_1_U1392                                              |hls_sparse_mul_7ns_6s_13_1_1_1135                                                                                      |     57|
|3690  |    mul_7ns_6s_13_1_1_U1393                                              |hls_sparse_mul_7ns_6s_13_1_1_1136                                                                                      |     63|
|3691  |    mul_7ns_6s_13_1_1_U1394                                              |hls_sparse_mul_7ns_6s_13_1_1_1137                                                                                      |     61|
|3692  |    mul_7ns_6s_13_1_1_U1395                                              |hls_sparse_mul_7ns_6s_13_1_1_1138                                                                                      |     62|
|3693  |    mul_7ns_6s_13_1_1_U1396                                              |hls_sparse_mul_7ns_6s_13_1_1_1139                                                                                      |     74|
|3694  |    mul_7ns_6s_13_1_1_U1397                                              |hls_sparse_mul_7ns_6s_13_1_1_1140                                                                                      |     64|
|3695  |    mul_7ns_6s_13_1_1_U1398                                              |hls_sparse_mul_7ns_6s_13_1_1_1141                                                                                      |     66|
|3696  |    mul_7ns_6s_13_1_1_U1399                                              |hls_sparse_mul_7ns_6s_13_1_1_1142                                                                                      |     57|
|3697  |    mul_7ns_6s_13_1_1_U1400                                              |hls_sparse_mul_7ns_6s_13_1_1_1143                                                                                      |     57|
|3698  |    mul_7ns_6s_13_1_1_U1401                                              |hls_sparse_mul_7ns_6s_13_1_1_1144                                                                                      |     56|
|3699  |    mul_7ns_6s_13_1_1_U1402                                              |hls_sparse_mul_7ns_6s_13_1_1_1145                                                                                      |     62|
|3700  |    mul_7ns_6s_13_1_1_U1403                                              |hls_sparse_mul_7ns_6s_13_1_1_1146                                                                                      |     61|
|3701  |    mul_7ns_6s_13_1_1_U1404                                              |hls_sparse_mul_7ns_6s_13_1_1_1147                                                                                      |     58|
|3702  |    mul_7ns_6s_13_1_1_U1405                                              |hls_sparse_mul_7ns_6s_13_1_1_1148                                                                                      |     66|
|3703  |    mul_7ns_6s_13_1_1_U1406                                              |hls_sparse_mul_7ns_6s_13_1_1_1149                                                                                      |     66|
|3704  |    mul_7ns_6s_13_1_1_U1407                                              |hls_sparse_mul_7ns_6s_13_1_1_1150                                                                                      |     62|
|3705  |    mul_7ns_6s_13_1_1_U1408                                              |hls_sparse_mul_7ns_6s_13_1_1_1151                                                                                      |     56|
|3706  |    mul_7ns_6s_13_1_1_U1409                                              |hls_sparse_mul_7ns_6s_13_1_1_1152                                                                                      |     58|
|3707  |    mul_7ns_6s_13_1_1_U1410                                              |hls_sparse_mul_7ns_6s_13_1_1_1153                                                                                      |     56|
|3708  |    mul_7ns_6s_13_1_1_U1411                                              |hls_sparse_mul_7ns_6s_13_1_1_1154                                                                                      |     58|
|3709  |    mul_7ns_6s_13_1_1_U1412                                              |hls_sparse_mul_7ns_6s_13_1_1_1155                                                                                      |     59|
|3710  |    mul_7ns_6s_13_1_1_U1413                                              |hls_sparse_mul_7ns_6s_13_1_1_1156                                                                                      |     58|
|3711  |    mul_7ns_6s_13_1_1_U1414                                              |hls_sparse_mul_7ns_6s_13_1_1_1157                                                                                      |     63|
|3712  |    mul_7ns_6s_13_1_1_U1415                                              |hls_sparse_mul_7ns_6s_13_1_1_1158                                                                                      |     63|
|3713  |    mul_7ns_6s_13_1_1_U1416                                              |hls_sparse_mul_7ns_6s_13_1_1_1159                                                                                      |     62|
|3714  |    mul_7ns_6s_13_1_1_U1417                                              |hls_sparse_mul_7ns_6s_13_1_1_1160                                                                                      |     56|
|3715  |    mul_7ns_6s_13_1_1_U1418                                              |hls_sparse_mul_7ns_6s_13_1_1_1161                                                                                      |     56|
|3716  |    mul_7ns_6s_13_1_1_U1419                                              |hls_sparse_mul_7ns_6s_13_1_1_1162                                                                                      |     56|
|3717  |    mul_7ns_6s_13_1_1_U1420                                              |hls_sparse_mul_7ns_6s_13_1_1_1163                                                                                      |     58|
|3718  |    mul_7ns_6s_13_1_1_U1421                                              |hls_sparse_mul_7ns_6s_13_1_1_1164                                                                                      |     58|
|3719  |    mul_7ns_6s_13_1_1_U1422                                              |hls_sparse_mul_7ns_6s_13_1_1_1165                                                                                      |     58|
|3720  |    mul_7ns_6s_13_1_1_U1423                                              |hls_sparse_mul_7ns_6s_13_1_1_1166                                                                                      |     62|
|3721  |    mul_7ns_6s_13_1_1_U1424                                              |hls_sparse_mul_7ns_6s_13_1_1_1167                                                                                      |     62|
|3722  |    mul_7ns_6s_13_1_1_U1425                                              |hls_sparse_mul_7ns_6s_13_1_1_1168                                                                                      |     62|
|3723  |    mul_7ns_6s_13_1_1_U1426                                              |hls_sparse_mul_7ns_6s_13_1_1_1169                                                                                      |     57|
|3724  |    mul_7ns_6s_13_1_1_U1427                                              |hls_sparse_mul_7ns_6s_13_1_1_1170                                                                                      |     57|
|3725  |    mul_7ns_6s_13_1_1_U1428                                              |hls_sparse_mul_7ns_6s_13_1_1_1171                                                                                      |     58|
|3726  |    mul_7ns_6s_13_1_1_U1429                                              |hls_sparse_mul_7ns_6s_13_1_1_1172                                                                                      |     61|
|3727  |    mul_7ns_6s_13_1_1_U1430                                              |hls_sparse_mul_7ns_6s_13_1_1_1173                                                                                      |     61|
|3728  |    mul_7ns_6s_13_1_1_U1431                                              |hls_sparse_mul_7ns_6s_13_1_1_1174                                                                                      |     61|
|3729  |    mul_7ns_6s_13_1_1_U1432                                              |hls_sparse_mul_7ns_6s_13_1_1_1175                                                                                      |     66|
|3730  |    mul_7ns_6s_13_1_1_U1433                                              |hls_sparse_mul_7ns_6s_13_1_1_1176                                                                                      |     66|
|3731  |    mul_7ns_6s_13_1_1_U1434                                              |hls_sparse_mul_7ns_6s_13_1_1_1177                                                                                      |     63|
|3732  |    mul_7ns_6s_13_1_1_U1435                                              |hls_sparse_mul_7ns_6s_13_1_1_1178                                                                                      |     57|
|3733  |    mul_7ns_6s_13_1_1_U1436                                              |hls_sparse_mul_7ns_6s_13_1_1_1179                                                                                      |     57|
|3734  |    mul_7ns_6s_13_1_1_U1437                                              |hls_sparse_mul_7ns_6s_13_1_1_1180                                                                                      |     58|
|3735  |    mul_7ns_6s_13_1_1_U1438                                              |hls_sparse_mul_7ns_6s_13_1_1_1181                                                                                      |     61|
|3736  |    mul_7ns_6s_13_1_1_U1439                                              |hls_sparse_mul_7ns_6s_13_1_1_1182                                                                                      |     61|
|3737  |    mul_7ns_6s_13_1_1_U1440                                              |hls_sparse_mul_7ns_6s_13_1_1_1183                                                                                      |     61|
|3738  |    mul_7ns_6s_13_1_1_U1441                                              |hls_sparse_mul_7ns_6s_13_1_1_1184                                                                                      |     66|
|3739  |    mul_7ns_6s_13_1_1_U1442                                              |hls_sparse_mul_7ns_6s_13_1_1_1185                                                                                      |     66|
|3740  |    mul_7ns_6s_13_1_1_U1443                                              |hls_sparse_mul_7ns_6s_13_1_1_1186                                                                                      |     64|
|3741  |    mul_7ns_6s_13_1_1_U1444                                              |hls_sparse_mul_7ns_6s_13_1_1_1187                                                                                      |     56|
|3742  |    mul_7ns_6s_13_1_1_U1445                                              |hls_sparse_mul_7ns_6s_13_1_1_1188                                                                                      |     57|
|3743  |    mul_7ns_6s_13_1_1_U1446                                              |hls_sparse_mul_7ns_6s_13_1_1_1189                                                                                      |     57|
|3744  |    mul_7ns_6s_13_1_1_U1447                                              |hls_sparse_mul_7ns_6s_13_1_1_1190                                                                                      |     61|
|3745  |    mul_7ns_6s_13_1_1_U1448                                              |hls_sparse_mul_7ns_6s_13_1_1_1191                                                                                      |     61|
|3746  |    mul_7ns_6s_13_1_1_U1449                                              |hls_sparse_mul_7ns_6s_13_1_1_1192                                                                                      |     61|
|3747  |    mul_7ns_6s_13_1_1_U1450                                              |hls_sparse_mul_7ns_6s_13_1_1_1193                                                                                      |     68|
|3748  |    mul_7ns_6s_13_1_1_U1451                                              |hls_sparse_mul_7ns_6s_13_1_1_1194                                                                                      |     67|
|3749  |    mul_7ns_6s_13_1_1_U1452                                              |hls_sparse_mul_7ns_6s_13_1_1_1195                                                                                      |     66|
|3750  |    mul_7ns_6s_13_1_1_U1453                                              |hls_sparse_mul_7ns_6s_13_1_1_1196                                                                                      |     56|
|3751  |    mul_7ns_6s_13_1_1_U1454                                              |hls_sparse_mul_7ns_6s_13_1_1_1197                                                                                      |     56|
|3752  |    mul_7ns_6s_13_1_1_U1455                                              |hls_sparse_mul_7ns_6s_13_1_1_1198                                                                                      |     56|
|3753  |    mul_7ns_6s_13_1_1_U1456                                              |hls_sparse_mul_7ns_6s_13_1_1_1199                                                                                      |     58|
|3754  |    mul_7ns_6s_13_1_1_U1457                                              |hls_sparse_mul_7ns_6s_13_1_1_1200                                                                                      |     58|
|3755  |    mul_7ns_6s_13_1_1_U1458                                              |hls_sparse_mul_7ns_6s_13_1_1_1201                                                                                      |     58|
|3756  |    mul_7ns_6s_13_1_1_U1459                                              |hls_sparse_mul_7ns_6s_13_1_1_1202                                                                                      |     63|
|3757  |    mul_7ns_6s_13_1_1_U1460                                              |hls_sparse_mul_7ns_6s_13_1_1_1203                                                                                      |     63|
|3758  |    mul_7ns_6s_13_1_1_U1461                                              |hls_sparse_mul_7ns_6s_13_1_1_1204                                                                                      |     63|
|3759  |    mul_7ns_6s_13_1_1_U1462                                              |hls_sparse_mul_7ns_6s_13_1_1_1205                                                                                      |     58|
|3760  |    mul_7ns_6s_13_1_1_U1463                                              |hls_sparse_mul_7ns_6s_13_1_1_1206                                                                                      |     57|
|3761  |    mul_7ns_6s_13_1_1_U1464                                              |hls_sparse_mul_7ns_6s_13_1_1_1207                                                                                      |     57|
|3762  |    mul_7ns_6s_13_1_1_U1465                                              |hls_sparse_mul_7ns_6s_13_1_1_1208                                                                                      |     61|
|3763  |    mul_7ns_6s_13_1_1_U1466                                              |hls_sparse_mul_7ns_6s_13_1_1_1209                                                                                      |     61|
|3764  |    mul_7ns_6s_13_1_1_U1467                                              |hls_sparse_mul_7ns_6s_13_1_1_1210                                                                                      |     61|
|3765  |    mul_7ns_6s_13_1_1_U1468                                              |hls_sparse_mul_7ns_6s_13_1_1_1211                                                                                      |     64|
|3766  |    mul_7ns_6s_13_1_1_U1469                                              |hls_sparse_mul_7ns_6s_13_1_1_1212                                                                                      |     64|
|3767  |    mul_7ns_6s_13_1_1_U1470                                              |hls_sparse_mul_7ns_6s_13_1_1_1213                                                                                      |     66|
|3768  |    mul_7ns_6s_13_1_1_U1471                                              |hls_sparse_mul_7ns_6s_13_1_1_1214                                                                                      |     57|
|3769  |    mul_7ns_6s_13_1_1_U1472                                              |hls_sparse_mul_7ns_6s_13_1_1_1215                                                                                      |     57|
|3770  |    mul_7ns_6s_13_1_1_U1473                                              |hls_sparse_mul_7ns_6s_13_1_1_1216                                                                                      |     58|
|3771  |    mul_7ns_6s_13_1_1_U1474                                              |hls_sparse_mul_7ns_6s_13_1_1_1217                                                                                      |     62|
|3772  |    mul_7ns_6s_13_1_1_U1475                                              |hls_sparse_mul_7ns_6s_13_1_1_1218                                                                                      |     62|
|3773  |    mul_7ns_6s_13_1_1_U1476                                              |hls_sparse_mul_7ns_6s_13_1_1_1219                                                                                      |     62|
|3774  |    mul_7ns_6s_13_1_1_U1477                                              |hls_sparse_mul_7ns_6s_13_1_1_1220                                                                                      |     66|
|3775  |    mul_7ns_6s_13_1_1_U1478                                              |hls_sparse_mul_7ns_6s_13_1_1_1221                                                                                      |     65|
|3776  |    mul_7ns_6s_13_1_1_U1479                                              |hls_sparse_mul_7ns_6s_13_1_1_1222                                                                                      |     63|
|3777  |    mul_7ns_6s_13_1_1_U1480                                              |hls_sparse_mul_7ns_6s_13_1_1_1223                                                                                      |     57|
|3778  |    mul_7ns_6s_13_1_1_U1481                                              |hls_sparse_mul_7ns_6s_13_1_1_1224                                                                                      |     57|
|3779  |    mul_7ns_6s_13_1_1_U1482                                              |hls_sparse_mul_7ns_6s_13_1_1_1225                                                                                      |     56|
|3780  |    mul_7ns_6s_13_1_1_U1483                                              |hls_sparse_mul_7ns_6s_13_1_1_1226                                                                                      |     61|
|3781  |    mul_7ns_6s_13_1_1_U1484                                              |hls_sparse_mul_7ns_6s_13_1_1_1227                                                                                      |     60|
|3782  |    mul_7ns_6s_13_1_1_U1485                                              |hls_sparse_mul_7ns_6s_13_1_1_1228                                                                                      |     62|
|3783  |    mul_7ns_6s_13_1_1_U1486                                              |hls_sparse_mul_7ns_6s_13_1_1_1229                                                                                      |     66|
|3784  |    mul_7ns_6s_13_1_1_U1487                                              |hls_sparse_mul_7ns_6s_13_1_1_1230                                                                                      |     66|
|3785  |    mul_7ns_6s_13_1_1_U1488                                              |hls_sparse_mul_7ns_6s_13_1_1_1231                                                                                      |     64|
|3786  |    mul_7ns_6s_13_1_1_U1489                                              |hls_sparse_mul_7ns_6s_13_1_1_1232                                                                                      |     57|
|3787  |    mul_7ns_6s_13_1_1_U1490                                              |hls_sparse_mul_7ns_6s_13_1_1_1233                                                                                      |     58|
|3788  |    mul_7ns_6s_13_1_1_U1491                                              |hls_sparse_mul_7ns_6s_13_1_1_1234                                                                                      |     57|
|3789  |    mul_7ns_6s_13_1_1_U1492                                              |hls_sparse_mul_7ns_6s_13_1_1_1235                                                                                      |     60|
|3790  |    mul_7ns_6s_13_1_1_U1493                                              |hls_sparse_mul_7ns_6s_13_1_1_1236                                                                                      |     63|
|3791  |    mul_7ns_6s_13_1_1_U1494                                              |hls_sparse_mul_7ns_6s_13_1_1_1237                                                                                      |     63|
|3792  |    mul_7ns_6s_13_1_1_U1495                                              |hls_sparse_mul_7ns_6s_13_1_1_1238                                                                                      |     64|
|3793  |    mul_7ns_6s_13_1_1_U1496                                              |hls_sparse_mul_7ns_6s_13_1_1_1239                                                                                      |     64|
|3794  |    mul_7ns_6s_13_1_1_U1497                                              |hls_sparse_mul_7ns_6s_13_1_1_1240                                                                                      |     66|
|3795  |    mul_7ns_6s_13_1_1_U1498                                              |hls_sparse_mul_7ns_6s_13_1_1_1241                                                                                      |     57|
|3796  |    mul_7ns_6s_13_1_1_U1499                                              |hls_sparse_mul_7ns_6s_13_1_1_1242                                                                                      |     57|
|3797  |    mul_7ns_6s_13_1_1_U1500                                              |hls_sparse_mul_7ns_6s_13_1_1_1243                                                                                      |     57|
|3798  |    mul_7ns_6s_13_1_1_U1501                                              |hls_sparse_mul_7ns_6s_13_1_1_1244                                                                                      |     62|
|3799  |    mul_7ns_6s_13_1_1_U1502                                              |hls_sparse_mul_7ns_6s_13_1_1_1245                                                                                      |     62|
|3800  |    mul_7ns_6s_13_1_1_U1503                                              |hls_sparse_mul_7ns_6s_13_1_1_1246                                                                                      |     63|
|3801  |    mul_7ns_6s_13_1_1_U1504                                              |hls_sparse_mul_7ns_6s_13_1_1_1247                                                                                      |     65|
|3802  |    mul_7ns_6s_13_1_1_U1505                                              |hls_sparse_mul_7ns_6s_13_1_1_1248                                                                                      |     70|
|3803  |    mul_7ns_6s_13_1_1_U1506                                              |hls_sparse_mul_7ns_6s_13_1_1_1249                                                                                      |     66|
|3804  |    mul_7ns_6s_13_1_1_U1507                                              |hls_sparse_mul_7ns_6s_13_1_1_1250                                                                                      |     58|
|3805  |    mul_7ns_6s_13_1_1_U1508                                              |hls_sparse_mul_7ns_6s_13_1_1_1251                                                                                      |     57|
|3806  |    mul_7ns_6s_13_1_1_U1509                                              |hls_sparse_mul_7ns_6s_13_1_1_1252                                                                                      |     58|
|3807  |    mul_7ns_6s_13_1_1_U1510                                              |hls_sparse_mul_7ns_6s_13_1_1_1253                                                                                      |     60|
|3808  |    mul_7ns_6s_13_1_1_U1511                                              |hls_sparse_mul_7ns_6s_13_1_1_1254                                                                                      |     61|
|3809  |    mul_7ns_6s_13_1_1_U1512                                              |hls_sparse_mul_7ns_6s_13_1_1_1255                                                                                      |     60|
|3810  |    mul_7ns_6s_13_1_1_U1513                                              |hls_sparse_mul_7ns_6s_13_1_1_1256                                                                                      |     70|
|3811  |    mul_7ns_6s_13_1_1_U1514                                              |hls_sparse_mul_7ns_6s_13_1_1_1257                                                                                      |     66|
|3812  |    mul_7ns_6s_13_1_1_U1515                                              |hls_sparse_mul_7ns_6s_13_1_1_1258                                                                                      |     63|
|3813  |    mul_7ns_6s_13_1_1_U1516                                              |hls_sparse_mul_7ns_6s_13_1_1_1259                                                                                      |     57|
|3814  |    mul_7ns_6s_13_1_1_U1517                                              |hls_sparse_mul_7ns_6s_13_1_1_1260                                                                                      |     57|
|3815  |    mul_7ns_6s_13_1_1_U1518                                              |hls_sparse_mul_7ns_6s_13_1_1_1261                                                                                      |     58|
|3816  |    mul_7ns_6s_13_1_1_U1519                                              |hls_sparse_mul_7ns_6s_13_1_1_1262                                                                                      |     60|
|3817  |    mul_7ns_6s_13_1_1_U1520                                              |hls_sparse_mul_7ns_6s_13_1_1_1263                                                                                      |     61|
|3818  |    mul_7ns_6s_13_1_1_U1521                                              |hls_sparse_mul_7ns_6s_13_1_1_1264                                                                                      |     61|
|3819  |    mul_7ns_6s_13_1_1_U1522                                              |hls_sparse_mul_7ns_6s_13_1_1_1265                                                                                      |     64|
|3820  |    mul_7ns_6s_13_1_1_U1523                                              |hls_sparse_mul_7ns_6s_13_1_1_1266                                                                                      |     65|
|3821  |    mul_7ns_6s_13_1_1_U1524                                              |hls_sparse_mul_7ns_6s_13_1_1_1267                                                                                      |     64|
|3822  |    mul_7ns_6s_13_1_1_U1525                                              |hls_sparse_mul_7ns_6s_13_1_1_1268                                                                                      |     58|
|3823  |    mul_7ns_6s_13_1_1_U1526                                              |hls_sparse_mul_7ns_6s_13_1_1_1269                                                                                      |     58|
|3824  |    mul_7ns_6s_13_1_1_U1527                                              |hls_sparse_mul_7ns_6s_13_1_1_1270                                                                                      |     57|
|3825  |    mul_7ns_6s_13_1_1_U1528                                              |hls_sparse_mul_7ns_6s_13_1_1_1271                                                                                      |     60|
|3826  |    mul_7ns_6s_13_1_1_U1529                                              |hls_sparse_mul_7ns_6s_13_1_1_1272                                                                                      |     61|
|3827  |    mul_7ns_6s_13_1_1_U1530                                              |hls_sparse_mul_7ns_6s_13_1_1_1273                                                                                      |     61|
|3828  |    mul_7ns_6s_13_1_1_U1531                                              |hls_sparse_mul_7ns_6s_13_1_1_1274                                                                                      |     63|
|3829  |    mul_7ns_6s_13_1_1_U1532                                              |hls_sparse_mul_7ns_6s_13_1_1_1275                                                                                      |     64|
|3830  |    mul_7ns_6s_13_1_1_U1533                                              |hls_sparse_mul_7ns_6s_13_1_1_1276                                                                                      |     65|
|3831  |    mul_7ns_6s_13_1_1_U1534                                              |hls_sparse_mul_7ns_6s_13_1_1_1277                                                                                      |     57|
|3832  |    mul_7ns_6s_13_1_1_U1535                                              |hls_sparse_mul_7ns_6s_13_1_1_1278                                                                                      |     58|
|3833  |    mul_7ns_6s_13_1_1_U1536                                              |hls_sparse_mul_7ns_6s_13_1_1_1279                                                                                      |     57|
|3834  |    mul_7ns_6s_13_1_1_U1537                                              |hls_sparse_mul_7ns_6s_13_1_1_1280                                                                                      |     60|
|3835  |    mul_7ns_6s_13_1_1_U1538                                              |hls_sparse_mul_7ns_6s_13_1_1_1281                                                                                      |     60|
|3836  |    mul_7ns_6s_13_1_1_U1539                                              |hls_sparse_mul_7ns_6s_13_1_1_1282                                                                                      |     61|
|3837  |    mul_7ns_6s_13_1_1_U1540                                              |hls_sparse_mul_7ns_6s_13_1_1_1283                                                                                      |     65|
|3838  |    mul_7ns_6s_13_1_1_U1541                                              |hls_sparse_mul_7ns_6s_13_1_1_1284                                                                                      |     64|
|3839  |    mul_7ns_6s_13_1_1_U1542                                              |hls_sparse_mul_7ns_6s_13_1_1_1285                                                                                      |     66|
|3840  |    mul_7ns_6s_13_1_1_U1543                                              |hls_sparse_mul_7ns_6s_13_1_1_1286                                                                                      |     58|
|3841  |    mul_7ns_6s_13_1_1_U1544                                              |hls_sparse_mul_7ns_6s_13_1_1_1287                                                                                      |     57|
|3842  |    mul_7ns_6s_13_1_1_U1545                                              |hls_sparse_mul_7ns_6s_13_1_1_1288                                                                                      |     57|
|3843  |    mul_7ns_6s_13_1_1_U1546                                              |hls_sparse_mul_7ns_6s_13_1_1_1289                                                                                      |     60|
|3844  |    mul_7ns_6s_13_1_1_U1547                                              |hls_sparse_mul_7ns_6s_13_1_1_1290                                                                                      |     61|
|3845  |    mul_7ns_6s_13_1_1_U1548                                              |hls_sparse_mul_7ns_6s_13_1_1_1291                                                                                      |     61|
|3846  |    mul_7ns_6s_13_1_1_U1549                                              |hls_sparse_mul_7ns_6s_13_1_1_1292                                                                                      |     63|
|3847  |    mul_7ns_6s_13_1_1_U1550                                              |hls_sparse_mul_7ns_6s_13_1_1_1293                                                                                      |     65|
|3848  |    mul_7ns_6s_13_1_1_U1551                                              |hls_sparse_mul_7ns_6s_13_1_1_1294                                                                                      |     66|
|3849  |    mul_7ns_6s_13_1_1_U1552                                              |hls_sparse_mul_7ns_6s_13_1_1_1295                                                                                      |     58|
|3850  |    mul_7ns_6s_13_1_1_U1553                                              |hls_sparse_mul_7ns_6s_13_1_1_1296                                                                                      |     57|
|3851  |    mul_7ns_6s_13_1_1_U1554                                              |hls_sparse_mul_7ns_6s_13_1_1_1297                                                                                      |     58|
|3852  |    mul_7ns_6s_13_1_1_U1555                                              |hls_sparse_mul_7ns_6s_13_1_1_1298                                                                                      |     62|
|3853  |    mul_7ns_6s_13_1_1_U1556                                              |hls_sparse_mul_7ns_6s_13_1_1_1299                                                                                      |     63|
|3854  |    mul_7ns_6s_13_1_1_U1557                                              |hls_sparse_mul_7ns_6s_13_1_1_1300                                                                                      |     62|
|3855  |    mul_7ns_6s_13_1_1_U1558                                              |hls_sparse_mul_7ns_6s_13_1_1_1301                                                                                      |     63|
|3856  |    mul_7ns_6s_13_1_1_U1559                                              |hls_sparse_mul_7ns_6s_13_1_1_1302                                                                                      |     74|
|3857  |    mul_7ns_6s_13_1_1_U1560                                              |hls_sparse_mul_7ns_6s_13_1_1_1303                                                                                      |     66|
|3858  |    mul_7ns_6s_13_1_1_U1561                                              |hls_sparse_mul_7ns_6s_13_1_1_1304                                                                                      |     58|
|3859  |    mul_7ns_6s_13_1_1_U1562                                              |hls_sparse_mul_7ns_6s_13_1_1_1305                                                                                      |     60|
|3860  |    mul_7ns_6s_13_1_1_U1563                                              |hls_sparse_mul_7ns_6s_13_1_1_1306                                                                                      |     58|
|3861  |    mul_7ns_6s_13_1_1_U1564                                              |hls_sparse_mul_7ns_6s_13_1_1_1307                                                                                      |     60|
|3862  |    mul_7ns_6s_13_1_1_U1565                                              |hls_sparse_mul_7ns_6s_13_1_1_1308                                                                                      |     60|
|3863  |    mul_7ns_6s_13_1_1_U1566                                              |hls_sparse_mul_7ns_6s_13_1_1_1309                                                                                      |     62|
|3864  |    mul_7ns_6s_13_1_1_U1567                                              |hls_sparse_mul_7ns_6s_13_1_1_1310                                                                                      |     64|
|3865  |    mul_7ns_6s_13_1_1_U1568                                              |hls_sparse_mul_7ns_6s_13_1_1_1311                                                                                      |     64|
|3866  |    mul_7ns_6s_13_1_1_U1569                                              |hls_sparse_mul_7ns_6s_13_1_1_1312                                                                                      |     63|
|3867  |    mul_7ns_6s_13_1_1_U1570                                              |hls_sparse_mul_7ns_6s_13_1_1_1313                                                                                      |     57|
|3868  |    mul_7ns_6s_13_1_1_U1571                                              |hls_sparse_mul_7ns_6s_13_1_1_1314                                                                                      |     57|
|3869  |    mul_7ns_6s_13_1_1_U1572                                              |hls_sparse_mul_7ns_6s_13_1_1_1315                                                                                      |     58|
|3870  |    mul_7ns_6s_13_1_1_U1573                                              |hls_sparse_mul_7ns_6s_13_1_1_1316                                                                                      |     62|
|3871  |    mul_7ns_6s_13_1_1_U1574                                              |hls_sparse_mul_7ns_6s_13_1_1_1317                                                                                      |     62|
|3872  |    mul_7ns_6s_13_1_1_U1575                                              |hls_sparse_mul_7ns_6s_13_1_1_1318                                                                                      |     60|
|3873  |    mul_7ns_6s_13_1_1_U1576                                              |hls_sparse_mul_7ns_6s_13_1_1_1319                                                                                      |     66|
|3874  |    mul_7ns_6s_13_1_1_U1577                                              |hls_sparse_mul_7ns_6s_13_1_1_1320                                                                                      |     64|
|3875  |    mul_7ns_6s_13_1_1_U1578                                              |hls_sparse_mul_7ns_6s_13_1_1_1321                                                                                      |     65|
|3876  |    mul_7ns_6s_13_1_1_U1579                                              |hls_sparse_mul_7ns_6s_13_1_1_1322                                                                                      |     57|
|3877  |    mul_7ns_6s_13_1_1_U1580                                              |hls_sparse_mul_7ns_6s_13_1_1_1323                                                                                      |     58|
|3878  |    mul_7ns_6s_13_1_1_U1581                                              |hls_sparse_mul_7ns_6s_13_1_1_1324                                                                                      |     58|
|3879  |    mul_7ns_6s_13_1_1_U1582                                              |hls_sparse_mul_7ns_6s_13_1_1_1325                                                                                      |     61|
|3880  |    mul_7ns_6s_13_1_1_U1583                                              |hls_sparse_mul_7ns_6s_13_1_1_1326                                                                                      |     61|
|3881  |    mul_7ns_6s_13_1_1_U1584                                              |hls_sparse_mul_7ns_6s_13_1_1_1327                                                                                      |     61|
|3882  |    mul_7ns_6s_13_1_1_U1585                                              |hls_sparse_mul_7ns_6s_13_1_1_1328                                                                                      |     66|
|3883  |    mul_7ns_6s_13_1_1_U1586                                              |hls_sparse_mul_7ns_6s_13_1_1_1329                                                                                      |     64|
|3884  |    mul_7ns_6s_13_1_1_U1587                                              |hls_sparse_mul_7ns_6s_13_1_1_1330                                                                                      |     64|
|3885  |    mul_7ns_6s_13_1_1_U1588                                              |hls_sparse_mul_7ns_6s_13_1_1_1331                                                                                      |     58|
|3886  |    mul_7ns_6s_13_1_1_U1589                                              |hls_sparse_mul_7ns_6s_13_1_1_1332                                                                                      |     57|
|3887  |    mul_7ns_6s_13_1_1_U1590                                              |hls_sparse_mul_7ns_6s_13_1_1_1333                                                                                      |     57|
|3888  |    mul_7ns_6s_13_1_1_U1591                                              |hls_sparse_mul_7ns_6s_13_1_1_1334                                                                                      |     61|
|3889  |    mul_7ns_6s_13_1_1_U1592                                              |hls_sparse_mul_7ns_6s_13_1_1_1335                                                                                      |     60|
|3890  |    mul_7ns_6s_13_1_1_U1593                                              |hls_sparse_mul_7ns_6s_13_1_1_1336                                                                                      |     60|
|3891  |    mul_7ns_6s_13_1_1_U1594                                              |hls_sparse_mul_7ns_6s_13_1_1_1337                                                                                      |     63|
|3892  |    mul_7ns_6s_13_1_1_U1595                                              |hls_sparse_mul_7ns_6s_13_1_1_1338                                                                                      |     65|
|3893  |    mul_7ns_6s_13_1_1_U1596                                              |hls_sparse_mul_7ns_6s_13_1_1_1339                                                                                      |     66|
|3894  |    mul_7ns_6s_13_1_1_U1597                                              |hls_sparse_mul_7ns_6s_13_1_1_1340                                                                                      |     57|
|3895  |    mul_7ns_6s_13_1_1_U1598                                              |hls_sparse_mul_7ns_6s_13_1_1_1341                                                                                      |     57|
|3896  |    mul_7ns_6s_13_1_1_U1599                                              |hls_sparse_mul_7ns_6s_13_1_1_1342                                                                                      |     58|
|3897  |    mul_7ns_6s_13_1_1_U1600                                              |hls_sparse_mul_7ns_6s_13_1_1_1343                                                                                      |     60|
|3898  |    mul_7ns_6s_13_1_1_U1601                                              |hls_sparse_mul_7ns_6s_13_1_1_1344                                                                                      |     61|
|3899  |    mul_7ns_6s_13_1_1_U1602                                              |hls_sparse_mul_7ns_6s_13_1_1_1345                                                                                      |     61|
|3900  |    mul_7ns_6s_13_1_1_U1603                                              |hls_sparse_mul_7ns_6s_13_1_1_1346                                                                                      |     66|
|3901  |    mul_7ns_6s_13_1_1_U1604                                              |hls_sparse_mul_7ns_6s_13_1_1_1347                                                                                      |     66|
|3902  |    mul_7ns_6s_13_1_1_U1605                                              |hls_sparse_mul_7ns_6s_13_1_1_1348                                                                                      |     62|
|3903  |    mul_7ns_6s_13_1_1_U1606                                              |hls_sparse_mul_7ns_6s_13_1_1_1349                                                                                      |     56|
|3904  |    mul_7ns_6s_13_1_1_U1607                                              |hls_sparse_mul_7ns_6s_13_1_1_1350                                                                                      |     58|
|3905  |    mul_7ns_6s_13_1_1_U1608                                              |hls_sparse_mul_7ns_6s_13_1_1_1351                                                                                      |     57|
|3906  |    mul_7ns_6s_13_1_1_U1609                                              |hls_sparse_mul_7ns_6s_13_1_1_1352                                                                                      |     58|
|3907  |    mul_7ns_6s_13_1_1_U1610                                              |hls_sparse_mul_7ns_6s_13_1_1_1353                                                                                      |     61|
|3908  |    mul_7ns_6s_13_1_1_U1611                                              |hls_sparse_mul_7ns_6s_13_1_1_1354                                                                                      |     61|
|3909  |    mul_7ns_6s_13_1_1_U1612                                              |hls_sparse_mul_7ns_6s_13_1_1_1355                                                                                      |     62|
|3910  |    mul_7ns_6s_13_1_1_U1613                                              |hls_sparse_mul_7ns_6s_13_1_1_1356                                                                                      |     64|
|3911  |    mul_7ns_6s_13_1_1_U1614                                              |hls_sparse_mul_7ns_6s_13_1_1_1357                                                                                      |     66|
|3912  |    mul_7ns_6s_13_1_1_U1615                                              |hls_sparse_mul_7ns_6s_13_1_1_1358                                                                                      |     56|
|3913  |    mul_7ns_6s_13_1_1_U1616                                              |hls_sparse_mul_7ns_6s_13_1_1_1359                                                                                      |     58|
|3914  |    mul_7ns_6s_13_1_1_U1617                                              |hls_sparse_mul_7ns_6s_13_1_1_1360                                                                                      |     57|
|3915  |    mul_7ns_6s_13_1_1_U1618                                              |hls_sparse_mul_7ns_6s_13_1_1_1361                                                                                      |     58|
|3916  |    mul_7ns_6s_13_1_1_U1619                                              |hls_sparse_mul_7ns_6s_13_1_1_1362                                                                                      |     61|
|3917  |    mul_7ns_6s_13_1_1_U1620                                              |hls_sparse_mul_7ns_6s_13_1_1_1363                                                                                      |     61|
|3918  |    mul_7ns_6s_13_1_1_U1621                                              |hls_sparse_mul_7ns_6s_13_1_1_1364                                                                                      |     62|
|3919  |    mul_7ns_6s_13_1_1_U1622                                              |hls_sparse_mul_7ns_6s_13_1_1_1365                                                                                      |     64|
|3920  |    mul_7ns_6s_13_1_1_U1623                                              |hls_sparse_mul_7ns_6s_13_1_1_1366                                                                                      |     66|
|3921  |    mul_7ns_6s_13_1_1_U1624                                              |hls_sparse_mul_7ns_6s_13_1_1_1367                                                                                      |     56|
|3922  |    mul_7ns_6s_13_1_1_U1625                                              |hls_sparse_mul_7ns_6s_13_1_1_1368                                                                                      |     56|
|3923  |    mul_7ns_6s_13_1_1_U1626                                              |hls_sparse_mul_7ns_6s_13_1_1_1369                                                                                      |     58|
|3924  |    mul_7ns_6s_13_1_1_U1627                                              |hls_sparse_mul_7ns_6s_13_1_1_1370                                                                                      |     58|
|3925  |    mul_7ns_6s_13_1_1_U1628                                              |hls_sparse_mul_7ns_6s_13_1_1_1371                                                                                      |     58|
|3926  |    mul_7ns_6s_13_1_1_U1629                                              |hls_sparse_mul_7ns_6s_13_1_1_1372                                                                                      |     61|
|3927  |    mul_7ns_6s_13_1_1_U1630                                              |hls_sparse_mul_7ns_6s_13_1_1_1373                                                                                      |     62|
|3928  |    mul_7ns_6s_13_1_1_U1631                                              |hls_sparse_mul_7ns_6s_13_1_1_1374                                                                                      |     63|
|3929  |    mul_7ns_6s_13_1_1_U1632                                              |hls_sparse_mul_7ns_6s_13_1_1_1375                                                                                      |     63|
|3930  |    mul_7ns_6s_13_1_1_U1633                                              |hls_sparse_mul_7ns_6s_13_1_1_1376                                                                                      |     56|
|3931  |    mul_7ns_6s_13_1_1_U1634                                              |hls_sparse_mul_7ns_6s_13_1_1_1377                                                                                      |     56|
|3932  |    mul_7ns_6s_13_1_1_U1635                                              |hls_sparse_mul_7ns_6s_13_1_1_1378                                                                                      |     56|
|3933  |    mul_7ns_6s_13_1_1_U1636                                              |hls_sparse_mul_7ns_6s_13_1_1_1379                                                                                      |     58|
|3934  |    mul_7ns_6s_13_1_1_U1637                                              |hls_sparse_mul_7ns_6s_13_1_1_1380                                                                                      |     58|
|3935  |    mul_7ns_6s_13_1_1_U1638                                              |hls_sparse_mul_7ns_6s_13_1_1_1381                                                                                      |     58|
|3936  |    mul_7ns_6s_13_1_1_U1639                                              |hls_sparse_mul_7ns_6s_13_1_1_1382                                                                                      |     62|
|3937  |    mul_7ns_6s_13_1_1_U1640                                              |hls_sparse_mul_7ns_6s_13_1_1_1383                                                                                      |     63|
|3938  |    mul_7ns_6s_13_1_1_U1641                                              |hls_sparse_mul_7ns_6s_13_1_1_1384                                                                                      |     63|
|3939  |    mul_7ns_6s_13_1_1_U1642                                              |hls_sparse_mul_7ns_6s_13_1_1_1385                                                                                      |     56|
|3940  |    mul_7ns_6s_13_1_1_U1643                                              |hls_sparse_mul_7ns_6s_13_1_1_1386                                                                                      |     56|
|3941  |    mul_7ns_6s_13_1_1_U1644                                              |hls_sparse_mul_7ns_6s_13_1_1_1387                                                                                      |     57|
|3942  |    mul_7ns_6s_13_1_1_U1645                                              |hls_sparse_mul_7ns_6s_13_1_1_1388                                                                                      |     58|
|3943  |    mul_7ns_6s_13_1_1_U1646                                              |hls_sparse_mul_7ns_6s_13_1_1_1389                                                                                      |     58|
|3944  |    mul_7ns_6s_13_1_1_U1647                                              |hls_sparse_mul_7ns_6s_13_1_1_1390                                                                                      |     61|
|3945  |    mul_7ns_6s_13_1_1_U1648                                              |hls_sparse_mul_7ns_6s_13_1_1_1391                                                                                      |     63|
|3946  |    mul_7ns_6s_13_1_1_U1649                                              |hls_sparse_mul_7ns_6s_13_1_1_1392                                                                                      |     63|
|3947  |    mul_7ns_6s_13_1_1_U1650                                              |hls_sparse_mul_7ns_6s_13_1_1_1393                                                                                      |     64|
|3948  |    mul_7ns_6s_13_1_1_U1651                                              |hls_sparse_mul_7ns_6s_13_1_1_1394                                                                                      |     58|
|3949  |    mul_7ns_6s_13_1_1_U1652                                              |hls_sparse_mul_7ns_6s_13_1_1_1395                                                                                      |     61|
|3950  |    mul_7ns_6s_13_1_1_U1653                                              |hls_sparse_mul_7ns_6s_13_1_1_1396                                                                                      |     64|
|3951  |    mul_7ns_6s_13_1_1_U1654                                              |hls_sparse_mul_7ns_6s_13_1_1_1397                                                                                      |     57|
|3952  |    mul_7ns_6s_13_1_1_U1655                                              |hls_sparse_mul_7ns_6s_13_1_1_1398                                                                                      |     61|
|3953  |    mul_7ns_6s_13_1_1_U1656                                              |hls_sparse_mul_7ns_6s_13_1_1_1399                                                                                      |     65|
|3954  |    mul_7ns_6s_13_1_1_U1657                                              |hls_sparse_mul_7ns_6s_13_1_1_1400                                                                                      |     57|
|3955  |    mul_7ns_6s_13_1_1_U1658                                              |hls_sparse_mul_7ns_6s_13_1_1_1401                                                                                      |     61|
|3956  |    mul_7ns_6s_13_1_1_U1659                                              |hls_sparse_mul_7ns_6s_13_1_1_1402                                                                                      |     66|
|3957  |    mul_7ns_6s_13_1_1_U1660                                              |hls_sparse_mul_7ns_6s_13_1_1_1403                                                                                      |     57|
|3958  |    mul_7ns_6s_13_1_1_U1661                                              |hls_sparse_mul_7ns_6s_13_1_1_1404                                                                                      |     60|
|3959  |    mul_7ns_6s_13_1_1_U1662                                              |hls_sparse_mul_7ns_6s_13_1_1_1405                                                                                      |     65|
|3960  |    mul_7ns_6s_13_1_1_U1663                                              |hls_sparse_mul_7ns_6s_13_1_1_1406                                                                                      |     60|
|3961  |    mul_7ns_6s_13_1_1_U1664                                              |hls_sparse_mul_7ns_6s_13_1_1_1407                                                                                      |     60|
|3962  |    mul_7ns_6s_13_1_1_U1665                                              |hls_sparse_mul_7ns_6s_13_1_1_1408                                                                                      |     62|
|3963  |    mul_7ns_6s_13_1_1_U1666                                              |hls_sparse_mul_7ns_6s_13_1_1_1409                                                                                      |     57|
|3964  |    mul_7ns_6s_13_1_1_U1667                                              |hls_sparse_mul_7ns_6s_13_1_1_1410                                                                                      |     62|
|3965  |    mul_7ns_6s_13_1_1_U1668                                              |hls_sparse_mul_7ns_6s_13_1_1_1411                                                                                      |     66|
|3966  |    mul_7ns_6s_13_1_1_U1669                                              |hls_sparse_mul_7ns_6s_13_1_1_1412                                                                                      |     58|
|3967  |    mul_7ns_6s_13_1_1_U1670                                              |hls_sparse_mul_7ns_6s_13_1_1_1413                                                                                      |     61|
|3968  |    mul_7ns_6s_13_1_1_U1671                                              |hls_sparse_mul_7ns_6s_13_1_1_1414                                                                                      |     64|
|3969  |    mul_7ns_6s_13_1_1_U1672                                              |hls_sparse_mul_7ns_6s_13_1_1_1415                                                                                      |     57|
|3970  |    mul_7ns_6s_13_1_1_U1673                                              |hls_sparse_mul_7ns_6s_13_1_1_1416                                                                                      |     61|
|3971  |    mul_7ns_6s_13_1_1_U1674                                              |hls_sparse_mul_7ns_6s_13_1_1_1417                                                                                      |     66|
|3972  |    mul_7ns_6s_13_1_1_U1675                                              |hls_sparse_mul_7ns_6s_13_1_1_1418                                                                                      |     58|
|3973  |    mul_7ns_6s_13_1_1_U1676                                              |hls_sparse_mul_7ns_6s_13_1_1_1419                                                                                      |     60|
|3974  |    mul_7ns_6s_13_1_1_U1677                                              |hls_sparse_mul_7ns_6s_13_1_1_1420                                                                                      |     63|
|3975  |    mul_7ns_6s_13_1_1_U1678                                              |hls_sparse_mul_7ns_6s_13_1_1_1421                                                                                      |     57|
|3976  |    mul_7ns_6s_13_1_1_U1679                                              |hls_sparse_mul_7ns_6s_13_1_1_1422                                                                                      |     64|
|3977  |    mul_7ns_6s_13_1_1_U1680                                              |hls_sparse_mul_7ns_6s_13_1_1_1423                                                                                      |     66|
|3978  |    mul_7ns_6s_13_1_1_U1681                                              |hls_sparse_mul_7ns_6s_13_1_1_1424                                                                                      |     57|
|3979  |    mul_7ns_6s_13_1_1_U1682                                              |hls_sparse_mul_7ns_6s_13_1_1_1425                                                                                      |     63|
|3980  |    mul_7ns_6s_13_1_1_U1683                                              |hls_sparse_mul_7ns_6s_13_1_1_1426                                                                                      |     66|
|3981  |    mul_7ns_6s_13_1_1_U1684                                              |hls_sparse_mul_7ns_6s_13_1_1_1427                                                                                      |     57|
|3982  |    mul_7ns_6s_13_1_1_U1685                                              |hls_sparse_mul_7ns_6s_13_1_1_1428                                                                                      |     60|
|3983  |    mul_7ns_6s_13_1_1_U1686                                              |hls_sparse_mul_7ns_6s_13_1_1_1429                                                                                      |     66|
|3984  |    mul_7ns_6s_13_1_1_U1687                                              |hls_sparse_mul_7ns_6s_13_1_1_1430                                                                                      |     58|
|3985  |    mul_7ns_6s_13_1_1_U1688                                              |hls_sparse_mul_7ns_6s_13_1_1_1431                                                                                      |     62|
|3986  |    mul_7ns_6s_13_1_1_U1689                                              |hls_sparse_mul_7ns_6s_13_1_1_1432                                                                                      |     64|
|3987  |    mul_7ns_6s_13_1_1_U1690                                              |hls_sparse_mul_7ns_6s_13_1_1_1433                                                                                      |     57|
|3988  |    mul_7ns_6s_13_1_1_U1691                                              |hls_sparse_mul_7ns_6s_13_1_1_1434                                                                                      |     60|
|3989  |    mul_7ns_6s_13_1_1_U1692                                              |hls_sparse_mul_7ns_6s_13_1_1_1435                                                                                      |     66|
|3990  |    mul_7ns_6s_13_1_1_U1693                                              |hls_sparse_mul_7ns_6s_13_1_1_1436                                                                                      |     57|
|3991  |    mul_7ns_6s_13_1_1_U1694                                              |hls_sparse_mul_7ns_6s_13_1_1_1437                                                                                      |     60|
|3992  |    mul_7ns_6s_13_1_1_U1695                                              |hls_sparse_mul_7ns_6s_13_1_1_1438                                                                                      |     70|
|3993  |    mul_7ns_6s_13_1_1_U1696                                              |hls_sparse_mul_7ns_6s_13_1_1_1439                                                                                      |     58|
|3994  |    mul_7ns_6s_13_1_1_U1697                                              |hls_sparse_mul_7ns_6s_13_1_1_1440                                                                                      |     61|
|3995  |    mul_7ns_6s_13_1_1_U1698                                              |hls_sparse_mul_7ns_6s_13_1_1_1441                                                                                      |     65|
|3996  |    mul_7ns_6s_13_1_1_U1699                                              |hls_sparse_mul_7ns_6s_13_1_1_1442                                                                                      |     57|
|3997  |    mul_7ns_6s_13_1_1_U1700                                              |hls_sparse_mul_7ns_6s_13_1_1_1443                                                                                      |     61|
|3998  |    mul_7ns_6s_13_1_1_U1701                                              |hls_sparse_mul_7ns_6s_13_1_1_1444                                                                                      |     66|
|3999  |    mul_7ns_6s_13_1_1_U1702                                              |hls_sparse_mul_7ns_6s_13_1_1_1445                                                                                      |     57|
|4000  |    mul_7ns_6s_13_1_1_U1703                                              |hls_sparse_mul_7ns_6s_13_1_1_1446                                                                                      |     60|
|4001  |    mul_7ns_6s_13_1_1_U1704                                              |hls_sparse_mul_7ns_6s_13_1_1_1447                                                                                      |     66|
|4002  |    mul_7ns_6s_13_1_1_U1705                                              |hls_sparse_mul_7ns_6s_13_1_1_1448                                                                                      |     56|
|4003  |    mul_7ns_6s_13_1_1_U1706                                              |hls_sparse_mul_7ns_6s_13_1_1_1449                                                                                      |     58|
|4004  |    mul_7ns_6s_13_1_1_U1707                                              |hls_sparse_mul_7ns_6s_13_1_1_1450                                                                                      |     63|
|4005  |    mul_7ns_6s_13_1_1_U1708                                              |hls_sparse_mul_7ns_6s_13_1_1_1451                                                                                      |     57|
|4006  |    mul_7ns_6s_13_1_1_U1709                                              |hls_sparse_mul_7ns_6s_13_1_1_1452                                                                                      |     61|
|4007  |    mul_7ns_6s_13_1_1_U1710                                              |hls_sparse_mul_7ns_6s_13_1_1_1453                                                                                      |     66|
|4008  |    mul_7ns_6s_13_1_1_U571                                               |hls_sparse_mul_7ns_6s_13_1_1_1454                                                                                      |     25|
|4009  |    mul_7ns_6s_13_1_1_U572                                               |hls_sparse_mul_7ns_6s_13_1_1_1455                                                                                      |     21|
|4010  |    mul_7ns_6s_13_1_1_U573                                               |hls_sparse_mul_7ns_6s_13_1_1_1456                                                                                      |     21|
|4011  |    mul_7ns_6s_13_1_1_U574                                               |hls_sparse_mul_7ns_6s_13_1_1_1457                                                                                      |     29|
|4012  |    mul_7ns_6s_13_1_1_U575                                               |hls_sparse_mul_7ns_6s_13_1_1_1458                                                                                      |     27|
|4013  |    mul_7ns_6s_13_1_1_U576                                               |hls_sparse_mul_7ns_6s_13_1_1_1459                                                                                      |     27|
|4014  |    mul_7ns_6s_13_1_1_U577                                               |hls_sparse_mul_7ns_6s_13_1_1_1460                                                                                      |     39|
|4015  |    mul_7ns_6s_13_1_1_U578                                               |hls_sparse_mul_7ns_6s_13_1_1_1461                                                                                      |     37|
|4016  |    mul_7ns_6s_13_1_1_U579                                               |hls_sparse_mul_7ns_6s_13_1_1_1462                                                                                      |     37|
|4017  |    mul_7ns_6s_13_1_1_U580                                               |hls_sparse_mul_7ns_6s_13_1_1_1463                                                                                      |     25|
|4018  |    mul_7ns_6s_13_1_1_U581                                               |hls_sparse_mul_7ns_6s_13_1_1_1464                                                                                      |     21|
|4019  |    mul_7ns_6s_13_1_1_U582                                               |hls_sparse_mul_7ns_6s_13_1_1_1465                                                                                      |     21|
|4020  |    mul_7ns_6s_13_1_1_U583                                               |hls_sparse_mul_7ns_6s_13_1_1_1466                                                                                      |     29|
|4021  |    mul_7ns_6s_13_1_1_U584                                               |hls_sparse_mul_7ns_6s_13_1_1_1467                                                                                      |     27|
|4022  |    mul_7ns_6s_13_1_1_U585                                               |hls_sparse_mul_7ns_6s_13_1_1_1468                                                                                      |     27|
|4023  |    mul_7ns_6s_13_1_1_U586                                               |hls_sparse_mul_7ns_6s_13_1_1_1469                                                                                      |     39|
|4024  |    mul_7ns_6s_13_1_1_U587                                               |hls_sparse_mul_7ns_6s_13_1_1_1470                                                                                      |     37|
|4025  |    mul_7ns_6s_13_1_1_U588                                               |hls_sparse_mul_7ns_6s_13_1_1_1471                                                                                      |     37|
|4026  |    mul_7ns_6s_13_1_1_U589                                               |hls_sparse_mul_7ns_6s_13_1_1_1472                                                                                      |     23|
|4027  |    mul_7ns_6s_13_1_1_U590                                               |hls_sparse_mul_7ns_6s_13_1_1_1473                                                                                      |     23|
|4028  |    mul_7ns_6s_13_1_1_U591                                               |hls_sparse_mul_7ns_6s_13_1_1_1474                                                                                      |     21|
|4029  |    mul_7ns_6s_13_1_1_U592                                               |hls_sparse_mul_7ns_6s_13_1_1_1475                                                                                      |     30|
|4030  |    mul_7ns_6s_13_1_1_U593                                               |hls_sparse_mul_7ns_6s_13_1_1_1476                                                                                      |     30|
|4031  |    mul_7ns_6s_13_1_1_U594                                               |hls_sparse_mul_7ns_6s_13_1_1_1477                                                                                      |     27|
|4032  |    mul_7ns_6s_13_1_1_U595                                               |hls_sparse_mul_7ns_6s_13_1_1_1478                                                                                      |     35|
|4033  |    mul_7ns_6s_13_1_1_U596                                               |hls_sparse_mul_7ns_6s_13_1_1_1479                                                                                      |     33|
|4034  |    mul_7ns_6s_13_1_1_U597                                               |hls_sparse_mul_7ns_6s_13_1_1_1480                                                                                      |     37|
|4035  |    mul_7ns_6s_13_1_1_U598                                               |hls_sparse_mul_7ns_6s_13_1_1_1481                                                                                      |     23|
|4036  |    mul_7ns_6s_13_1_1_U599                                               |hls_sparse_mul_7ns_6s_13_1_1_1482                                                                                      |     23|
|4037  |    mul_7ns_6s_13_1_1_U600                                               |hls_sparse_mul_7ns_6s_13_1_1_1483                                                                                      |     22|
|4038  |    mul_7ns_6s_13_1_1_U601                                               |hls_sparse_mul_7ns_6s_13_1_1_1484                                                                                      |     27|
|4039  |    mul_7ns_6s_13_1_1_U602                                               |hls_sparse_mul_7ns_6s_13_1_1_1485                                                                                      |     27|
|4040  |    mul_7ns_6s_13_1_1_U603                                               |hls_sparse_mul_7ns_6s_13_1_1_1486                                                                                      |     29|
|4041  |    mul_7ns_6s_13_1_1_U604                                               |hls_sparse_mul_7ns_6s_13_1_1_1487                                                                                      |     39|
|4042  |    mul_7ns_6s_13_1_1_U605                                               |hls_sparse_mul_7ns_6s_13_1_1_1488                                                                                      |     39|
|4043  |    mul_7ns_6s_13_1_1_U606                                               |hls_sparse_mul_7ns_6s_13_1_1_1489                                                                                      |     30|
|4044  |    mul_7ns_6s_13_1_1_U607                                               |hls_sparse_mul_7ns_6s_13_1_1_1490                                                                                      |     24|
|4045  |    mul_7ns_6s_13_1_1_U608                                               |hls_sparse_mul_7ns_6s_13_1_1_1491                                                                                      |     23|
|4046  |    mul_7ns_6s_13_1_1_U609                                               |hls_sparse_mul_7ns_6s_13_1_1_1492                                                                                      |     24|
|4047  |    mul_7ns_6s_13_1_1_U610                                               |hls_sparse_mul_7ns_6s_13_1_1_1493                                                                                      |     31|
|4048  |    mul_7ns_6s_13_1_1_U611                                               |hls_sparse_mul_7ns_6s_13_1_1_1494                                                                                      |     31|
|4049  |    mul_7ns_6s_13_1_1_U612                                               |hls_sparse_mul_7ns_6s_13_1_1_1495                                                                                      |     31|
|4050  |    mul_7ns_6s_13_1_1_U613                                               |hls_sparse_mul_7ns_6s_13_1_1_1496                                                                                      |     29|
|4051  |    mul_7ns_6s_13_1_1_U614                                               |hls_sparse_mul_7ns_6s_13_1_1_1497                                                                                      |     36|
|4052  |    mul_7ns_6s_13_1_1_U615                                               |hls_sparse_mul_7ns_6s_13_1_1_1498                                                                                      |     29|
|4053  |    mul_7ns_6s_13_1_1_U616                                               |hls_sparse_mul_7ns_6s_13_1_1_1499                                                                                      |     28|
|4054  |    mul_7ns_6s_13_1_1_U617                                               |hls_sparse_mul_7ns_6s_13_1_1_1500                                                                                      |     23|
|4055  |    mul_7ns_6s_13_1_1_U618                                               |hls_sparse_mul_7ns_6s_13_1_1_1501                                                                                      |     22|
|4056  |    mul_7ns_6s_13_1_1_U619                                               |hls_sparse_mul_7ns_6s_13_1_1_1502                                                                                      |     31|
|4057  |    mul_7ns_6s_13_1_1_U620                                               |hls_sparse_mul_7ns_6s_13_1_1_1503                                                                                      |     31|
|4058  |    mul_7ns_6s_13_1_1_U621                                               |hls_sparse_mul_7ns_6s_13_1_1_1504                                                                                      |     28|
|4059  |    mul_7ns_6s_13_1_1_U622                                               |hls_sparse_mul_7ns_6s_13_1_1_1505                                                                                      |     32|
|4060  |    mul_7ns_6s_13_1_1_U623                                               |hls_sparse_mul_7ns_6s_13_1_1_1506                                                                                      |     36|
|4061  |    mul_7ns_6s_13_1_1_U624                                               |hls_sparse_mul_7ns_6s_13_1_1_1507                                                                                      |     30|
|4062  |    mul_7ns_6s_13_1_1_U625                                               |hls_sparse_mul_7ns_6s_13_1_1_1508                                                                                      |     27|
|4063  |    mul_7ns_6s_13_1_1_U626                                               |hls_sparse_mul_7ns_6s_13_1_1_1509                                                                                      |     26|
|4064  |    mul_7ns_6s_13_1_1_U627                                               |hls_sparse_mul_7ns_6s_13_1_1_1510                                                                                      |     21|
|4065  |    mul_7ns_6s_13_1_1_U628                                               |hls_sparse_mul_7ns_6s_13_1_1_1511                                                                                      |     31|
|4066  |    mul_7ns_6s_13_1_1_U629                                               |hls_sparse_mul_7ns_6s_13_1_1_1512                                                                                      |     31|
|4067  |    mul_7ns_6s_13_1_1_U630                                               |hls_sparse_mul_7ns_6s_13_1_1_1513                                                                                      |     27|
|4068  |    mul_7ns_6s_13_1_1_U631                                               |hls_sparse_mul_7ns_6s_13_1_1_1514                                                                                      |     28|
|4069  |    mul_7ns_6s_13_1_1_U632                                               |hls_sparse_mul_7ns_6s_13_1_1_1515                                                                                      |     29|
|4070  |    mul_7ns_6s_13_1_1_U633                                               |hls_sparse_mul_7ns_6s_13_1_1_1516                                                                                      |     37|
|4071  |    mul_7ns_6s_13_1_1_U634                                               |hls_sparse_mul_7ns_6s_13_1_1_1517                                                                                      |     27|
|4072  |    mul_7ns_6s_13_1_1_U635                                               |hls_sparse_mul_7ns_6s_13_1_1_1518                                                                                      |     27|
|4073  |    mul_7ns_6s_13_1_1_U636                                               |hls_sparse_mul_7ns_6s_13_1_1_1519                                                                                      |     25|
|4074  |    mul_7ns_6s_13_1_1_U637                                               |hls_sparse_mul_7ns_6s_13_1_1_1520                                                                                      |     27|
|4075  |    mul_7ns_6s_13_1_1_U638                                               |hls_sparse_mul_7ns_6s_13_1_1_1521                                                                                      |     27|
|4076  |    mul_7ns_6s_13_1_1_U639                                               |hls_sparse_mul_7ns_6s_13_1_1_1522                                                                                      |     28|
|4077  |    mul_7ns_6s_13_1_1_U640                                               |hls_sparse_mul_7ns_6s_13_1_1_1523                                                                                      |     39|
|4078  |    mul_7ns_6s_13_1_1_U641                                               |hls_sparse_mul_7ns_6s_13_1_1_1524                                                                                      |     39|
|4079  |    mul_7ns_6s_13_1_1_U642                                               |hls_sparse_mul_7ns_6s_13_1_1_1525                                                                                      |     46|
|4080  |    mul_7ns_6s_13_1_1_U643                                               |hls_sparse_mul_7ns_6s_13_1_1_1526                                                                                      |     23|
|4081  |    mul_7ns_6s_13_1_1_U644                                               |hls_sparse_mul_7ns_6s_13_1_1_1527                                                                                      |     23|
|4082  |    mul_7ns_6s_13_1_1_U645                                               |hls_sparse_mul_7ns_6s_13_1_1_1528                                                                                      |     21|
|4083  |    mul_7ns_6s_13_1_1_U646                                               |hls_sparse_mul_7ns_6s_13_1_1_1529                                                                                      |     31|
|4084  |    mul_7ns_6s_13_1_1_U647                                               |hls_sparse_mul_7ns_6s_13_1_1_1530                                                                                      |     31|
|4085  |    mul_7ns_6s_13_1_1_U648                                               |hls_sparse_mul_7ns_6s_13_1_1_1531                                                                                      |     27|
|4086  |    mul_7ns_6s_13_1_1_U649                                               |hls_sparse_mul_7ns_6s_13_1_1_1532                                                                                      |     42|
|4087  |    mul_7ns_6s_13_1_1_U650                                               |hls_sparse_mul_7ns_6s_13_1_1_1533                                                                                      |     42|
|4088  |    mul_7ns_6s_13_1_1_U651                                               |hls_sparse_mul_7ns_6s_13_1_1_1534                                                                                      |     39|
|4089  |    mul_7ns_6s_13_1_1_U652                                               |hls_sparse_mul_7ns_6s_13_1_1_1535                                                                                      |     26|
|4090  |    mul_7ns_6s_13_1_1_U653                                               |hls_sparse_mul_7ns_6s_13_1_1_1536                                                                                      |     27|
|4091  |    mul_7ns_6s_13_1_1_U654                                               |hls_sparse_mul_7ns_6s_13_1_1_1537                                                                                      |     25|
|4092  |    mul_7ns_6s_13_1_1_U655                                               |hls_sparse_mul_7ns_6s_13_1_1_1538                                                                                      |     31|
|4093  |    mul_7ns_6s_13_1_1_U656                                               |hls_sparse_mul_7ns_6s_13_1_1_1539                                                                                      |     31|
|4094  |    mul_7ns_6s_13_1_1_U657                                               |hls_sparse_mul_7ns_6s_13_1_1_1540                                                                                      |     30|
|4095  |    mul_7ns_6s_13_1_1_U658                                               |hls_sparse_mul_7ns_6s_13_1_1_1541                                                                                      |     29|
|4096  |    mul_7ns_6s_13_1_1_U659                                               |hls_sparse_mul_7ns_6s_13_1_1_1542                                                                                      |     28|
|4097  |    mul_7ns_6s_13_1_1_U660                                               |hls_sparse_mul_7ns_6s_13_1_1_1543                                                                                      |     34|
|4098  |    mul_7ns_6s_13_1_1_U661                                               |hls_sparse_mul_7ns_6s_13_1_1_1544                                                                                      |     23|
|4099  |    mul_7ns_6s_13_1_1_U662                                               |hls_sparse_mul_7ns_6s_13_1_1_1545                                                                                      |     45|
|4100  |    mul_7ns_6s_13_1_1_U663                                               |hls_sparse_mul_7ns_6s_13_1_1_1546                                                                                      |     27|
|4101  |    mul_7ns_6s_13_1_1_U664                                               |hls_sparse_mul_7ns_6s_13_1_1_1547                                                                                      |     31|
|4102  |    mul_7ns_6s_13_1_1_U665                                               |hls_sparse_mul_7ns_6s_13_1_1_1548                                                                                      |     29|
|4103  |    mul_7ns_6s_13_1_1_U666                                               |hls_sparse_mul_7ns_6s_13_1_1_1549                                                                                      |     27|
|4104  |    mul_7ns_6s_13_1_1_U667                                               |hls_sparse_mul_7ns_6s_13_1_1_1550                                                                                      |     32|
|4105  |    mul_7ns_6s_13_1_1_U668                                               |hls_sparse_mul_7ns_6s_13_1_1_1551                                                                                      |     54|
|4106  |    mul_7ns_6s_13_1_1_U669                                               |hls_sparse_mul_7ns_6s_13_1_1_1552                                                                                      |     35|
|4107  |    mul_7ns_6s_13_1_1_U670                                               |hls_sparse_mul_7ns_6s_13_1_1_1553                                                                                      |     21|
|4108  |    mul_7ns_6s_13_1_1_U671                                               |hls_sparse_mul_7ns_6s_13_1_1_1554                                                                                      |     23|
|4109  |    mul_7ns_6s_13_1_1_U672                                               |hls_sparse_mul_7ns_6s_13_1_1_1555                                                                                      |     25|
|4110  |    mul_7ns_6s_13_1_1_U673                                               |hls_sparse_mul_7ns_6s_13_1_1_1556                                                                                      |     27|
|4111  |    mul_7ns_6s_13_1_1_U674                                               |hls_sparse_mul_7ns_6s_13_1_1_1557                                                                                      |     29|
|4112  |    mul_7ns_6s_13_1_1_U675                                               |hls_sparse_mul_7ns_6s_13_1_1_1558                                                                                      |     29|
|4113  |    mul_7ns_6s_13_1_1_U676                                               |hls_sparse_mul_7ns_6s_13_1_1_1559                                                                                      |     37|
|4114  |    mul_7ns_6s_13_1_1_U677                                               |hls_sparse_mul_7ns_6s_13_1_1_1560                                                                                      |     31|
|4115  |    mul_7ns_6s_13_1_1_U678                                               |hls_sparse_mul_7ns_6s_13_1_1_1561                                                                                      |     36|
|4116  |    mul_7ns_6s_13_1_1_U679                                               |hls_sparse_mul_7ns_6s_13_1_1_1562                                                                                      |     22|
|4117  |    mul_7ns_6s_13_1_1_U680                                               |hls_sparse_mul_7ns_6s_13_1_1_1563                                                                                      |     22|
|4118  |    mul_7ns_6s_13_1_1_U681                                               |hls_sparse_mul_7ns_6s_13_1_1_1564                                                                                      |     21|
|4119  |    mul_7ns_6s_13_1_1_U682                                               |hls_sparse_mul_7ns_6s_13_1_1_1565                                                                                      |     32|
|4120  |    mul_7ns_6s_13_1_1_U683                                               |hls_sparse_mul_7ns_6s_13_1_1_1566                                                                                      |     32|
|4121  |    mul_7ns_6s_13_1_1_U684                                               |hls_sparse_mul_7ns_6s_13_1_1_1567                                                                                      |     27|
|4122  |    mul_7ns_6s_13_1_1_U685                                               |hls_sparse_mul_7ns_6s_13_1_1_1568                                                                                      |     45|
|4123  |    mul_7ns_6s_13_1_1_U686                                               |hls_sparse_mul_7ns_6s_13_1_1_1569                                                                                      |     45|
|4124  |    mul_7ns_6s_13_1_1_U687                                               |hls_sparse_mul_7ns_6s_13_1_1_1570                                                                                      |     39|
|4125  |    mul_7ns_6s_13_1_1_U688                                               |hls_sparse_mul_7ns_6s_13_1_1_1571                                                                                      |     23|
|4126  |    mul_7ns_6s_13_1_1_U689                                               |hls_sparse_mul_7ns_6s_13_1_1_1572                                                                                      |     23|
|4127  |    mul_7ns_6s_13_1_1_U690                                               |hls_sparse_mul_7ns_6s_13_1_1_1573                                                                                      |     22|
|4128  |    mul_7ns_6s_13_1_1_U691                                               |hls_sparse_mul_7ns_6s_13_1_1_1574                                                                                      |     31|
|4129  |    mul_7ns_6s_13_1_1_U692                                               |hls_sparse_mul_7ns_6s_13_1_1_1575                                                                                      |     31|
|4130  |    mul_7ns_6s_13_1_1_U693                                               |hls_sparse_mul_7ns_6s_13_1_1_1576                                                                                      |     30|
|4131  |    mul_7ns_6s_13_1_1_U694                                               |hls_sparse_mul_7ns_6s_13_1_1_1577                                                                                      |     36|
|4132  |    mul_7ns_6s_13_1_1_U695                                               |hls_sparse_mul_7ns_6s_13_1_1_1578                                                                                      |     36|
|4133  |    mul_7ns_6s_13_1_1_U696                                               |hls_sparse_mul_7ns_6s_13_1_1_1579                                                                                      |     34|
|4134  |    mul_7ns_6s_13_1_1_U697                                               |hls_sparse_mul_7ns_6s_13_1_1_1580                                                                                      |     24|
|4135  |    mul_7ns_6s_13_1_1_U698                                               |hls_sparse_mul_7ns_6s_13_1_1_1581                                                                                      |     24|
|4136  |    mul_7ns_6s_13_1_1_U699                                               |hls_sparse_mul_7ns_6s_13_1_1_1582                                                                                      |     21|
|4137  |    mul_7ns_6s_13_1_1_U700                                               |hls_sparse_mul_7ns_6s_13_1_1_1583                                                                                      |     31|
|4138  |    mul_7ns_6s_13_1_1_U701                                               |hls_sparse_mul_7ns_6s_13_1_1_1584                                                                                      |     31|
|4139  |    mul_7ns_6s_13_1_1_U702                                               |hls_sparse_mul_7ns_6s_13_1_1_1585                                                                                      |     27|
|4140  |    mul_7ns_6s_13_1_1_U703                                               |hls_sparse_mul_7ns_6s_13_1_1_1586                                                                                      |     34|
|4141  |    mul_7ns_6s_13_1_1_U704                                               |hls_sparse_mul_7ns_6s_13_1_1_1587                                                                                      |     34|
|4142  |    mul_7ns_6s_13_1_1_U705                                               |hls_sparse_mul_7ns_6s_13_1_1_1588                                                                                      |     37|
|4143  |    mul_7ns_6s_13_1_1_U706                                               |hls_sparse_mul_7ns_6s_13_1_1_1589                                                                                      |     23|
|4144  |    mul_7ns_6s_13_1_1_U707                                               |hls_sparse_mul_7ns_6s_13_1_1_1590                                                                                      |     23|
|4145  |    mul_7ns_6s_13_1_1_U708                                               |hls_sparse_mul_7ns_6s_13_1_1_1591                                                                                      |     21|
|4146  |    mul_7ns_6s_13_1_1_U709                                               |hls_sparse_mul_7ns_6s_13_1_1_1592                                                                                      |     31|
|4147  |    mul_7ns_6s_13_1_1_U710                                               |hls_sparse_mul_7ns_6s_13_1_1_1593                                                                                      |     31|
|4148  |    mul_7ns_6s_13_1_1_U711                                               |hls_sparse_mul_7ns_6s_13_1_1_1594                                                                                      |     27|
|4149  |    mul_7ns_6s_13_1_1_U712                                               |hls_sparse_mul_7ns_6s_13_1_1_1595                                                                                      |     36|
|4150  |    mul_7ns_6s_13_1_1_U713                                               |hls_sparse_mul_7ns_6s_13_1_1_1596                                                                                      |     36|
|4151  |    mul_7ns_6s_13_1_1_U714                                               |hls_sparse_mul_7ns_6s_13_1_1_1597                                                                                      |     37|
|4152  |    mul_7ns_6s_13_1_1_U715                                               |hls_sparse_mul_7ns_6s_13_1_1_1598                                                                                      |     23|
|4153  |    mul_7ns_6s_13_1_1_U716                                               |hls_sparse_mul_7ns_6s_13_1_1_1599                                                                                      |     23|
|4154  |    mul_7ns_6s_13_1_1_U717                                               |hls_sparse_mul_7ns_6s_13_1_1_1600                                                                                      |     21|
|4155  |    mul_7ns_6s_13_1_1_U718                                               |hls_sparse_mul_7ns_6s_13_1_1_1601                                                                                      |     26|
|4156  |    mul_7ns_6s_13_1_1_U719                                               |hls_sparse_mul_7ns_6s_13_1_1_1602                                                                                      |     26|
|4157  |    mul_7ns_6s_13_1_1_U720                                               |hls_sparse_mul_7ns_6s_13_1_1_1603                                                                                      |     24|
|4158  |    mul_7ns_6s_13_1_1_U721                                               |hls_sparse_mul_7ns_6s_13_1_1_1604                                                                                      |     39|
|4159  |    mul_7ns_6s_13_1_1_U722                                               |hls_sparse_mul_7ns_6s_13_1_1_1605                                                                                      |     39|
|4160  |    mul_7ns_6s_13_1_1_U723                                               |hls_sparse_mul_7ns_6s_13_1_1_1606                                                                                      |     39|
|4161  |    mul_7ns_6s_13_1_1_U724                                               |hls_sparse_mul_7ns_6s_13_1_1_1607                                                                                      |     26|
|4162  |    mul_7ns_6s_13_1_1_U725                                               |hls_sparse_mul_7ns_6s_13_1_1_1608                                                                                      |     26|
|4163  |    mul_7ns_6s_13_1_1_U726                                               |hls_sparse_mul_7ns_6s_13_1_1_1609                                                                                      |     21|
|4164  |    mul_7ns_6s_13_1_1_U727                                               |hls_sparse_mul_7ns_6s_13_1_1_1610                                                                                      |     35|
|4165  |    mul_7ns_6s_13_1_1_U728                                               |hls_sparse_mul_7ns_6s_13_1_1_1611                                                                                      |     35|
|4166  |    mul_7ns_6s_13_1_1_U729                                               |hls_sparse_mul_7ns_6s_13_1_1_1612                                                                                      |     27|
|4167  |    mul_7ns_6s_13_1_1_U730                                               |hls_sparse_mul_7ns_6s_13_1_1_1613                                                                                      |     49|
|4168  |    mul_7ns_6s_13_1_1_U731                                               |hls_sparse_mul_7ns_6s_13_1_1_1614                                                                                      |     49|
|4169  |    mul_7ns_6s_13_1_1_U732                                               |hls_sparse_mul_7ns_6s_13_1_1_1615                                                                                      |     39|
|4170  |    mul_7ns_6s_13_1_1_U733                                               |hls_sparse_mul_7ns_6s_13_1_1_1616                                                                                      |     28|
|4171  |    mul_7ns_6s_13_1_1_U734                                               |hls_sparse_mul_7ns_6s_13_1_1_1617                                                                                      |     38|
|4172  |    mul_7ns_6s_13_1_1_U735                                               |hls_sparse_mul_7ns_6s_13_1_1_1618                                                                                      |     21|
|4173  |    mul_7ns_6s_13_1_1_U736                                               |hls_sparse_mul_7ns_6s_13_1_1_1619                                                                                      |     29|
|4174  |    mul_7ns_6s_13_1_1_U737                                               |hls_sparse_mul_7ns_6s_13_1_1_1620                                                                                      |     44|
|4175  |    mul_7ns_6s_13_1_1_U738                                               |hls_sparse_mul_7ns_6s_13_1_1_1621                                                                                      |     27|
|4176  |    mul_7ns_6s_13_1_1_U739                                               |hls_sparse_mul_7ns_6s_13_1_1_1622                                                                                      |     33|
|4177  |    mul_7ns_6s_13_1_1_U740                                               |hls_sparse_mul_7ns_6s_13_1_1_1623                                                                                      |     54|
|4178  |    mul_7ns_6s_13_1_1_U741                                               |hls_sparse_mul_7ns_6s_13_1_1_1624                                                                                      |     37|
|4179  |    mul_7ns_6s_13_1_1_U742                                               |hls_sparse_mul_7ns_6s_13_1_1_1625                                                                                      |     24|
|4180  |    mul_7ns_6s_13_1_1_U743                                               |hls_sparse_mul_7ns_6s_13_1_1_1626                                                                                      |     24|
|4181  |    mul_7ns_6s_13_1_1_U744                                               |hls_sparse_mul_7ns_6s_13_1_1_1627                                                                                      |     21|
|4182  |    mul_7ns_6s_13_1_1_U745                                               |hls_sparse_mul_7ns_6s_13_1_1_1628                                                                                      |     29|
|4183  |    mul_7ns_6s_13_1_1_U746                                               |hls_sparse_mul_7ns_6s_13_1_1_1629                                                                                      |     29|
|4184  |    mul_7ns_6s_13_1_1_U747                                               |hls_sparse_mul_7ns_6s_13_1_1_1630                                                                                      |     27|
|4185  |    mul_7ns_6s_13_1_1_U748                                               |hls_sparse_mul_7ns_6s_13_1_1_1631                                                                                      |     30|
|4186  |    mul_7ns_6s_13_1_1_U749                                               |hls_sparse_mul_7ns_6s_13_1_1_1632                                                                                      |     30|
|4187  |    mul_7ns_6s_13_1_1_U750                                               |hls_sparse_mul_7ns_6s_13_1_1_1633                                                                                      |     37|
|4188  |    mul_7ns_6s_13_1_1_U751                                               |hls_sparse_mul_7ns_6s_13_1_1_1634                                                                                      |     58|
|4189  |    mul_7ns_6s_13_1_1_U752                                               |hls_sparse_mul_7ns_6s_13_1_1_1635                                                                                      |     57|
|4190  |    mul_7ns_6s_13_1_1_U753                                               |hls_sparse_mul_7ns_6s_13_1_1_1636                                                                                      |     57|
|4191  |    mul_7ns_6s_13_1_1_U754                                               |hls_sparse_mul_7ns_6s_13_1_1_1637                                                                                      |     61|
|4192  |    mul_7ns_6s_13_1_1_U755                                               |hls_sparse_mul_7ns_6s_13_1_1_1638                                                                                      |     62|
|4193  |    mul_7ns_6s_13_1_1_U756                                               |hls_sparse_mul_7ns_6s_13_1_1_1639                                                                                      |     62|
|4194  |    mul_7ns_6s_13_1_1_U757                                               |hls_sparse_mul_7ns_6s_13_1_1_1640                                                                                      |     63|
|4195  |    mul_7ns_6s_13_1_1_U758                                               |hls_sparse_mul_7ns_6s_13_1_1_1641                                                                                      |     65|
|4196  |    mul_7ns_6s_13_1_1_U759                                               |hls_sparse_mul_7ns_6s_13_1_1_1642                                                                                      |     65|
|4197  |    mul_7ns_6s_13_1_1_U760                                               |hls_sparse_mul_7ns_6s_13_1_1_1643                                                                                      |     57|
|4198  |    mul_7ns_6s_13_1_1_U761                                               |hls_sparse_mul_7ns_6s_13_1_1_1644                                                                                      |     57|
|4199  |    mul_7ns_6s_13_1_1_U762                                               |hls_sparse_mul_7ns_6s_13_1_1_1645                                                                                      |     57|
|4200  |    mul_7ns_6s_13_1_1_U763                                               |hls_sparse_mul_7ns_6s_13_1_1_1646                                                                                      |     60|
|4201  |    mul_7ns_6s_13_1_1_U764                                               |hls_sparse_mul_7ns_6s_13_1_1_1647                                                                                      |     60|
|4202  |    mul_7ns_6s_13_1_1_U765                                               |hls_sparse_mul_7ns_6s_13_1_1_1648                                                                                      |     60|
|4203  |    mul_7ns_6s_13_1_1_U766                                               |hls_sparse_mul_7ns_6s_13_1_1_1649                                                                                      |     66|
|4204  |    mul_7ns_6s_13_1_1_U767                                               |hls_sparse_mul_7ns_6s_13_1_1_1650                                                                                      |     66|
|4205  |    mul_7ns_6s_13_1_1_U768                                               |hls_sparse_mul_7ns_6s_13_1_1_1651                                                                                      |     66|
|4206  |    mul_7ns_6s_13_1_1_U769                                               |hls_sparse_mul_7ns_6s_13_1_1_1652                                                                                      |     57|
|4207  |    mul_7ns_6s_13_1_1_U770                                               |hls_sparse_mul_7ns_6s_13_1_1_1653                                                                                      |     57|
|4208  |    mul_7ns_6s_13_1_1_U771                                               |hls_sparse_mul_7ns_6s_13_1_1_1654                                                                                      |     58|
|4209  |    mul_7ns_6s_13_1_1_U772                                               |hls_sparse_mul_7ns_6s_13_1_1_1655                                                                                      |     62|
|4210  |    mul_7ns_6s_13_1_1_U773                                               |hls_sparse_mul_7ns_6s_13_1_1_1656                                                                                      |     62|
|4211  |    mul_7ns_6s_13_1_1_U774                                               |hls_sparse_mul_7ns_6s_13_1_1_1657                                                                                      |     60|
|4212  |    mul_7ns_6s_13_1_1_U775                                               |hls_sparse_mul_7ns_6s_13_1_1_1658                                                                                      |     66|
|4213  |    mul_7ns_6s_13_1_1_U776                                               |hls_sparse_mul_7ns_6s_13_1_1_1659                                                                                      |     66|
|4214  |    mul_7ns_6s_13_1_1_U777                                               |hls_sparse_mul_7ns_6s_13_1_1_1660                                                                                      |     68|
|4215  |    mul_7ns_6s_13_1_1_U778                                               |hls_sparse_mul_7ns_6s_13_1_1_1661                                                                                      |     57|
|4216  |    mul_7ns_6s_13_1_1_U779                                               |hls_sparse_mul_7ns_6s_13_1_1_1662                                                                                      |     56|
|4217  |    mul_7ns_6s_13_1_1_U780                                               |hls_sparse_mul_7ns_6s_13_1_1_1663                                                                                      |     56|
|4218  |    mul_7ns_6s_13_1_1_U781                                               |hls_sparse_mul_7ns_6s_13_1_1_1664                                                                                      |     59|
|4219  |    mul_7ns_6s_13_1_1_U782                                               |hls_sparse_mul_7ns_6s_13_1_1_1665                                                                                      |     58|
|4220  |    mul_7ns_6s_13_1_1_U783                                               |hls_sparse_mul_7ns_6s_13_1_1_1666                                                                                      |     58|
|4221  |    mul_7ns_6s_13_1_1_U784                                               |hls_sparse_mul_7ns_6s_13_1_1_1667                                                                                      |     64|
|4222  |    mul_7ns_6s_13_1_1_U785                                               |hls_sparse_mul_7ns_6s_13_1_1_1668                                                                                      |     62|
|4223  |    mul_7ns_6s_13_1_1_U786                                               |hls_sparse_mul_7ns_6s_13_1_1_1669                                                                                      |     62|
|4224  |    mul_7ns_6s_13_1_1_U787                                               |hls_sparse_mul_7ns_6s_13_1_1_1670                                                                                      |     56|
|4225  |    mul_7ns_6s_13_1_1_U788                                               |hls_sparse_mul_7ns_6s_13_1_1_1671                                                                                      |     56|
|4226  |    mul_7ns_6s_13_1_1_U789                                               |hls_sparse_mul_7ns_6s_13_1_1_1672                                                                                      |     56|
|4227  |    mul_7ns_6s_13_1_1_U790                                               |hls_sparse_mul_7ns_6s_13_1_1_1673                                                                                      |     58|
|4228  |    mul_7ns_6s_13_1_1_U791                                               |hls_sparse_mul_7ns_6s_13_1_1_1674                                                                                      |     58|
|4229  |    mul_7ns_6s_13_1_1_U792                                               |hls_sparse_mul_7ns_6s_13_1_1_1675                                                                                      |     58|
|4230  |    mul_7ns_6s_13_1_1_U793                                               |hls_sparse_mul_7ns_6s_13_1_1_1676                                                                                      |     62|
|4231  |    mul_7ns_6s_13_1_1_U794                                               |hls_sparse_mul_7ns_6s_13_1_1_1677                                                                                      |     62|
|4232  |    mul_7ns_6s_13_1_1_U795                                               |hls_sparse_mul_7ns_6s_13_1_1_1678                                                                                      |     62|
|4233  |    mul_7ns_6s_13_1_1_U796                                               |hls_sparse_mul_7ns_6s_13_1_1_1679                                                                                      |     57|
|4234  |    mul_7ns_6s_13_1_1_U797                                               |hls_sparse_mul_7ns_6s_13_1_1_1680                                                                                      |     57|
|4235  |    mul_7ns_6s_13_1_1_U798                                               |hls_sparse_mul_7ns_6s_13_1_1_1681                                                                                      |     56|
|4236  |    mul_7ns_6s_13_1_1_U799                                               |hls_sparse_mul_7ns_6s_13_1_1_1682                                                                                      |     61|
|4237  |    mul_7ns_6s_13_1_1_U800                                               |hls_sparse_mul_7ns_6s_13_1_1_1683                                                                                      |     61|
|4238  |    mul_7ns_6s_13_1_1_U801                                               |hls_sparse_mul_7ns_6s_13_1_1_1684                                                                                      |     58|
|4239  |    mul_7ns_6s_13_1_1_U802                                               |hls_sparse_mul_7ns_6s_13_1_1_1685                                                                                      |     74|
|4240  |    mul_7ns_6s_13_1_1_U803                                               |hls_sparse_mul_7ns_6s_13_1_1_1686                                                                                      |     66|
|4241  |    mul_7ns_6s_13_1_1_U804                                               |hls_sparse_mul_7ns_6s_13_1_1_1687                                                                                      |     62|
|4242  |    mul_7ns_6s_13_1_1_U805                                               |hls_sparse_mul_7ns_6s_13_1_1_1688                                                                                      |     57|
|4243  |    mul_7ns_6s_13_1_1_U806                                               |hls_sparse_mul_7ns_6s_13_1_1_1689                                                                                      |     59|
|4244  |    mul_7ns_6s_13_1_1_U807                                               |hls_sparse_mul_7ns_6s_13_1_1_1690                                                                                      |     57|
|4245  |    mul_7ns_6s_13_1_1_U808                                               |hls_sparse_mul_7ns_6s_13_1_1_1691                                                                                      |     61|
|4246  |    mul_7ns_6s_13_1_1_U809                                               |hls_sparse_mul_7ns_6s_13_1_1_1692                                                                                      |     63|
|4247  |    mul_7ns_6s_13_1_1_U810                                               |hls_sparse_mul_7ns_6s_13_1_1_1693                                                                                      |     58|
|4248  |    mul_7ns_6s_13_1_1_U811                                               |hls_sparse_mul_7ns_6s_13_1_1_1694                                                                                      |     66|
|4249  |    mul_7ns_6s_13_1_1_U812                                               |hls_sparse_mul_7ns_6s_13_1_1_1695                                                                                      |     62|
|4250  |    mul_7ns_6s_13_1_1_U813                                               |hls_sparse_mul_7ns_6s_13_1_1_1696                                                                                      |     70|
|4251  |    mul_7ns_6s_13_1_1_U814                                               |hls_sparse_mul_7ns_6s_13_1_1_1697                                                                                      |     56|
|4252  |    mul_7ns_6s_13_1_1_U815                                               |hls_sparse_mul_7ns_6s_13_1_1_1698                                                                                      |     57|
|4253  |    mul_7ns_6s_13_1_1_U816                                               |hls_sparse_mul_7ns_6s_13_1_1_1699                                                                                      |     57|
|4254  |    mul_7ns_6s_13_1_1_U817                                               |hls_sparse_mul_7ns_6s_13_1_1_1700                                                                                      |     58|
|4255  |    mul_7ns_6s_13_1_1_U818                                               |hls_sparse_mul_7ns_6s_13_1_1_1701                                                                                      |     58|
|4256  |    mul_7ns_6s_13_1_1_U819                                               |hls_sparse_mul_7ns_6s_13_1_1_1702                                                                                      |     58|
|4257  |    mul_7ns_6s_13_1_1_U820                                               |hls_sparse_mul_7ns_6s_13_1_1_1703                                                                                      |     62|
|4258  |    mul_7ns_6s_13_1_1_U821                                               |hls_sparse_mul_7ns_6s_13_1_1_1704                                                                                      |     62|
|4259  |    mul_7ns_6s_13_1_1_U822                                               |hls_sparse_mul_7ns_6s_13_1_1_1705                                                                                      |     62|
|4260  |    mul_7ns_6s_13_1_1_U823                                               |hls_sparse_mul_7ns_6s_13_1_1_1706                                                                                      |     56|
|4261  |    mul_7ns_6s_13_1_1_U824                                               |hls_sparse_mul_7ns_6s_13_1_1_1707                                                                                      |     56|
|4262  |    mul_7ns_6s_13_1_1_U825                                               |hls_sparse_mul_7ns_6s_13_1_1_1708                                                                                      |     58|
|4263  |    mul_7ns_6s_13_1_1_U826                                               |hls_sparse_mul_7ns_6s_13_1_1_1709                                                                                      |     58|
|4264  |    mul_7ns_6s_13_1_1_U827                                               |hls_sparse_mul_7ns_6s_13_1_1_1710                                                                                      |     58|
|4265  |    mul_7ns_6s_13_1_1_U828                                               |hls_sparse_mul_7ns_6s_13_1_1_1711                                                                                      |     58|
|4266  |    mul_7ns_6s_13_1_1_U829                                               |hls_sparse_mul_7ns_6s_13_1_1_1712                                                                                      |     63|
|4267  |    mul_7ns_6s_13_1_1_U830                                               |hls_sparse_mul_7ns_6s_13_1_1_1713                                                                                      |     63|
|4268  |    mul_7ns_6s_13_1_1_U831                                               |hls_sparse_mul_7ns_6s_13_1_1_1714                                                                                      |     74|
|4269  |    mul_7ns_6s_13_1_1_U832                                               |hls_sparse_mul_7ns_6s_13_1_1_1715                                                                                      |     59|
|4270  |    mul_7ns_6s_13_1_1_U833                                               |hls_sparse_mul_7ns_6s_13_1_1_1716                                                                                      |     56|
|4271  |    mul_7ns_6s_13_1_1_U834                                               |hls_sparse_mul_7ns_6s_13_1_1_1717                                                                                      |     56|
|4272  |    mul_7ns_6s_13_1_1_U835                                               |hls_sparse_mul_7ns_6s_13_1_1_1718                                                                                      |     62|
|4273  |    mul_7ns_6s_13_1_1_U836                                               |hls_sparse_mul_7ns_6s_13_1_1_1719                                                                                      |     58|
|4274  |    mul_7ns_6s_13_1_1_U837                                               |hls_sparse_mul_7ns_6s_13_1_1_1720                                                                                      |     58|
|4275  |    mul_7ns_6s_13_1_1_U838                                               |hls_sparse_mul_7ns_6s_13_1_1_1721                                                                                      |     68|
|4276  |    mul_7ns_6s_13_1_1_U839                                               |hls_sparse_mul_7ns_6s_13_1_1_1722                                                                                      |     62|
|4277  |    mul_7ns_6s_13_1_1_U840                                               |hls_sparse_mul_7ns_6s_13_1_1_1723                                                                                      |     62|
|4278  |    mul_7ns_6s_13_1_1_U841                                               |hls_sparse_mul_7ns_6s_13_1_1_1724                                                                                      |     58|
|4279  |    mul_7ns_6s_13_1_1_U842                                               |hls_sparse_mul_7ns_6s_13_1_1_1725                                                                                      |     57|
|4280  |    mul_7ns_6s_13_1_1_U843                                               |hls_sparse_mul_7ns_6s_13_1_1_1726                                                                                      |     56|
|4281  |    mul_7ns_6s_13_1_1_U844                                               |hls_sparse_mul_7ns_6s_13_1_1_1727                                                                                      |     58|
|4282  |    mul_7ns_6s_13_1_1_U845                                               |hls_sparse_mul_7ns_6s_13_1_1_1728                                                                                      |     58|
|4283  |    mul_7ns_6s_13_1_1_U846                                               |hls_sparse_mul_7ns_6s_13_1_1_1729                                                                                      |     58|
|4284  |    mul_7ns_6s_13_1_1_U847                                               |hls_sparse_mul_7ns_6s_13_1_1_1730                                                                                      |     62|
|4285  |    mul_7ns_6s_13_1_1_U848                                               |hls_sparse_mul_7ns_6s_13_1_1_1731                                                                                      |     62|
|4286  |    mul_7ns_6s_13_1_1_U849                                               |hls_sparse_mul_7ns_6s_13_1_1_1732                                                                                      |     62|
|4287  |    mul_7ns_6s_13_1_1_U850                                               |hls_sparse_mul_7ns_6s_13_1_1_1733                                                                                      |     56|
|4288  |    mul_7ns_6s_13_1_1_U851                                               |hls_sparse_mul_7ns_6s_13_1_1_1734                                                                                      |     58|
|4289  |    mul_7ns_6s_13_1_1_U852                                               |hls_sparse_mul_7ns_6s_13_1_1_1735                                                                                      |     56|
|4290  |    mul_7ns_6s_13_1_1_U853                                               |hls_sparse_mul_7ns_6s_13_1_1_1736                                                                                      |     58|
|4291  |    mul_7ns_6s_13_1_1_U854                                               |hls_sparse_mul_7ns_6s_13_1_1_1737                                                                                      |     59|
|4292  |    mul_7ns_6s_13_1_1_U855                                               |hls_sparse_mul_7ns_6s_13_1_1_1738                                                                                      |     58|
|4293  |    mul_7ns_6s_13_1_1_U856                                               |hls_sparse_mul_7ns_6s_13_1_1_1739                                                                                      |     62|
|4294  |    mul_7ns_6s_13_1_1_U857                                               |hls_sparse_mul_7ns_6s_13_1_1_1740                                                                                      |     62|
|4295  |    mul_7ns_6s_13_1_1_U858                                               |hls_sparse_mul_7ns_6s_13_1_1_1741                                                                                      |     62|
|4296  |    mul_7ns_6s_13_1_1_U859                                               |hls_sparse_mul_7ns_6s_13_1_1_1742                                                                                      |     56|
|4297  |    mul_7ns_6s_13_1_1_U860                                               |hls_sparse_mul_7ns_6s_13_1_1_1743                                                                                      |     56|
|4298  |    mul_7ns_6s_13_1_1_U861                                               |hls_sparse_mul_7ns_6s_13_1_1_1744                                                                                      |     56|
|4299  |    mul_7ns_6s_13_1_1_U862                                               |hls_sparse_mul_7ns_6s_13_1_1_1745                                                                                      |     58|
|4300  |    mul_7ns_6s_13_1_1_U863                                               |hls_sparse_mul_7ns_6s_13_1_1_1746                                                                                      |     58|
|4301  |    mul_7ns_6s_13_1_1_U864                                               |hls_sparse_mul_7ns_6s_13_1_1_1747                                                                                      |     58|
|4302  |    mul_7ns_6s_13_1_1_U865                                               |hls_sparse_mul_7ns_6s_13_1_1_1748                                                                                      |     63|
|4303  |    mul_7ns_6s_13_1_1_U866                                               |hls_sparse_mul_7ns_6s_13_1_1_1749                                                                                      |     63|
|4304  |    mul_7ns_6s_13_1_1_U867                                               |hls_sparse_mul_7ns_6s_13_1_1_1750                                                                                      |     62|
|4305  |    mul_7ns_6s_13_1_1_U868                                               |hls_sparse_mul_7ns_6s_13_1_1_1751                                                                                      |     56|
|4306  |    mul_7ns_6s_13_1_1_U869                                               |hls_sparse_mul_7ns_6s_13_1_1_1752                                                                                      |     57|
|4307  |    mul_7ns_6s_13_1_1_U870                                               |hls_sparse_mul_7ns_6s_13_1_1_1753                                                                                      |     56|
|4308  |    mul_7ns_6s_13_1_1_U871                                               |hls_sparse_mul_7ns_6s_13_1_1_1754                                                                                      |     58|
|4309  |    mul_7ns_6s_13_1_1_U872                                               |hls_sparse_mul_7ns_6s_13_1_1_1755                                                                                      |     61|
|4310  |    mul_7ns_6s_13_1_1_U873                                               |hls_sparse_mul_7ns_6s_13_1_1_1756                                                                                      |     58|
|4311  |    mul_7ns_6s_13_1_1_U874                                               |hls_sparse_mul_7ns_6s_13_1_1_1757                                                                                      |     63|
|4312  |    mul_7ns_6s_13_1_1_U875                                               |hls_sparse_mul_7ns_6s_13_1_1_1758                                                                                      |     66|
|4313  |    mul_7ns_6s_13_1_1_U876                                               |hls_sparse_mul_7ns_6s_13_1_1_1759                                                                                      |     63|
|4314  |    mul_7ns_6s_13_1_1_U877                                               |hls_sparse_mul_7ns_6s_13_1_1_1760                                                                                      |     56|
|4315  |    mul_7ns_6s_13_1_1_U878                                               |hls_sparse_mul_7ns_6s_13_1_1_1761                                                                                      |     58|
|4316  |    mul_7ns_6s_13_1_1_U879                                               |hls_sparse_mul_7ns_6s_13_1_1_1762                                                                                      |     56|
|4317  |    mul_7ns_6s_13_1_1_U880                                               |hls_sparse_mul_7ns_6s_13_1_1_1763                                                                                      |     58|
|4318  |    mul_7ns_6s_13_1_1_U881                                               |hls_sparse_mul_7ns_6s_13_1_1_1764                                                                                      |     61|
|4319  |    mul_7ns_6s_13_1_1_U882                                               |hls_sparse_mul_7ns_6s_13_1_1_1765                                                                                      |     58|
|4320  |    mul_7ns_6s_13_1_1_U883                                               |hls_sparse_mul_7ns_6s_13_1_1_1766                                                                                      |     62|
|4321  |    mul_7ns_6s_13_1_1_U884                                               |hls_sparse_mul_7ns_6s_13_1_1_1767                                                                                      |     64|
|4322  |    mul_7ns_6s_13_1_1_U885                                               |hls_sparse_mul_7ns_6s_13_1_1_1768                                                                                      |     62|
|4323  |    mul_7ns_6s_13_1_1_U886                                               |hls_sparse_mul_7ns_6s_13_1_1_1769                                                                                      |     56|
|4324  |    mul_7ns_6s_13_1_1_U887                                               |hls_sparse_mul_7ns_6s_13_1_1_1770                                                                                      |     56|
|4325  |    mul_7ns_6s_13_1_1_U888                                               |hls_sparse_mul_7ns_6s_13_1_1_1771                                                                                      |     56|
|4326  |    mul_7ns_6s_13_1_1_U889                                               |hls_sparse_mul_7ns_6s_13_1_1_1772                                                                                      |     58|
|4327  |    mul_7ns_6s_13_1_1_U890                                               |hls_sparse_mul_7ns_6s_13_1_1_1773                                                                                      |     58|
|4328  |    mul_7ns_6s_13_1_1_U891                                               |hls_sparse_mul_7ns_6s_13_1_1_1774                                                                                      |     58|
|4329  |    mul_7ns_6s_13_1_1_U892                                               |hls_sparse_mul_7ns_6s_13_1_1_1775                                                                                      |     62|
|4330  |    mul_7ns_6s_13_1_1_U893                                               |hls_sparse_mul_7ns_6s_13_1_1_1776                                                                                      |     62|
|4331  |    mul_7ns_6s_13_1_1_U894                                               |hls_sparse_mul_7ns_6s_13_1_1_1777                                                                                      |     62|
|4332  |    mul_7ns_6s_13_1_1_U895                                               |hls_sparse_mul_7ns_6s_13_1_1_1778                                                                                      |     56|
|4333  |    mul_7ns_6s_13_1_1_U896                                               |hls_sparse_mul_7ns_6s_13_1_1_1779                                                                                      |     57|
|4334  |    mul_7ns_6s_13_1_1_U897                                               |hls_sparse_mul_7ns_6s_13_1_1_1780                                                                                      |     56|
|4335  |    mul_7ns_6s_13_1_1_U898                                               |hls_sparse_mul_7ns_6s_13_1_1_1781                                                                                      |     58|
|4336  |    mul_7ns_6s_13_1_1_U899                                               |hls_sparse_mul_7ns_6s_13_1_1_1782                                                                                      |     61|
|4337  |    mul_7ns_6s_13_1_1_U900                                               |hls_sparse_mul_7ns_6s_13_1_1_1783                                                                                      |     58|
|4338  |    mul_7ns_6s_13_1_1_U901                                               |hls_sparse_mul_7ns_6s_13_1_1_1784                                                                                      |     63|
|4339  |    mul_7ns_6s_13_1_1_U902                                               |hls_sparse_mul_7ns_6s_13_1_1_1785                                                                                      |     66|
|4340  |    mul_7ns_6s_13_1_1_U903                                               |hls_sparse_mul_7ns_6s_13_1_1_1786                                                                                      |     63|
|4341  |    mul_7ns_6s_13_1_1_U904                                               |hls_sparse_mul_7ns_6s_13_1_1_1787                                                                                      |     56|
|4342  |    mul_7ns_6s_13_1_1_U905                                               |hls_sparse_mul_7ns_6s_13_1_1_1788                                                                                      |     56|
|4343  |    mul_7ns_6s_13_1_1_U906                                               |hls_sparse_mul_7ns_6s_13_1_1_1789                                                                                      |     56|
|4344  |    mul_7ns_6s_13_1_1_U907                                               |hls_sparse_mul_7ns_6s_13_1_1_1790                                                                                      |     58|
|4345  |    mul_7ns_6s_13_1_1_U908                                               |hls_sparse_mul_7ns_6s_13_1_1_1791                                                                                      |     58|
|4346  |    mul_7ns_6s_13_1_1_U909                                               |hls_sparse_mul_7ns_6s_13_1_1_1792                                                                                      |     58|
|4347  |    mul_7ns_6s_13_1_1_U910                                               |hls_sparse_mul_7ns_6s_13_1_1_1793                                                                                      |     62|
|4348  |    mul_7ns_6s_13_1_1_U911                                               |hls_sparse_mul_7ns_6s_13_1_1_1794                                                                                      |     62|
|4349  |    mul_7ns_6s_13_1_1_U912                                               |hls_sparse_mul_7ns_6s_13_1_1_1795                                                                                      |     62|
|4350  |    mul_7ns_6s_13_1_1_U913                                               |hls_sparse_mul_7ns_6s_13_1_1_1796                                                                                      |     56|
|4351  |    mul_7ns_6s_13_1_1_U914                                               |hls_sparse_mul_7ns_6s_13_1_1_1797                                                                                      |     56|
|4352  |    mul_7ns_6s_13_1_1_U915                                               |hls_sparse_mul_7ns_6s_13_1_1_1798                                                                                      |     59|
|4353  |    mul_7ns_6s_13_1_1_U916                                               |hls_sparse_mul_7ns_6s_13_1_1_1799                                                                                      |     58|
|4354  |    mul_7ns_6s_13_1_1_U917                                               |hls_sparse_mul_7ns_6s_13_1_1_1800                                                                                      |     58|
|4355  |    mul_7ns_6s_13_1_1_U918                                               |hls_sparse_mul_7ns_6s_13_1_1_1801                                                                                      |     62|
|4356  |    mul_7ns_6s_13_1_1_U919                                               |hls_sparse_mul_7ns_6s_13_1_1_1802                                                                                      |     62|
|4357  |    mul_7ns_6s_13_1_1_U920                                               |hls_sparse_mul_7ns_6s_13_1_1_1803                                                                                      |     63|
|4358  |    mul_7ns_6s_13_1_1_U921                                               |hls_sparse_mul_7ns_6s_13_1_1_1804                                                                                      |     68|
|4359  |    mul_7ns_6s_13_1_1_U922                                               |hls_sparse_mul_7ns_6s_13_1_1_1805                                                                                      |     56|
|4360  |    mul_7ns_6s_13_1_1_U923                                               |hls_sparse_mul_7ns_6s_13_1_1_1806                                                                                      |     56|
|4361  |    mul_7ns_6s_13_1_1_U924                                               |hls_sparse_mul_7ns_6s_13_1_1_1807                                                                                      |     56|
|4362  |    mul_7ns_6s_13_1_1_U925                                               |hls_sparse_mul_7ns_6s_13_1_1_1808                                                                                      |     58|
|4363  |    mul_7ns_6s_13_1_1_U926                                               |hls_sparse_mul_7ns_6s_13_1_1_1809                                                                                      |     58|
|4364  |    mul_7ns_6s_13_1_1_U927                                               |hls_sparse_mul_7ns_6s_13_1_1_1810                                                                                      |     58|
|4365  |    mul_7ns_6s_13_1_1_U928                                               |hls_sparse_mul_7ns_6s_13_1_1_1811                                                                                      |     62|
|4366  |    mul_7ns_6s_13_1_1_U929                                               |hls_sparse_mul_7ns_6s_13_1_1_1812                                                                                      |     62|
|4367  |    mul_7ns_6s_13_1_1_U930                                               |hls_sparse_mul_7ns_6s_13_1_1_1813                                                                                      |     62|
|4368  |    mul_7ns_6s_13_1_1_U931                                               |hls_sparse_mul_7ns_6s_13_1_1_1814                                                                                      |     57|
|4369  |    mul_7ns_6s_13_1_1_U932                                               |hls_sparse_mul_7ns_6s_13_1_1_1815                                                                                      |     58|
|4370  |    mul_7ns_6s_13_1_1_U933                                               |hls_sparse_mul_7ns_6s_13_1_1_1816                                                                                      |     57|
|4371  |    mul_7ns_6s_13_1_1_U934                                               |hls_sparse_mul_7ns_6s_13_1_1_1817                                                                                      |     60|
|4372  |    mul_7ns_6s_13_1_1_U935                                               |hls_sparse_mul_7ns_6s_13_1_1_1818                                                                                      |     62|
|4373  |    mul_7ns_6s_13_1_1_U936                                               |hls_sparse_mul_7ns_6s_13_1_1_1819                                                                                      |     62|
|4374  |    mul_7ns_6s_13_1_1_U937                                               |hls_sparse_mul_7ns_6s_13_1_1_1820                                                                                      |     66|
|4375  |    mul_7ns_6s_13_1_1_U938                                               |hls_sparse_mul_7ns_6s_13_1_1_1821                                                                                      |     64|
|4376  |    mul_7ns_6s_13_1_1_U939                                               |hls_sparse_mul_7ns_6s_13_1_1_1822                                                                                      |     65|
|4377  |    mul_7ns_6s_13_1_1_U940                                               |hls_sparse_mul_7ns_6s_13_1_1_1823                                                                                      |     57|
|4378  |    mul_7ns_6s_13_1_1_U941                                               |hls_sparse_mul_7ns_6s_13_1_1_1824                                                                                      |     57|
|4379  |    mul_7ns_6s_13_1_1_U942                                               |hls_sparse_mul_7ns_6s_13_1_1_1825                                                                                      |     57|
|4380  |    mul_7ns_6s_13_1_1_U943                                               |hls_sparse_mul_7ns_6s_13_1_1_1826                                                                                      |     60|
|4381  |    mul_7ns_6s_13_1_1_U944                                               |hls_sparse_mul_7ns_6s_13_1_1_1827                                                                                      |     60|
|4382  |    mul_7ns_6s_13_1_1_U945                                               |hls_sparse_mul_7ns_6s_13_1_1_1828                                                                                      |     60|
|4383  |    mul_7ns_6s_13_1_1_U946                                               |hls_sparse_mul_7ns_6s_13_1_1_1829                                                                                      |     66|
|4384  |    mul_7ns_6s_13_1_1_U947                                               |hls_sparse_mul_7ns_6s_13_1_1_1830                                                                                      |     66|
|4385  |    mul_7ns_6s_13_1_1_U948                                               |hls_sparse_mul_7ns_6s_13_1_1_1831                                                                                      |     66|
|4386  |    mul_7ns_6s_13_1_1_U949                                               |hls_sparse_mul_7ns_6s_13_1_1_1832                                                                                      |     57|
|4387  |    mul_7ns_6s_13_1_1_U950                                               |hls_sparse_mul_7ns_6s_13_1_1_1833                                                                                      |     55|
|4388  |    mul_7ns_6s_13_1_1_U951                                               |hls_sparse_mul_7ns_6s_13_1_1_1834                                                                                      |     57|
|4389  |    mul_7ns_6s_13_1_1_U952                                               |hls_sparse_mul_7ns_6s_13_1_1_1835                                                                                      |     61|
|4390  |    mul_7ns_6s_13_1_1_U953                                               |hls_sparse_mul_7ns_6s_13_1_1_1836                                                                                      |     62|
|4391  |    mul_7ns_6s_13_1_1_U954                                               |hls_sparse_mul_7ns_6s_13_1_1_1837                                                                                      |     60|
|4392  |    mul_7ns_6s_13_1_1_U955                                               |hls_sparse_mul_7ns_6s_13_1_1_1838                                                                                      |     65|
|4393  |    mul_7ns_6s_13_1_1_U956                                               |hls_sparse_mul_7ns_6s_13_1_1_1839                                                                                      |     66|
|4394  |    mul_7ns_6s_13_1_1_U957                                               |hls_sparse_mul_7ns_6s_13_1_1_1840                                                                                      |     66|
|4395  |    mul_7ns_6s_13_1_1_U958                                               |hls_sparse_mul_7ns_6s_13_1_1_1841                                                                                      |     58|
|4396  |    mul_7ns_6s_13_1_1_U959                                               |hls_sparse_mul_7ns_6s_13_1_1_1842                                                                                      |     57|
|4397  |    mul_7ns_6s_13_1_1_U960                                               |hls_sparse_mul_7ns_6s_13_1_1_1843                                                                                      |     58|
|4398  |    mul_7ns_6s_13_1_1_U961                                               |hls_sparse_mul_7ns_6s_13_1_1_1844                                                                                      |     60|
|4399  |    mul_7ns_6s_13_1_1_U962                                               |hls_sparse_mul_7ns_6s_13_1_1_1845                                                                                      |     62|
|4400  |    mul_7ns_6s_13_1_1_U963                                               |hls_sparse_mul_7ns_6s_13_1_1_1846                                                                                      |     61|
|4401  |    mul_7ns_6s_13_1_1_U964                                               |hls_sparse_mul_7ns_6s_13_1_1_1847                                                                                      |     64|
|4402  |    mul_7ns_6s_13_1_1_U965                                               |hls_sparse_mul_7ns_6s_13_1_1_1848                                                                                      |     65|
|4403  |    mul_7ns_6s_13_1_1_U966                                               |hls_sparse_mul_7ns_6s_13_1_1_1849                                                                                      |     66|
|4404  |    mul_7ns_6s_13_1_1_U967                                               |hls_sparse_mul_7ns_6s_13_1_1_1850                                                                                      |     57|
|4405  |    mul_7ns_6s_13_1_1_U968                                               |hls_sparse_mul_7ns_6s_13_1_1_1851                                                                                      |     57|
|4406  |    mul_7ns_6s_13_1_1_U969                                               |hls_sparse_mul_7ns_6s_13_1_1_1852                                                                                      |     58|
|4407  |    mul_7ns_6s_13_1_1_U970                                               |hls_sparse_mul_7ns_6s_13_1_1_1853                                                                                      |     61|
|4408  |    mul_7ns_6s_13_1_1_U971                                               |hls_sparse_mul_7ns_6s_13_1_1_1854                                                                                      |     61|
|4409  |    mul_7ns_6s_13_1_1_U972                                               |hls_sparse_mul_7ns_6s_13_1_1_1855                                                                                      |     60|
|4410  |    mul_7ns_6s_13_1_1_U973                                               |hls_sparse_mul_7ns_6s_13_1_1_1856                                                                                      |     66|
|4411  |    mul_7ns_6s_13_1_1_U974                                               |hls_sparse_mul_7ns_6s_13_1_1_1857                                                                                      |     66|
|4412  |    mul_7ns_6s_13_1_1_U975                                               |hls_sparse_mul_7ns_6s_13_1_1_1858                                                                                      |     64|
|4413  |    mul_7ns_6s_13_1_1_U976                                               |hls_sparse_mul_7ns_6s_13_1_1_1859                                                                                      |     57|
|4414  |    mul_7ns_6s_13_1_1_U977                                               |hls_sparse_mul_7ns_6s_13_1_1_1860                                                                                      |     57|
|4415  |    mul_7ns_6s_13_1_1_U978                                               |hls_sparse_mul_7ns_6s_13_1_1_1861                                                                                      |     57|
|4416  |    mul_7ns_6s_13_1_1_U979                                               |hls_sparse_mul_7ns_6s_13_1_1_1862                                                                                      |     60|
|4417  |    mul_7ns_6s_13_1_1_U980                                               |hls_sparse_mul_7ns_6s_13_1_1_1863                                                                                      |     60|
|4418  |    mul_7ns_6s_13_1_1_U981                                               |hls_sparse_mul_7ns_6s_13_1_1_1864                                                                                      |     60|
|4419  |    mul_7ns_6s_13_1_1_U982                                               |hls_sparse_mul_7ns_6s_13_1_1_1865                                                                                      |     66|
|4420  |    mul_7ns_6s_13_1_1_U983                                               |hls_sparse_mul_7ns_6s_13_1_1_1866                                                                                      |     66|
|4421  |    mul_7ns_6s_13_1_1_U984                                               |hls_sparse_mul_7ns_6s_13_1_1_1867                                                                                      |     66|
|4422  |    mul_7ns_6s_13_1_1_U985                                               |hls_sparse_mul_7ns_6s_13_1_1_1868                                                                                      |     58|
|4423  |    mul_7ns_6s_13_1_1_U986                                               |hls_sparse_mul_7ns_6s_13_1_1_1869                                                                                      |     58|
|4424  |    mul_7ns_6s_13_1_1_U987                                               |hls_sparse_mul_7ns_6s_13_1_1_1870                                                                                      |     58|
|4425  |    mul_7ns_6s_13_1_1_U988                                               |hls_sparse_mul_7ns_6s_13_1_1_1871                                                                                      |     62|
|4426  |    mul_7ns_6s_13_1_1_U989                                               |hls_sparse_mul_7ns_6s_13_1_1_1872                                                                                      |     62|
|4427  |    mul_7ns_6s_13_1_1_U990                                               |hls_sparse_mul_7ns_6s_13_1_1_1873                                                                                      |     62|
|4428  |    mul_7ns_6s_13_1_1_U991                                               |hls_sparse_mul_7ns_6s_13_1_1_1874                                                                                      |     63|
|4429  |    mul_7ns_6s_13_1_1_U992                                               |hls_sparse_mul_7ns_6s_13_1_1_1875                                                                                      |     63|
|4430  |    mul_7ns_6s_13_1_1_U993                                               |hls_sparse_mul_7ns_6s_13_1_1_1876                                                                                      |     63|
|4431  |    mul_7ns_6s_13_1_1_U994                                               |hls_sparse_mul_7ns_6s_13_1_1_1877                                                                                      |     56|
|4432  |    mul_7ns_6s_13_1_1_U995                                               |hls_sparse_mul_7ns_6s_13_1_1_1878                                                                                      |     57|
|4433  |    mul_7ns_6s_13_1_1_U996                                               |hls_sparse_mul_7ns_6s_13_1_1_1879                                                                                      |     57|
|4434  |    mul_7ns_6s_13_1_1_U997                                               |hls_sparse_mul_7ns_6s_13_1_1_1880                                                                                      |     58|
|4435  |    mul_7ns_6s_13_1_1_U998                                               |hls_sparse_mul_7ns_6s_13_1_1_1881                                                                                      |     61|
|4436  |    mul_7ns_6s_13_1_1_U999                                               |hls_sparse_mul_7ns_6s_13_1_1_1882                                                                                      |     58|
|4437  |  sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_20_U0             |hls_sparse_sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_20_s                                                   |   5688|
|4438  |    flow_control_loop_pipe_U                                             |hls_sparse_flow_control_loop_pipe                                                                                      |      5|
|4439  |    mux_17_5_7_1_1_U1972                                                 |hls_sparse_mux_17_5_7_1_1                                                                                              |     14|
|4440  |    mux_17_5_7_1_1_U1973                                                 |hls_sparse_mux_17_5_7_1_1_726                                                                                          |     14|
|4441  |    mux_17_5_7_1_1_U1977                                                 |hls_sparse_mux_17_5_7_1_1_727                                                                                          |     20|
|4442  |    mux_17_5_7_1_1_U1978                                                 |hls_sparse_mux_17_5_7_1_1_728                                                                                          |     14|
|4443  |    mux_17_5_7_1_1_U1982                                                 |hls_sparse_mux_17_5_7_1_1_729                                                                                          |     20|
|4444  |    mux_17_5_7_1_1_U1983                                                 |hls_sparse_mux_17_5_7_1_1_730                                                                                          |     14|
|4445  |    mux_17_5_7_1_1_U1987                                                 |hls_sparse_mux_17_5_7_1_1_731                                                                                          |     20|
|4446  |    mux_17_5_7_1_1_U1988                                                 |hls_sparse_mux_17_5_7_1_1_732                                                                                          |     14|
|4447  |    mux_17_5_9_1_1_U1974                                                 |hls_sparse_mux_17_5_9_1_1                                                                                              |     18|
|4448  |    mux_17_5_9_1_1_U1975                                                 |hls_sparse_mux_17_5_9_1_1_733                                                                                          |     18|
|4449  |    mux_17_5_9_1_1_U1976                                                 |hls_sparse_mux_17_5_9_1_1_734                                                                                          |     18|
|4450  |    mux_17_5_9_1_1_U1979                                                 |hls_sparse_mux_17_5_9_1_1_735                                                                                          |     18|
|4451  |    mux_17_5_9_1_1_U1980                                                 |hls_sparse_mux_17_5_9_1_1_736                                                                                          |     18|
|4452  |    mux_17_5_9_1_1_U1981                                                 |hls_sparse_mux_17_5_9_1_1_737                                                                                          |     18|
|4453  |    mux_17_5_9_1_1_U1984                                                 |hls_sparse_mux_17_5_9_1_1_738                                                                                          |     18|
|4454  |    mux_17_5_9_1_1_U1985                                                 |hls_sparse_mux_17_5_9_1_1_739                                                                                          |     18|
|4455  |    mux_17_5_9_1_1_U1986                                                 |hls_sparse_mux_17_5_9_1_1_740                                                                                          |     18|
|4456  |    mux_17_5_9_1_1_U1989                                                 |hls_sparse_mux_17_5_9_1_1_741                                                                                          |     18|
|4457  |    mux_17_5_9_1_1_U1990                                                 |hls_sparse_mux_17_5_9_1_1_742                                                                                          |     18|
|4458  |    mux_17_5_9_1_1_U1991                                                 |hls_sparse_mux_17_5_9_1_1_743                                                                                          |     18|
|4459  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_20_10_U0    |hls_sparse_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_20_10                                            | 132115|
|4460  |    call_ret1158_operator_s_fu_28878                                     |hls_sparse_operator_s_670                                                                                              |      2|
|4461  |    call_ret1159_operator_s_fu_28888                                     |hls_sparse_operator_s_671                                                                                              |      2|
|4462  |    call_ret1160_operator_s_fu_28898                                     |hls_sparse_operator_s_672                                                                                              |      2|
|4463  |    call_ret1161_operator_s_fu_28906                                     |hls_sparse_operator_s_673                                                                                              |      2|
|4464  |    call_ret1162_operator_s_fu_28916                                     |hls_sparse_operator_s_674                                                                                              |      2|
|4465  |    call_ret1163_operator_s_fu_28926                                     |hls_sparse_operator_s_675                                                                                              |      2|
|4466  |    call_ret1164_operator_s_fu_28934                                     |hls_sparse_operator_s_676                                                                                              |      2|
|4467  |    call_ret1332_operator_s_fu_30286                                     |hls_sparse_operator_s_684                                                                                              |      2|
|4468  |    call_ret1333_operator_s_fu_30296                                     |hls_sparse_operator_s_685                                                                                              |      2|
|4469  |    call_ret1334_operator_s_fu_30306                                     |hls_sparse_operator_s_686                                                                                              |      2|
|4470  |    call_ret1335_operator_s_fu_30314                                     |hls_sparse_operator_s_687                                                                                              |      2|
|4471  |    call_ret1336_operator_s_fu_30324                                     |hls_sparse_operator_s_688                                                                                              |      2|
|4472  |    call_ret1337_operator_s_fu_30334                                     |hls_sparse_operator_s_689                                                                                              |      2|
|4473  |    call_ret1338_operator_s_fu_30342                                     |hls_sparse_operator_s_690                                                                                              |      2|
|4474  |    call_ret909_operator_s_fu_26894                                      |hls_sparse_operator_s_705                                                                                              |      2|
|4475  |    call_ret910_operator_s_fu_26904                                      |hls_sparse_operator_s_706                                                                                              |      2|
|4476  |    call_ret911_operator_s_fu_26914                                      |hls_sparse_operator_s_707                                                                                              |      2|
|4477  |    call_ret912_operator_s_fu_26922                                      |hls_sparse_operator_s_708                                                                                              |      2|
|4478  |    call_ret913_operator_s_fu_26932                                      |hls_sparse_operator_s_709                                                                                              |      2|
|4479  |    call_ret914_operator_s_fu_26942                                      |hls_sparse_operator_s_710                                                                                              |      2|
|4480  |    call_ret915_operator_s_fu_26950                                      |hls_sparse_operator_s_711                                                                                              |      2|
|4481  |    call_ret947_operator_s_fu_27214                                      |hls_sparse_operator_s_719                                                                                              |      2|
|4482  |    call_ret948_operator_s_fu_27224                                      |hls_sparse_operator_s_720                                                                                              |      2|
|4483  |    call_ret949_operator_s_fu_27234                                      |hls_sparse_operator_s_721                                                                                              |      2|
|4484  |    call_ret950_operator_s_fu_27242                                      |hls_sparse_operator_s_722                                                                                              |      2|
|4485  |    call_ret951_operator_s_fu_27252                                      |hls_sparse_operator_s_723                                                                                              |      2|
|4486  |    call_ret952_operator_s_fu_27262                                      |hls_sparse_operator_s_724                                                                                              |      2|
|4487  |    call_ret953_operator_s_fu_27270                                      |hls_sparse_operator_s_725                                                                                              |      2|
|4488  |    call_ret1115_operator_s_fu_28550                                     |hls_sparse_operator_s_666                                                                                              |     20|
|4489  |    call_ret1112_operator_s_fu_28522                                     |hls_sparse_operator_s                                                                                                  |      2|
|4490  |    call_ret1113_operator_s_fu_28532                                     |hls_sparse_operator_s_664                                                                                              |      2|
|4491  |    call_ret1114_operator_s_fu_28542                                     |hls_sparse_operator_s_665                                                                                              |      2|
|4492  |    call_ret1154_operator_s_fu_28842                                     |hls_sparse_operator_s_667                                                                                              |      2|
|4493  |    call_ret1155_operator_s_fu_28852                                     |hls_sparse_operator_s_668                                                                                              |      2|
|4494  |    call_ret1156_operator_s_fu_28862                                     |hls_sparse_operator_s_669                                                                                              |      2|
|4495  |    call_ret1310_operator_s_fu_30094                                     |hls_sparse_operator_s_677                                                                                              |      2|
|4496  |    call_ret1311_operator_s_fu_30104                                     |hls_sparse_operator_s_678                                                                                              |      2|
|4497  |    call_ret1312_operator_s_fu_30114                                     |hls_sparse_operator_s_679                                                                                              |      2|
|4498  |    call_ret1313_operator_s_fu_30122                                     |hls_sparse_operator_s_680                                                                                              |      2|
|4499  |    call_ret1314_operator_s_fu_30132                                     |hls_sparse_operator_s_681                                                                                              |      2|
|4500  |    call_ret1315_operator_s_fu_30142                                     |hls_sparse_operator_s_682                                                                                              |      2|
|4501  |    call_ret1316_operator_s_fu_30150                                     |hls_sparse_operator_s_683                                                                                              |      2|
|4502  |    call_ret1406_operator_s_fu_30862                                     |hls_sparse_operator_s_691                                                                                              |      2|
|4503  |    call_ret1407_operator_s_fu_30872                                     |hls_sparse_operator_s_692                                                                                              |      2|
|4504  |    call_ret1408_operator_s_fu_30882                                     |hls_sparse_operator_s_693                                                                                              |      2|
|4505  |    call_ret1409_operator_s_fu_30890                                     |hls_sparse_operator_s_694                                                                                              |      2|
|4506  |    call_ret1410_operator_s_fu_30900                                     |hls_sparse_operator_s_695                                                                                              |      2|
|4507  |    call_ret1411_operator_s_fu_30910                                     |hls_sparse_operator_s_696                                                                                              |      2|
|4508  |    call_ret1412_operator_s_fu_30918                                     |hls_sparse_operator_s_697                                                                                              |      2|
|4509  |    call_ret1484_operator_s_fu_31502                                     |hls_sparse_operator_s_698                                                                                              |      2|
|4510  |    call_ret1485_operator_s_fu_31512                                     |hls_sparse_operator_s_699                                                                                              |      2|
|4511  |    call_ret1486_operator_s_fu_31522                                     |hls_sparse_operator_s_700                                                                                              |      2|
|4512  |    call_ret1487_operator_s_fu_31530                                     |hls_sparse_operator_s_701                                                                                              |      2|
|4513  |    call_ret1488_operator_s_fu_31540                                     |hls_sparse_operator_s_702                                                                                              |      2|
|4514  |    call_ret1489_operator_s_fu_31550                                     |hls_sparse_operator_s_703                                                                                              |      2|
|4515  |    call_ret1490_operator_s_fu_31558                                     |hls_sparse_operator_s_704                                                                                              |      2|
|4516  |    call_ret916_operator_s_fu_26958                                      |hls_sparse_operator_s_712                                                                                              |      2|
|4517  |    call_ret917_operator_s_fu_26968                                      |hls_sparse_operator_s_713                                                                                              |      2|
|4518  |    call_ret918_operator_s_fu_26978                                      |hls_sparse_operator_s_714                                                                                              |      2|
|4519  |    call_ret919_operator_s_fu_26986                                      |hls_sparse_operator_s_715                                                                                              |      2|
|4520  |    call_ret920_operator_s_fu_26996                                      |hls_sparse_operator_s_716                                                                                              |      2|
|4521  |    call_ret921_operator_s_fu_27006                                      |hls_sparse_operator_s_717                                                                                              |      2|
|4522  |    call_ret922_operator_s_fu_27014                                      |hls_sparse_operator_s_718                                                                                              |      2|
|4523  |  sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_1_4_U0 |hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_1_4_s                                       |  12546|
|4524  |  sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_U0 |hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_20_3_2_s                                       |  29710|
|4525  |  sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_1_U0          |hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_1_s                                                |    223|
|4526  |  sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_3_U0          |hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_20_3_s                                                |    697|
+------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:16 ; elapsed = 00:15:43 . Memory (MB): peak = 6410.480 ; gain = 3969.934 ; free physical = 415294 ; free virtual = 819113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1409 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:13:18 ; elapsed = 00:15:45 . Memory (MB): peak = 6414.391 ; gain = 3973.844 ; free physical = 430253 ; free virtual = 834073
Synthesis Optimization Complete : Time (s): cpu = 00:13:18 ; elapsed = 00:15:45 . Memory (MB): peak = 6414.391 ; gain = 3973.844 ; free physical = 430332 ; free virtual = 834084
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6414.391 ; gain = 0.000 ; free physical = 430262 ; free virtual = 834053
INFO: [Netlist 29-17] Analyzing 58883 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 13 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q3_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q5_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q7_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q9_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/tmp_424_reg_1675_pp0_iter2_reg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 6566.270 ; gain = 0.000 ; free physical = 429945 ; free virtual = 833868
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26579 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 974 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 25604 instances

Synth Design complete | Checksum: b82c7082
INFO: [Common 17-83] Releasing license: Synthesis
319 Infos, 417 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:41 ; elapsed = 00:18:08 . Memory (MB): peak = 6566.270 ; gain = 4149.871 ; free physical = 429940 ; free virtual = 833863
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 20577.152; main = 5828.124; forked = 15183.198
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 25785.723; main = 6566.273; forked = 19375.238
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6630.301 ; gain = 64.031 ; free physical = 429829 ; free virtual = 833876

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a5f62833

Time (s): cpu = 00:03:33 ; elapsed = 00:01:08 . Memory (MB): peak = 7460.699 ; gain = 830.398 ; free physical = 428511 ; free virtual = 833114

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 902 inverters resulting in an inversion of 6279 pins
INFO: [Opt 31-138] Pushed 15 inverter(s) to 29 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19a1c7b4e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:45 . Memory (MB): peak = 7460.699 ; gain = 0.000 ; free physical = 428505 ; free virtual = 833116
INFO: [Opt 31-389] Phase Retarget created 3559 cells and removed 4907 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 35 inverter(s) to 38 load pin(s).
Phase 2 Constant propagation | Checksum: 13f2392e1

Time (s): cpu = 00:01:28 ; elapsed = 00:00:53 . Memory (MB): peak = 7460.699 ; gain = 0.000 ; free physical = 428496 ; free virtual = 833108
INFO: [Opt 31-389] Phase Constant propagation created 1373 cells and removed 3109 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 175ea55ce

Time (s): cpu = 00:01:46 ; elapsed = 00:01:11 . Memory (MB): peak = 7460.699 ; gain = 0.000 ; free physical = 428455 ; free virtual = 833066
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 315 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 12f93dbbd

Time (s): cpu = 00:02:20 ; elapsed = 00:01:43 . Memory (MB): peak = 7460.699 ; gain = 0.000 ; free physical = 428434 ; free virtual = 833045
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 18 pins
Phase 5 Post Processing Netlist | Checksum: b795a6ac

Time (s): cpu = 00:02:24 ; elapsed = 00:01:48 . Memory (MB): peak = 7460.699 ; gain = 0.000 ; free physical = 428466 ; free virtual = 833078
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 6 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            3559  |            4907  |                                              0  |
|  Constant propagation         |            1373  |            3109  |                                              0  |
|  Sweep                        |              12  |             315  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               6  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1be9d2eb3

Time (s): cpu = 00:02:25 ; elapsed = 00:01:49 . Memory (MB): peak = 7460.699 ; gain = 0.000 ; free physical = 428457 ; free virtual = 833068

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1be9d2eb3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9192.035 ; gain = 0.000 ; free physical = 426664 ; free virtual = 831532
Ending Power Optimization Task | Checksum: 1be9d2eb3

Time (s): cpu = 00:08:08 ; elapsed = 00:02:53 . Memory (MB): peak = 9192.035 ; gain = 1731.336 ; free physical = 426678 ; free virtual = 831546

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1be9d2eb3

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 9192.035 ; gain = 0.000 ; free physical = 426647 ; free virtual = 831515

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 9192.035 ; gain = 0.000 ; free physical = 426688 ; free virtual = 831556
Ending Netlist Obfuscation Task | Checksum: 1be9d2eb3

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.33 . Memory (MB): peak = 9192.035 ; gain = 0.000 ; free physical = 426688 ; free virtual = 831556
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:14:25 ; elapsed = 00:06:03 . Memory (MB): peak = 9192.035 ; gain = 2625.766 ; free physical = 426688 ; free virtual = 831556
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9192.035 ; gain = 0.000 ; free physical = 426666 ; free virtual = 831534
INFO: [Common 17-206] Exiting Vivado at Sun Jul 13 06:41:35 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h26m26s *****
INFO: [HLS 200-112] Total CPU user time: 6902.84 seconds. Total CPU system time: 172.45 seconds. Total elapsed time: 6327.17 seconds; peak allocated memory: 10.734 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Jul 13 06:41:51 2025...
