#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jun 16 14:03:43 2025
# Process ID: 230911
# Current directory: /usr/scratch/badile38/sem25f15/tspi_croc/zybo/scripts
# Command line: vivado
# Log file: /usr/scratch/badile38/sem25f15/tspi_croc/zybo/scripts/vivado.log
# Journal file: /usr/scratch/badile38/sem25f15/tspi_croc/zybo/scripts/vivado.jou
# Running On: badile29.ee.ethz.ch, OS: Linux, CPU Frequency: 4000.000 MHz, CPU Physical cores: 4, Host memory: 16466 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/pack/vitis-2023.2-zr/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 8109.637 ; gain = 275.918 ; free physical = 6281 ; free virtual = 28905
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
export_ip_user_files -of_objects  [get_files /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
INFO: [Project 1-386] Moving file '/usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {80.000} \
  CONFIG.CLKIN1_UI_JITTER {80.000} \
  CONFIG.CLKIN2_JITTER_PS {100.000} \
  CONFIG.CLKIN2_UI_JITTER {100.000} \
  CONFIG.CLKOUT1_JITTER {215.110} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {8.000} \
  CONFIG.JITTER_OPTIONS {PS} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {125.000} \
  CONFIG.MMCM_REF_JITTER1 {0.008} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
export_ip_user_files -of_objects [get_files /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Mon Jun 16 14:09:12 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.ip_user_files/sim_scripts -ip_user_files_dir /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.ip_user_files -ipstatic_source_dir /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.cache/compile_simlib/modelsim} {questa=/usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.cache/compile_simlib/questa} {xcelium=/usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.cache/compile_simlib/xcelium} {vcs=/usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.cache/compile_simlib/vcs} {riviera=/usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1160] Copying file /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.runs/synth_1/croc_xilinx.dcp to /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/usr/scratch/badile38/sem25f15/croc_tspi/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/usr/scratch/badile38/sem25f15/croc_tspi/rtl/common_cells/clk_mux_glitch_free.sv:256]
[Mon Jun 16 14:09:36 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.runs/clk_wiz_0_synth_1/runme.log
[Mon Jun 16 14:09:36 2025] Launched synth_1...
Run output will be captured here: /usr/scratch/badile38/sem25f15/tspi_croc/zybo/vivado/test.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 16 14:19:08 2025...
