-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_e_e
--
-- Generated
--  by:  wig
--  on:  Thu Dec 18 10:28:59 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_e_e-rtl-a.vhd,v 1.1 2003/12/22 08:36:22 wig Exp $
-- $Date: 2003/12/22 08:36:22 $
-- $Log: inst_e_e-rtl-a.vhd,v $
-- Revision 1.1  2003/12/22 08:36:22  wig
-- Added testcase bitsplice.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.36 2003/12/05 14:59:29 abauer Exp 
--
-- Generator: mix_0.pl Revision: 1.24 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_e_e
--
architecture rtl of inst_e_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_ea_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ea_e
			p_mix_c_addr_12_0_gi	: in	std_ulogic_vector(12 downto 0);
			p_mix_c_bus_in_31_0_gi	: in	std_ulogic_vector(31 downto 0);
			p_mix_cp_lcmd_2_6_0_gi	: in	std_ulogic_vector(6 downto 0);
			p_mix_cp_lcmd_3_6_6_gi	: in	std_ulogic;
			p_mix_cp_lcmd_6_6_gi	: in	std_ulogic;
			p_mix_tmi_sbist_fail_11_10_gi	: in	std_ulogic_vector(1 downto 0);
			p_mix_tmi_sbist_fail_9_0_go	: out	std_ulogic_vector(9 downto 0);
			p_mix_v_select_2_2_gi	: in	std_ulogic;
			p_mix_v_select_5_5_gi	: in	std_ulogic;
			p_mix_widesig_31_0_gi	: in	std_ulogic_vector(31 downto 0);
			video_i	: in	std_ulogic_vector(3 downto 0)
		-- End of Generated Port for Entity inst_ea_e
		);
	end component;
	-- ---------

	component inst_eb_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_eb_e
			p_mix_c_addr_12_0_gi	: in	std_ulogic_vector(12 downto 0);
			p_mix_c_bus_in_31_0_gi	: in	std_ulogic_vector(31 downto 0);
			p_mix_tmi_sbist_fail_12_10_go	: out	std_ulogic_vector(2 downto 0)
		-- End of Generated Port for Entity inst_eb_e
		);
	end component;
	-- ---------

	component inst_ec_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ec_e
			p_mix_c_addr_12_0_gi	: in	std_ulogic_vector(12 downto 0);
			p_mix_c_bus_in_31_0_gi	: in	std_ulogic_vector(31 downto 0);
			p_mix_v_select_2_2_gi	: in	std_ulogic;
			p_mix_v_select_5_5_gi	: in	std_ulogic
		-- End of Generated Port for Entity inst_ec_e
		);
	end component;
	-- ---------

	component inst_ed_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ed_e
			p_mix_c_addr_12_0_gi	: in	std_ulogic_vector(12 downto 0);
			p_mix_c_bus_in_31_0_gi	: in	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity inst_ed_e
		);
	end component;
	-- ---------

	component inst_ee_e	-- 
		-- No Generated Generics
		-- Generated Generics for Entity inst_ee_e
		-- End of Generated Generics for Entity inst_ee_e
		port (
		-- Generated Port for Entity inst_ee_e
			tmi_sbist_fail	: in	std_ulogic_vector(12 downto 0)
		-- End of Generated Port for Entity inst_ee_e
		);
	end component;
	-- ---------

	component inst_ef_e	-- 
		-- No Generated Generics
		-- Generated Generics for Entity inst_ef_e
		-- End of Generated Generics for Entity inst_ef_e
		port (
		-- Generated Port for Entity inst_ef_e
			c_addr	: out	std_ulogic_vector(12 downto 0);
			c_bus_in	: out	std_ulogic_vector(31 downto 0);
			cp_lcmd	: out	std_ulogic_vector(6 downto 0);
			cp_lcmd_2	: out	std_ulogic_vector(6 downto 0);
			cp_lcmd_p	: out	std_ulogic_vector(6 downto 0)
		-- End of Generated Port for Entity inst_ef_e
		);
	end component;
	-- ---------

	component inst_eg_e	-- 
		-- No Generated Generics
		-- Generated Generics for Entity inst_eg_e
		-- End of Generated Generics for Entity inst_eg_e
		port (
		-- Generated Port for Entity inst_eg_e
			c_addr	: in	std_ulogic_vector(12 downto 0);
			c_bus_in	: in	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity inst_eg_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	c_addr	: std_ulogic_vector(12 downto 0); 
			signal	c_bus_in	: std_ulogic_vector(31 downto 0); 
			signal	cp_lcmd	: std_ulogic_vector(6 downto 0); 
			signal	cp_lcmd_2	: std_ulogic_vector(6 downto 0); 
			signal	cp_lcmd_3	: std_ulogic_vector(6 downto 0); 
			signal	tmi_sbist_fail	: std_ulogic_vector(12 downto 0); 
			signal	v_select	: std_ulogic_vector(5 downto 0); 
			signal	widesig	: std_ulogic_vector(31 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			widesig <= widesig_i;  -- __I_I_BUS_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_ea
		inst_ea: inst_ea_e
		port map (
			p_mix_c_addr_12_0_gi => c_addr,
			p_mix_c_bus_in_31_0_gi => c_bus_in, -- CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			p_mix_cp_lcmd_2_6_0_gi => cp_lcmd_2, -- Second way to wire to zero / GuestBusLBC(memorymappedI/O)Interface
			p_mix_cp_lcmd_3_6_6_gi => cp_lcmd_3(6), -- Signal name != port name
			p_mix_cp_lcmd_6_6_gi => cp_lcmd(6), -- GuestBusLBC(memorymappedI/O)Interface
			p_mix_tmi_sbist_fail_11_10_gi => tmi_sbist_fail(11 downto 10),
			p_mix_tmi_sbist_fail_9_0_go => tmi_sbist_fail(9 downto 0),
			p_mix_v_select_2_2_gi => v_select(2), -- RequestBusinterface:RequestBus#6(VPU)VPUinterface
			p_mix_v_select_5_5_gi => v_select(5), -- RequestBusinterface:RequestBus#6(VPU)VPUinterface
			p_mix_widesig_31_0_gi => widesig,
			video_i => video_i
		);
		-- End of Generated Instance Port Map for inst_ea

		-- Generated Instance Port Map for inst_eb
		inst_eb: inst_eb_e
		port map (
			p_mix_c_addr_12_0_gi => c_addr,
			p_mix_c_bus_in_31_0_gi => c_bus_in, -- CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			p_mix_tmi_sbist_fail_12_10_go => tmi_sbist_fail(12 downto 10)
		);
		-- End of Generated Instance Port Map for inst_eb

		-- Generated Instance Port Map for inst_ec
		inst_ec: inst_ec_e
		port map (
			p_mix_c_addr_12_0_gi => c_addr,
			p_mix_c_bus_in_31_0_gi => c_bus_in, -- CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			p_mix_v_select_2_2_gi => v_select(2), -- RequestBusinterface:RequestBus#6(VPU)VPUinterface
			p_mix_v_select_5_5_gi => v_select(5) -- RequestBusinterface:RequestBus#6(VPU)VPUinterface
		);
		-- End of Generated Instance Port Map for inst_ec

		-- Generated Instance Port Map for inst_ed
		inst_ed: inst_ed_e
		port map (
			p_mix_c_addr_12_0_gi => c_addr,
			p_mix_c_bus_in_31_0_gi => c_bus_in -- CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
		);
		-- End of Generated Instance Port Map for inst_ed

		-- Generated Instance Port Map for inst_ee
		inst_ee: inst_ee_e
		port map (
			tmi_sbist_fail => tmi_sbist_fail
		);
		-- End of Generated Instance Port Map for inst_ee

		-- Generated Instance Port Map for inst_ef
		inst_ef: inst_ef_e
		port map (
			c_addr => c_addr,
			c_bus_in => c_bus_in, -- CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			cp_lcmd => cp_lcmd, -- GuestBusLBC(memorymappedI/O)Interface
			cp_lcmd_2 => cp_lcmd_2, -- Second way to wire to zero / GuestBusLBC(memorymappedI/O)Interface
			cp_lcmd_p => cp_lcmd_3 -- Signal name != port name
		);
		-- End of Generated Instance Port Map for inst_ef

		-- Generated Instance Port Map for inst_eg
		inst_eg: inst_eg_e
		port map (
			c_addr => c_addr,
			c_bus_in => c_bus_in -- CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
		);
		-- End of Generated Instance Port Map for inst_eg



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
