{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683712956113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683712956118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 18:02:35 2023 " "Processing started: Wed May 10 18:02:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683712956118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712956118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712956118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683712956508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683712956508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712965397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adjust_module.v 1 1 " "Found 1 design units, including 1 entities, in source file adjust_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adjust_module " "Found entity 1: Adjust_module" {  } { { "Adjust_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Adjust_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712965401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jitter_elimination_module.v 1 1 " "Found 1 design units, including 1 entities, in source file jitter_elimination_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Jitter_Elimination_module " "Found entity 1: Jitter_Elimination_module" {  } { { "Jitter_Elimination_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Jitter_Elimination_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712965403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generate_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generate_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Generate_module " "Found entity 1: PWM_Generate_module" {  } { { "PWM_Generate_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM_Generate_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712965405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965405 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Display_module.v(57) " "Verilog HDL information at Display_module.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683712965407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_module.v 1 1 " "Found 1 design units, including 1 entities, in source file display_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_module " "Found entity 1: Display_module" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712965407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM " "Elaborating entity \"PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683712965471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adjust_module Adjust_module:U1 " "Elaborating entity \"Adjust_module\" for hierarchy \"Adjust_module:U1\"" {  } { { "PWM.v" "U1" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683712965484 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Duty Adjust_module.v(22) " "Verilog HDL Always Construct warning at Adjust_module.v(22): inferring latch(es) for variable \"Duty\", which holds its previous value in one or more paths through the always construct" {  } { { "Adjust_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Adjust_module.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683712965486 "|PWM|Adjust_module:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Count_P Adjust_module.v(48) " "Verilog HDL Always Construct warning at Adjust_module.v(48): inferring latch(es) for variable \"Count_P\", which holds its previous value in one or more paths through the always construct" {  } { { "Adjust_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683712965486 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_P\[0\] Adjust_module.v(48) " "Inferred latch for \"Count_P\[0\]\" at Adjust_module.v(48)" {  } { { "Adjust_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965486 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_P\[1\] Adjust_module.v(48) " "Inferred latch for \"Count_P\[1\]\" at Adjust_module.v(48)" {  } { { "Adjust_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965486 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_P\[2\] Adjust_module.v(48) " "Inferred latch for \"Count_P\[2\]\" at Adjust_module.v(48)" {  } { { "Adjust_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965486 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_P\[3\] Adjust_module.v(48) " "Inferred latch for \"Count_P\[3\]\" at Adjust_module.v(48)" {  } { { "Adjust_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Adjust_module.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965486 "|PWM|Adjust_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Duty\[0\] Adjust_module.v(22) " "Inferred latch for \"Duty\[0\]\" at Adjust_module.v(22)" {  } { { "Adjust_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Adjust_module.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965486 "|PWM|Adjust_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jitter_Elimination_module Adjust_module:U1\|Jitter_Elimination_module:U1 " "Elaborating entity \"Jitter_Elimination_module\" for hierarchy \"Adjust_module:U1\|Jitter_Elimination_module:U1\"" {  } { { "Adjust_module.v" "U1" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Adjust_module.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683712965487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Jitter_Elimination_module.v(24) " "Verilog HDL assignment warning at Jitter_Elimination_module.v(24): truncated value with size 32 to match size of target (1)" {  } { { "Jitter_Elimination_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Jitter_Elimination_module.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683712965487 "|PWM|Adjust_module:U1|Jitter_Elimination_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Generate_module PWM_Generate_module:U2 " "Elaborating entity \"PWM_Generate_module\" for hierarchy \"PWM_Generate_module:U2\"" {  } { { "PWM.v" "U2" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683712965489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 PWM_Generate_module.v(11) " "Verilog HDL assignment warning at PWM_Generate_module.v(11): truncated value with size 32 to match size of target (24)" {  } { { "PWM_Generate_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM_Generate_module.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683712965490 "|PWM|PWM_Generate_module:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 PWM_Generate_module.v(20) " "Verilog HDL assignment warning at PWM_Generate_module.v(20): truncated value with size 32 to match size of target (24)" {  } { { "PWM_Generate_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM_Generate_module.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683712965490 "|PWM|PWM_Generate_module:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_module Display_module:U3 " "Elaborating entity \"Display_module\" for hierarchy \"Display_module:U3\"" {  } { { "PWM.v" "U3" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683712965491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Display_module.v(36) " "Verilog HDL assignment warning at Display_module.v(36): truncated value with size 32 to match size of target (2)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Display_module.v(39) " "Verilog HDL assignment warning at Display_module.v(39): truncated value with size 32 to match size of target (8)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D_Display Display_module.v(66) " "Verilog HDL Always Construct warning at Display_module.v(66): variable \"Count_D_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P_Display Display_module.v(66) " "Verilog HDL Always Construct warning at Display_module.v(66): variable \"Count_P_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duty Display_module.v(68) " "Verilog HDL Always Construct warning at Display_module.v(68): variable \"Duty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display_module.v(68) " "Verilog HDL assignment warning at Display_module.v(68): truncated value with size 32 to match size of target (4)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duty Display_module.v(69) " "Verilog HDL Always Construct warning at Display_module.v(69): variable \"Duty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display_module.v(69) " "Verilog HDL assignment warning at Display_module.v(69): truncated value with size 32 to match size of target (4)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duty Display_module.v(71) " "Verilog HDL Always Construct warning at Display_module.v(71): variable \"Duty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Display_module.v(71) " "Verilog HDL assignment warning at Display_module.v(71): truncated value with size 32 to match size of target (5)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D_Display Display_module.v(75) " "Verilog HDL Always Construct warning at Display_module.v(75): variable \"Count_D_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P_Display Display_module.v(75) " "Verilog HDL Always Construct warning at Display_module.v(75): variable \"Count_P_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(77) " "Verilog HDL Always Construct warning at Display_module.v(77): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(78) " "Verilog HDL Always Construct warning at Display_module.v(78): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(80) " "Verilog HDL Always Construct warning at Display_module.v(80): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(81) " "Verilog HDL Always Construct warning at Display_module.v(81): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(82) " "Verilog HDL Always Construct warning at Display_module.v(82): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D Display_module.v(83) " "Verilog HDL Always Construct warning at Display_module.v(83): variable \"Count_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(79) " "Verilog HDL Case Statement warning at Display_module.v(79): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 79 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Display_module.v(79) " "Verilog HDL Case Statement information at Display_module.v(79): all case item expressions in this case statement are onehot" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 79 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_D_Display Display_module.v(86) " "Verilog HDL Always Construct warning at Display_module.v(86): variable \"Count_D_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P_Display Display_module.v(86) " "Verilog HDL Always Construct warning at Display_module.v(86): variable \"Count_P_Display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(88) " "Verilog HDL Always Construct warning at Display_module.v(88): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(89) " "Verilog HDL Always Construct warning at Display_module.v(89): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965495 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(91) " "Verilog HDL Always Construct warning at Display_module.v(91): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(92) " "Verilog HDL Always Construct warning at Display_module.v(92): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(93) " "Verilog HDL Always Construct warning at Display_module.v(93): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count_P Display_module.v(94) " "Verilog HDL Always Construct warning at Display_module.v(94): variable \"Count_P\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(90) " "Verilog HDL Case Statement warning at Display_module.v(90): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 90 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Display_module.v(90) " "Verilog HDL Case Statement information at Display_module.v(90): all case item expressions in this case statement are onehot" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 90 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(104) " "Verilog HDL Case Statement warning at Display_module.v(104): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 104 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SingleNum Display_module.v(57) " "Verilog HDL Always Construct warning at Display_module.v(57): inferring latch(es) for variable \"SingleNum\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_Digitron_Out Display_module.v(57) " "Verilog HDL Always Construct warning at Display_module.v(57): inferring latch(es) for variable \"W_Digitron_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[0\] Display_module.v(66) " "Inferred latch for \"W_Digitron_Out\[0\]\" at Display_module.v(66)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[1\] Display_module.v(66) " "Inferred latch for \"W_Digitron_Out\[1\]\" at Display_module.v(66)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[2\] Display_module.v(66) " "Inferred latch for \"W_Digitron_Out\[2\]\" at Display_module.v(66)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[3\] Display_module.v(66) " "Inferred latch for \"W_Digitron_Out\[3\]\" at Display_module.v(66)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[4\] Display_module.v(66) " "Inferred latch for \"W_Digitron_Out\[4\]\" at Display_module.v(66)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[5\] Display_module.v(66) " "Inferred latch for \"W_Digitron_Out\[5\]\" at Display_module.v(66)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[6\] Display_module.v(66) " "Inferred latch for \"W_Digitron_Out\[6\]\" at Display_module.v(66)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[7\] Display_module.v(66) " "Inferred latch for \"W_Digitron_Out\[7\]\" at Display_module.v(66)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[0\] Display_module.v(66) " "Inferred latch for \"SingleNum\[0\]\" at Display_module.v(66)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[1\] Display_module.v(66) " "Inferred latch for \"SingleNum\[1\]\" at Display_module.v(66)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[2\] Display_module.v(66) " "Inferred latch for \"SingleNum\[2\]\" at Display_module.v(66)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[3\] Display_module.v(66) " "Inferred latch for \"SingleNum\[3\]\" at Display_module.v(66)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[4\] Display_module.v(66) " "Inferred latch for \"SingleNum\[4\]\" at Display_module.v(66)" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965496 "|PWM|Display_module:U3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "PWM_Generate_module:U2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PWM_Generate_module:U2\|Mult0\"" {  } { { "PWM_Generate_module.v" "Mult0" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM_Generate_module.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683712965856 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PWM_Generate_module:U2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PWM_Generate_module:U2\|Div0\"" {  } { { "PWM_Generate_module.v" "Div0" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM_Generate_module.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683712965856 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_module:U3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_module:U3\|Mod0\"" {  } { { "Display_module.v" "Mod0" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683712965856 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_module:U3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_module:U3\|Div0\"" {  } { { "Display_module.v" "Div0" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683712965856 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_module:U3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_module:U3\|Mod1\"" {  } { { "Display_module.v" "Mod1" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683712965856 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_module:U3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_module:U3\|Div1\"" {  } { { "Display_module.v" "Div1" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683712965856 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_module:U3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_module:U3\|Mod2\"" {  } { { "Display_module.v" "Mod2" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683712965856 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683712965856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM_Generate_module:U2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM_Generate_module:U2\|lpm_mult:Mult0\"" {  } { { "PWM_Generate_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM_Generate_module.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683712965928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM_Generate_module:U2\|lpm_mult:Mult0 " "Instantiated megafunction \"PWM_Generate_module:U2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712965928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712965928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712965928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712965928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712965928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712965928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712965928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712965928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712965928 ""}  } { { "PWM_Generate_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM_Generate_module.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683712965928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mbt " "Found entity 1: mult_mbt" {  } { { "db/mult_mbt.tdf" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/mult_mbt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712965993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712965993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM_Generate_module:U2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"PWM_Generate_module:U2\|lpm_divide:Div0\"" {  } { { "PWM_Generate_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM_Generate_module.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683712966027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM_Generate_module:U2\|lpm_divide:Div0 " "Instantiated megafunction \"PWM_Generate_module:U2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966027 ""}  } { { "PWM_Generate_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM_Generate_module.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683712966027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712966074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712966074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712966098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712966098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712966143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712966143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712966211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712966211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712966257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712966257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_module:U3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Display_module:U3\|lpm_divide:Mod0\"" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683712966278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_module:U3\|lpm_divide:Mod0 " "Instantiated megafunction \"Display_module:U3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966278 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683712966278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712966319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712966319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712966337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712966337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712966357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712966357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_module:U3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Display_module:U3\|lpm_divide:Div0\"" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683712966367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_module:U3\|lpm_divide:Div0 " "Instantiated megafunction \"Display_module:U3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966367 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683712966367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712966413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712966413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_module:U3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Display_module:U3\|lpm_divide:Mod1\"" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683712966433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_module:U3\|lpm_divide:Mod1 " "Instantiated megafunction \"Display_module:U3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966433 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683712966433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_module:U3\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Display_module:U3\|lpm_divide:Div1\"" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683712966443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_module:U3\|lpm_divide:Div1 " "Instantiated megafunction \"Display_module:U3\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683712966444 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683712966444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712966493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712966493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712966512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712966512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683712966532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712966532 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "36 " "Ignored 36 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "36 " "Ignored 36 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1683712966917 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1683712966917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U3\|W_Digitron_Out\[0\] " "Latch Display_module:U3\|W_Digitron_Out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rstn " "Ports D and ENA on the latch are fed by the same signal Rstn" {  } { { "PWM.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683712966923 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683712966923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U3\|W_Digitron_Out\[1\] " "Latch Display_module:U3\|W_Digitron_Out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U3\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U3\|cnt\[0\]" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683712966923 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683712966923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U3\|W_Digitron_Out\[2\] " "Latch Display_module:U3\|W_Digitron_Out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U3\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U3\|cnt\[0\]" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683712966924 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683712966924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U3\|W_Digitron_Out\[3\] " "Latch Display_module:U3\|W_Digitron_Out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U3\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U3\|cnt\[0\]" {  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683712966924 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683712966924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U3\|W_Digitron_Out\[4\] " "Latch Display_module:U3\|W_Digitron_Out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rstn " "Ports D and ENA on the latch are fed by the same signal Rstn" {  } { { "PWM.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683712966924 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683712966924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U3\|W_Digitron_Out\[5\] " "Latch Display_module:U3\|W_Digitron_Out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rstn " "Ports D and ENA on the latch are fed by the same signal Rstn" {  } { { "PWM.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683712966924 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683712966924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U3\|W_Digitron_Out\[6\] " "Latch Display_module:U3\|W_Digitron_Out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rstn " "Ports D and ENA on the latch are fed by the same signal Rstn" {  } { { "PWM.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683712966924 ""}  } { { "Display_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683712966924 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Jitter_Elimination_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Jitter_Elimination_module.v" 8 -1 0 } } { "Jitter_Elimination_module.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Jitter_Elimination_module.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683712966926 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683712966926 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Digitron_Out\[7\] GND " "Pin \"Digitron_Out\[7\]\" is stuck at GND" {  } { { "PWM.v" "" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683712967232 "|PWM|Digitron_Out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683712967232 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683712967346 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Display_module:U3\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"Display_module:U3\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_3_result_int\[0\]~8" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/alt_u_div_a4f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683712968053 ""} { "Info" "ISCL_SCL_CELL_NAME" "Display_module:U3\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"Display_module:U3\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683712968053 ""} { "Info" "ISCL_SCL_CELL_NAME" "Display_module:U3\|lpm_divide:Div0\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"Display_module:U3\|lpm_divide:Div0\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_3_result_int\[0\]~8" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/alt_u_div_a4f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683712968053 ""} { "Info" "ISCL_SCL_CELL_NAME" "Display_module:U3\|lpm_divide:Div0\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"Display_module:U3\|lpm_divide:Div0\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683712968053 ""} { "Info" "ISCL_SCL_CELL_NAME" "Display_module:U3\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"Display_module:U3\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683712968053 ""} { "Info" "ISCL_SCL_CELL_NAME" "Display_module:U3\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"Display_module:U3\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683712968053 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1683712968053 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/output_files/PWM.map.smsg " "Generated suppressed messages file D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/output_files/PWM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712968103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683712968275 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683712968275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "937 " "Implemented 937 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683712968418 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683712968418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "905 " "Implemented 905 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683712968418 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683712968418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683712968418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683712968436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 18:02:48 2023 " "Processing ended: Wed May 10 18:02:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683712968436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683712968436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683712968436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683712968436 ""}
