// Seed: 1616081325
module module_0;
  uwire id_2;
  assign id_1[1 : 1] = 1;
  assign id_2 = 1;
endmodule
module module_0 (
    input tri0 id_0,
    output logic id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    input tri1 module_1
);
  assign id_1 = id_3 - id_6;
  always @(id_3) begin : LABEL_0
    id_1 <= 1;
    id_1 = 1 == 1'b0;
    id_1 <= "" > 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
