INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'new_buffer_ram' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'new_buffer_ram'...
WARNING:sim - A core named 'new_buffer_ram' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'new_buffer_ram'...
Delivering associated files for 'new_buffer_ram'...
Delivering EJava files for 'new_buffer_ram'...
Generating implementation netlist for 'new_buffer_ram'...
INFO:sim - Pre-processing HDL files for 'new_buffer_ram'...
Running synthesis for 'new_buffer_ram'
Running ngcbuild...
Writing VHO instantiation template for 'new_buffer_ram'...
Writing VHDL behavioral simulation model for 'new_buffer_ram'...
WARNING:sim - Overwriting existing file
   C:/Projects/myVGA/ipcore_dir/tmp/_cg/new_buffer_ram/doc/blk_mem_gen_v7_3_vinf
   o.html with file from view xilinx_documentation
Delivered 1 file into directory
C:/Projects/myVGA/ipcore_dir/tmp/_cg/new_buffer_ram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'new_buffer_ram'...
Generating metadata file...
Regenerating ISE project file for 'new_buffer_ram'...
Generating ISE project...
XCO file found: new_buffer_ram.xco
XMDF file found: new_buffer_ram_xmdf.tcl
Adding C:/Projects/myVGA/ipcore_dir/tmp/_cg/new_buffer_ram.asy -view all
-origin_type imported
Adding C:/Projects/myVGA/ipcore_dir/tmp/_cg/new_buffer_ram.ngc -view all
-origin_type created
Checking file "C:/Projects/myVGA/ipcore_dir/tmp/_cg/new_buffer_ram.ngc" for
project device match ...
File "C:/Projects/myVGA/ipcore_dir/tmp/_cg/new_buffer_ram.ngc" device
information matches project device.
Adding C:/Projects/myVGA/ipcore_dir/tmp/_cg/new_buffer_ram.sym -view all
-origin_type imported
Adding C:/Projects/myVGA/ipcore_dir/tmp/_cg/new_buffer_ram.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Projects/myVGA/ipcore_dir/tmp/_cg/new_buffer_ram.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Projects/myVGA/ipcore_dir/tmp/_cg/new_buffer_ram.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/new_buffer_ram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'new_buffer_ram'.
