\hypertarget{group___smart_card___interrupt__definition}{}\section{S\+M\+A\+R\+T\+C\+A\+RD Interrupts Definition}
\label{group___smart_card___interrupt__definition}\index{S\+M\+A\+R\+T\+C\+A\+R\+D Interrupts Definition@{S\+M\+A\+R\+T\+C\+A\+R\+D Interrupts Definition}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+I\+T\+\_\+\+PE}~((uint32\+\_\+t)(S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE}))\hypertarget{group___smart_card___interrupt__definition_gac56e07a71ab82a23930ad58e9a8dc806}{}\label{group___smart_card___interrupt__definition_gac56e07a71ab82a23930ad58e9a8dc806}

\item 
\#define {\bfseries S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+I\+T\+\_\+\+T\+XE}~((uint32\+\_\+t)(S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE}))\hypertarget{group___smart_card___interrupt__definition_ga758561a96d28254dc3504cb5325dad1f}{}\label{group___smart_card___interrupt__definition_ga758561a96d28254dc3504cb5325dad1f}

\item 
\#define {\bfseries S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+I\+T\+\_\+\+TC}~((uint32\+\_\+t)(S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE}))\hypertarget{group___smart_card___interrupt__definition_ga808ee7d7c209374af004e8bf1d2ca492}{}\label{group___smart_card___interrupt__definition_ga808ee7d7c209374af004e8bf1d2ca492}

\item 
\#define {\bfseries S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+I\+T\+\_\+\+R\+X\+NE}~((uint32\+\_\+t)(S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE}))\hypertarget{group___smart_card___interrupt__definition_ga75b6c6e283a114afa1130f6f1bc98da6}{}\label{group___smart_card___interrupt__definition_ga75b6c6e283a114afa1130f6f1bc98da6}

\item 
\#define {\bfseries S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+I\+T\+\_\+\+I\+D\+LE}~((uint32\+\_\+t)(S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE}))\hypertarget{group___smart_card___interrupt__definition_ga0b1a5f7e611a976c71168a5b9e3a1f0e}{}\label{group___smart_card___interrupt__definition_ga0b1a5f7e611a976c71168a5b9e3a1f0e}

\item 
\#define {\bfseries S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+I\+T\+\_\+\+E\+RR}~((uint32\+\_\+t)(S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE}))\hypertarget{group___smart_card___interrupt__definition_ga751761f820948ee230b30a244ca85725}{}\label{group___smart_card___interrupt__definition_ga751761f820948ee230b30a244ca85725}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Elements values convention\+: 0x\+Y000\+X\+X\+XX
\begin{DoxyItemize}
\item X\+X\+XX \+: Interrupt mask in the XX register
\item Y \+: Interrupt source register (2bits)
\begin{DoxyItemize}
\item 01\+: C\+R1 register
\item 10\+: C\+R3 register 
\end{DoxyItemize}
\end{DoxyItemize}