#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 31 15:21:50 2021
# Process ID: 32308
# Current directory: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2
# Command line: vivado dma_test_pynq.xpr
# Log file: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/vivado.log
# Journal file: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project dma_test_pynq.xpr
INFO: [Project 1-313] Project file moved from '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/cpp_nn_v1/myproject_prj/solution1/impl/ip'; using path '/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/impl/ip' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 6722.082 ; gain = 244.949 ; free physical = 2651 ; free virtual = 6116
update_compile_order -fileset sources_1
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- CERN:hls4ml:myproject_axi:1.0 - myproject_axi_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
set_property -dict [list CONFIG.c_single_interface.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_mm2s_burst_size {64} CONFIG.c_s2mm_burst_size {64} CONFIG.c_single_interface {1}] [get_bd_cells axi_dma_0]
endgroup
startgroup
endgroup
delete_bd_objs [get_bd_nets axi_intc_0_irq]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins rst_ps7_0_100M/interconnect_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN]
connect_bd_net [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/M01_ARESETN]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_mem_intercon/S02_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets xlconcat_0_dout] [get_bd_cells axi_intc_0]
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut] [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_cells xlconcat_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
connect_bd_net [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins myproject_axi_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
set_property location {2 546 741} [get_bd_cells rst_ps7_0_100M]
set_property location {1 685 261} [get_bd_cells axi_dma_0]
set_property location {1.5 1011 404} [get_bd_cells axi_mem_intercon]
set_property location {2 941 352} [get_bd_cells axi_mem_intercon]
set_property location {2 1034 741} [get_bd_cells processing_system7_0]
set_property location {2 975 106} [get_bd_cells myproject_axi_0]
set_property location {2 1010 93} [get_bd_cells myproject_axi_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI]
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data> at <0x0000_0000 [ 512M ]>
startgroup
endgroup
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_rst_ps7_0_100M_0_synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9c6fd2f60aa25bc1; cache size = 123,434 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_1, cache-ID = 9f212069df94c3b8; cache size = 123,434 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_100M_0, cache-ID = 85a00bba3a0be752; cache size = 123,434 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Mar 31 15:29:24 2021] Launched design_1_axi_dma_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_us_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_us_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_auto_us_0_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Wed Mar 31 15:29:24 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 7420.430 ; gain = 94.652 ; free physical = 2127 ; free virtual = 5698
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells myproject_axi_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.c_mm2s_burst_size {128} CONFIG.c_s2mm_burst_size {128} CONFIG.c_single_interface {0}] [get_bd_cells hier_0/axi_dma_0]
delete_bd_objs [get_bd_intf_nets hier_0/axi_dma_0_M_AXI]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/hier_0/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins hier_0/axi_dma_0/M_AXI_MM2S]
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </hier_0/axi_dma_0/Data_MM2S> at <0x0000_0000 [ 512M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/hier_0/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins hier_0/axi_dma_0/M_AXI_S2MM]
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </hier_0/axi_dma_0/Data_S2MM> at <0x0000_0000 [ 512M ]>
endgroup
delete_bd_objs [get_bd_intf_nets hier_0/axi_dma_0_M_AXI_MM2S] [get_bd_intf_pins hier_0/M_AXI]
delete_bd_objs [get_bd_intf_nets hier_0/Conn1] [get_bd_intf_pins hier_0/M_AXI_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/hier_0/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins hier_0/axi_dma_0/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/hier_0/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins hier_0/axi_dma_0/M_AXI_S2MM]
endgroup
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout -hierarchy [get_bd_cells hier_0]
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
delete_bd_objs [get_bd_intf_nets hier_0/axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets hier_0/myproject_axi_0_out_r] [get_bd_cells hier_0/myproject_axi_0]
startgroup
create_bd_cell -type ip -vlnv CERN:hls4ml:myproject_axi:1.0 hier_0/myproject_axi_0
endgroup
delete_bd_objs [get_bd_cells hier_0/myproject_axi_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/cpp_nn_v1/myproject_prj/solution1/impl [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/cpp_nn_v1/myproject_prj/solution1/impl'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv CERN:hls4ml:myproject_axi:1.0 hier_0/myproject_axi_0
endgroup
set_property location {1 187 23} [get_bd_cells hier_0/myproject_axi_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/hier_0/myproject_axi_0/s_axi_AXILiteS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins hier_0/myproject_axi_0/s_axi_AXILiteS]
Slave segment </hier_0/myproject_axi_0/s_axi_AXILiteS/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
connect_bd_intf_net [get_bd_intf_pins hier_0/myproject_axi_0/out_r] [get_bd_intf_pins hier_0/axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins hier_0/myproject_axi_0/in_r] [get_bd_intf_pins hier_0/axi_dma_0/M_AXIS_MM2S]
regenerate_bd_layout -hierarchy [get_bd_cells hier_0]
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9c6fd2f60aa25bc1; cache size = 131,922 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 6b1e0cac19e84d1a; cache size = 131,922 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 8d741099c6b7b707; cache size = 131,922 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Apr  1 13:53:57 2021] Launched design_1_axi_dma_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_xbar_1_synth_1, design_1_xbar_2_synth_1, design_1_myproject_axi_0_3_synth_1, synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_xbar_1_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_xbar_1_synth_1/runme.log
design_1_xbar_2_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_xbar_2_synth_1/runme.log
design_1_myproject_axi_0_3_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_3_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Thu Apr  1 13:53:57 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7647.648 ; gain = 40.020 ; free physical = 341 ; free virtual = 3808
open_run impl_1; report_utilization -file util.rpt -heirarchical
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00,23 ; elapsed = 00:00:00,22 . Memory (MB): peak = 7649.258 ; gain = 0.000 ; free physical = 1996 ; free virtual = 5737
INFO: [Netlist 29-17] Analyzing 1425 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8356.828 ; gain = 25.961 ; free physical = 1382 ; free virtual = 5125
Restored from archive | CPU: 1,670000 secs | Memory: 36,876152 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8356.828 ; gain = 25.961 ; free physical = 1382 ; free virtual = 5125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00,01 . Memory (MB): peak = 8356.828 ; gain = 0.000 ; free physical = 1382 ; free virtual = 5127
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 8604.328 ; gain = 956.680 ; free physical = 1204 ; free virtual = 4966
ERROR: [Common 17-170] Unknown option '-heirarchical', please type 'report_utilization -help' for usage info.
open_run impl_1; report_utilization -file util.rpt -hierarchical
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8604.328 ; gain = 0.000 ; free physical = 1306 ; free virtual = 5069
Restored from archive | CPU: 2,260000 secs | Memory: 36,872726 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8604.328 ; gain = 0.000 ; free physical = 1306 ; free virtual = 5069
Netlist sorting complete. Time (s): cpu = 00:00:00,01 ; elapsed = 00:00:00 . Memory (MB): peak = 8613.047 ; gain = 0.000 ; free physical = 1196 ; free virtual = 4960
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 8613.047 ; gain = 8.719 ; free physical = 1196 ; free virtual = 4960
/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/util.rpt
open_run impl_1; report_utilization -file util.rpt -hierarchical -utilization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8620.141 ; gain = 0.000 ; free physical = 707 ; free virtual = 4681
Restored from archive | CPU: 2,210000 secs | Memory: 36,873528 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8620.141 ; gain = 0.000 ; free physical = 707 ; free virtual = 4681
Netlist sorting complete. Time (s): cpu = 00:00:00,03 ; elapsed = 00:00:00 . Memory (MB): peak = 8657.160 ; gain = 0.000 ; free physical = 631 ; free virtual = 4605
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 8657.160 ; gain = 37.020 ; free physical = 632 ; free virtual = 4607
ERROR: [Common 17-170] Unknown option '-utilization', please type 'report_utilization -help' for usage info.
report_utilization -help
report_utilization

Description: 
Compute utilization of device and display report

Syntax: 
report_utilization  [-file <arg>] [-append] [-pblocks <args>]
                    [-evaluate_pblock] [-exclude_child_pblocks]
                    [-exclude_non_assigned] [-cells <args>] [-return_string]
                    [-slr] [-packthru] [-name <arg>] [-no_primitives]
                    [-omit_locs] [-hierarchical] [-spreadsheet_file <arg>]
                    [-spreadsheet_table <arg>] [-spreadsheet_depth <arg>]
                    [-hierarchical_depth <arg>] [-hierarchical_percentages]
                    [-quiet] [-verbose]

Returns: 
Report

Usage: 
  Name                         Description
  ----------------------------------------
  [-file]                      Filename to output results to. (send output to
                               console if -file is not used)
  [-append]                    Append the results to file, don't overwrite 
                               the results file
  [-pblocks]                   Report utilization of given list of pblocks
  [-evaluate_pblock]           Report utilization with demand as specified 
                               cells and supply as specified pblock area
  [-exclude_child_pblocks]     Report utilization with out child pblocks
  [-exclude_non_assigned]      Pblock utilization with out Non-assigned Cells
  [-cells]                     Report utilization of given list of cells
  [-return_string]             Return report as string
  [-slr]                       SLR wise utilization of resources
  [-packthru]                  Reports LUTs used exclusively as pack-thru
  [-name]                      Output the results to GUI panel with this name
  [-no_primitives]             Removes "Primitives Section" from 
                               report_utilization o/p.
  [-omit_locs]                 Removes "Loced" column from report_utilization
                               o/p.
  [-hierarchical]              Generates text-based hierarchical report.
  [-spreadsheet_file]          Specify file for exporting utilization tables 
                               as spreadsheets. This feature is available 
                               only in GUI mode.
  [-spreadsheet_table]         Choose a particular utilization table to 
                               export as spreadsheet file. Default value : 
                               Hierarchy
  [-spreadsheet_depth]         Specifies the depth level for spreadsheet. 
                               Default value : 8
                               Default: 8
  [-hierarchical_depth]        Specifies the depth level for textual 
                               hierarchical report
                               Default: 0
  [-hierarchical_percentages]  Report percentages in textual hierarchical 
                               report
  [-quiet]                     Ignore command errors
  [-verbose]                   Suspend message limits during command 
                               execution

Categories: 
Report

Description:

  Report resource usage on the target part by the current synthesized or
  implemented design. The report is returned to the standard output, unless
  the -file, -return_string, or -name arguments are specified.

  Note: Though resource usage can be reported early in the design process,
  the report will be more accurate as the design progresses from synthesis
  through implementation.

  This command returns the requested information, or returns an error if it
  fails.

Arguments:

  -file <arg> - (Optional) Write the report into the specified file. The
  specified file will be overwritten if one already exists, unless -append is
  also specified.

  Note: If the path is not specified as part of the file name, the file will
  be written into the current working directory, or the directory from which
  the tool was launched.

  -append - (Optional) Append the output of the command to the specified file
  rather than overwriting it.

  Note: The -append option can only be used with the -file option.

  -pblocks <arg> - (Optional) Report the resources utilized by one or more
  Pblocks in the design.

  Note: -pblocks can not be used with the -name option.

  -evaluate_pblock <arg> - (Optional) Performs a what-if analysis on the
  specified -pblocks and the specified -cells. This option reports the
  utilization of the Pblocks as if they were populated by the specified
  cells. Percentages of utilization represent the ratio of the assigned cells
  to the available resources. This option requires both -pblocks and -cells
  to be specified.

  -exclude_child_pblocks - (Optional) Report utilization of the specified
  -pblocks excluding any nested Pblocks. This has the effect of reducing the
  utilization of the region as it does not account for cells that are
  assigned to a Pblock through a nested Pblock.

  -exclude_non_assigned - (Optional) Exclude non-assigned cells from the
  Utilization report when the -pblocks option is specified. This has the
  effect of decreasing the utilization of the Pblock region as it does not
  account for cells that are utilized, but are not assigned to the specified
  Pblocks.

  -cells <arg> - (Optional) Report the resources utilized by one or more
  hierarchical cells in the current design.

  -return_string - (Optional) Directs the output to a Tcl string rather than
  to the standard output. The Tcl string can be captured by a variable
  definition and parsed or otherwise processed.

  Note: This argument cannot be used with the -file option.

  -slr - (Optional) Reports the utilization for each separate SLR in devices
  having SLRs.

  -packthru - (Optional) Reports LUTs used for route through purposes. This
  appears in the utilization report as "LUTs used exclusively as
  route-thrus".

  -name <arg> - (Optional) Specifies the name of the results to output to the
  GUI.

  -no_primitives - (Optional) Remove the Primitives section from the report.
  The Primitives section reports the number and type of logic primitives used
  on the device.

  -omit_locs - (Optional) Omit the Fixed column from the report. The Fixed
  column reports the quantity of logic elements that the user has fixed, or
  manually placed onto the device.

  -hierarchical - (Optional) Reports the utilization of the device broken
  down according to the hierarchy of the design.

  -hierarchical_depth <arg> - (Optional) Specifies the depth of the hierarchy
  to report when reporting utilization according to the hierarchy. The
  default depth is 0, which means that -hierarchical will report full design
  hierarchy.

  -hierarchical_percentages - (Optional) Specifies that utilization data in
  the hierarchical report be reported as percentages.

  -spreadsheet_file <arg> - (Optional) Export utilization tables to the
  specified XLSX format spreadsheet. The ability to export a spreadsheet file
  is only available when the -name option is also specified and the report is
  generated in the GUI.

  Note: You should specify the .xlsx suffix for the specified file, as it is
  not automatically assigned. If the path is not specified as part of the
  file name, the file will be written into the current working directory,
  which may be the directory from which the Vivado tool was launched.

  -spreadsheet_table <arg> - (Optional) Specify a utilization table to export
  to the spreadsheet file. The default is to export the Hierarchy table for
  the whole design. This option requires the use of -spreadsheet_file. The
  table name is displayed in the Report Utilization window when a specific
  table is selected from the tree view. Some example table names are:

   *  "Hierarchy"

   *  "Slice Logic Distribution"

   *  "Slice Logic Distribution - LUT as Memory"

   *  "Slice Logic Distribution - LUT as Memory - LUT as Distributed RAM"

   *  "Slice Logic Distribution - LUT as Memory - LUT as Shift Register"

   *  "Slice Logic Distribution - LUT as Logic"

   *  "Slice Logic - F8 Muxes"

   *  "Slice Logic - Slice Registers"

   *  "Slice Logic - Slice Registers - Registers as AND/OR"

   *  "Memory - Block RAM Tile"

   *  "Memory - Block RAM Tile - RAMB18"

   *  "DSP - DSPs"

   *  "Clocking - BUFGCTRL"

   *  "Specific Feature - BSCANE2"

   *  "Primitives"

  -spreadsheet_depth <arg> - (Optional) Specifies the hierarchical depth,
  starting from the top-level of the design, to export to the spreadsheet
  file. The default value is 8. This options requires the use of
  -spreadsheet_file.

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

Examples:

  The following example reports the resources collectively utilized by all
  the Pblocks in the design, and writes the results to the specified file:

    report_utilization -pblocks [get_pblocks] -file C:/Data/pblocks_util.txt  
    

  This example reports the utilization for the whole design to the named
  report in the GUI, but exports the "Clocking - BUFGCTRL" table to the
  specified spreadsheet file:

    report_utilization -name utilization_1 -spreadsheet_file util_table.xlsx \  
    -spreadsheet_table "Clocking - BUFGCTRL"  
    

  The following example reports the resources utilized by each Pblock in the
  design, appending the report for each Pblock to a single specified file:

    foreach x [get_pblocks] {  
      puts "Reporting Pblock: $x ----------------------------------"  
      report_utilization -append -file C:/Data/pblocks_util.txt -pblocks $x  
    } 
    

See Also:

   *  delete_utilization_results
open_run impl_1; report_utilization -file util.rpt -hierarchical_percentages -utilization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 659 ; free virtual = 4635
Restored from archive | CPU: 2,100000 secs | Memory: 36,871422 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 659 ; free virtual = 4635
Netlist sorting complete. Time (s): cpu = 00:00:00,02 ; elapsed = 00:00:00 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 586 ; free virtual = 4576
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 586 ; free virtual = 4576
ERROR: [Common 17-170] Unknown option '-utilization', please type 'report_utilization -help' for usage info.
open_run impl_1; report_utilization -file util.rpt -hierarchical_percentages
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 599 ; free virtual = 4577
Restored from archive | CPU: 2,300000 secs | Memory: 36,872948 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 599 ; free virtual = 4577
Netlist sorting complete. Time (s): cpu = 00:00:00,01 ; elapsed = 00:00:00 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 591 ; free virtual = 4567
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 591 ; free virtual = 4566
ERROR: [Common 17-69] Command failed: '-hierarchical_percentages' should be used with '-hierarchical'
open_run impl_1; report_utilization -file util.rpt -hierarchical_percentages
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 571 ; free virtual = 4558
Restored from archive | CPU: 2,200000 secs | Memory: 38,497574 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 571 ; free virtual = 4558
Netlist sorting complete. Time (s): cpu = 00:00:00,04 ; elapsed = 00:00:00,01 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 557 ; free virtual = 4545
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 557 ; free virtual = 4544
ERROR: [Common 17-69] Command failed: '-hierarchical_percentages' should be used with '-hierarchical'
open_run impl_1; report_utilization -file util.rpt -hierarchical -hierarchical_percentages
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 558 ; free virtual = 4545
Restored from archive | CPU: 2,210000 secs | Memory: 36,872055 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 558 ; free virtual = 4545
Netlist sorting complete. Time (s): cpu = 00:00:00,01 ; elapsed = 00:00:00,01 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 497 ; free virtual = 4485
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 8668.164 ; gain = 0.000 ; free physical = 497 ; free virtual = 4485
/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/util.rpt
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/cpp_nn_v1/myproject_prj/solution1/impl/ip/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/impl/ip/component.xml. It will be created.
