#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Apr 28 16:24:43 2022
# Process ID: 648
# Current directory: D:/Documents/227234/digital_clock_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1428 D:\Documents\227234\digital_clock_final\digital_clock_final.xpr
# Log file: D:/Documents/227234/digital_clock_final/vivado.log
# Journal file: D:/Documents/227234/digital_clock_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/227234/digital_clock_final/digital_clock_final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplexer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplexer_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
"xelab -wto 7b8d9febb14a4ed2815e336a6578a51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplexer_behav xil_defaultlib.Multiplexer -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7b8d9febb14a4ed2815e336a6578a51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplexer_behav xil_defaultlib.Multiplexer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:263]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplexer in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 28 16:25:47 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
set_property top tb_digital_clock [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_digital_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_digital_clock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sim_1/new/tb_digital_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_digital_clock'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
"xelab -wto 7b8d9febb14a4ed2815e336a6578a51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_digital_clock_behav xil_defaultlib.tb_digital_clock -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7b8d9febb14a4ed2815e336a6578a51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_digital_clock_behav xil_defaultlib.tb_digital_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.bin2hex [bin2hex_default]
Compiling architecture behavioral of entity xil_defaultlib.digital_clock [digital_clock_default]
Compiling architecture behavior of entity xil_defaultlib.tb_digital_clock
Built simulation snapshot tb_digital_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_digital_clock_behav -key {Behavioral:sim_1:Functional:tb_digital_clock} -tclbatch {tb_digital_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_digital_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_digital_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.137 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.668 ; gain = 234.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'digital_clock' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:48]
INFO: [Synth 8-3491] module 'clk_div' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:189' bound to instance 'create_1s_clock' of component 'clk_div' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:72]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:196]
WARNING: [Synth 8-614] signal 'H_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:74]
WARNING: [Synth 8-614] signal 'H_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:74]
WARNING: [Synth 8-614] signal 'M_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:74]
WARNING: [Synth 8-614] signal 'M_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:74]
WARNING: [Synth 8-614] signal 'S_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:74]
WARNING: [Synth 8-614] signal 'S_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:74]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:138' bound to instance 'convert_hex_H_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:102]
INFO: [Synth 8-638] synthesizing module 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'bin2hex' (2#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:145]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:138' bound to instance 'convert_hex_H_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:106]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:138' bound to instance 'convert_hex_M_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:115]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:138' bound to instance 'convert_hex_M_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:119]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:138' bound to instance 'convert_hex_S_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:129]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:138' bound to instance 'convert_hex_S_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'digital_clock' (3#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1498.680 ; gain = 286.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1498.680 ; gain = 286.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1498.680 ; gain = 286.695
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1498.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/constrs_1/new/Nexys A7 50T.xdc]
Finished Parsing XDC File [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/constrs_1/new/Nexys A7 50T.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1607.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1618.172 ; gain = 406.188
20 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.172 ; gain = 594.035
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_digital_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_digital_clock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sim_1/new/tb_digital_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_digital_clock'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
"xelab -wto 7b8d9febb14a4ed2815e336a6578a51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_digital_clock_behav xil_defaultlib.tb_digital_clock -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7b8d9febb14a4ed2815e336a6578a51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_digital_clock_behav xil_defaultlib.tb_digital_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 6 [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sim_1/new/tb_digital_clock.vhd:73]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_digital_clock in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_digital_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_digital_clock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sim_1/new/tb_digital_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_digital_clock'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
"xelab -wto 7b8d9febb14a4ed2815e336a6578a51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_digital_clock_behav xil_defaultlib.tb_digital_clock -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7b8d9febb14a4ed2815e336a6578a51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_digital_clock_behav xil_defaultlib.tb_digital_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.bin2hex [bin2hex_default]
Compiling architecture behavioral of entity xil_defaultlib.digital_clock [digital_clock_default]
Compiling architecture behavior of entity xil_defaultlib.tb_digital_clock
Built simulation snapshot tb_digital_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_digital_clock_behav -key {Behavioral:sim_1:Functional:tb_digital_clock} -tclbatch {tb_digital_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_digital_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_digital_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.172 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Apr 28 16:37:06 2022] Launched synth_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Apr 28 16:38:05 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 28 16:39:39 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1680.246 ; gain = 19.121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DE4A
set_property PROGRAM.FILE {D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Apr 28 16:45:34 2022] Launched synth_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Apr 28 16:46:18 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 28 16:47:16 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3189.348 ; gain = 77.918
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near . [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:30]
ERROR: [Synth 8-2715] syntax error near port [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:31]
ERROR: [Synth 8-2715] syntax error near ; [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:49]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3234.996 ; gain = 123.566
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3258.965 ; gain = 19.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
ERROR: [Synth 8-549] port width mismatch for port 'cnt_o': port width = 3, actual width = 2 [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:41]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 2 wide and choice expression is 3 wide [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:67]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 2 wide and choice expression is 3 wide [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:64]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 2 wide and choice expression is 3 wide [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:61]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 2 wide and choice expression is 3 wide [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:58]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 2 wide and choice expression is 3 wide [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:55]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 2 wide and choice expression is 3 wide [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:52]
ERROR: [Synth 8-426] missing choice(s) 2'b00 in case statement [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:51]
ERROR: [Synth 8-285] failed synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3258.965 ; gain = 19.844
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3264.902 ; gain = 5.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
ERROR: [Synth 8-426] missing choice(s) 3'b000 in case statement [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:51]
ERROR: [Synth 8-285] failed synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3264.930 ; gain = 5.965
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
ERROR: [Synth 8-426] missing choice(s) 3'b000 in case statement [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:51]
ERROR: [Synth 8-285] failed synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
ERROR: [Synth 8-426] missing choice(s) 32'b00000000000000000000000000000111 in case statement [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:51]
ERROR: [Synth 8-285] failed synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
ERROR: [Synth 8-690] width mismatch in assignment; target has 7 bits, source has 6 bits [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:53]
ERROR: [Synth 8-285] failed synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
ERROR: [Synth 8-690] width mismatch in assignment; target has 7 bits, source has 6 bits [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:74]
ERROR: [Synth 8-285] failed synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer' (3#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
ERROR: [Synth 8-422] missing port association for 'dig_o' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:48]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
ERROR: [Synth 8-690] width mismatch in assignment; target has 6 bits, source has 7 bits [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:49]
ERROR: [Synth 8-285] failed synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer' (3#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'digital_clock' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:44]
INFO: [Synth 8-3491] module 'clk_div' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:185' bound to instance 'create_1s_clock' of component 'clk_div' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (4#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:192]
WARNING: [Synth 8-614] signal 'H_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'H_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'M_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'M_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'S_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'S_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_H_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:98]
INFO: [Synth 8-638] synthesizing module 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'bin2hex' (5#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:141]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_H_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:102]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_M_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:111]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_M_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:115]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_S_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:125]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_S_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'digital_clock' (6#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3264.930 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3264.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/constrs_1/new/Nexys A7 50T.xdc]
Finished Parsing XDC File [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/constrs_1/new/Nexys A7 50T.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3361.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3361.574 ; gain = 96.645
25 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3361.574 ; gain = 96.645
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 28 17:16:10 2022] Launched synth_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1/runme.log
[Thu Apr 28 17:16:11 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3361.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer' (3#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'digital_clock' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:44]
INFO: [Synth 8-3491] module 'clk_div' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:185' bound to instance 'create_1s_clock' of component 'clk_div' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (4#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:192]
WARNING: [Synth 8-614] signal 'H_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'H_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'M_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'M_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'S_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'S_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_H_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:98]
INFO: [Synth 8-638] synthesizing module 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'bin2hex' (5#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:141]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_H_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:102]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_M_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:111]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_M_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:115]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_S_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:125]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_S_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'digital_clock' (6#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3361.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3361.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3361.574 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3361.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/constrs_1/new/Nexys A7 50T.xdc]
Finished Parsing XDC File [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/constrs_1/new/Nexys A7 50T.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3399.242 ; gain = 37.668
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3421.383 ; gain = 4.363
---------------------------------------------------------------------------------
ERROR: [Synth 8-989] clk_1s is already declared in this region [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:58]
ERROR: [Synth 8-1779] cannot read from 'out' object clk_1s ; use 'buffer' or 'inout' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:77]
ERROR: [Synth 8-1085] clk_1s with mode 'out' cannot be read [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:77]
ERROR: [Synth 8-1085] clk_1s with mode 'out' cannot be read [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:71]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:45]
INFO: [Synth 8-2810] unit bin2hex ignored due to previous errors [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:135]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3421.383 ; gain = 4.363
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 28 17:27:56 2022] Launched synth_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1/runme.log
[Thu Apr 28 17:27:57 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 28 17:31:14 2022] Launched synth_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1/runme.log
[Thu Apr 28 17:31:14 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 28 17:35:51 2022] Launched synth_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1/runme.log
[Thu Apr 28 17:35:51 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'digital_clock'
INFO: [VRFC 10-3107] analyzing entity 'bin2hex'
INFO: [VRFC 10-3107] analyzing entity 'clk_div'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim'
"xelab -wto 7b8d9febb14a4ed2815e336a6578a51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7b8d9febb14a4ed2815e336a6578a51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:51]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/227234/digital_clock_final/digital_clock_final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb_digital_clock [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 28 17:46:39 2022] Launched synth_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1/runme.log
[Thu Apr 28 17:46:39 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 28 17:53:14 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3798.836 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer' (3#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/Multiplexer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'digital_clock' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:44]
INFO: [Synth 8-3491] module 'clk_div' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:185' bound to instance 'create_1s_clock' of component 'clk_div' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (4#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:192]
WARNING: [Synth 8-614] signal 'rst_n' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'H_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'H_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'M_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'M_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'S_in1' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
WARNING: [Synth 8-614] signal 'S_in0' is read in the process but is not in the sensitivity list [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:70]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_H_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:98]
INFO: [Synth 8-638] synthesizing module 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'bin2hex' (5#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:141]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_H_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:102]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_M_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:111]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_M_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:115]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_S_out1' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:125]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:134' bound to instance 'convert_hex_S_out0' of component 'bin2hex' [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'digital_clock' (6#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/digital_clock.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/sources_1/new/top.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3798.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3798.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3798.836 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3798.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/constrs_1/new/Nexys A7 50T.xdc]
Finished Parsing XDC File [D:/Documents/227234/digital_clock_final/digital_clock_final.srcs/constrs_1/new/Nexys A7 50T.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3798.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3798.836 ; gain = 0.000
25 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3798.836 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 28 17:58:24 2022] Launched synth_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1/runme.log
[Thu Apr 28 17:58:24 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 28 18:11:08 2022] Launched synth_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1/runme.log
[Thu Apr 28 18:11:08 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 28 18:12:22 2022] Launched synth_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1/runme.log
[Thu Apr 28 18:12:22 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Apr 28 18:12:44 2022] Launched synth_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Apr 28 18:13:36 2022] Launched impl_1...
Run output will be captured here: D:/Documents/227234/digital_clock_final/digital_clock_final.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD2DE4A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 18:15:27 2022...
