#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Oct 08 16:03:57 2023
# Process ID: 6152
# Current directory: C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.runs/synth_1
# Command line: vivado.exe -log Top_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_top.tcl
# Log file: C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.runs/synth_1/Top_top.vds
# Journal file: C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_top.tcl -notrace
Command: synth_design -top Top_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 304.707 ; gain = 94.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_top' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/Top_top.vhd:37]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/debounce.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/debounce.vhd:14]
INFO: [Synth 8-638] synthesizing module 'clk_divisor' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/clk_divisor.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clk_divisor' (2#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/clk_divisor.vhd:40]
INFO: [Synth 8-638] synthesizing module 'clk_pulse' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/clk_pulse.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'clk_pulse' (3#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/clk_pulse.vhd:31]
INFO: [Synth 8-638] synthesizing module 'top_algorithm' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/top_algorithm.vhd:35]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/control_unit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (4#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/control_unit.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Nregister' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/Nregister.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Nregister' (5#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/Nregister.vhd:34]
INFO: [Synth 8-638] synthesizing module 'test1' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/test1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'test1' (6#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/test1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'mux2_display' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/mux2_display.vhd:42]
WARNING: [Synth 8-614] signal 'y' is read in the process but is not in the sensitivity list [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/mux2_display.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_display' (7#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/mux2_display.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ireg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/ireg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ireg' (8#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/ireg.vhd:44]
INFO: [Synth 8-638] synthesizing module 'test2' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/test2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'test2' (9#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/test2.vhd:43]
INFO: [Synth 8-638] synthesizing module 'fact_mux' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/fact_mux.vhd:42]
WARNING: [Synth 8-614] signal 'n' is read in the process but is not in the sensitivity list [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/fact_mux.vhd:46]
WARNING: [Synth 8-614] signal 'y' is read in the process but is not in the sensitivity list [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/fact_mux.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'fact_mux' (10#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/fact_mux.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Areg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/Areg.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Areg' (11#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/Areg.vhd:33]
INFO: [Synth 8-638] synthesizing module 'operation' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/operation.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'operation' (12#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/operation.vhd:35]
INFO: [Synth 8-638] synthesizing module 'out_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/out_reg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'out_reg' (13#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/out_reg.vhd:36]
WARNING: [Synth 8-3848] Net facout in module/entity top_algorithm does not have driver. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/top_algorithm.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'top_algorithm' (14#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/top_algorithm.vhd:35]
INFO: [Synth 8-638] synthesizing module 'X7seg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/X7seg.vhd:44]
WARNING: [Synth 8-614] signal 'aen' is read in the process but is not in the sensitivity list [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/X7seg.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'X7seg' (15#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/X7seg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Top_top' (16#1) [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/Top_top.vhd:37]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[15]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[14]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[13]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[12]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[11]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[10]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[9]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[8]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[7]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[6]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[5]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[4]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[3]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[2]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[1]
WARNING: [Synth 8-3331] design top_algorithm has unconnected port facout[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 342.980 ; gain = 132.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 342.980 ; gain = 132.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEL'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEL'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[6]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[6]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[5]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[5]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[4]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[4]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[3]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[3]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[2]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[2]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[1]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[1]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[0]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_7[0]'. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 633.535 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'control_unit'
INFO: [Synth 8-5544] ROM "doneled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nequal0fl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nnotequal0fl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/control_unit.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/control_unit.vhd:51]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      go |                              000 |                              000
                   input |                              001 |                              001
                   test1 |                              010 |                              010
                   test2 |                              011 |                              011
                    done |                              100 |                              101
                  iSTATE |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/control_unit.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'outload_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/control_unit.vhd:108]
WARNING: [Synth 8-327] inferring latch for variable 'outload_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/control_unit.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'nload_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/control_unit.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'iload_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/control_unit.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'factsel_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/control_unit.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'test1fl_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/control_unit.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'test2fl_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/control_unit.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'nequal0fl_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/test1.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'nnotequal0fl_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/test1.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'nequalifl_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/test2.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'nnotequalifl_reg' [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/test2.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:27 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module clk_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module control_unit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
Module Nregister 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module test1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mux2_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ireg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fact_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Areg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module operation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module out_reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module X7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/U2/nout_reg[3] )
WARNING: [Synth 8-3332] Sequential element (U4/U1/outload_reg) is unused and will be removed from module Top_top.
WARNING: [Synth 8-3332] Sequential element (U4/U1/outload_reg__0) is unused and will be removed from module Top_top.
WARNING: [Synth 8-3332] Sequential element (U4/U1/test1fl_reg) is unused and will be removed from module Top_top.
WARNING: [Synth 8-3332] Sequential element (U4/U1/test2fl_reg) is unused and will be removed from module Top_top.
WARNING: [Synth 8-3332] Sequential element (U4/U2/nout_reg[3]) is unused and will be removed from module Top_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:30 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:16 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:16 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:17 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:19 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:19 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:19 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:19 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:19 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:19 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    12|
|3     |LUT1   |    46|
|4     |LUT2   |     5|
|5     |LUT3   |     5|
|6     |LUT4   |     4|
|7     |LUT5   |     4|
|8     |LUT6   |     4|
|9     |FDCE   |    18|
|10    |FDRE   |    44|
|11    |FDSE   |     1|
|12    |LD     |    10|
|13    |IBUF   |     6|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   173|
|2     |  U1     |debounce      |     4|
|3     |  U2     |clk_divisor   |    59|
|4     |  U3     |clk_pulse     |     4|
|5     |  U4     |top_algorithm |    40|
|6     |    U1   |control_unit  |    21|
|7     |    U2   |Nregister     |     7|
|8     |    U3   |test1         |     2|
|9     |    U5   |ireg          |     8|
|10    |    U6   |test2         |     2|
|11    |  U5     |X7seg         |    46|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:19 . Memory (MB): peak = 633.535 ; gain = 423.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:32 . Memory (MB): peak = 633.535 ; gain = 113.207
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:02:20 . Memory (MB): peak = 633.535 ; gain = 423.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 74 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 633.535 ; gain = 412.555
INFO: [Common 17-1381] The checkpoint 'C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.runs/synth_1/Top_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 633.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 08 16:06:29 2023...
