// Seed: 1468724264
module module_0 (
    output wand id_0,
    output supply0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output wire id_6,
    input tri id_7,
    output supply0 id_8,
    output tri id_9,
    input supply1 id_10,
    output supply1 id_11,
    input wire module_0,
    input wire id_13,
    input supply1 id_14
);
  assign id_8 = 1;
  wire id_16;
  ;
endmodule
module module_0 (
    input uwire module_1,
    input wor id_1,
    input wire id_2,
    input wire id_3,
    output tri1 id_4,
    input tri0 id_5,
    output logic id_6,
    input tri0 id_7,
    output uwire id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri id_11,
    input wire id_12,
    input tri id_13,
    output tri id_14,
    input supply0 id_15,
    output tri0 id_16,
    input tri1 id_17,
    input supply0 id_18,
    output wire id_19,
    input wire id_20,
    input wor id_21,
    input supply0 id_22
);
  wire id_24;
  ;
  module_0 modCall_1 (
      id_19,
      id_16,
      id_2,
      id_11,
      id_12,
      id_1,
      id_14,
      id_2,
      id_19,
      id_19,
      id_15,
      id_8,
      id_7,
      id_15,
      id_7
  );
  assign modCall_1.id_0 = 0;
  always @(id_0 or negedge id_20) id_6 = 1'b0 + -1;
  wire [-1 'b0 ==  1 'b0 : -1] id_25;
endmodule
