# Comparing `tmp/switchboard_hw-0.2.2-cp39-cp39-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.zip` & `tmp/switchboard_hw-0.2.3-cp39-cp39-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.zip`

## zipinfo {}

```diff
@@ -1,100 +1,100 @@
-Zip file size: 333843 bytes, number of entries: 98
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard_hw-0.2.2.dist-info/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard_hw.libs/
--rwxr-xr-x  2.0 unx   603792 b- defN 24-May-20 18:35 _switchboard.cpython-39-x86_64-linux-gnu.so
--rw-r--r--  2.0 unx      148 b- defN 24-May-20 18:35 switchboard_hw-0.2.2.dist-info/WHEEL
--rw-r--r--  2.0 unx    10766 b- defN 24-May-20 18:35 switchboard_hw-0.2.2.dist-info/LICENSE
--rw-r--r--  2.0 unx       25 b- defN 24-May-20 18:35 switchboard_hw-0.2.2.dist-info/top_level.txt
--rw-r--r--  2.0 unx       92 b- defN 24-May-20 18:35 switchboard_hw-0.2.2.dist-info/entry_points.txt
--rw-rw-r--  2.0 unx     7378 b- defN 24-May-20 18:35 switchboard_hw-0.2.2.dist-info/RECORD
--rw-r--r--  2.0 unx    18115 b- defN 24-May-20 18:35 switchboard_hw-0.2.2.dist-info/METADATA
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard/cpp/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard/verilog/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard/dpi/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard/verilator/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard/vpi/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard/sc/
--rw-r--r--  2.0 unx      941 b- defN 24-May-20 18:35 switchboard/__init__.py
--rw-r--r--  2.0 unx     1333 b- defN 24-May-20 18:35 switchboard/test_util.py
--rw-r--r--  2.0 unx     5598 b- defN 24-May-20 18:35 switchboard/cmdline.py
--rw-r--r--  2.0 unx      547 b- defN 24-May-20 18:35 switchboard/xyce.py
--rw-r--r--  2.0 unx    12870 b- defN 24-May-20 18:35 switchboard/axil.py
--rw-r--r--  2.0 unx    19799 b- defN 24-May-20 18:35 switchboard/axi.py
--rw-r--r--  2.0 unx    19774 b- defN 24-May-20 18:35 switchboard/autowrap.py
--rw-r--r--  2.0 unx      311 b- defN 24-May-20 18:35 switchboard/warn.py
--rw-r--r--  2.0 unx     8247 b- defN 24-May-20 18:35 switchboard/sbtcp.py
--rw-r--r--  2.0 unx     2341 b- defN 24-May-20 18:35 switchboard/util.py
--rw-r--r--  2.0 unx     2088 b- defN 24-May-20 18:35 switchboard/icarus.py
--rw-r--r--  2.0 unx     1701 b- defN 24-May-20 18:35 switchboard/uart_xactor.py
--rw-r--r--  2.0 unx    26939 b- defN 24-May-20 18:35 switchboard/umi.py
--rw-r--r--  2.0 unx     5246 b- defN 24-May-20 18:35 switchboard/loopback.py
--rw-r--r--  2.0 unx    11902 b- defN 24-May-20 18:35 switchboard/network.py
--rw-r--r--  2.0 unx     1012 b- defN 24-May-20 18:35 switchboard/verilator.py
--rw-r--r--  2.0 unx     1506 b- defN 24-May-20 18:35 switchboard/switchboard.py
--rw-r--r--  2.0 unx     3398 b- defN 24-May-20 18:35 switchboard/bitvector.py
--rw-r--r--  2.0 unx    28459 b- defN 24-May-20 18:35 switchboard/sbdut.py
--rw-r--r--  2.0 unx     2706 b- defN 24-May-20 18:35 switchboard/gpio.py
--rw-r--r--  2.0 unx    18067 b- defN 24-May-20 18:35 switchboard/ams.py
--rw-r--r--  2.0 unx     4047 b- defN 24-May-20 18:35 switchboard/cpp/pciedev.h
--rw-r--r--  2.0 unx     2376 b- defN 24-May-20 18:35 switchboard/cpp/pagemap.h
--rw-r--r--  2.0 unx     2351 b- defN 24-May-20 18:35 switchboard/cpp/xyce.hpp
--rw-r--r--  2.0 unx     6064 b- defN 24-May-20 18:35 switchboard/cpp/switchboard.hpp
--rw-r--r--  2.0 unx     6479 b- defN 24-May-20 18:35 switchboard/cpp/spsc_queue.h
--rw-r--r--  2.0 unx     3809 b- defN 24-May-20 18:35 switchboard/cpp/umilib.hpp
--rw-r--r--  2.0 unx      291 b- defN 24-May-20 18:35 switchboard/cpp/Makefile
--rw-r--r--  2.0 unx      979 b- defN 24-May-20 18:35 switchboard/cpp/bitutil.h
--rw-r--r--  2.0 unx     9987 b- defN 24-May-20 18:35 switchboard/cpp/umisb.hpp
--rw-r--r--  2.0 unx     2786 b- defN 24-May-20 18:35 switchboard/cpp/router.cc
--rw-r--r--  2.0 unx     6188 b- defN 24-May-20 18:35 switchboard/cpp/switchboard_pcie.hpp
--rw-r--r--  2.0 unx     2514 b- defN 24-May-20 18:35 switchboard/cpp/switchboard_tlm.hpp
--rw-r--r--  2.0 unx     4477 b- defN 24-May-20 18:35 switchboard/cpp/umilib.h
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard/verilog/common/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard/verilog/sim/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard/verilog/fpga/
--rw-r--r--  2.0 unx     7372 b- defN 24-May-20 18:35 switchboard/verilog/common/uart_xactor.sv
--rw-r--r--  2.0 unx    31459 b- defN 24-May-20 18:35 switchboard/verilog/common/switchboard.vh
--rw-r--r--  2.0 unx     7590 b- defN 24-May-20 18:35 switchboard/verilog/common/umi_gpio.v
--rw-r--r--  2.0 unx     1423 b- defN 24-May-20 18:35 switchboard/verilog/sim/umi_rx_sim.sv
--rw-r--r--  2.0 unx     6424 b- defN 24-May-20 18:35 switchboard/verilog/sim/sb_to_queue_sim.sv
--rw-r--r--  2.0 unx     5670 b- defN 24-May-20 18:35 switchboard/verilog/sim/sb_axi_m.sv
--rw-r--r--  2.0 unx     1902 b- defN 24-May-20 18:35 switchboard/verilog/sim/xyce_intf.sv
--rw-r--r--  2.0 unx     4556 b- defN 24-May-20 18:35 switchboard/verilog/sim/sb_jtag_rbb_sim.sv
--rw-r--r--  2.0 unx     1283 b- defN 24-May-20 18:35 switchboard/verilog/sim/sb_tx_sim.sv
--rw-r--r--  2.0 unx     4577 b- defN 24-May-20 18:35 switchboard/verilog/sim/sb_axil_s.sv
--rw-r--r--  2.0 unx     5504 b- defN 24-May-20 18:35 switchboard/verilog/sim/queue_to_sb_sim.sv
--rw-r--r--  2.0 unx     3310 b- defN 24-May-20 18:35 switchboard/verilog/sim/perf_meas_sim.sv
--rw-r--r--  2.0 unx     2207 b- defN 24-May-20 18:35 switchboard/verilog/sim/sb_clk_gen.sv
--rw-r--r--  2.0 unx     1535 b- defN 24-May-20 18:35 switchboard/verilog/sim/umi_to_queue_sim.sv
--rw-r--r--  2.0 unx     1419 b- defN 24-May-20 18:35 switchboard/verilog/sim/umi_tx_sim.sv
--rw-r--r--  2.0 unx      468 b- defN 24-May-20 18:35 switchboard/verilog/sim/auto_stop_sim.sv
--rw-r--r--  2.0 unx     1506 b- defN 24-May-20 18:35 switchboard/verilog/sim/queue_to_umi_sim.sv
--rw-r--r--  2.0 unx     4577 b- defN 24-May-20 18:35 switchboard/verilog/sim/sb_axil_m.sv
--rw-r--r--  2.0 unx     1286 b- defN 24-May-20 18:35 switchboard/verilog/sim/sb_rx_sim.sv
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard/verilog/fpga/include/
--rw-r--r--  2.0 unx     7821 b- defN 24-May-20 18:35 switchboard/verilog/fpga/sb_rx_fpga.sv
--rw-r--r--  2.0 unx     7608 b- defN 24-May-20 18:35 switchboard/verilog/fpga/sb_tx_fpga.sv
--rw-r--r--  2.0 unx     1005 b- defN 24-May-20 18:35 switchboard/verilog/fpga/memory_fault.sv
--rw-r--r--  2.0 unx     4341 b- defN 24-May-20 18:35 switchboard/verilog/fpga/umi_fpga_queues.sv
--rw-r--r--  2.0 unx    13623 b- defN 24-May-20 18:35 switchboard/verilog/fpga/sb_fpga_queues.sv
--rw-r--r--  2.0 unx     8478 b- defN 24-May-20 18:35 switchboard/verilog/fpga/config_registers.sv
--rw-r--r--  2.0 unx     2061 b- defN 24-May-20 18:35 switchboard/verilog/fpga/axi_reader.sv
--rw-r--r--  2.0 unx     3171 b- defN 24-May-20 18:35 switchboard/verilog/fpga/axi_writer.sv
--rw-r--r--  2.0 unx      272 b- defN 24-May-20 18:35 switchboard/verilog/fpga/include/spsc_queue.vh
--rw-r--r--  2.0 unx      789 b- defN 24-May-20 18:35 switchboard/verilog/fpga/include/sb_queue_regmap.vh
--rw-r--r--  2.0 unx     1103 b- defN 24-May-20 18:35 switchboard/dpi/xyce_dpi.cc
--rw-r--r--  2.0 unx     3469 b- defN 24-May-20 18:35 switchboard/dpi/switchboard_dpi.cc
--rw-r--r--  2.0 unx     4571 b- defN 24-May-20 18:35 switchboard/verilator/testbench.cc
--rw-r--r--  2.0 unx      526 b- defN 24-May-20 18:35 switchboard/verilator/config.vlt
--rw-r--r--  2.0 unx    11038 b- defN 24-May-20 18:35 switchboard/vpi/switchboard_vpi.cc
--rw-r--r--  2.0 unx     4954 b- defN 24-May-20 18:35 switchboard/vpi/xyce_vpi.cc
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard/sc/morty/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-20 18:35 switchboard/sc/sed/
--rw-r--r--  2.0 unx        0 b- defN 24-May-20 18:35 switchboard/sc/__init__.py
--rw-r--r--  2.0 unx        0 b- defN 24-May-20 18:35 switchboard/sc/morty/__init__.py
--rw-r--r--  2.0 unx     1790 b- defN 24-May-20 18:35 switchboard/sc/morty/uniquify.py
--rw-r--r--  2.0 unx      353 b- defN 24-May-20 18:35 switchboard/sc/morty/morty.py
--rw-r--r--  2.0 unx        0 b- defN 24-May-20 18:35 switchboard/sc/sed/__init__.py
--rw-r--r--  2.0 unx     1082 b- defN 24-May-20 18:35 switchboard/sc/sed/remove.py
--rw-r--r--  2.0 unx      238 b- defN 24-May-20 18:35 switchboard/sc/sed/sed.py
-98 files, 1039810 bytes uncompressed, 320481 bytes compressed:  69.2%
+Zip file size: 333926 bytes, number of entries: 98
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard_hw-0.2.3.dist-info/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard_hw.libs/
+-rwxr-xr-x  2.0 unx   603792 b- defN 24-May-24 19:12 _switchboard.cpython-39-x86_64-linux-gnu.so
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard/cpp/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard/verilog/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard/dpi/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard/verilator/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard/vpi/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard/sc/
+-rw-r--r--  2.0 unx      941 b- defN 24-May-24 19:12 switchboard/__init__.py
+-rw-r--r--  2.0 unx     1333 b- defN 24-May-24 19:12 switchboard/test_util.py
+-rw-r--r--  2.0 unx     5598 b- defN 24-May-24 19:12 switchboard/cmdline.py
+-rw-r--r--  2.0 unx      547 b- defN 24-May-24 19:12 switchboard/xyce.py
+-rw-r--r--  2.0 unx    12870 b- defN 24-May-24 19:12 switchboard/axil.py
+-rw-r--r--  2.0 unx    19799 b- defN 24-May-24 19:12 switchboard/axi.py
+-rw-r--r--  2.0 unx    19774 b- defN 24-May-24 19:12 switchboard/autowrap.py
+-rw-r--r--  2.0 unx      311 b- defN 24-May-24 19:12 switchboard/warn.py
+-rw-r--r--  2.0 unx     8247 b- defN 24-May-24 19:12 switchboard/sbtcp.py
+-rw-r--r--  2.0 unx     2341 b- defN 24-May-24 19:12 switchboard/util.py
+-rw-r--r--  2.0 unx     2088 b- defN 24-May-24 19:12 switchboard/icarus.py
+-rw-r--r--  2.0 unx     1701 b- defN 24-May-24 19:12 switchboard/uart_xactor.py
+-rw-r--r--  2.0 unx    26939 b- defN 24-May-24 19:12 switchboard/umi.py
+-rw-r--r--  2.0 unx     5246 b- defN 24-May-24 19:12 switchboard/loopback.py
+-rw-r--r--  2.0 unx    12327 b- defN 24-May-24 19:12 switchboard/network.py
+-rw-r--r--  2.0 unx     1012 b- defN 24-May-24 19:12 switchboard/verilator.py
+-rw-r--r--  2.0 unx     1506 b- defN 24-May-24 19:12 switchboard/switchboard.py
+-rw-r--r--  2.0 unx     3398 b- defN 24-May-24 19:12 switchboard/bitvector.py
+-rw-r--r--  2.0 unx    28459 b- defN 24-May-24 19:12 switchboard/sbdut.py
+-rw-r--r--  2.0 unx     2706 b- defN 24-May-24 19:12 switchboard/gpio.py
+-rw-r--r--  2.0 unx    18067 b- defN 24-May-24 19:12 switchboard/ams.py
+-rw-r--r--  2.0 unx     4047 b- defN 24-May-24 19:12 switchboard/cpp/pciedev.h
+-rw-r--r--  2.0 unx     2376 b- defN 24-May-24 19:12 switchboard/cpp/pagemap.h
+-rw-r--r--  2.0 unx     2351 b- defN 24-May-24 19:12 switchboard/cpp/xyce.hpp
+-rw-r--r--  2.0 unx     6064 b- defN 24-May-24 19:12 switchboard/cpp/switchboard.hpp
+-rw-r--r--  2.0 unx     6479 b- defN 24-May-24 19:12 switchboard/cpp/spsc_queue.h
+-rw-r--r--  2.0 unx     3809 b- defN 24-May-24 19:12 switchboard/cpp/umilib.hpp
+-rw-r--r--  2.0 unx      291 b- defN 24-May-24 19:12 switchboard/cpp/Makefile
+-rw-r--r--  2.0 unx      979 b- defN 24-May-24 19:12 switchboard/cpp/bitutil.h
+-rw-r--r--  2.0 unx     9987 b- defN 24-May-24 19:12 switchboard/cpp/umisb.hpp
+-rw-r--r--  2.0 unx     2786 b- defN 24-May-24 19:12 switchboard/cpp/router.cc
+-rw-r--r--  2.0 unx     6188 b- defN 24-May-24 19:12 switchboard/cpp/switchboard_pcie.hpp
+-rw-r--r--  2.0 unx     2514 b- defN 24-May-24 19:12 switchboard/cpp/switchboard_tlm.hpp
+-rw-r--r--  2.0 unx     4477 b- defN 24-May-24 19:12 switchboard/cpp/umilib.h
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard/verilog/common/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard/verilog/sim/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard/verilog/fpga/
+-rw-r--r--  2.0 unx     7372 b- defN 24-May-24 19:12 switchboard/verilog/common/uart_xactor.sv
+-rw-r--r--  2.0 unx    31459 b- defN 24-May-24 19:12 switchboard/verilog/common/switchboard.vh
+-rw-r--r--  2.0 unx     7590 b- defN 24-May-24 19:12 switchboard/verilog/common/umi_gpio.v
+-rw-r--r--  2.0 unx     1423 b- defN 24-May-24 19:12 switchboard/verilog/sim/umi_rx_sim.sv
+-rw-r--r--  2.0 unx     6424 b- defN 24-May-24 19:12 switchboard/verilog/sim/sb_to_queue_sim.sv
+-rw-r--r--  2.0 unx     5670 b- defN 24-May-24 19:12 switchboard/verilog/sim/sb_axi_m.sv
+-rw-r--r--  2.0 unx     1902 b- defN 24-May-24 19:12 switchboard/verilog/sim/xyce_intf.sv
+-rw-r--r--  2.0 unx     4556 b- defN 24-May-24 19:12 switchboard/verilog/sim/sb_jtag_rbb_sim.sv
+-rw-r--r--  2.0 unx     1283 b- defN 24-May-24 19:12 switchboard/verilog/sim/sb_tx_sim.sv
+-rw-r--r--  2.0 unx     4577 b- defN 24-May-24 19:12 switchboard/verilog/sim/sb_axil_s.sv
+-rw-r--r--  2.0 unx     5504 b- defN 24-May-24 19:12 switchboard/verilog/sim/queue_to_sb_sim.sv
+-rw-r--r--  2.0 unx     3310 b- defN 24-May-24 19:12 switchboard/verilog/sim/perf_meas_sim.sv
+-rw-r--r--  2.0 unx     2207 b- defN 24-May-24 19:12 switchboard/verilog/sim/sb_clk_gen.sv
+-rw-r--r--  2.0 unx     1535 b- defN 24-May-24 19:12 switchboard/verilog/sim/umi_to_queue_sim.sv
+-rw-r--r--  2.0 unx     1419 b- defN 24-May-24 19:12 switchboard/verilog/sim/umi_tx_sim.sv
+-rw-r--r--  2.0 unx      468 b- defN 24-May-24 19:12 switchboard/verilog/sim/auto_stop_sim.sv
+-rw-r--r--  2.0 unx     1506 b- defN 24-May-24 19:12 switchboard/verilog/sim/queue_to_umi_sim.sv
+-rw-r--r--  2.0 unx     4577 b- defN 24-May-24 19:12 switchboard/verilog/sim/sb_axil_m.sv
+-rw-r--r--  2.0 unx     1286 b- defN 24-May-24 19:12 switchboard/verilog/sim/sb_rx_sim.sv
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard/verilog/fpga/include/
+-rw-r--r--  2.0 unx     7821 b- defN 24-May-24 19:12 switchboard/verilog/fpga/sb_rx_fpga.sv
+-rw-r--r--  2.0 unx     7608 b- defN 24-May-24 19:12 switchboard/verilog/fpga/sb_tx_fpga.sv
+-rw-r--r--  2.0 unx     1005 b- defN 24-May-24 19:12 switchboard/verilog/fpga/memory_fault.sv
+-rw-r--r--  2.0 unx     4341 b- defN 24-May-24 19:12 switchboard/verilog/fpga/umi_fpga_queues.sv
+-rw-r--r--  2.0 unx    13623 b- defN 24-May-24 19:12 switchboard/verilog/fpga/sb_fpga_queues.sv
+-rw-r--r--  2.0 unx     8478 b- defN 24-May-24 19:12 switchboard/verilog/fpga/config_registers.sv
+-rw-r--r--  2.0 unx     2061 b- defN 24-May-24 19:12 switchboard/verilog/fpga/axi_reader.sv
+-rw-r--r--  2.0 unx     3171 b- defN 24-May-24 19:12 switchboard/verilog/fpga/axi_writer.sv
+-rw-r--r--  2.0 unx      272 b- defN 24-May-24 19:12 switchboard/verilog/fpga/include/spsc_queue.vh
+-rw-r--r--  2.0 unx      789 b- defN 24-May-24 19:12 switchboard/verilog/fpga/include/sb_queue_regmap.vh
+-rw-r--r--  2.0 unx     1103 b- defN 24-May-24 19:12 switchboard/dpi/xyce_dpi.cc
+-rw-r--r--  2.0 unx     3469 b- defN 24-May-24 19:12 switchboard/dpi/switchboard_dpi.cc
+-rw-r--r--  2.0 unx     4571 b- defN 24-May-24 19:12 switchboard/verilator/testbench.cc
+-rw-r--r--  2.0 unx      526 b- defN 24-May-24 19:12 switchboard/verilator/config.vlt
+-rw-r--r--  2.0 unx    11038 b- defN 24-May-24 19:12 switchboard/vpi/switchboard_vpi.cc
+-rw-r--r--  2.0 unx     4954 b- defN 24-May-24 19:12 switchboard/vpi/xyce_vpi.cc
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard/sc/morty/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-24 19:12 switchboard/sc/sed/
+-rw-r--r--  2.0 unx        0 b- defN 24-May-24 19:12 switchboard/sc/__init__.py
+-rw-r--r--  2.0 unx        0 b- defN 24-May-24 19:12 switchboard/sc/morty/__init__.py
+-rw-r--r--  2.0 unx     1790 b- defN 24-May-24 19:12 switchboard/sc/morty/uniquify.py
+-rw-r--r--  2.0 unx      353 b- defN 24-May-24 19:12 switchboard/sc/morty/morty.py
+-rw-r--r--  2.0 unx        0 b- defN 24-May-24 19:12 switchboard/sc/sed/__init__.py
+-rw-r--r--  2.0 unx     1082 b- defN 24-May-24 19:12 switchboard/sc/sed/remove.py
+-rw-r--r--  2.0 unx      238 b- defN 24-May-24 19:12 switchboard/sc/sed/sed.py
+-rw-r--r--  2.0 unx      148 b- defN 24-May-24 19:12 switchboard_hw-0.2.3.dist-info/WHEEL
+-rw-r--r--  2.0 unx    10766 b- defN 24-May-24 19:12 switchboard_hw-0.2.3.dist-info/LICENSE
+-rw-r--r--  2.0 unx       25 b- defN 24-May-24 19:12 switchboard_hw-0.2.3.dist-info/top_level.txt
+-rw-r--r--  2.0 unx       92 b- defN 24-May-24 19:12 switchboard_hw-0.2.3.dist-info/entry_points.txt
+-rw-rw-r--  2.0 unx     7378 b- defN 24-May-24 19:12 switchboard_hw-0.2.3.dist-info/RECORD
+-rw-r--r--  2.0 unx    18115 b- defN 24-May-24 19:12 switchboard_hw-0.2.3.dist-info/METADATA
+98 files, 1040235 bytes uncompressed, 320564 bytes compressed:  69.2%
```

## zipnote {}

```diff
@@ -1,37 +1,19 @@
-Filename: switchboard_hw-0.2.2.dist-info/
+Filename: switchboard/
 Comment: 
 
-Filename: switchboard/
+Filename: switchboard_hw-0.2.3.dist-info/
 Comment: 
 
 Filename: switchboard_hw.libs/
 Comment: 
 
 Filename: _switchboard.cpython-39-x86_64-linux-gnu.so
 Comment: 
 
-Filename: switchboard_hw-0.2.2.dist-info/WHEEL
-Comment: 
-
-Filename: switchboard_hw-0.2.2.dist-info/LICENSE
-Comment: 
-
-Filename: switchboard_hw-0.2.2.dist-info/top_level.txt
-Comment: 
-
-Filename: switchboard_hw-0.2.2.dist-info/entry_points.txt
-Comment: 
-
-Filename: switchboard_hw-0.2.2.dist-info/RECORD
-Comment: 
-
-Filename: switchboard_hw-0.2.2.dist-info/METADATA
-Comment: 
-
 Filename: switchboard/cpp/
 Comment: 
 
 Filename: switchboard/verilog/
 Comment: 
 
 Filename: switchboard/dpi/
@@ -288,8 +270,26 @@
 
 Filename: switchboard/sc/sed/remove.py
 Comment: 
 
 Filename: switchboard/sc/sed/sed.py
 Comment: 
 
+Filename: switchboard_hw-0.2.3.dist-info/WHEEL
+Comment: 
+
+Filename: switchboard_hw-0.2.3.dist-info/LICENSE
+Comment: 
+
+Filename: switchboard_hw-0.2.3.dist-info/top_level.txt
+Comment: 
+
+Filename: switchboard_hw-0.2.3.dist-info/entry_points.txt
+Comment: 
+
+Filename: switchboard_hw-0.2.3.dist-info/RECORD
+Comment: 
+
+Filename: switchboard_hw-0.2.3.dist-info/METADATA
+Comment: 
+
 Zip file comment:
```

## switchboard/network.py

```diff
@@ -52,27 +52,39 @@
         if cmdline:
             self.args = get_cmdline_args(tool=tool, trace=trace, trace_type=trace_type,
                 frequency=frequency, period=period, fast=fast, max_rate=max_rate,
                 start_delay=start_delay, single_netlist=single_netlist, threads=threads,
                 extra_args=extra_args)
         elif args is not None:
             self.args = args
-        else:
-            self.args = None
 
-        if self.args is not None:
+        if hasattr(self, 'args'):
             trace = self.args.trace
             trace_type = self.args.trace_type
             fast = self.args.fast
             tool = self.args.tool
             frequency = self.args.frequency
             period = self.args.period
             max_rate = self.args.max_rate
             start_delay = self.args.start_delay
             single_netlist = self.args.single_netlist
+        else:
+            # create args object to pass down to SbDut
+            from types import SimpleNamespace
+            self.args = SimpleNamespace(
+                trace=trace,
+                trace_type=trace_type,
+                fast=fast,
+                tool=tool,
+                frequency=frequency,
+                period=period,
+                max_rate=max_rate,
+                start_delay=start_delay,
+                threads=threads
+            )
 
         # save settings
 
         self.tool = tool
         self.trace = trace
         self.trace_type = trace_type
         self.fast = fast
```

## switchboard/sbdut.py

```diff
@@ -248,18 +248,18 @@
             for opt in ['ydir', 'idir']:
                 if not fpga:
                     self.set('option', opt, sb_path() / 'verilog' / 'sim')
                 self.add('option', opt, sb_path() / 'verilog' / 'common')
 
             if trace:
                 self.set('option', 'trace', True)
-                self.set('option', 'define', 'SB_TRACE')
+                self.add('option', 'define', 'SB_TRACE')
 
             if self.trace_type == 'fst':
-                self.set('option', 'define', 'SB_TRACE_FST')
+                self.add('option', 'define', 'SB_TRACE_FST')
 
             if tool == 'icarus':
                 self._configure_icarus()
             else:
                 if module is None:
                     if tool == 'verilator':
                         module = 'siliconcompiler'
```

## Comparing `switchboard_hw-0.2.2.dist-info/LICENSE` & `switchboard_hw-0.2.3.dist-info/LICENSE`

 * *Files identical despite different names*

## Comparing `switchboard_hw-0.2.2.dist-info/RECORD` & `switchboard_hw-0.2.3.dist-info/RECORD`

 * *Files 4% similar despite different names*

```diff
@@ -1,33 +1,27 @@
 _switchboard.cpython-39-x86_64-linux-gnu.so,sha256=HPe7IO3Ag_-bWQ3HHQ7Y1noWB9a3Ty3QK--wqsvfMK8,603792
-switchboard_hw-0.2.2.dist-info/WHEEL,sha256=rY0Y6THYM7EImsHfF-zs67o8pQciAsMw9_YuSvftjrQ,148
-switchboard_hw-0.2.2.dist-info/LICENSE,sha256=2dqsbMlc1IxGnBJVsoUb3HtT1N0kAJnAGF9MBTqSjkw,10766
-switchboard_hw-0.2.2.dist-info/top_level.txt,sha256=hDPbMY9dCMf4f2ObR5n7sLpXJwKaln0h0IvIDd_ufK8,25
-switchboard_hw-0.2.2.dist-info/entry_points.txt,sha256=6IqVCv_W_Wiyuzmje1pemxosVG_P2h35JiHyK0r2I7k,92
-switchboard_hw-0.2.2.dist-info/RECORD,,
-switchboard_hw-0.2.2.dist-info/METADATA,sha256=bztkejc-RGCdipwrNalGL8ySrwi6oTNsK9Aj2Vfq1ko,18115
 switchboard/__init__.py,sha256=934rQoi9b81uBx1cGmM2C6PDTFn8tppRA6B1CNPjA7s,941
 switchboard/test_util.py,sha256=hIC3p4v6sjanwDSUKEt-IjA2OuAkMf7_sxk6Rsp9aVw,1333
 switchboard/cmdline.py,sha256=oQPL3Zo8RZteQSr5kmYlb_kSd4wOwnFjWQMPEdhW-Sc,5598
 switchboard/xyce.py,sha256=sZ02vJn0PujzuIbxZ4lKaoggmQVrBdQjMzZWUNfayuo,547
 switchboard/axil.py,sha256=KNGbqNKdq0Pybzxt1I8KDvIG-bPnFv6B7A2fDHa_0e8,12870
 switchboard/axi.py,sha256=wH-dI2cCH-A8K1QvbE14diBpbbwP3UjCWYwyukD4pvw,19799
 switchboard/autowrap.py,sha256=z4sDMJxbpy5vh8c-ouhgi259_LYto201kYkbFXqpVZY,19774
 switchboard/warn.py,sha256=YLI6T_WrB3mPcASvSqrSa6Nkj5X84HofPm0TOZDS4s8,311
 switchboard/sbtcp.py,sha256=aKMF-kdWP33S9C2V8scAaigTK62pmfAXvp7LdPZ3ixc,8247
 switchboard/util.py,sha256=bE6ZcgbvYGU3agXMH3IO1Y2ZYJIBGWt5cb8z-6kYvSc,2341
 switchboard/icarus.py,sha256=jcxwNUN0Kb3OblY_kw_I41wDRcrPA26zACJWT0-CEYo,2088
 switchboard/uart_xactor.py,sha256=5LEA0lVYo4483wOcSwyCIO26LkHJwloA5LkldrpJwjU,1701
 switchboard/umi.py,sha256=6N3yFnvFmN3jXzsaVUFCluNoj2Xd5xjUVMK0W-PMf_0,26939
 switchboard/loopback.py,sha256=Zx1wBDrXYpUdoV04ru4QG5LfDMy59n91PTeE2eoST88,5246
-switchboard/network.py,sha256=SmIMXzoAzsxzgeMW1v06faxWBj5QCz2opt2k5DBQgsA,11902
+switchboard/network.py,sha256=JhDaYD5Hdkyrcw9q7GFeiixhBYfK9-fqzZHP0KiavVs,12327
 switchboard/verilator.py,sha256=apmqm_a49mSqvBN08lRHrDjmxl-ChU3rgYElq5alzTo,1012
 switchboard/switchboard.py,sha256=DZI1pao3WQEAlPyQxSZPcH57NwM4epPfeuch48vsSLI,1506
 switchboard/bitvector.py,sha256=ER5c-SRIebnDYch_CfTyy0b6Uw5SlYlY2CmKatHoH0M,3398
-switchboard/sbdut.py,sha256=Ur37lus4XF0TvxarK731-GE0TsacNlSLXcXU6OkN4LY,28459
+switchboard/sbdut.py,sha256=rWFk1AgFpORbaRxnfzOUH6LLKmPDby87hvLUn3ZLY_Q,28459
 switchboard/gpio.py,sha256=HReAzzVoiN3MM1Xr7SstkIIr3gdV6n-BZNrdxwdfGrc,2706
 switchboard/ams.py,sha256=6nLQZ2qha5gvaeLHiCxDQCIn2P3lFswnOrYh_HTIOTs,18067
 switchboard/cpp/pciedev.h,sha256=wyLaeCYBjvn8FZi-2JTNqOG2Ko5VR7zBUEmQHJ2_Mrg,4047
 switchboard/cpp/pagemap.h,sha256=AfydFiJNa6buIfOc24bMMhxd_JKL74zwSa8SsY9JIgQ,2376
 switchboard/cpp/xyce.hpp,sha256=pBJ8gEArUoUSL-KoQWYuxCV7y2MrJqozAWxV5g5h2RE,2351
 switchboard/cpp/switchboard.hpp,sha256=Y1fUV7cjRIPgenOe_PWlGLsKGSb4Mr1BZ9-cUKwutKg,6064
 switchboard/cpp/spsc_queue.h,sha256=D2EmoLVLh7fShsoL51eVW29TN7FF5Wq48Yt5_wFdJt0,6479
@@ -77,7 +71,13 @@
 switchboard/sc/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 switchboard/sc/morty/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 switchboard/sc/morty/uniquify.py,sha256=dXYLQeUn_K5WGbNJ79Vfp8DnEKfDPFSOdPiwr3HYyQk,1790
 switchboard/sc/morty/morty.py,sha256=I4ePKQNqigyOzAQk5SACNctnJf2r1mSWoG2qQwBculM,353
 switchboard/sc/sed/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 switchboard/sc/sed/remove.py,sha256=_k6vPMYFEOEOdQkLHUw0-bYiZTV179oT0xzHCxocGpg,1082
 switchboard/sc/sed/sed.py,sha256=2uouVwTAkur-LTbrON31L8Sai-w_SD_L8Va1qs5rxKI,238
+switchboard_hw-0.2.3.dist-info/WHEEL,sha256=rY0Y6THYM7EImsHfF-zs67o8pQciAsMw9_YuSvftjrQ,148
+switchboard_hw-0.2.3.dist-info/LICENSE,sha256=2dqsbMlc1IxGnBJVsoUb3HtT1N0kAJnAGF9MBTqSjkw,10766
+switchboard_hw-0.2.3.dist-info/top_level.txt,sha256=hDPbMY9dCMf4f2ObR5n7sLpXJwKaln0h0IvIDd_ufK8,25
+switchboard_hw-0.2.3.dist-info/entry_points.txt,sha256=6IqVCv_W_Wiyuzmje1pemxosVG_P2h35JiHyK0r2I7k,92
+switchboard_hw-0.2.3.dist-info/RECORD,,
+switchboard_hw-0.2.3.dist-info/METADATA,sha256=phUzgsGU3NP830wokJhI_RbIFLB_xV9kllAlytq4u3E,18115
```

## Comparing `switchboard_hw-0.2.2.dist-info/METADATA` & `switchboard_hw-0.2.3.dist-info/METADATA`

 * *Files 0% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 Metadata-Version: 2.1
 Name: switchboard-hw
-Version: 0.2.2
+Version: 0.2.3
 Summary: A low-latency communication library for RTL simulation and emulation.
 Home-page: https://github.com/zeroasiccorp/switchboard
 Author: Zero ASIC
 License: Apache License 2.0
 Project-URL: Documentation, https://zeroasiccorp.github.io/switchboard/
 Project-URL: Bug Tracker, https://github.com/zeroasiccorp/switchboard/issues
 Requires-Python: >=3.7
```

