/* Includes ------------------------------------------------------------------*/
#include "uart_drv.h"

extern UART_HandleTypeDef huart1;
extern UART_HandleTypeDef huart2;
extern UART_HandleTypeDef huart3;

/* Private macro -------------------------------------------------------------*/
#define USART3_RX_DATA_FRAME_LEN	(18u)    												// ����2����֡����
#define USART3_RX_BUF_LEN       	(USART3_RX_DATA_FRAME_LEN + 6u) // ����2���ջ���������   

#define USART1_RX_BUF_LEN     100
#define USART2_RX_BUF_LEN     100

/* Private variables ---------------------------------------------------------*/
uint8_t usart1_dma_rxbuf[USART1_RX_BUF_LEN];
uint8_t USART2_dma_rxbuf[USART2_RX_BUF_LEN];
uint8_t USART3_dma_rxbuf[2][USART3_RX_BUF_LEN];

/* private functions --------------------------------------------------------*/
static void dma_m0_rxcplt_callback(DMA_HandleTypeDef *hdma);
static void dma_m1_rxcplt_callback(DMA_HandleTypeDef *hdma);
static void uart_rx_idle_callback(UART_HandleTypeDef* huart);
static HAL_StatusTypeDef DMAEx_MultiBufferStart_NoIT(DMA_HandleTypeDef *hdma, \
                                                    uint32_t SrcAddress, \
                                                    uint32_t DstAddress, \
                                                    uint32_t SecondMemAddress, \
                                                    uint32_t DataLength);
static HAL_StatusTypeDef DMA_Start(DMA_HandleTypeDef *hdma, \
																	uint32_t SrcAddress, \
																	uint32_t DstAddress, \
																	uint32_t DataLength);
/* rxData Handler [Weak] functions -------------------------------------------*/
/**
 *	@brief	[__WEAK] ��Ҫ��Potocol Layer��ʵ�־���� USARTX ����Э��
 */
__WEAK void USART1_rxDataHandler(uint8_t *rxBuf)
{	
}

__WEAK void USART2_rxDataHandler(uint8_t *rxBuf)
{
}

__WEAK void USART3_rxDataHandler(uint8_t *rxBuf)
{
}

/* Exported functions --------------------------------------------------------*/
/**
 *  @brief  callback this function when uart interrupt 
 *  @param  uart IRQHandler id
 *  @usage  call in uart handler function USARTx_IRQHandler()
 */
void DRV_UART_IRQHandler(UART_HandleTypeDef *huart)
{
    if( __HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) &&
        __HAL_UART_GET_IT_SOURCE(huart, UART_IT_IDLE))
    {
        uart_rx_idle_callback(huart);
    }
}

/**
 *	@brief	USART1 Initialization
 */
void USART1_Init(void)
{
	__HAL_UART_CLEAR_IDLEFLAG(&huart1);
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
	
	// Enable the DMA transfer for the receiver request
	SET_BIT(huart1.Instance->CR3, USART_CR3_DMAR);	
	
	DMA_Start(huart1.hdmarx, \
			  (uint32_t)&huart1.Instance->DR, \
			  (uint32_t)usart1_dma_rxbuf, \
			  USART1_RX_BUF_LEN);
}

/**
 *	@brief	USART2 Initialization
 */
void USART2_Init(void)
{
	__HAL_UART_CLEAR_IDLEFLAG(&huart2);
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
	
	// Enable the DMA transfer for the receiver request
	SET_BIT(huart2.Instance->CR3, USART_CR3_DMAR);	
	
	DMA_Start(huart2.hdmarx, \
			  (uint32_t)&huart2.Instance->DR, \
			  (uint32_t)USART2_dma_rxbuf, \
			  USART2_RX_BUF_LEN);
}

/**
 *  @brief  USART3 Initialization
 */
void USART3_Init(void)
{
    __HAL_UART_CLEAR_IDLEFLAG(&huart3);
    __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
    
    SET_BIT(huart3.Instance->CR3, USART_CR3_DMAR);    
    
    DMAEx_MultiBufferStart_NoIT(huart3.hdmarx, \
                                (uint32_t)&huart3.Instance->DR, \
                                (uint32_t)USART3_dma_rxbuf[0], \
                                (uint32_t)USART3_dma_rxbuf[1], \
                                USART3_RX_DATA_FRAME_LEN);
}

/* Private functions ---------------------------------------------------------*/
static void dma_m0_rxcplt_callback(DMA_HandleTypeDef *hdma)
{
    hdma->Instance->CR |= (uint32_t)(DMA_SxCR_CT);
    USART3_rxDataHandler(USART3_dma_rxbuf[0]);
}

static void dma_m1_rxcplt_callback(DMA_HandleTypeDef *hdma)
{
    hdma->Instance->CR &= ~(uint32_t)(DMA_SxCR_CT);
    USART3_rxDataHandler(USART3_dma_rxbuf[1]);
}

/**
 *  @brief  clear idle it flag after uart receive a frame data
 *  @param  uart IRQHandler id
 *  @usage  call in DRV_UART_IRQHandler() function
 */
static void uart_rx_idle_callback(UART_HandleTypeDef* huart)
{
    /* clear idle it flag avoid idle interrupt all the time */
    __HAL_UART_CLEAR_IDLEFLAG(huart);    
    /* handle received data in idle interrupt */
    if (huart == &huart3)
    {
        /* clear DMA transfer complete flag */
        __HAL_DMA_DISABLE(huart->hdmarx);
        /* handle dbus data dbus_buf from DMA */
        //uint32_t status = taskENTER_CRITICAL_FROM_ISR();
        if ((USART3_RX_BUF_LEN - huart->hdmarx->Instance->NDTR) == USART3_RX_DATA_FRAME_LEN)
        {
            if(huart->hdmarx->Instance->CR & DMA_SxCR_CT)
                huart->hdmarx->XferM1CpltCallback(huart->hdmarx);
            else
                huart->hdmarx->XferCpltCallback(huart->hdmarx);
        }
        /* restart dma transmission */
        __HAL_DMA_SET_COUNTER(huart->hdmarx, USART3_RX_BUF_LEN);
        __HAL_DMA_ENABLE(huart->hdmarx);      
    }
		else if (huart == &huart1)
		{
			/* clear DMA transfer complete flag */
			__HAL_DMA_DISABLE(huart->hdmarx);
			/* handle dbus data dbus_buf from DMA */
			USART1_rxDataHandler(usart1_dma_rxbuf);
			memset(usart1_dma_rxbuf, 0, USART1_RX_BUF_LEN);
			/* restart dma transmission */	  
			__HAL_DMA_ENABLE(huart->hdmarx);		
		}
		else if (huart == &huart2)
		{
			/* clear DMA transfer complete flag */
			__HAL_DMA_DISABLE(huart->hdmarx);
			/* handle dbus data dbus_buf from DMA */
			USART2_rxDataHandler(USART2_dma_rxbuf);
			memset(USART2_dma_rxbuf, 0, USART2_RX_BUF_LEN);
			/* restart dma transmission */	  
			__HAL_DMA_ENABLE(huart->hdmarx);		
		}
}

/**
 *  @brief  start double buffer dma transfer with no interrupt
 */
static HAL_StatusTypeDef DMAEx_MultiBufferStart_NoIT(DMA_HandleTypeDef *hdma, \
                                                    uint32_t SrcAddress, \
                                                    uint32_t DstAddress, \
                                                    uint32_t SecondMemAddress, \
                                                    uint32_t DataLength)
{
    HAL_StatusTypeDef status = HAL_OK;

    /* Memory-to-memory transfer not supported in double buffering mode */
    if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
    {
        hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
        return HAL_ERROR;
    }   

    /* Set the UART DMA transfer complete callback */
    /* Current memory buffer used is Memory 1 callback */
    hdma->XferCpltCallback   = dma_m0_rxcplt_callback;
    /* Current memory buffer used is Memory 0 callback */
    hdma->XferM1CpltCallback = dma_m1_rxcplt_callback;    

    /* Check callback functions */
    if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback))
    {
			hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
			return HAL_ERROR;
    }
    
    /* Process locked */
    __HAL_LOCK(hdma);
    
    if(HAL_DMA_STATE_READY == hdma->State)
    {    
        /* Change DMA peripheral state */
        hdma->State = HAL_DMA_STATE_BUSY;

        /* Initialize the error code */
        hdma->ErrorCode = HAL_DMA_ERROR_NONE;

        /* Enable the Double buffer mode */
        hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;

        /* Configure DMA Stream destination address */
        hdma->Instance->M1AR = SecondMemAddress;        

        /* Configure DMA Stream data length */
        hdma->Instance->NDTR = DataLength;        
        
        /* Peripheral to Memory */
        if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
        {   
            /* Configure DMA Stream destination address */
            hdma->Instance->PAR = DstAddress;

            /* Configure DMA Stream source address */
            hdma->Instance->M0AR = SrcAddress;
        }
        /* Memory to Peripheral */
        else
        {
            /* Configure DMA Stream source address */
            hdma->Instance->PAR = SrcAddress;

            /* Configure DMA Stream destination address */
            hdma->Instance->M0AR = DstAddress;
        }        
        
        /* Clear TC flags */
        __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
        /* Enable TC interrupts*/
//        hdma->Instance->CR  |= DMA_IT_TC;
        
        /* Enable the peripheral */
        __HAL_DMA_ENABLE(hdma); 
    }
    else
    {
        /* Process unlocked */
        __HAL_UNLOCK(hdma);      

        /* Return error status */
        status = HAL_BUSY;        
    }
    /* Process unlocked */
    __HAL_UNLOCK(hdma);

    return status;     
}

static HAL_StatusTypeDef DMA_Start(DMA_HandleTypeDef *hdma, \
                            uint32_t SrcAddress, \
                            uint32_t DstAddress, \
                            uint32_t DataLength)
{
	HAL_StatusTypeDef status = HAL_OK;
	
	/* Process locked */
	__HAL_LOCK(hdma);
	if(HAL_DMA_STATE_READY == hdma->State)
	{
		/* Change DMA peripheral state */
		hdma->State = HAL_DMA_STATE_BUSY;

		/* Initialize the error code */
		hdma->ErrorCode = HAL_DMA_ERROR_NONE;

		/* Configure the source, destination address and the data length */
		/* Clear DBM bit */
		hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);

		/* Configure DMA Stream data length */
		hdma->Instance->NDTR = DataLength;

		/* Memory to Peripheral */
		if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
		{
			/* Configure DMA Stream destination address */
			hdma->Instance->PAR = DstAddress;

			/* Configure DMA Stream source address */
			hdma->Instance->M0AR = SrcAddress;
		}
		/* Peripheral to Memory */
		else
		{
			/* Configure DMA Stream source address */
			hdma->Instance->PAR = SrcAddress;

			/* Configure DMA Stream destination address */
			hdma->Instance->M0AR = DstAddress;
		}

		/* Enable the Peripheral */
		__HAL_DMA_ENABLE(hdma);
	}
	else
	{
		/* Process unlocked */
		__HAL_UNLOCK(hdma);

		/* Return error status */
		status = HAL_BUSY;
	} 
	return status; 	
}
