// Seed: 1379094166
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_27;
  assign id_18 = id_9++;
  integer id_28;
  wor id_29 = 1'd0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output uwire id_2,
    output tri id_3,
    output wire id_4,
    output supply1 id_5,
    output tri id_6,
    output uwire id_7,
    output tri0 id_8,
    input supply0 id_9,
    output wor id_10,
    input tri1 id_11,
    input supply0 id_12,
    output wor id_13,
    output tri1 id_14,
    input tri1 id_15,
    output uwire id_16,
    output wor id_17,
    input tri0 id_18,
    input tri id_19,
    output tri1 id_20,
    input wire id_21,
    input wire id_22,
    input tri id_23,
    input tri1 id_24,
    output tri0 id_25,
    output supply1 id_26,
    output wire id_27,
    input wire id_28,
    input wire id_29,
    output wor id_30,
    input supply1 id_31,
    output tri id_32,
    input wand id_33,
    output wire id_34,
    output supply1 id_35,
    input supply1 id_36,
    input supply0 id_37,
    output supply1 id_38,
    output wire id_39
    , id_53,
    output supply1 id_40,
    output wor id_41,
    input wire id_42,
    input uwire id_43,
    input supply0 id_44,
    input tri0 id_45,
    output tri0 id_46,
    input wire id_47,
    input wand id_48,
    input wire id_49,
    input tri0 id_50,
    input wand id_51
);
  assign id_32 = 1;
  wire id_54;
  wire id_55;
  module_0(
      id_55,
      id_53,
      id_55,
      id_54,
      id_54,
      id_54,
      id_54,
      id_55,
      id_55,
      id_53,
      id_53,
      id_54,
      id_55,
      id_54,
      id_54,
      id_53,
      id_54,
      id_54,
      id_53,
      id_55,
      id_55,
      id_55,
      id_53,
      id_53,
      id_55,
      id_53
  ); id_56 :
  assert property (@(posedge 1) id_29)
  else $display;
  wire id_57;
  wire id_58;
endmodule
