<annotationInfo>
<annotationInfo>
<item  id="4" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="223" name="p_Result_s" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_s_fu_1892_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="5" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="235" name="trunc_ln" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln_fu_178_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="6" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="235" name="x_l_I_V" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="x_l_I_V_fu_188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="7" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="236" name="trunc_ln731" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln731_fu_192_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="236" name="x_l_FH_V" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="x_l_FH_V_fu_412_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="tmp" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_fu_196_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="zext_ln248" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln248_fu_206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="icmp_ln488" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln488_fu_210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="add_ln248" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln248_fu_216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="p_Result_s_27" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_s_27_fu_222_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="select_ln488" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln488_fu_234_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="select_ln488_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln488_1_fu_242_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="272" name="p_Result_25_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_25_1_fu_250_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="276" name="tmp_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_1_fu_260_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="p_Result_28_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_28_1_fu_268_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="zext_ln488" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln488_fu_278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="icmp_ln488_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln488_1_fu_282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="sub_ln248" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln248_fu_288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="p_Result_30_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_30_1_fu_294_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="291" name="tmp_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_9_fu_306_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="select_ln488_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln488_2_fu_316_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="select_ln488_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln488_3_fu_324_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="276" name="tmp_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_2_fu_332_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="trunc_ln612" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln612_fu_340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="zext_ln488_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln488_1_fu_344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="icmp_ln488_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln488_2_fu_348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="sub_ln248_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln248_1_fu_354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="p_Result_30_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_30_2_fu_360_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="291" name="tmp_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_10_fu_419_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="select_ln488_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln488_4_fu_428_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="select_ln488_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln488_5_fu_372_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="307" name="trunc_ln708_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_1_fu_434_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="zext_ln1494" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln1494_fu_442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_fu_451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="tmp_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_11_fu_380_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="add_ln703_15" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_15_fu_456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_fu_462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_fu_467_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="340" name="sub_ln703" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_fu_473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="tmp_16" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_16_fu_396_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_fu_406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_fu_479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_fu_490_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_1_fu_498_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_2_fu_506_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="302" name="p_Result_34_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_34_1_fu_513_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="307" name="tmp_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_8_fu_523_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="307" name="trunc_ln708_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_3_fu_533_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_fu_541_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_4_fu_545_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="zext_ln1494_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln1494_1_fu_555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_1_fu_559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_1_fu_565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_1_fu_571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_1_fu_577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_1_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_1_fu_589_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="340" name="sub_ln703_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_2_fu_597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_18" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_18_fu_647_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_1_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_5_fu_609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_1_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_1_fu_621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_3_fu_656_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_4_fu_627_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_5_fu_662_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="302" name="p_Result_34_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_34_2_fu_667_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="307" name="tmp_19" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_19_reg_2186" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="307" name="trunc_ln708_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_5_fu_677_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_13_fu_643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_6_fu_684_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="zext_ln1494_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln1494_2_fu_693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_2_fu_697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_2_fu_703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_2_fu_709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_3_fu_714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_2_fu_719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_2_fu_725_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="340" name="sub_ln703_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_4_fu_733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_20" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_20_fu_739_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_2_fu_749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_6_fu_754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_2_fu_760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_2_fu_766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_6_fu_772_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_7_fu_780_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_8_fu_787_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="302" name="p_Result_34_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_34_3_fu_795_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_8_fu_805_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_3_fu_814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_3_fu_820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_3_fu_826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_5_fu_832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_3_fu_838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_3_fu_868_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_21" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_21_fu_873_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_3_fu_844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_7_fu_850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_3_fu_856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_3_fu_862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_9_fu_882_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_10_fu_888_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_11_fu_893_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="302" name="p_Result_34_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_34_4_fu_899_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_s" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_s_fu_909_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_4_fu_920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_4_fu_926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_4_fu_932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_6_fu_938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_4_fu_944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_4_fu_950_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_22" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_22_fu_958_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_4_fu_968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_8_fu_974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_4_fu_980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_4_fu_986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_12_fu_992_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_13_fu_1000_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_14_fu_1008_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="302" name="p_Result_34_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_34_5_fu_1016_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_2_fu_1026_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_5_fu_1035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_5_fu_1041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_11_fu_1047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_5_fu_1053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln331" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln331_fu_1059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="xor_ln331" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln331_fu_1065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="xor_ln703" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln703_fu_1071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="add_ln703_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_5_fu_1077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_6_fu_1083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_5_fu_1089_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_23" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_23_fu_1119_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_5_fu_1097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_15" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_15_fu_1128_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_16" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_16_fu_1134_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_17" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_17_fu_1103_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_18" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_18_fu_1111_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="306" name="tmp_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_3_fu_1141_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="tmp_s" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_s_fu_1151_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_7_fu_1161_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="309" name="mul_FL_V_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="mul_FL_V_6_fu_1170_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_6_fu_1178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_6_fu_1183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_12_fu_1188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_6_fu_1193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_5_fu_1199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1496" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1496_fu_1204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_7_fu_1210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_6_fu_1216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="343" name="sub_ln703_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_7_fu_1222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_5_fu_1228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1498_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_11_fu_1233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="and_ln331" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln331_fu_1238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="or_ln331" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln331_fu_1244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="p_neg_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_neg_6_fu_1250_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_8_fu_1258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="add_ln703_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_7_fu_1264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_8_fu_1269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_6_fu_1274_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_24" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_24_fu_1281_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_fu_1291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_8_fu_1297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_9_fu_1303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_19" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_19_fu_1309_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_20" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_20_fu_1317_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_21" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_21_fu_1325_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_22" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_22_fu_1332_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="306" name="tmp_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_4_fu_1339_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="tmp_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_7_reg_2297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_9_fu_1381_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="309" name="mul_FL_V_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="mul_FL_V_7_fu_1359_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_7_fu_1389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="179" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_7_fu_1394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="180" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_13_fu_1399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_7_fu_1404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_6_fu_1410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1496_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1496_1_fu_1367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_10_fu_1415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_11_fu_1420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="186" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="343" name="sub_ln703_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_9_fu_1426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="187" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_6_fu_1430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1498_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_12_fu_1435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="189" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="and_ln331_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln331_1_fu_1440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="190" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="or_ln331_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln331_1_fu_1445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="191" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="p_neg_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_neg_7_fu_1373_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="192" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_10_fu_1451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="add_ln703_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_9_fu_1456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="194" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_10_fu_1461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="195" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_7_fu_1466_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="196" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_25" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_25_fu_1473_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="197" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_1_fu_1482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="198" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_15" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_15_fu_1488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="199" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_16" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_16_fu_1494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="200" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_23" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_23_fu_1500_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="201" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_24" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_24_fu_1507_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="202" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_25" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_25_fu_1514_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="203" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_26" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_26_fu_1521_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="204" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="306" name="tmp_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_5_fu_1528_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="205" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="tmp_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_12_fu_1538_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="206" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_10_fu_1548_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="207" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="309" name="mul_FL_V_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="mul_FL_V_8_fu_1557_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="208" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_8_fu_1565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="209" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_8_fu_1571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="210" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_14_fu_1577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="211" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_8_fu_1583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="212" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_7_fu_1589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="213" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1496_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1496_2_fu_1595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="214" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_17" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_17_fu_1601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="215" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_12_fu_1607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="216" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="343" name="sub_ln703_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_11_fu_1613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="217" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_7_fu_1619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="218" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1498_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_13_fu_1625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="219" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="and_ln331_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln331_2_fu_1631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="220" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="or_ln331_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln331_2_fu_1637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="221" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="p_neg_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_neg_8_fu_1643_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="222" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_12_fu_1699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="223" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="add_ln703_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_11_fu_1703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="224" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_12_fu_1651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="225" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_8_fu_1657_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="226" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_26" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_26_fu_1708_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="227" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_2_fu_1665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="228" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_18" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_18_fu_1671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="229" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_19" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_19_fu_1677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="230" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_27" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_27_fu_1717_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="231" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_28" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_28_fu_1683_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="232" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_29" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_29_fu_1723_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="233" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_30" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_30_fu_1691_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="234" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="306" name="tmp_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_6_fu_1729_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="235" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="tmp_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_13_fu_1739_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="236" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_11_fu_1749_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="237" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="309" name="mul_FL_V_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="mul_FL_V_9_fu_1758_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="238" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_9_fu_1766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="239" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_9_fu_1771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="240" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_15" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_15_fu_1776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="241" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_9_fu_1782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="242" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_8_fu_1788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="243" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1496_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1496_3_fu_1794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="244" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_20" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_20_fu_1799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="245" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_13_fu_1805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="246" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="343" name="sub_ln703_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_13_fu_1899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="247" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_8_fu_1811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="248" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1498_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_14_fu_1817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="249" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="and_ln331_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln331_3_fu_1823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="250" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="or_ln331_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln331_3_fu_1829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="251" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="p_neg_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_neg_9_fu_1835_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="252" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_14_fu_1843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="253" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="add_ln703_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_13_fu_1849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="254" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_14_fu_1855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="255" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_9_fu_1860_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="256" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_27" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_27_fu_1903_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="257" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_3_fu_1867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="258" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_21" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_21_fu_1873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="259" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_22" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_22_fu_1879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="260" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_31" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_31_fu_1912_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="261" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_32" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_32_fu_1918_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="262" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_33" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_33_fu_1924_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="263" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_34" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_34_fu_1885_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="264" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="306" name="trunc_ln103" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln103_fu_1929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="265" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="309" name="mul_FL_V_s" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="mul_FL_V_s_fu_1933_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="266" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="tmp_28" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_28_fu_1941_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="267" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_12_fu_1949_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="268" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_10_fu_1958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="269" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_10_fu_1963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="270" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_16" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_16_fu_1968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="271" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_10_fu_1974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="272" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_9_fu_1980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="273" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1496_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1496_4_fu_1986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="274" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_23" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_23_fu_1992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="275" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_14_fu_1998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="276" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_29" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_29_fu_2004_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="277" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_4_fu_2014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="278" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_24" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_24_fu_2020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="279" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_25" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_25_fu_2026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="280" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_35" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_35_fu_2032_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="281" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="361" name="zext_ln1192" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln1192_fu_2040_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="282" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="361" name="res_FH_l_V" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="res_FH_l_V_fu_2044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="283" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="362" name="res_FH_V" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="res_FH_V_fu_2050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="284" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="363" name="p_Result_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_1_fu_2056_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="285" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="363" name="res_I_V" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="res_I_V_fu_2064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="286" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="363" name="p_Val2_s" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Val2_s_fu_2069_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="287" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="368" name="tmp_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_14_fu_2076_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="288" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="368" name="r_V" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="r_V_fu_2086_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="289" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="223" name="select_ln98" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln98_fu_2094_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="58" filename="BN/bn.cpp" linenumber="87" name="tmp_37" contextFuncName="bn" moduleName="bn" rtlName="tmp_37_reg_3117" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="68" filename="BN/bn.cpp" linenumber="91" name="zext_ln321" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_fu_657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="69" filename="BN/bn.cpp" linenumber="91" name="trunc_ln321" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln321_fu_686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="70" filename="BN/bn.cpp" linenumber="91" name="add_ln321" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_fu_661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="71" filename="BN/bn.cpp" linenumber="91" name="zext_ln321_1" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_1_fu_690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="75" filename="BN/bn.cpp" linenumber="92" name="add_ln321_1" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_1_fu_666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="76" filename="BN/bn.cpp" linenumber="92" name="zext_ln321_2" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_2_fu_700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="80" filename="BN/bn.cpp" linenumber="93" name="add_ln321_2" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_2_fu_671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="81" filename="BN/bn.cpp" linenumber="93" name="zext_ln321_3" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_3_fu_710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="85" filename="BN/bn.cpp" linenumber="94" name="add_ln321_3" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_3_fu_676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="86" filename="BN/bn.cpp" linenumber="94" name="zext_ln321_4" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_4_fu_720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="90" filename="BN/bn.cpp" linenumber="95" name="add_ln321_4" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_4_fu_681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="91" filename="BN/bn.cpp" linenumber="95" name="zext_ln321_5" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_5_fu_730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="95" filename="BN/bn.cpp" linenumber="96" name="trunc_ln339" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln339_fu_1016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="96" filename="BN/bn.cpp" linenumber="99" name="trunc_ln339_1" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln339_1_fu_1020_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="97" filename="BN/bn.cpp" linenumber="100" name="trunc_ln339_2" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln339_2_fu_1024_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="98" filename="BN/bn.cpp" linenumber="91" name="or_ln91" contextFuncName="bn" moduleName="bn" rtlName="or_ln91_fu_740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="99" filename="BN/bn.cpp" linenumber="91" name="zext_ln321_6" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_6_fu_746_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="100" filename="BN/bn.cpp" linenumber="91" name="add_ln321_5" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_5_fu_750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="101" filename="BN/bn.cpp" linenumber="91" name="zext_ln321_7" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_7_fu_775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="105" filename="BN/bn.cpp" linenumber="92" name="add_ln321_6" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_6_fu_755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="106" filename="BN/bn.cpp" linenumber="92" name="zext_ln321_8" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_8_fu_785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="110" filename="BN/bn.cpp" linenumber="93" name="add_ln321_7" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_7_fu_760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="111" filename="BN/bn.cpp" linenumber="93" name="zext_ln321_9" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_9_fu_795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="115" filename="BN/bn.cpp" linenumber="94" name="add_ln321_8" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_8_fu_765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="116" filename="BN/bn.cpp" linenumber="94" name="zext_ln321_10" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_10_fu_805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="120" filename="BN/bn.cpp" linenumber="95" name="add_ln321_9" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_9_fu_770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="121" filename="BN/bn.cpp" linenumber="95" name="zext_ln321_11" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_11_fu_815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="125" filename="BN/bn.cpp" linenumber="96" name="in_m_1_V" contextFuncName="bn" moduleName="bn" rtlName="in_m_1_V_fu_1036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="126" filename="BN/bn.cpp" linenumber="99" name="moving_mean_m_1_V" contextFuncName="bn" moduleName="bn" rtlName="moving_mean_m_1_V_fu_1040_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="127" filename="BN/bn.cpp" linenumber="100" name="moving_variance_m_1" contextFuncName="bn" moduleName="bn" rtlName="moving_variance_m_1_fu_1044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="128" filename="BN/bn.cpp" linenumber="91" name="or_ln91_1" contextFuncName="bn" moduleName="bn" rtlName="or_ln91_1_fu_825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="129" filename="BN/bn.cpp" linenumber="91" name="zext_ln321_12" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_12_fu_830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="130" filename="BN/bn.cpp" linenumber="91" name="add_ln321_10" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_10_fu_834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="131" filename="BN/bn.cpp" linenumber="91" name="zext_ln321_13" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_13_fu_859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="135" filename="BN/bn.cpp" linenumber="92" name="add_ln321_11" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_11_fu_839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="136" filename="BN/bn.cpp" linenumber="92" name="zext_ln321_14" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_14_fu_869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="140" filename="BN/bn.cpp" linenumber="93" name="add_ln321_12" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_12_fu_844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="141" filename="BN/bn.cpp" linenumber="93" name="zext_ln321_15" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_15_fu_879_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="145" filename="BN/bn.cpp" linenumber="94" name="add_ln321_13" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_13_fu_849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="146" filename="BN/bn.cpp" linenumber="94" name="zext_ln321_16" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_16_fu_889_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="150" filename="BN/bn.cpp" linenumber="95" name="add_ln321_14" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_14_fu_854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="151" filename="BN/bn.cpp" linenumber="95" name="zext_ln321_17" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_17_fu_899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="155" filename="BN/bn.cpp" linenumber="96" name="in_m_2_V" contextFuncName="bn" moduleName="bn" rtlName="in_m_2_V_fu_1226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="156" filename="BN/bn.cpp" linenumber="99" name="moving_mean_m_2_V" contextFuncName="bn" moduleName="bn" rtlName="moving_mean_m_2_V_fu_1230_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="157" filename="BN/bn.cpp" linenumber="100" name="moving_variance_m_2" contextFuncName="bn" moduleName="bn" rtlName="moving_variance_m_2_fu_1234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="158" filename="BN/bn.cpp" linenumber="91" name="or_ln91_2" contextFuncName="bn" moduleName="bn" rtlName="or_ln91_2_fu_909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="159" filename="BN/bn.cpp" linenumber="91" name="zext_ln321_18" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_18_fu_914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="160" filename="BN/bn.cpp" linenumber="91" name="add_ln321_15" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_15_fu_918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="161" filename="BN/bn.cpp" linenumber="91" name="zext_ln321_19" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_19_fu_966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="165" filename="BN/bn.cpp" linenumber="92" name="add_ln321_16" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_16_fu_923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="166" filename="BN/bn.cpp" linenumber="92" name="zext_ln321_20" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_20_fu_976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="170" filename="BN/bn.cpp" linenumber="93" name="add_ln321_17" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_17_fu_928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="171" filename="BN/bn.cpp" linenumber="93" name="zext_ln321_21" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_21_fu_986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="175" filename="BN/bn.cpp" linenumber="94" name="add_ln321_18" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_18_fu_933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="176" filename="BN/bn.cpp" linenumber="94" name="zext_ln321_22" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_22_fu_996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="180" filename="BN/bn.cpp" linenumber="95" name="add_ln321_19" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_19_fu_938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="181" filename="BN/bn.cpp" linenumber="95" name="zext_ln321_23" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_23_fu_1006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="185" filename="BN/bn.cpp" linenumber="96" name="in_m_3_V" contextFuncName="bn" moduleName="bn" rtlName="in_m_3_V_fu_1416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="186" filename="BN/bn.cpp" linenumber="99" name="moving_mean_m_3_V" contextFuncName="bn" moduleName="bn" rtlName="moving_mean_m_3_V_fu_1420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="187" filename="BN/bn.cpp" linenumber="100" name="moving_variance_m_3" contextFuncName="bn" moduleName="bn" rtlName="moving_variance_m_3_fu_1424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="188" filename="BN/bn.cpp" linenumber="104" name="sext_ln703" contextFuncName="bn" moduleName="bn" rtlName="sext_ln703_fu_1048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="189" filename="BN/bn.cpp" linenumber="104" name="add_ln1192" contextFuncName="bn" moduleName="bn" rtlName="add_ln1192_fu_1051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="190" filename="BN/bn.cpp" linenumber="104" name="tmp_38" contextFuncName="bn" moduleName="bn" rtlName="tmp_38_fu_1057_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="191" filename="BN/bn.cpp" linenumber="104" name="add_ln703" contextFuncName="bn" moduleName="bn" rtlName="add_ln703_fu_1065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="192" filename="BN/bn.cpp" linenumber="104" name="tmp_39" contextFuncName="bn" moduleName="bn" rtlName="tmp_39_fu_1070_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="193" filename="BN/bn.cpp" linenumber="104" name="xor_ln786" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_fu_1078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="194" filename="BN/bn.cpp" linenumber="104" name="and_ln786" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_fu_1084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="195" filename="BN/bn.cpp" linenumber="104" name="xor_ln340_4" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_4_fu_1090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="196" filename="BN/bn.cpp" linenumber="104" name="xor_ln340" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_fu_1096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="197" filename="BN/bn.cpp" linenumber="104" name="or_ln340" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_fu_1102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="198" filename="BN/bn.cpp" linenumber="104" name="select_ln340" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_fu_1108_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="199" filename="BN/bn.cpp" linenumber="104" name="select_ln388" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_fu_1116_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="200" filename="BN/bn.cpp" linenumber="104" name="x_V" contextFuncName="bn" moduleName="bn" rtlName="x_V_fu_1124_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="201" filename="BN/bn.cpp" linenumber="105" name="sext_ln703_1" contextFuncName="bn" moduleName="bn" rtlName="sext_ln703_1_fu_1132_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="202" filename="BN/bn.cpp" linenumber="105" name="sext_ln703_2" contextFuncName="bn" moduleName="bn" rtlName="sext_ln703_2_fu_1135_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="203" filename="BN/bn.cpp" linenumber="105" name="sub_ln1193" contextFuncName="bn" moduleName="bn" rtlName="sub_ln1193_fu_1138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="204" filename="BN/bn.cpp" linenumber="105" name="tmp_40" contextFuncName="bn" moduleName="bn" rtlName="tmp_40_fu_1144_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="205" filename="BN/bn.cpp" linenumber="105" name="trunc_ln703" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln703_fu_1152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="206" filename="BN/bn.cpp" linenumber="105" name="tmp_41" contextFuncName="bn" moduleName="bn" rtlName="tmp_41_fu_1156_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="207" filename="BN/bn.cpp" linenumber="105" name="xor_ln786_1" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_1_fu_1164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="208" filename="BN/bn.cpp" linenumber="105" name="and_ln786_4" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_4_fu_1170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="209" filename="BN/bn.cpp" linenumber="105" name="xor_ln340_7" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_7_fu_1176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="210" filename="BN/bn.cpp" linenumber="105" name="xor_ln340_1" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_1_fu_1182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="211" filename="BN/bn.cpp" linenumber="105" name="or_ln340_1" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_1_fu_1188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="212" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h" linenumber="1268" name="x_sqrt_V" contextFuncName="sqrt&lt;16, 6&gt;" moduleName="bn" rtlName="grp_sqrt_fixed_16_6_s_fu_556" latency="8" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="213" filename="BN/bn.cpp" linenumber="107" name="trunc_ln1118" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln1118_fu_1028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="215" filename="BN/bn.cpp" linenumber="107" name="zext_ln1118" contextFuncName="bn" moduleName="bn" rtlName="mul_ln1118_fu_3021_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="216" filename="BN/bn.cpp" linenumber="107" name="mul_ln1118" contextFuncName="bn" moduleName="bn" rtlName="bn_mul_mul_13ns_1bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="218" filename="BN/bn.cpp" linenumber="105" name="select_ln340_2" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_2_fu_1194_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="219" filename="BN/bn.cpp" linenumber="105" name="select_ln388_1" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_1_fu_1202_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="220" filename="BN/bn.cpp" linenumber="105" name="select_ln340_3" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_3_fu_1210_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="222" filename="BN/bn.cpp" linenumber="107" name="mul_ln1118_1" contextFuncName="bn" moduleName="bn" rtlName="mul_ln1118_1_fu_1789_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="32" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="223" filename="BN/bn.cpp" linenumber="107" name="sext_ln727" contextFuncName="bn" moduleName="bn" rtlName="sext_ln727_fu_1814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="224" filename="BN/bn.cpp" linenumber="107" name="trunc_ln728" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln728_fu_1032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="225" filename="BN/bn.cpp" linenumber="107" name="shl_ln" contextFuncName="bn" moduleName="bn" rtlName="shl_ln_fu_1817_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="226" filename="BN/bn.cpp" linenumber="107" name="sext_ln728" contextFuncName="bn" moduleName="bn" rtlName="sext_ln728_fu_1824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="227" filename="BN/bn.cpp" linenumber="107" name="trunc_ln1192" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln1192_fu_1795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="228" filename="BN/bn.cpp" linenumber="107" name="sext_ln1192" contextFuncName="bn" moduleName="bn" rtlName="sext_ln1192_fu_1828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="229" filename="BN/bn.cpp" linenumber="107" name="add_ln1192_1" contextFuncName="bn" moduleName="bn" rtlName="add_ln1192_1_fu_1832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="230" filename="BN/bn.cpp" linenumber="107" name="add_ln1192_8" contextFuncName="bn" moduleName="bn" rtlName="add_ln1192_8_fu_1838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="44" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="231" filename="BN/bn.cpp" linenumber="107" name="tmp_42" contextFuncName="bn" moduleName="bn" rtlName="tmp_42_reg_3556" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="232" filename="BN/bn.cpp" linenumber="107" name="trunc_ln4" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln4_fu_1851_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="233" filename="BN/bn.cpp" linenumber="107" name="tmp_43" contextFuncName="bn" moduleName="bn" rtlName="tmp_43_fu_1861_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="234" filename="BN/bn.cpp" linenumber="107" name="tmp_44" contextFuncName="bn" moduleName="bn" rtlName="tmp_44_reg_3546" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="235" filename="BN/bn.cpp" linenumber="107" name="zext_ln415" contextFuncName="bn" moduleName="bn" rtlName="zext_ln415_fu_1869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="236" filename="BN/bn.cpp" linenumber="107" name="add_ln415" contextFuncName="bn" moduleName="bn" rtlName="add_ln415_fu_1872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="237" filename="BN/bn.cpp" linenumber="107" name="tmp_45" contextFuncName="bn" moduleName="bn" rtlName="tmp_45_fu_1878_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="238" filename="BN/bn.cpp" linenumber="107" name="xor_ln416" contextFuncName="bn" moduleName="bn" rtlName="xor_ln416_fu_1886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="239" filename="BN/bn.cpp" linenumber="107" name="and_ln416" contextFuncName="bn" moduleName="bn" rtlName="and_ln416_fu_1892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="240" filename="BN/bn.cpp" linenumber="107" name="tmp_46" contextFuncName="bn" moduleName="bn" rtlName="tmp_46_reg_3574" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="241" filename="BN/bn.cpp" linenumber="107" name="tmp_1" contextFuncName="bn" moduleName="bn" rtlName="tmp_1_fu_1906_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="242" filename="BN/bn.cpp" linenumber="107" name="icmp_ln879" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln879_fu_1916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="243" filename="BN/bn.cpp" linenumber="107" name="tmp_2" contextFuncName="bn" moduleName="bn" rtlName="tmp_2_fu_1922_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="244" filename="BN/bn.cpp" linenumber="107" name="icmp_ln879_1" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln879_1_fu_1932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="245" filename="BN/bn.cpp" linenumber="107" name="icmp_ln768" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln768_fu_1938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="246" filename="BN/bn.cpp" linenumber="107" name="select_ln777" contextFuncName="bn" moduleName="bn" rtlName="select_ln777_fu_2009_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="247" filename="BN/bn.cpp" linenumber="107" name="tmp_47" contextFuncName="bn" moduleName="bn" rtlName="tmp_47_fu_1944_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="248" filename="BN/bn.cpp" linenumber="107" name="xor_ln779" contextFuncName="bn" moduleName="bn" rtlName="xor_ln779_fu_1952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="249" filename="BN/bn.cpp" linenumber="107" name="and_ln779" contextFuncName="bn" moduleName="bn" rtlName="and_ln779_fu_1958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="250" filename="BN/bn.cpp" linenumber="107" name="select_ln416" contextFuncName="bn" moduleName="bn" rtlName="select_ln416_fu_1964_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="251" filename="BN/bn.cpp" linenumber="107" name="and_ln781" contextFuncName="bn" moduleName="bn" rtlName="and_ln781_fu_2014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="252" filename="BN/bn.cpp" linenumber="107" name="xor_ln785" contextFuncName="bn" moduleName="bn" rtlName="xor_ln785_fu_2018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="253" filename="BN/bn.cpp" linenumber="107" name="or_ln785" contextFuncName="bn" moduleName="bn" rtlName="or_ln785_fu_2024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="254" filename="BN/bn.cpp" linenumber="107" name="xor_ln785_1" contextFuncName="bn" moduleName="bn" rtlName="xor_ln785_1_fu_2029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="255" filename="BN/bn.cpp" linenumber="107" name="and_ln785" contextFuncName="bn" moduleName="bn" rtlName="and_ln785_fu_2034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="256" filename="BN/bn.cpp" linenumber="107" name="and_ln786_5" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_5_fu_1972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="257" filename="BN/bn.cpp" linenumber="107" name="or_ln786" contextFuncName="bn" moduleName="bn" rtlName="or_ln786_fu_2040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="258" filename="BN/bn.cpp" linenumber="107" name="xor_ln786_2" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_2_fu_2045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="259" filename="BN/bn.cpp" linenumber="107" name="and_ln786_6" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_6_fu_2051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="260" filename="BN/bn.cpp" linenumber="107" name="or_ln340_2" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_2_fu_2056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="261" filename="BN/bn.cpp" linenumber="107" name="or_ln340_3" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_3_fu_2062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="262" filename="BN/bn.cpp" linenumber="107" name="or_ln340_4" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_4_fu_2067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="263" filename="BN/bn.cpp" linenumber="107" name="select_ln340_4" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_4_fu_2073_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="264" filename="BN/bn.cpp" linenumber="107" name="select_ln388_2" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_2_fu_2080_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="265" filename="BN/bn.cpp" linenumber="107" name="result_0_V" contextFuncName="bn" moduleName="bn" rtlName="result_0_V_fu_2087_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="266" filename="BN/bn.cpp" linenumber="104" name="sext_ln703_3" contextFuncName="bn" moduleName="bn" rtlName="sext_ln703_3_fu_1238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="267" filename="BN/bn.cpp" linenumber="104" name="add_ln1192_2" contextFuncName="bn" moduleName="bn" rtlName="add_ln1192_2_fu_1241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="268" filename="BN/bn.cpp" linenumber="104" name="tmp_48" contextFuncName="bn" moduleName="bn" rtlName="tmp_48_fu_1247_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="269" filename="BN/bn.cpp" linenumber="104" name="add_ln703_18" contextFuncName="bn" moduleName="bn" rtlName="add_ln703_18_fu_1255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="270" filename="BN/bn.cpp" linenumber="104" name="tmp_49" contextFuncName="bn" moduleName="bn" rtlName="tmp_49_fu_1260_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="271" filename="BN/bn.cpp" linenumber="104" name="xor_ln786_4" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_4_fu_1268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="272" filename="BN/bn.cpp" linenumber="104" name="and_ln786_7" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_7_fu_1274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="273" filename="BN/bn.cpp" linenumber="104" name="xor_ln340_9" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_9_fu_1280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="274" filename="BN/bn.cpp" linenumber="104" name="xor_ln340_5" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_5_fu_1286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="275" filename="BN/bn.cpp" linenumber="104" name="or_ln340_5" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_5_fu_1292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="276" filename="BN/bn.cpp" linenumber="104" name="select_ln340_5" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_5_fu_1298_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="277" filename="BN/bn.cpp" linenumber="104" name="select_ln388_3" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_3_fu_1306_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="278" filename="BN/bn.cpp" linenumber="104" name="x_V_1" contextFuncName="bn" moduleName="bn" rtlName="x_V_1_fu_1314_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="279" filename="BN/bn.cpp" linenumber="105" name="sext_ln703_4" contextFuncName="bn" moduleName="bn" rtlName="sext_ln703_4_fu_1322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="280" filename="BN/bn.cpp" linenumber="105" name="sext_ln703_5" contextFuncName="bn" moduleName="bn" rtlName="sext_ln703_5_fu_1325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="281" filename="BN/bn.cpp" linenumber="105" name="sub_ln1193_1" contextFuncName="bn" moduleName="bn" rtlName="sub_ln1193_1_fu_1328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="282" filename="BN/bn.cpp" linenumber="105" name="tmp_50" contextFuncName="bn" moduleName="bn" rtlName="tmp_50_fu_1334_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="283" filename="BN/bn.cpp" linenumber="105" name="trunc_ln703_1" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln703_1_fu_1342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="284" filename="BN/bn.cpp" linenumber="105" name="tmp_51" contextFuncName="bn" moduleName="bn" rtlName="tmp_51_fu_1346_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="285" filename="BN/bn.cpp" linenumber="105" name="xor_ln786_5" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_5_fu_1354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="286" filename="BN/bn.cpp" linenumber="105" name="and_ln786_8" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_8_fu_1360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="287" filename="BN/bn.cpp" linenumber="105" name="xor_ln340_11" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_11_fu_1366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="288" filename="BN/bn.cpp" linenumber="105" name="xor_ln340_6" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_6_fu_1372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="289" filename="BN/bn.cpp" linenumber="105" name="or_ln340_6" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_6_fu_1378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="290" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h" linenumber="1268" name="x_sqrt_V_1" contextFuncName="sqrt&lt;16, 6&gt;" moduleName="bn" rtlName="grp_sqrt_fixed_16_6_s_fu_556" latency="8" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="291" filename="BN/bn.cpp" linenumber="107" name="trunc_ln1118_1" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln1118_1_fu_1218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="293" filename="BN/bn.cpp" linenumber="107" name="zext_ln1118_1" contextFuncName="bn" moduleName="bn" rtlName="mul_ln1118_2_fu_3027_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="294" filename="BN/bn.cpp" linenumber="107" name="mul_ln1118_2" contextFuncName="bn" moduleName="bn" rtlName="bn_mul_mul_13ns_1bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="296" filename="BN/bn.cpp" linenumber="105" name="select_ln340_13" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_13_fu_1384_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="297" filename="BN/bn.cpp" linenumber="105" name="select_ln388_4" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_4_fu_1392_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="298" filename="BN/bn.cpp" linenumber="105" name="select_ln340_14" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_14_fu_1400_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="300" filename="BN/bn.cpp" linenumber="107" name="mul_ln1118_3" contextFuncName="bn" moduleName="bn" rtlName="mul_ln1118_3_fu_1984_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="32" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="301" filename="BN/bn.cpp" linenumber="107" name="sext_ln727_1" contextFuncName="bn" moduleName="bn" rtlName="sext_ln727_1_fu_2095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="302" filename="BN/bn.cpp" linenumber="107" name="trunc_ln728_1" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln728_1_fu_1222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="303" filename="BN/bn.cpp" linenumber="107" name="shl_ln728_1" contextFuncName="bn" moduleName="bn" rtlName="shl_ln728_1_fu_2098_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="304" filename="BN/bn.cpp" linenumber="107" name="sext_ln728_1" contextFuncName="bn" moduleName="bn" rtlName="sext_ln728_1_fu_2105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="305" filename="BN/bn.cpp" linenumber="107" name="trunc_ln1192_1" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln1192_1_fu_1990_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="306" filename="BN/bn.cpp" linenumber="107" name="sext_ln1192_1" contextFuncName="bn" moduleName="bn" rtlName="sext_ln1192_1_fu_2109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="307" filename="BN/bn.cpp" linenumber="107" name="add_ln1192_3" contextFuncName="bn" moduleName="bn" rtlName="add_ln1192_3_fu_2113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="308" filename="BN/bn.cpp" linenumber="107" name="add_ln1192_9" contextFuncName="bn" moduleName="bn" rtlName="add_ln1192_9_fu_2119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="44" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="309" filename="BN/bn.cpp" linenumber="107" name="tmp_52" contextFuncName="bn" moduleName="bn" rtlName="tmp_52_reg_3621" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="310" filename="BN/bn.cpp" linenumber="107" name="trunc_ln708_s" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln708_s_fu_2132_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="311" filename="BN/bn.cpp" linenumber="107" name="tmp_53" contextFuncName="bn" moduleName="bn" rtlName="tmp_53_fu_2142_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="312" filename="BN/bn.cpp" linenumber="107" name="tmp_54" contextFuncName="bn" moduleName="bn" rtlName="tmp_54_reg_3606" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="313" filename="BN/bn.cpp" linenumber="107" name="zext_ln415_1" contextFuncName="bn" moduleName="bn" rtlName="zext_ln415_1_fu_2150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="314" filename="BN/bn.cpp" linenumber="107" name="add_ln415_1" contextFuncName="bn" moduleName="bn" rtlName="add_ln415_1_fu_2153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="315" filename="BN/bn.cpp" linenumber="107" name="tmp_55" contextFuncName="bn" moduleName="bn" rtlName="tmp_55_fu_2159_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="316" filename="BN/bn.cpp" linenumber="107" name="xor_ln416_1" contextFuncName="bn" moduleName="bn" rtlName="xor_ln416_1_fu_2167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="317" filename="BN/bn.cpp" linenumber="107" name="and_ln416_1" contextFuncName="bn" moduleName="bn" rtlName="and_ln416_1_fu_2173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="318" filename="BN/bn.cpp" linenumber="107" name="tmp_56" contextFuncName="bn" moduleName="bn" rtlName="tmp_56_reg_3639" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="319" filename="BN/bn.cpp" linenumber="107" name="tmp_3" contextFuncName="bn" moduleName="bn" rtlName="tmp_3_fu_2187_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="320" filename="BN/bn.cpp" linenumber="107" name="icmp_ln879_2" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln879_2_fu_2197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="321" filename="BN/bn.cpp" linenumber="107" name="tmp_4" contextFuncName="bn" moduleName="bn" rtlName="tmp_4_fu_2203_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="322" filename="BN/bn.cpp" linenumber="107" name="icmp_ln879_3" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln879_3_fu_2213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="323" filename="BN/bn.cpp" linenumber="107" name="icmp_ln768_1" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln768_1_fu_2219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="324" filename="BN/bn.cpp" linenumber="107" name="select_ln777_1" contextFuncName="bn" moduleName="bn" rtlName="select_ln777_1_fu_2303_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="325" filename="BN/bn.cpp" linenumber="107" name="tmp_57" contextFuncName="bn" moduleName="bn" rtlName="tmp_57_fu_2225_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="326" filename="BN/bn.cpp" linenumber="107" name="xor_ln779_1" contextFuncName="bn" moduleName="bn" rtlName="xor_ln779_1_fu_2233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="327" filename="BN/bn.cpp" linenumber="107" name="and_ln779_1" contextFuncName="bn" moduleName="bn" rtlName="and_ln779_1_fu_2239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="328" filename="BN/bn.cpp" linenumber="107" name="select_ln416_1" contextFuncName="bn" moduleName="bn" rtlName="select_ln416_1_fu_2245_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="329" filename="BN/bn.cpp" linenumber="107" name="and_ln781_1" contextFuncName="bn" moduleName="bn" rtlName="and_ln781_1_fu_2308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="330" filename="BN/bn.cpp" linenumber="107" name="xor_ln785_2" contextFuncName="bn" moduleName="bn" rtlName="xor_ln785_2_fu_2312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="331" filename="BN/bn.cpp" linenumber="107" name="or_ln785_1" contextFuncName="bn" moduleName="bn" rtlName="or_ln785_1_fu_2318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="332" filename="BN/bn.cpp" linenumber="107" name="xor_ln785_3" contextFuncName="bn" moduleName="bn" rtlName="xor_ln785_3_fu_2323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="333" filename="BN/bn.cpp" linenumber="107" name="and_ln785_1" contextFuncName="bn" moduleName="bn" rtlName="and_ln785_1_fu_2328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="334" filename="BN/bn.cpp" linenumber="107" name="and_ln786_1" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_1_fu_2253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="335" filename="BN/bn.cpp" linenumber="107" name="or_ln786_1" contextFuncName="bn" moduleName="bn" rtlName="or_ln786_1_fu_2334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="336" filename="BN/bn.cpp" linenumber="107" name="xor_ln786_6" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_6_fu_2339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="337" filename="BN/bn.cpp" linenumber="107" name="and_ln786_9" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_9_fu_2345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="338" filename="BN/bn.cpp" linenumber="107" name="or_ln340_7" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_7_fu_2350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="339" filename="BN/bn.cpp" linenumber="107" name="or_ln340_8" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_8_fu_2356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="340" filename="BN/bn.cpp" linenumber="107" name="or_ln340_9" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_9_fu_2361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="341" filename="BN/bn.cpp" linenumber="107" name="select_ln340_7" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_7_fu_2367_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="342" filename="BN/bn.cpp" linenumber="107" name="select_ln388_5" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_5_fu_2374_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="343" filename="BN/bn.cpp" linenumber="107" name="result_1_V" contextFuncName="bn" moduleName="bn" rtlName="result_1_V_fu_2381_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="344" filename="BN/bn.cpp" linenumber="104" name="sext_ln703_6" contextFuncName="bn" moduleName="bn" rtlName="sext_ln703_6_fu_1428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="345" filename="BN/bn.cpp" linenumber="104" name="add_ln1192_4" contextFuncName="bn" moduleName="bn" rtlName="add_ln1192_4_fu_1431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="346" filename="BN/bn.cpp" linenumber="104" name="tmp_58" contextFuncName="bn" moduleName="bn" rtlName="tmp_58_fu_1437_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="347" filename="BN/bn.cpp" linenumber="104" name="add_ln703_19" contextFuncName="bn" moduleName="bn" rtlName="add_ln703_19_fu_1445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="348" filename="BN/bn.cpp" linenumber="104" name="tmp_59" contextFuncName="bn" moduleName="bn" rtlName="tmp_59_fu_1450_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="349" filename="BN/bn.cpp" linenumber="104" name="xor_ln786_7" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_7_fu_1458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="350" filename="BN/bn.cpp" linenumber="104" name="and_ln786_10" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_10_fu_1464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="351" filename="BN/bn.cpp" linenumber="104" name="xor_ln340_12" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_12_fu_1470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="352" filename="BN/bn.cpp" linenumber="104" name="xor_ln340_8" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_8_fu_1476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="353" filename="BN/bn.cpp" linenumber="104" name="or_ln340_10" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_10_fu_1482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="354" filename="BN/bn.cpp" linenumber="104" name="select_ln340_8" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_8_fu_1488_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="355" filename="BN/bn.cpp" linenumber="104" name="select_ln388_6" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_6_fu_1496_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="356" filename="BN/bn.cpp" linenumber="104" name="x_V_2" contextFuncName="bn" moduleName="bn" rtlName="x_V_2_fu_1504_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="357" filename="BN/bn.cpp" linenumber="105" name="sext_ln703_7" contextFuncName="bn" moduleName="bn" rtlName="sext_ln703_7_fu_1512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="358" filename="BN/bn.cpp" linenumber="105" name="sext_ln703_8" contextFuncName="bn" moduleName="bn" rtlName="sext_ln703_8_fu_1515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="359" filename="BN/bn.cpp" linenumber="105" name="sub_ln1193_2" contextFuncName="bn" moduleName="bn" rtlName="sub_ln1193_2_fu_1518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="360" filename="BN/bn.cpp" linenumber="105" name="tmp_60" contextFuncName="bn" moduleName="bn" rtlName="tmp_60_fu_1524_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="361" filename="BN/bn.cpp" linenumber="105" name="trunc_ln703_2" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln703_2_fu_1532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="362" filename="BN/bn.cpp" linenumber="105" name="tmp_61" contextFuncName="bn" moduleName="bn" rtlName="tmp_61_fu_1536_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="363" filename="BN/bn.cpp" linenumber="105" name="xor_ln786_8" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_8_fu_1544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="364" filename="BN/bn.cpp" linenumber="105" name="and_ln786_11" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_11_fu_1550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="365" filename="BN/bn.cpp" linenumber="105" name="xor_ln340_13" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_13_fu_1556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="366" filename="BN/bn.cpp" linenumber="105" name="xor_ln340_2" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_2_fu_1562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="367" filename="BN/bn.cpp" linenumber="105" name="or_ln340_11" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_11_fu_1568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="368" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h" linenumber="1268" name="x_sqrt_V_2" contextFuncName="sqrt&lt;16, 6&gt;" moduleName="bn" rtlName="grp_sqrt_fixed_16_6_s_fu_556" latency="8" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="369" filename="BN/bn.cpp" linenumber="107" name="trunc_ln1118_2" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln1118_2_fu_1408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="371" filename="BN/bn.cpp" linenumber="107" name="zext_ln1118_2" contextFuncName="bn" moduleName="bn" rtlName="mul_ln1118_4_fu_3033_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="372" filename="BN/bn.cpp" linenumber="107" name="mul_ln1118_4" contextFuncName="bn" moduleName="bn" rtlName="bn_mul_mul_13ns_1bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="374" filename="BN/bn.cpp" linenumber="105" name="select_ln340_17" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_17_fu_1574_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="375" filename="BN/bn.cpp" linenumber="105" name="select_ln388_7" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_7_fu_1582_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="376" filename="BN/bn.cpp" linenumber="105" name="select_ln340_18" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_18_fu_1590_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="378" filename="BN/bn.cpp" linenumber="107" name="mul_ln1118_5" contextFuncName="bn" moduleName="bn" rtlName="mul_ln1118_5_fu_2265_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="32" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="379" filename="BN/bn.cpp" linenumber="107" name="sext_ln727_2" contextFuncName="bn" moduleName="bn" rtlName="sext_ln727_2_fu_2389_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="380" filename="BN/bn.cpp" linenumber="107" name="trunc_ln728_2" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln728_2_fu_1412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="381" filename="BN/bn.cpp" linenumber="107" name="shl_ln728_2" contextFuncName="bn" moduleName="bn" rtlName="shl_ln728_2_fu_2392_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="382" filename="BN/bn.cpp" linenumber="107" name="sext_ln728_2" contextFuncName="bn" moduleName="bn" rtlName="sext_ln728_2_fu_2399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="383" filename="BN/bn.cpp" linenumber="107" name="trunc_ln1192_2" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln1192_2_fu_2271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="384" filename="BN/bn.cpp" linenumber="107" name="sext_ln1192_2" contextFuncName="bn" moduleName="bn" rtlName="sext_ln1192_2_fu_2403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="385" filename="BN/bn.cpp" linenumber="107" name="add_ln1192_5" contextFuncName="bn" moduleName="bn" rtlName="add_ln1192_5_fu_2407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="386" filename="BN/bn.cpp" linenumber="107" name="add_ln1192_10" contextFuncName="bn" moduleName="bn" rtlName="add_ln1192_10_fu_2413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="44" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="387" filename="BN/bn.cpp" linenumber="107" name="tmp_62" contextFuncName="bn" moduleName="bn" rtlName="tmp_62_reg_3692" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="388" filename="BN/bn.cpp" linenumber="107" name="trunc_ln708_13" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln708_13_fu_2426_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="389" filename="BN/bn.cpp" linenumber="107" name="tmp_63" contextFuncName="bn" moduleName="bn" rtlName="tmp_63_fu_2436_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="390" filename="BN/bn.cpp" linenumber="107" name="tmp_64" contextFuncName="bn" moduleName="bn" rtlName="tmp_64_reg_3671" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="391" filename="BN/bn.cpp" linenumber="107" name="zext_ln415_2" contextFuncName="bn" moduleName="bn" rtlName="zext_ln415_2_fu_2444_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="392" filename="BN/bn.cpp" linenumber="107" name="add_ln415_2" contextFuncName="bn" moduleName="bn" rtlName="add_ln415_2_fu_2447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="393" filename="BN/bn.cpp" linenumber="107" name="tmp_65" contextFuncName="bn" moduleName="bn" rtlName="tmp_65_fu_2453_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="394" filename="BN/bn.cpp" linenumber="107" name="xor_ln416_2" contextFuncName="bn" moduleName="bn" rtlName="xor_ln416_2_fu_2461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="395" filename="BN/bn.cpp" linenumber="107" name="and_ln416_2" contextFuncName="bn" moduleName="bn" rtlName="and_ln416_2_fu_2467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="396" filename="BN/bn.cpp" linenumber="107" name="tmp_66" contextFuncName="bn" moduleName="bn" rtlName="tmp_66_reg_3710" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="397" filename="BN/bn.cpp" linenumber="107" name="tmp_5" contextFuncName="bn" moduleName="bn" rtlName="tmp_5_fu_2481_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="398" filename="BN/bn.cpp" linenumber="107" name="icmp_ln879_4" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln879_4_fu_2491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="399" filename="BN/bn.cpp" linenumber="107" name="tmp_6" contextFuncName="bn" moduleName="bn" rtlName="tmp_6_fu_2497_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="400" filename="BN/bn.cpp" linenumber="107" name="icmp_ln879_5" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln879_5_fu_2507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="401" filename="BN/bn.cpp" linenumber="107" name="icmp_ln768_2" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln768_2_fu_2513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="402" filename="BN/bn.cpp" linenumber="107" name="select_ln777_2" contextFuncName="bn" moduleName="bn" rtlName="select_ln777_2_fu_2607_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="403" filename="BN/bn.cpp" linenumber="107" name="tmp_67" contextFuncName="bn" moduleName="bn" rtlName="tmp_67_fu_2519_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="404" filename="BN/bn.cpp" linenumber="107" name="xor_ln779_2" contextFuncName="bn" moduleName="bn" rtlName="xor_ln779_2_fu_2527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="405" filename="BN/bn.cpp" linenumber="107" name="and_ln779_2" contextFuncName="bn" moduleName="bn" rtlName="and_ln779_2_fu_2533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="406" filename="BN/bn.cpp" linenumber="107" name="select_ln416_2" contextFuncName="bn" moduleName="bn" rtlName="select_ln416_2_fu_2539_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="407" filename="BN/bn.cpp" linenumber="107" name="and_ln781_2" contextFuncName="bn" moduleName="bn" rtlName="and_ln781_2_fu_2612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="408" filename="BN/bn.cpp" linenumber="107" name="xor_ln785_4" contextFuncName="bn" moduleName="bn" rtlName="xor_ln785_4_fu_2616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="409" filename="BN/bn.cpp" linenumber="107" name="or_ln785_2" contextFuncName="bn" moduleName="bn" rtlName="or_ln785_2_fu_2622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="410" filename="BN/bn.cpp" linenumber="107" name="xor_ln785_5" contextFuncName="bn" moduleName="bn" rtlName="xor_ln785_5_fu_2627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="411" filename="BN/bn.cpp" linenumber="107" name="and_ln785_2" contextFuncName="bn" moduleName="bn" rtlName="and_ln785_2_fu_2632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="412" filename="BN/bn.cpp" linenumber="107" name="and_ln786_2" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_2_fu_2547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="413" filename="BN/bn.cpp" linenumber="107" name="or_ln786_2" contextFuncName="bn" moduleName="bn" rtlName="or_ln786_2_fu_2638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="414" filename="BN/bn.cpp" linenumber="107" name="xor_ln786_9" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_9_fu_2643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="415" filename="BN/bn.cpp" linenumber="107" name="and_ln786_12" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_12_fu_2649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="416" filename="BN/bn.cpp" linenumber="107" name="or_ln340_12" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_12_fu_2654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="417" filename="BN/bn.cpp" linenumber="107" name="or_ln340_13" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_13_fu_2660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="418" filename="BN/bn.cpp" linenumber="107" name="or_ln340_14" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_14_fu_2665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="419" filename="BN/bn.cpp" linenumber="107" name="select_ln340_9" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_9_fu_2671_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="420" filename="BN/bn.cpp" linenumber="107" name="select_ln388_8" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_8_fu_2678_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="421" filename="BN/bn.cpp" linenumber="107" name="result_2_V" contextFuncName="bn" moduleName="bn" rtlName="result_2_V_fu_2685_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="422" filename="BN/bn.cpp" linenumber="104" name="sext_ln703_9" contextFuncName="bn" moduleName="bn" rtlName="sext_ln703_9_fu_1606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="423" filename="BN/bn.cpp" linenumber="104" name="add_ln1192_6" contextFuncName="bn" moduleName="bn" rtlName="add_ln1192_6_fu_1609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="424" filename="BN/bn.cpp" linenumber="104" name="tmp_68" contextFuncName="bn" moduleName="bn" rtlName="tmp_68_fu_1615_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="425" filename="BN/bn.cpp" linenumber="104" name="add_ln703_20" contextFuncName="bn" moduleName="bn" rtlName="add_ln703_20_fu_1623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="426" filename="BN/bn.cpp" linenumber="104" name="tmp_69" contextFuncName="bn" moduleName="bn" rtlName="tmp_69_fu_1628_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="427" filename="BN/bn.cpp" linenumber="104" name="xor_ln786_3" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_3_fu_1636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="428" filename="BN/bn.cpp" linenumber="104" name="and_ln786_13" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_13_fu_1642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="429" filename="BN/bn.cpp" linenumber="104" name="xor_ln340_14" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_14_fu_1648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="430" filename="BN/bn.cpp" linenumber="104" name="xor_ln340_10" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_10_fu_1654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="431" filename="BN/bn.cpp" linenumber="104" name="or_ln340_15" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_15_fu_1660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="432" filename="BN/bn.cpp" linenumber="104" name="select_ln340_10" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_10_fu_1666_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="433" filename="BN/bn.cpp" linenumber="104" name="select_ln388_9" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_9_fu_1674_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="434" filename="BN/bn.cpp" linenumber="104" name="x_V_3" contextFuncName="bn" moduleName="bn" rtlName="x_V_3_fu_1682_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="435" filename="BN/bn.cpp" linenumber="105" name="sext_ln703_10" contextFuncName="bn" moduleName="bn" rtlName="sext_ln703_10_fu_1690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="436" filename="BN/bn.cpp" linenumber="105" name="sext_ln703_11" contextFuncName="bn" moduleName="bn" rtlName="sext_ln703_11_fu_1693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="437" filename="BN/bn.cpp" linenumber="105" name="sub_ln1193_3" contextFuncName="bn" moduleName="bn" rtlName="sub_ln1193_3_fu_1696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="438" filename="BN/bn.cpp" linenumber="105" name="tmp_70" contextFuncName="bn" moduleName="bn" rtlName="tmp_70_fu_1702_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="439" filename="BN/bn.cpp" linenumber="105" name="trunc_ln703_3" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln703_3_fu_1710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="440" filename="BN/bn.cpp" linenumber="105" name="tmp_71" contextFuncName="bn" moduleName="bn" rtlName="tmp_71_fu_1714_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="441" filename="BN/bn.cpp" linenumber="105" name="xor_ln786_10" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_10_fu_1722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="442" filename="BN/bn.cpp" linenumber="105" name="and_ln786_14" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_14_fu_1728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="443" filename="BN/bn.cpp" linenumber="105" name="xor_ln340_15" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_15_fu_1734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="444" filename="BN/bn.cpp" linenumber="105" name="xor_ln340_3" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_3_fu_1740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="445" filename="BN/bn.cpp" linenumber="105" name="or_ln340_16" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_16_fu_1746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="446" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h" linenumber="1268" name="x_sqrt_V_3" contextFuncName="sqrt&lt;16, 6&gt;" moduleName="bn" rtlName="grp_sqrt_fixed_16_6_s_fu_556" latency="8" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="447" filename="BN/bn.cpp" linenumber="107" name="trunc_ln1118_3" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln1118_3_fu_1598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="449" filename="BN/bn.cpp" linenumber="107" name="zext_ln1118_3" contextFuncName="bn" moduleName="bn" rtlName="mul_ln1118_6_fu_3039_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="450" filename="BN/bn.cpp" linenumber="107" name="mul_ln1118_6" contextFuncName="bn" moduleName="bn" rtlName="bn_mul_mul_13ns_1bkb_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="452" filename="BN/bn.cpp" linenumber="105" name="select_ln340_21" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_21_fu_1752_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="453" filename="BN/bn.cpp" linenumber="105" name="select_ln388_10" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_10_fu_1760_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="454" filename="BN/bn.cpp" linenumber="105" name="select_ln340_22" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_22_fu_1768_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="456" filename="BN/bn.cpp" linenumber="107" name="mul_ln1118_7" contextFuncName="bn" moduleName="bn" rtlName="mul_ln1118_7_fu_2559_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="32" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="457" filename="BN/bn.cpp" linenumber="107" name="sext_ln727_3" contextFuncName="bn" moduleName="bn" rtlName="sext_ln727_3_fu_2693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="458" filename="BN/bn.cpp" linenumber="107" name="trunc_ln728_3" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln728_3_fu_1602_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="459" filename="BN/bn.cpp" linenumber="107" name="shl_ln728_3" contextFuncName="bn" moduleName="bn" rtlName="shl_ln728_3_fu_2696_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="460" filename="BN/bn.cpp" linenumber="107" name="sext_ln728_3" contextFuncName="bn" moduleName="bn" rtlName="sext_ln728_3_fu_2703_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="461" filename="BN/bn.cpp" linenumber="107" name="trunc_ln1192_3" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln1192_3_fu_2565_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="462" filename="BN/bn.cpp" linenumber="107" name="sext_ln1192_3" contextFuncName="bn" moduleName="bn" rtlName="sext_ln1192_3_fu_2707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="463" filename="BN/bn.cpp" linenumber="107" name="add_ln1192_7" contextFuncName="bn" moduleName="bn" rtlName="add_ln1192_7_fu_2711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="464" filename="BN/bn.cpp" linenumber="107" name="add_ln1192_11" contextFuncName="bn" moduleName="bn" rtlName="add_ln1192_11_fu_2717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="44" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="465" filename="BN/bn.cpp" linenumber="107" name="tmp_72" contextFuncName="bn" moduleName="bn" rtlName="tmp_72_reg_3758" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="466" filename="BN/bn.cpp" linenumber="107" name="trunc_ln708_14" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln708_14_fu_2730_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="467" filename="BN/bn.cpp" linenumber="107" name="tmp_73" contextFuncName="bn" moduleName="bn" rtlName="tmp_73_fu_2740_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="468" filename="BN/bn.cpp" linenumber="107" name="tmp_74" contextFuncName="bn" moduleName="bn" rtlName="tmp_74_reg_3742" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="469" filename="BN/bn.cpp" linenumber="107" name="zext_ln415_3" contextFuncName="bn" moduleName="bn" rtlName="zext_ln415_3_fu_2748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="470" filename="BN/bn.cpp" linenumber="107" name="add_ln415_3" contextFuncName="bn" moduleName="bn" rtlName="add_ln415_3_fu_2751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="471" filename="BN/bn.cpp" linenumber="107" name="tmp_75" contextFuncName="bn" moduleName="bn" rtlName="tmp_75_fu_2757_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="472" filename="BN/bn.cpp" linenumber="107" name="xor_ln416_3" contextFuncName="bn" moduleName="bn" rtlName="xor_ln416_3_fu_2765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="473" filename="BN/bn.cpp" linenumber="107" name="and_ln416_3" contextFuncName="bn" moduleName="bn" rtlName="and_ln416_3_fu_2771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="474" filename="BN/bn.cpp" linenumber="107" name="tmp_76" contextFuncName="bn" moduleName="bn" rtlName="tmp_76_reg_3774" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="475" filename="BN/bn.cpp" linenumber="107" name="tmp_7" contextFuncName="bn" moduleName="bn" rtlName="tmp_7_fu_2785_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="476" filename="BN/bn.cpp" linenumber="107" name="icmp_ln879_6" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln879_6_fu_2795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="477" filename="BN/bn.cpp" linenumber="107" name="tmp_8" contextFuncName="bn" moduleName="bn" rtlName="tmp_8_fu_2801_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="478" filename="BN/bn.cpp" linenumber="107" name="icmp_ln879_7" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln879_7_fu_2811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="479" filename="BN/bn.cpp" linenumber="107" name="icmp_ln768_3" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln768_3_fu_2817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="480" filename="BN/bn.cpp" linenumber="107" name="select_ln777_3" contextFuncName="bn" moduleName="bn" rtlName="select_ln777_3_fu_2911_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="481" filename="BN/bn.cpp" linenumber="107" name="tmp_77" contextFuncName="bn" moduleName="bn" rtlName="tmp_77_fu_2823_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="482" filename="BN/bn.cpp" linenumber="107" name="xor_ln779_3" contextFuncName="bn" moduleName="bn" rtlName="xor_ln779_3_fu_2831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="483" filename="BN/bn.cpp" linenumber="107" name="and_ln779_3" contextFuncName="bn" moduleName="bn" rtlName="and_ln779_3_fu_2837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="484" filename="BN/bn.cpp" linenumber="107" name="select_ln416_3" contextFuncName="bn" moduleName="bn" rtlName="select_ln416_3_fu_2843_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="485" filename="BN/bn.cpp" linenumber="107" name="and_ln781_3" contextFuncName="bn" moduleName="bn" rtlName="and_ln781_3_fu_2851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="486" filename="BN/bn.cpp" linenumber="107" name="xor_ln785_6" contextFuncName="bn" moduleName="bn" rtlName="xor_ln785_6_fu_2916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="487" filename="BN/bn.cpp" linenumber="107" name="or_ln785_3" contextFuncName="bn" moduleName="bn" rtlName="or_ln785_3_fu_2922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="488" filename="BN/bn.cpp" linenumber="107" name="xor_ln785_7" contextFuncName="bn" moduleName="bn" rtlName="xor_ln785_7_fu_2927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="489" filename="BN/bn.cpp" linenumber="107" name="and_ln785_3" contextFuncName="bn" moduleName="bn" rtlName="and_ln785_3_fu_2932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="490" filename="BN/bn.cpp" linenumber="107" name="and_ln786_3" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_3_fu_2857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="491" filename="BN/bn.cpp" linenumber="107" name="or_ln786_3" contextFuncName="bn" moduleName="bn" rtlName="or_ln786_3_fu_2863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="492" filename="BN/bn.cpp" linenumber="107" name="xor_ln786_11" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_11_fu_2869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="493" filename="BN/bn.cpp" linenumber="107" name="and_ln786_15" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_15_fu_2875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="494" filename="BN/bn.cpp" linenumber="107" name="or_ln340_17" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_17_fu_2938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="495" filename="BN/bn.cpp" linenumber="107" name="or_ln340_18" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_18_fu_2943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="496" filename="BN/bn.cpp" linenumber="107" name="or_ln340_19" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_19_fu_2948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="497" filename="BN/bn.cpp" linenumber="107" name="select_ln340_11" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_11_fu_2953_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="498" filename="BN/bn.cpp" linenumber="107" name="select_ln388_11" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_11_fu_2960_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="499" filename="BN/bn.cpp" linenumber="107" name="select_ln340_23" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_23_fu_2966_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="501" filename="BN/bn.cpp" linenumber="112" name="result_pack_0_V" contextFuncName="bn" moduleName="bn" rtlName="result_pack_0_V_fu_2577_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="502" filename="BN/bn.cpp" linenumber="113" name="add_ln321_20" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_20_fu_943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="503" filename="BN/bn.cpp" linenumber="113" name="zext_ln321_24" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_24_fu_2290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="508" filename="BN/bn.cpp" linenumber="112" name="result_pack_1_V" contextFuncName="bn" moduleName="bn" rtlName="result_pack_1_V_fu_2881_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="509" filename="BN/bn.cpp" linenumber="113" name="add_ln321_21" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_21_fu_947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="510" filename="BN/bn.cpp" linenumber="113" name="zext_ln321_25" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_25_fu_2589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="515" filename="BN/bn.cpp" linenumber="112" name="result_pack_2_V" contextFuncName="bn" moduleName="bn" rtlName="result_pack_2_V_fu_2974_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="516" filename="BN/bn.cpp" linenumber="113" name="add_ln321_22" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_22_fu_951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="517" filename="BN/bn.cpp" linenumber="113" name="zext_ln321_26" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_26_fu_2893_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="522" filename="BN/bn.cpp" linenumber="112" name="result_pack_3_V" contextFuncName="bn" moduleName="bn" rtlName="result_pack_3_V_fu_3004_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="523" filename="BN/bn.cpp" linenumber="113" name="add_ln321_23" contextFuncName="bn" moduleName="bn" rtlName="add_ln321_23_fu_955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="524" filename="BN/bn.cpp" linenumber="113" name="zext_ln321_27" contextFuncName="bn" moduleName="bn" rtlName="zext_ln321_27_fu_2986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="530" filename="BN/bn.cpp" linenumber="87" name="i" contextFuncName="bn" moduleName="bn" rtlName="i_fu_960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<\/annotationInfo>
</annotationInfo>
