{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741510962025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741510962025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  9 10:02:41 2025 " "Processing started: Sun Mar  9 10:02:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741510962025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510962025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510962025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741510962384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741510962385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../Code/testbench.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510969144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/modulo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/modulo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_top " "Found entity 1: modulo_top" {  } { { "../Code/modulo_top.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510969146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/ggt_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/ggt_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ggt_top " "Found entity 1: ggt_top" {  } { { "../Code/ggt_top.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510969148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath_modulo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath_modulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_modulo " "Found entity 1: datapath_modulo" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510969150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510969152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller_modulo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller_modulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_modulo " "Found entity 1: controller_modulo" {  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510969154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510969156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu_modulo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu_modulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_modulo " "Found entity 1: alu_modulo" {  } { { "../Code/alu_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu_modulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510969157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Code/alu.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510969159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "euklidischer_algorithmus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file euklidischer_algorithmus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Euklidischer_Algorithmus " "Found entity 1: Euklidischer_Algorithmus" {  } { { "Euklidischer_Algorithmus.bdf" "" { Schematic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/Euklidischer_Algorithmus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510969160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_pll " "Found entity 1: logic_pll" {  } { { "logic_pll.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510969162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741510969198 ""}
{ "Warning" "WVRFX_VERI_ILLEGAL_ARRAY_OF_VECTOR_USE" "testbench.v(57) " "Verilog HDL unsupported feature warning at testbench.v(57): Wait Statement is not supported and is ignored" {  } { { "../Code/testbench.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v" 57 0 0 } }  } 0 10193 "Verilog HDL unsupported feature warning at %1!s!: Wait Statement is not supported and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1741510969198 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Alle Berechnungen abgeschlossen. Ergebnisse gespeichert. testbench.v(61) " "Verilog HDL Display System Task info at testbench.v(61): Alle Berechnungen abgeschlossen. Ergebnisse gespeichert." {  } { { "../Code/testbench.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v" 61 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969198 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(62) " "Verilog HDL warning at testbench.v(62): ignoring unsupported system task" {  } { { "../Code/testbench.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v" 62 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1741510969198 "|testbench"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Zahl1 0 testbench.v(9) " "Net \"Zahl1\" at testbench.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../Code/testbench.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741510969199 "|testbench"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Zahl2 0 testbench.v(10) " "Net \"Zahl2\" at testbench.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../Code/testbench.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741510969199 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ggt_top ggt_top:TOP " "Elaborating entity \"ggt_top\" for hierarchy \"ggt_top:TOP\"" {  } { { "../Code/testbench.v" "TOP" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510969205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller ggt_top:TOP\|controller:controller " "Elaborating entity \"controller\" for hierarchy \"ggt_top:TOP\|controller:controller\"" {  } { { "../Code/ggt_top.v" "controller" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510969207 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_r controller.v(52) " "Verilog HDL or VHDL warning at controller.v(52): object \"valid_r\" assigned a value but never read" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741510969208 "|testbench|ggt_top:TOP|controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath ggt_top:TOP\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"ggt_top:TOP\|datapath:datapath\"" {  } { { "../Code/ggt_top.v" "datapath" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510969209 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zahl1_r datapath.v(90) " "Verilog HDL Always Construct warning at datapath.v(90): inferring latch(es) for variable \"Zahl1_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zahl2_r datapath.v(90) " "Verilog HDL Always Construct warning at datapath.v(90): inferring latch(es) for variable \"Zahl2_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[0\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[0\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[1\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[1\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[2\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[2\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[3\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[3\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[4\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[4\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[5\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[5\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[6\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[6\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[7\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[7\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[8\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[8\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[9\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[9\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[10\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[10\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[11\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[11\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[12\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[12\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[13\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[13\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969211 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[14\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[14\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[15\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[15\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[0\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[0\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[1\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[1\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[2\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[2\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[3\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[3\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[4\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[4\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[5\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[5\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[6\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[6\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[7\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[7\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[8\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[8\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[9\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[9\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[10\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[10\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[11\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[11\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[12\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[12\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[13\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[13\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[14\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[14\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[15\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[15\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969212 "|testbench|ggt_top:TOP|datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ggt_top:TOP\|datapath:datapath\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"ggt_top:TOP\|datapath:datapath\|alu:alu\"" {  } { { "../Code/datapath.v" "alu" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510969213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_top ggt_top:TOP\|datapath:datapath\|alu:alu\|modulo_top:modulo " "Elaborating entity \"modulo_top\" for hierarchy \"ggt_top:TOP\|datapath:datapath\|alu:alu\|modulo_top:modulo\"" {  } { { "../Code/alu.v" "modulo" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510969214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_modulo ggt_top:TOP\|datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller " "Elaborating entity \"controller_modulo\" for hierarchy \"ggt_top:TOP\|datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\"" {  } { { "../Code/modulo_top.v" "controller" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510969216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controller_modulo.v(59) " "Verilog HDL assignment warning at controller_modulo.v(59): truncated value with size 4 to match size of target (3)" {  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741510969217 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controller_modulo.v(100) " "Verilog HDL assignment warning at controller_modulo.v(100): truncated value with size 4 to match size of target (3)" {  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741510969217 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controller_modulo.v(120) " "Verilog HDL assignment warning at controller_modulo.v(120): truncated value with size 4 to match size of target (3)" {  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741510969217 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_modulo ggt_top:TOP\|datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath " "Elaborating entity \"datapath_modulo\" for hierarchy \"ggt_top:TOP\|datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath\"" {  } { { "../Code/modulo_top.v" "datapath" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510969218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "running datapath_modulo.v(30) " "Verilog HDL or VHDL warning at datapath_modulo.v(30): object \"running\" assigned a value but never read" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741510969219 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zahl1_r datapath_modulo.v(82) " "Verilog HDL Always Construct warning at datapath_modulo.v(82): inferring latch(es) for variable \"Zahl1_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741510969219 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zahl2_r datapath_modulo.v(82) " "Verilog HDL Always Construct warning at datapath_modulo.v(82): inferring latch(es) for variable \"Zahl2_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741510969219 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 datapath_modulo.v(126) " "Verilog HDL assignment warning at datapath_modulo.v(126): truncated value with size 16 to match size of target (1)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741510969219 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[0\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[0\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969219 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[1\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[1\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969219 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[2\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[2\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969219 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[3\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[3\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969219 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[4\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[4\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969219 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[5\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[5\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969219 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[6\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[6\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969219 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[7\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[7\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969219 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[8\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[8\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[9\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[9\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[10\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[10\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[11\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[11\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[12\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[12\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[13\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[13\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[14\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[14\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[15\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[15\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[0\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[0\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[1\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[1\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[2\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[2\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[3\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[3\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[4\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[4\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[5\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[5\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[6\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[6\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[7\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[7\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[8\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[8\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[9\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[9\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[10\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[10\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[11\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[11\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[12\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[12\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[13\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[13\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[14\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[14\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[15\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[15\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969220 "|testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_modulo ggt_top:TOP\|datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath\|alu_modulo:alu " "Elaborating entity \"alu_modulo\" for hierarchy \"ggt_top:TOP\|datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath\|alu_modulo:alu\"" {  } { { "../Code/datapath_modulo.v" "alu" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510969221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_pll logic_pll:PLL " "Elaborating entity \"logic_pll\" for hierarchy \"logic_pll:PLL\"" {  } { { "../Code/testbench.v" "PLL" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510969229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll logic_pll:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"logic_pll:PLL\|altpll:altpll_component\"" {  } { { "logic_pll.v" "altpll_component" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510969263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "logic_pll:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"logic_pll:PLL\|altpll:altpll_component\"" {  } { { "logic_pll.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510969264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "logic_pll:PLL\|altpll:altpll_component " "Instantiated megafunction \"logic_pll:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=logic_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=logic_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741510969264 ""}  } { { "logic_pll.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741510969264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/logic_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/logic_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_pll_altpll " "Found entity 1: logic_pll_altpll" {  } { { "db/logic_pll_altpll.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/logic_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510969315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_pll_altpll logic_pll:PLL\|altpll:altpll_component\|logic_pll_altpll:auto_generated " "Elaborating entity \"logic_pll_altpll\" for hierarchy \"logic_pll:PLL\|altpll:altpll_component\|logic_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510969315 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "logic_pll:PLL\|altpll:altpll_component\|logic_pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"logic_pll:PLL\|altpll:altpll_component\|logic_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/logic_pll_altpll.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/logic_pll_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "logic_pll.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v" 91 0 0 } } { "../Code/testbench.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510969601 "|testbench|logic_pll:PLL|altpll:altpll_component|logic_pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1741510969601 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1741510969601 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "124 " "124 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741510969738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741510969877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510969877 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Code/testbench.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510969911 "|testbench|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1741510969911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741510969911 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741510969911 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741510969911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741510969932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  9 10:02:49 2025 " "Processing ended: Sun Mar  9 10:02:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741510969932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741510969932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741510969932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510969932 ""}
