

================================================================
== Vitis HLS Report for 'gesummv_Pipeline_lp5'
================================================================
* Date:           Mon Dec  2 12:52:39 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       71|       71|  0.710 us|  0.710 us|   71|   71|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp5     |       69|       69|         7|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/gesummv.c:6]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/gesummv.c:6]   --->   Operation 11 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [src/gesummv.c:37]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%icmp_ln37 = icmp_eq  i7 %i_2, i7 64" [src/gesummv.c:37]   --->   Operation 14 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%add_ln37 = add i7 %i_2, i7 1" [src/gesummv.c:37]   --->   Operation 15 'add' 'add_ln37' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc85.split, void %for.inc95.preheader.exitStub" [src/gesummv.c:37]   --->   Operation 16 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i7 %i_2" [src/gesummv.c:37]   --->   Operation 17 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln6_4 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_2, i32 1, i32 5" [src/gesummv.c:6]   --->   Operation 18 'partselect' 'lshr_ln6_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6_4" [src/gesummv.c:6]   --->   Operation 19 'zext' 'zext_ln6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln6" [src/gesummv.c:38]   --->   Operation 20 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp1_1_addr = getelementptr i32 %tmp1_1, i64 0, i64 %zext_ln6" [src/gesummv.c:38]   --->   Operation 21 'getelementptr' 'tmp1_1_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%mux_case_014 = load i5 %tmp1_addr" [src/gesummv.c:38]   --->   Operation 22 'load' 'mux_case_014' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%tmp1_1_load = load i5 %tmp1_1_addr" [src/gesummv.c:38]   --->   Operation 23 'load' 'tmp1_1_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %zext_ln6" [src/gesummv.c:38]   --->   Operation 24 'getelementptr' 'tmp2_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp2_1_addr = getelementptr i32 %tmp2_1, i64 0, i64 %zext_ln6" [src/gesummv.c:38]   --->   Operation 25 'getelementptr' 'tmp2_1_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%mux_case_016 = load i5 %tmp2_addr" [src/gesummv.c:38]   --->   Operation 26 'load' 'mux_case_016' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%tmp2_1_load = load i5 %tmp2_1_addr" [src/gesummv.c:38]   --->   Operation 27 'load' 'tmp2_1_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln6" [src/gesummv.c:38]   --->   Operation 28 'getelementptr' 'buff_y_out_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln6" [src/gesummv.c:38]   --->   Operation 29 'getelementptr' 'buff_y_out_1_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %trunc_ln37, void %arrayidx84.case.0, void %arrayidx84.case.1" [src/gesummv.c:38]   --->   Operation 30 'br' 'br_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln37, i7 %i" [src/gesummv.c:6]   --->   Operation 31 'store' 'store_ln6' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc85" [src/gesummv.c:37]   --->   Operation 32 'br' 'br_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%mux_case_014 = load i5 %tmp1_addr" [src/gesummv.c:38]   --->   Operation 33 'load' 'mux_case_014' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%tmp1_1_load = load i5 %tmp1_1_addr" [src/gesummv.c:38]   --->   Operation 34 'load' 'tmp1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 35 [1/1] (0.44ns)   --->   "%select_ln38 = select i1 %trunc_ln37, i32 %tmp1_1_load, i32 %mux_case_014" [src/gesummv.c:38]   --->   Operation 35 'select' 'select_ln38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%mux_case_016 = load i5 %tmp2_addr" [src/gesummv.c:38]   --->   Operation 36 'load' 'mux_case_016' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/2] (1.23ns)   --->   "%tmp2_1_load = load i5 %tmp2_1_addr" [src/gesummv.c:38]   --->   Operation 37 'load' 'tmp2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/1] (0.44ns)   --->   "%select_ln38_1 = select i1 %trunc_ln37, i32 %tmp2_1_load, i32 %mux_case_016" [src/gesummv.c:38]   --->   Operation 38 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 39 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %select_ln38, i32 %select_ln38_1" [src/gesummv.c:38]   --->   Operation 39 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 40 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %select_ln38, i32 %select_ln38_1" [src/gesummv.c:38]   --->   Operation 40 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 41 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %select_ln38, i32 %select_ln38_1" [src/gesummv.c:38]   --->   Operation 41 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/gesummv.c:6]   --->   Operation 42 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/gesummv.c:6]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/gesummv.c:37]   --->   Operation 44 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %select_ln38, i32 %select_ln38_1" [src/gesummv.c:38]   --->   Operation 45 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 46 [1/1] (1.23ns)   --->   "%store_ln38 = store i32 %add1, i5 %buff_y_out_addr" [src/gesummv.c:38]   --->   Operation 46 'store' 'store_ln38' <Predicate = (!trunc_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx84.exit" [src/gesummv.c:38]   --->   Operation 47 'br' 'br_ln38' <Predicate = (!trunc_ln37)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln38 = store i32 %add1, i5 %buff_y_out_1_addr" [src/gesummv.c:38]   --->   Operation 48 'store' 'store_ln38' <Predicate = (trunc_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx84.exit" [src/gesummv.c:38]   --->   Operation 49 'br' 'br_ln38' <Predicate = (trunc_ln37)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.664ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln6', src/gesummv.c:6) of constant 0 on local variable 'i', src/gesummv.c:6 [8]  (0.427 ns)
	'load' operation 7 bit ('i', src/gesummv.c:37) on local variable 'i', src/gesummv.c:6 [11]  (0.000 ns)
	'getelementptr' operation 5 bit ('tmp1_addr', src/gesummv.c:38) [22]  (0.000 ns)
	'load' operation 32 bit ('mux_case_014', src/gesummv.c:38) on array 'tmp1' [24]  (1.237 ns)

 <State 2>: 1.686ns
The critical path consists of the following:
	'load' operation 32 bit ('mux_case_014', src/gesummv.c:38) on array 'tmp1' [24]  (1.237 ns)
	'select' operation 32 bit ('select_ln38', src/gesummv.c:38) [26]  (0.449 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/gesummv.c:38) [32]  (6.437 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/gesummv.c:38) [32]  (6.437 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/gesummv.c:38) [32]  (6.437 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/gesummv.c:38) [32]  (6.437 ns)

 <State 7>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln38', src/gesummv.c:38) of variable 'add1', src/gesummv.c:38 on array 'buff_y_out' [37]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
