Vivado Simulator v2024.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mega65_r6_behav xil_defaultlib.mega65_r6 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-8554] case statement does not cover all choices; 'others' clause is needed [D:/Retro/Mega65/FPGA_Projects/Amiga-Core-Test/M2M/QNICE/vhdl/cycle_counter.vhd:62]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
