==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 9895 ; free virtual = 14977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 9895 ; free virtual = 14977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 9894 ; free virtual = 14977
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'kernel' (neural_net_HLS/solution1/kernel.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 9894 ; free virtual = 14977
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:25) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 9874 ; free virtual = 14958
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:26:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:32:32) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:38:32) in function 'kernel'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1000 on port 'gmem0' (neural_net_HLS/solution1/kernel.cpp:29:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:35:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16000 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:29:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:41:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:35:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 9874 ; free virtual = 14958
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 34.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'loop3_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.74 seconds; current allocated memory: 95.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 96.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/wout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op', 'w1', 'w2', 'w3', 'w4', 'wout' and 'res' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel_fadd_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_3_max_dsp_1' to 'kernel_fmul_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_urem_14ns_11ns_14_18_1' to 'kernel_urem_14ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_42_32_1_1' to 'kernel_mux_42_32_eOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARVALID' to 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9879 ; free virtual = 14964
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9879 ; free virtual = 14964
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9878 ; free virtual = 14964
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'kernel' (neural_net_HLS/solution1/kernel.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9879 ; free virtual = 14964
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:25) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9861 ; free virtual = 14947
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:26:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:32:32) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:38:32) in function 'kernel'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1000 on port 'gmem0' (neural_net_HLS/solution1/kernel.cpp:29:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:35:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16000 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:29:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:41:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:35:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9860 ; free virtual = 14946
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 34.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'loop3_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.7 seconds; current allocated memory: 95.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 96.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/wout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op', 'w1', 'w2', 'w3', 'w4', 'wout' and 'res' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel_fadd_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_3_max_dsp_1' to 'kernel_fmul_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_urem_14ns_11ns_14_18_1' to 'kernel_urem_14ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_42_32_1_1' to 'kernel_mux_42_32_eOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARVALID' to 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9843 ; free virtual = 14931
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9843 ; free virtual = 14931
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9842 ; free virtual = 14930
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'kernel' (neural_net_HLS/solution1/kernel.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9842 ; free virtual = 14930
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:25) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9827 ; free virtual = 14913
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:26:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:32:32) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:38:32) in function 'kernel'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1000 on port 'gmem0' (neural_net_HLS/solution1/kernel.cpp:29:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:35:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16000 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:29:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:41:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:35:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9826 ; free virtual = 14913
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loop3_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.33 seconds; current allocated memory: 96.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 97.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/wout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op', 'w1', 'w2', 'w3', 'w4', 'wout' and 'res' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_urem_14ns_11ns_14_18_1' to 'kernel_urem_14ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_42_32_1_1' to 'kernel_mux_42_32_eOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9833 ; free virtual = 14918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9833 ; free virtual = 14918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9831 ; free virtual = 14918
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'kernel' (neural_net_HLS/solution1/kernel.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9831 ; free virtual = 14918
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:25) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9813 ; free virtual = 14900
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:26:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:32:32) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:38:32) in function 'kernel'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:35:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2048 on port 'gmem0' (neural_net_HLS/solution1/kernel.cpp:29:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:41:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:29:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:35:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9813 ; free virtual = 14899
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln29', neural_net_HLS/solution1/kernel.cpp:29) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:29 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:29) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:25.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln35', neural_net_HLS/solution1/kernel.cpp:35) of variable 'tmp_4', neural_net_HLS/solution1/kernel.cpp:35 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:35) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:25.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loop3_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('vec3_3_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec3[0]', neural_net_HLS/solution1/kernel.cpp:41 on local variable 'vec3[3]' and 'load' operation ('vec3_3_load', neural_net_HLS/solution1/kernel.cpp:41) on local variable 'vec3[3]'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.4 seconds; current allocated memory: 96.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 97.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/wout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op', 'w1', 'w2', 'w3', 'w4', 'wout' and 'res' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_42_32_1_1' to 'kernel_mux_42_32_dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9810 ; free virtual = 14901
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9810 ; free virtual = 14901
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9812 ; free virtual = 14900
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'kernel' (neural_net_HLS/solution1/kernel.cpp:19) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9812 ; free virtual = 14900
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:37) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:37) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:7:21) to (neural_net_HLS/solution1/kernel.cpp:16:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'act_fun' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:43) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (neural_net_HLS/solution1/kernel.cpp:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9794 ; free virtual = 14882
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:38:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:46:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:53:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:49:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2048 on port 'gmem0' (neural_net_HLS/solution1/kernel.cpp:41:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:56:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:41:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:43:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:49:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9793 ; free virtual = 14882
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:41 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:37 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:41) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:37.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:41 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:37 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:41) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:37.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:41 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:37 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:41) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:37.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:41 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:37 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:41) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:37.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln41', neural_net_HLS/solution1/kernel.cpp:41) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:41 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:37 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:41) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:37.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 52.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln49', neural_net_HLS/solution1/kernel.cpp:49) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:49 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:37 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:49) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:37.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln49', neural_net_HLS/solution1/kernel.cpp:49) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:49 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:37 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:49) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:37.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln49', neural_net_HLS/solution1/kernel.cpp:49) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:49 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:37 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:49) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:37.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln49', neural_net_HLS/solution1/kernel.cpp:49) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:49 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:37 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:49) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:37.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln49', neural_net_HLS/solution1/kernel.cpp:49) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:49 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:37 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:49) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:37.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:56) ('vec', neural_net_HLS/solution1/kernel.cpp:8->neural_net_HLS/solution1/kernel.cpp:58) and 'mux' operation ('tmp_27', neural_net_HLS/solution1/kernel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:56) ('vec', neural_net_HLS/solution1/kernel.cpp:8->neural_net_HLS/solution1/kernel.cpp:58) and 'mux' operation ('tmp_27', neural_net_HLS/solution1/kernel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:56) ('vec', neural_net_HLS/solution1/kernel.cpp:8->neural_net_HLS/solution1/kernel.cpp:58) and 'mux' operation ('tmp_27', neural_net_HLS/solution1/kernel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:56) ('vec', neural_net_HLS/solution1/kernel.cpp:8->neural_net_HLS/solution1/kernel.cpp:58) and 'mux' operation ('tmp_27', neural_net_HLS/solution1/kernel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:56) ('vec', neural_net_HLS/solution1/kernel.cpp:8->neural_net_HLS/solution1/kernel.cpp:58) and 'mux' operation ('tmp_27', neural_net_HLS/solution1/kernel.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.34 seconds; current allocated memory: 98.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 100.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/wout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op', 'w1', 'w2', 'w3', 'w4', 'wout' and 'res' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_42_32_1_1' to 'kernel_mux_42_32_ibs' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_dadddsub_6g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_hbi': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8803 ; free virtual = 14007
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8803 ; free virtual = 14007
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 971.137 ; gain = 531.422 ; free physical = 8678 ; free virtual = 13895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'act_fun' (neural_net_HLS/solution1/kernel.cpp:17) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'kernel' (neural_net_HLS/solution1/kernel.cpp:21) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 971.137 ; gain = 531.422 ; free physical = 8642 ; free virtual = 13866
INFO: [XFORM 203-102] Automatically partitioning small array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:39) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:39) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'act_fun' (neural_net_HLS/solution1/kernel.cpp:17) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:452:51) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:238:18) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:8:21) to (neural_net_HLS/solution1/kernel.cpp:18:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin_or_cos<double>' into 'act_fun' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->neural_net_HLS/solution1/kernel.cpp:17) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:8)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1093.719 ; gain = 654.004 ; free physical = 8551 ; free virtual = 13787
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:40:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:48:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:55:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:110:37)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:51:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2048 on port 'gmem0' (neural_net_HLS/solution1/kernel.cpp:43:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:58:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:43:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:43:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:51:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 1113.148 ; gain = 673.434 ; free physical = 8508 ; free virtual = 13747
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 78.83 seconds; current allocated memory: 329.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 329.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'scaled_fixed2ieee' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 330.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 331.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'act_fun' is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'act_fun' is not pipelined.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:58) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:60) and 'mux' operation ('tmp_12', neural_net_HLS/solution1/kernel.cpp:58).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:58) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:60) and 'mux' operation ('tmp_12', neural_net_HLS/solution1/kernel.cpp:58).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:58) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:60) and 'mux' operation ('tmp_12', neural_net_HLS/solution1/kernel.cpp:58).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:58) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:60) and 'mux' operation ('tmp_12', neural_net_HLS/solution1/kernel.cpp:58).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:58) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:60) and 'mux' operation ('tmp_12', neural_net_HLS/solution1/kernel.cpp:58).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 332.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 333.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_mux_42_32_1_1' to 'kernel_mux_42_32_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_mux_42_32_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 334.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'act_fun_ref_4oPi_table_256_V' to 'act_fun_ref_4oPi_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'act_fun_fourth_order_double_4' to 'act_fun_fourth_ordEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'act_fun_fourth_order_double_5' to 'act_fun_fourth_oreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'act_fun_fourth_order_double_6' to 'act_fun_fourth_orfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'act_fun_fourth_order_double_7' to 'act_fun_fourth_org8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'act_fun_fourth_order_double_s' to 'act_fun_fourth_orhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_170ns_53ns_223_5_1' to 'kernel_mul_170ns_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_49ns_49ns_98_2_1' to 'kernel_mul_49ns_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_56ns_52s_108_2_1' to 'kernel_mul_56ns_5pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_49ns_44s_93_2_1' to 'kernel_mul_49ns_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_42ns_33ns_75_2_1' to 'kernel_mul_42ns_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_64s_63ns_126_5_1' to 'kernel_mul_64s_63sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_164_1_1_1' to 'kernel_mux_164_1_tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadddsub_6lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fcmp_32ns_kbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fptrunc_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mul_170ns_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mul_42ns_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mul_49ns_4ocq': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mul_49ns_4qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mul_56ns_5pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mul_64s_63sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mux_164_1_tde': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mux_83_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'act_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 338.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/wout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op', 'w1', 'w2', 'w3', 'w4', 'wout' and 'res' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_vdy': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8188 ; free virtual = 13405
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8188 ; free virtual = 13405
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 7830 ; free virtual = 13071
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:46) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'kernel' (neural_net_HLS/solution1/kernel.cpp:20) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 7820 ; free virtual = 13070
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:411).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (neural_net_HLS/solution1/kernel.cpp:41) in function 'kernel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (neural_net_HLS/solution1/kernel.cpp:43) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:423) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:434) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:441) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (neural_net_HLS/solution1/kernel.cpp:43) in function 'kernel' completely with a factor of 2048.
INFO: [XFORM 203-102] Partitioning array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422) automatically.
INFO: [XFORM 203-102] Partitioning array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:8:21) to (neural_net_HLS/solution1/kernel.cpp:17:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'act_fun' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:56) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (neural_net_HLS/solution1/kernel.cpp:20)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:01 ; elapsed = 00:04:04 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 7802 ; free virtual = 13066
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:51:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:59:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:66:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:62:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:69:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:54:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:56:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:64:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:62:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:02 ; elapsed = 00:04:05 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 7787 ; free virtual = 13055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln54', neural_net_HLS/solution1/kernel.cpp:54) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:54 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:54) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln54', neural_net_HLS/solution1/kernel.cpp:54) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:54 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:54) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln54', neural_net_HLS/solution1/kernel.cpp:54) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:54 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:54) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln54', neural_net_HLS/solution1/kernel.cpp:54) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:54 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:54) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln54', neural_net_HLS/solution1/kernel.cpp:54) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:54 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:54) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln62', neural_net_HLS/solution1/kernel.cpp:62) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:62 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:62) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln62', neural_net_HLS/solution1/kernel.cpp:62) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:62 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:62) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln62', neural_net_HLS/solution1/kernel.cpp:62) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:62 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:62) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln62', neural_net_HLS/solution1/kernel.cpp:62) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:62 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:62) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln62', neural_net_HLS/solution1/kernel.cpp:62) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:62 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:62) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:69) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:71) and 'mux' operation ('tmp_26', neural_net_HLS/solution1/kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:69) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:71) and 'mux' operation ('tmp_26', neural_net_HLS/solution1/kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:69) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:71) and 'mux' operation ('tmp_26', neural_net_HLS/solution1/kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:69) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:71) and 'mux' operation ('tmp_26', neural_net_HLS/solution1/kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:69) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:71) and 'mux' operation ('tmp_26', neural_net_HLS/solution1/kernel.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 245.88 seconds; current allocated memory: 408.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 410.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/wout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op', 'w1', 'w2', 'w3', 'w4', 'wout' and 'res' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_42_32_1_1' to 'kernel_mux_42_32_ibs' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10300 ; free virtual = 14726
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10300 ; free virtual = 14726
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 9964 ; free virtual = 14423
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:45) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'kernel' (neural_net_HLS/solution1/kernel.cpp:20) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 9948 ; free virtual = 14422
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:411).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopdft' (neural_net_HLS/solution1/kernel.cpp:41) in function 'kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:423) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:434) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:441) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (neural_net_HLS/solution1/kernel.cpp:43) in function 'kernel' completely with a factor of 2048.
INFO: [XFORM 203-102] Partitioning array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422) automatically.
INFO: [XFORM 203-102] Partitioning array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:8:21) to (neural_net_HLS/solution1/kernel.cpp:17:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'act_fun' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:55) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (neural_net_HLS/solution1/kernel.cpp:20)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:55 ; elapsed = 00:02:02 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 9897 ; free virtual = 14389
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:50:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:58:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:65:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:61:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:53:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:55:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:63:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:61:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:56 ; elapsed = 00:02:03 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 9880 ; free virtual = 14377
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_26', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_26', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_26', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_26', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_26', neural_net_HLS/solution1/kernel.cpp:68).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 124.62 seconds; current allocated memory: 408.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 410.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/wout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op', 'w1', 'w2', 'w3', 'w4', 'wout' and 'res' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_42_32_1_1' to 'kernel_mux_42_32_ibs' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10218 ; free virtual = 14161
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10218 ; free virtual = 14161
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 9883 ; free virtual = 13857
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:45) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 9873 ; free virtual = 13857
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:411).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopdft' (neural_net_HLS/solution1/kernel.cpp:41) in function 'kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:423) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:434) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:441) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (neural_net_HLS/solution1/kernel.cpp:43) in function 'kernel' completely with a factor of 2048.
INFO: [XFORM 203-102] Partitioning array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422) automatically.
INFO: [XFORM 203-102] Partitioning array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:8:21) to (neural_net_HLS/solution1/kernel.cpp:17:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'act_fun' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:55) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (neural_net_HLS/solution1/kernel.cpp:20)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:45 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 9832 ; free virtual = 13826
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:50:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:58:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:65:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:72:32) in function 'kernel' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:61:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem5' (neural_net_HLS/solution1/kernel.cpp:81:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:53:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'gmem4' (neural_net_HLS/solution1/kernel.cpp:75:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:55:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:63:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:61:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 9816 ; free virtual = 13814
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln79', neural_net_HLS/solution1/kernel.cpp:79) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:81 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:81) on local variable 'res_t'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln79', neural_net_HLS/solution1/kernel.cpp:79) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:81 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:81) on local variable 'res_t'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln79', neural_net_HLS/solution1/kernel.cpp:79) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:81 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:81) on local variable 'res_t'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 107.72 seconds; current allocated memory: 410.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 413.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/wout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op', 'w1', 'w2', 'w3', 'w4', 'wout' and 'res' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_42_32_1_1' to 'kernel_mux_42_32_ibs' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9563 ; free virtual = 13594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9563 ; free virtual = 13594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 9208 ; free virtual = 13264
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:45) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 9197 ; free virtual = 13259
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:411).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopdft' (neural_net_HLS/solution1/kernel.cpp:41) in function 'kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:423) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:434) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:441) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (neural_net_HLS/solution1/kernel.cpp:43) in function 'kernel' completely with a factor of 2048.
INFO: [XFORM 203-102] Partitioning array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422) automatically.
INFO: [XFORM 203-102] Partitioning array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:8:21) to (neural_net_HLS/solution1/kernel.cpp:17:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'act_fun' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:55) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (neural_net_HLS/solution1/kernel.cpp:20)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 9135 ; free virtual = 13208
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:50:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:58:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:65:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:72:32) in function 'kernel' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:61:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem5' (neural_net_HLS/solution1/kernel.cpp:81:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:53:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'gmem4' (neural_net_HLS/solution1/kernel.cpp:75:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:55:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:63:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:61:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 1221.719 ; gain = 782.004 ; free physical = 9109 ; free virtual = 13184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln79', neural_net_HLS/solution1/kernel.cpp:79) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:81 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:81) on local variable 'res_t'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln79', neural_net_HLS/solution1/kernel.cpp:79) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:81 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:81) on local variable 'res_t'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln79', neural_net_HLS/solution1/kernel.cpp:79) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:81 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:81) on local variable 'res_t'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 102.83 seconds; current allocated memory: 410.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 413.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/wout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op', 'w1', 'w2', 'w3', 'w4', 'wout' and 'res' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_42_32_1_1' to 'kernel_mux_42_32_ibs' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9373 ; free virtual = 13432
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9373 ; free virtual = 13432
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1925.727 ; gain = 1486.012 ; free physical = 8391 ; free virtual = 12485
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC2Ef8' into '_ZN9fp_structIfEC1Ef4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE4expvEv6' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:340) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:342) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cosf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sinf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cosf' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sinf' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:47) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:297: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1925.727 ; gain = 1486.012 ; free physical = 8379 ; free virtual = 12476
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:282).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopdft' (neural_net_HLS/solution1/kernel.cpp:41) in function 'kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:295) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:306) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:313) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (neural_net_HLS/solution1/kernel.cpp:43) in function 'kernel' completely with a factor of 2048.
INFO: [XFORM 203-102] Partitioning array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:305) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:8:21) to (neural_net_HLS/solution1/kernel.cpp:17:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'act_fun' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:55) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (neural_net_HLS/solution1/kernel.cpp:20)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 1925.727 ; gain = 1486.012 ; free physical = 8330 ; free virtual = 12459
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:50:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:58:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:65:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:72:32) in function 'kernel' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:61:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem5' (neural_net_HLS/solution1/kernel.cpp:81:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:53:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'gmem4' (neural_net_HLS/solution1/kernel.cpp:75:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:55:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:63:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:61:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 1925.727 ; gain = 1486.012 ; free physical = 8326 ; free virtual = 12458
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln53', neural_net_HLS/solution1/kernel.cpp:53) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:53 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:53) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln61', neural_net_HLS/solution1/kernel.cpp:61) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:61 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:61) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:68) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:70) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:68).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:75) and 'select' operation ('select_ln75', neural_net_HLS/solution1/kernel.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln79', neural_net_HLS/solution1/kernel.cpp:79) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:81 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:81) on local variable 'res_t'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln79', neural_net_HLS/solution1/kernel.cpp:79) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:81 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:81) on local variable 'res_t'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln79', neural_net_HLS/solution1/kernel.cpp:79) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:81 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:81) on local variable 'res_t'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 110.45 seconds; current allocated memory: 498.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 500.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/wout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op', 'w1', 'w2', 'w3', 'w4', 'wout' and 'res' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_42_32_1_1' to 'kernel_mux_42_32_ibs' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_dadddsub_6g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fcmp_32ns_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fptrunc_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mux_42_32_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 508.129 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.61 MHz
INFO: [RTMG 210-278] Implementing memory 'kernel_vec1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_vec2_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:55 ; elapsed = 00:02:00 . Memory (MB): peak = 1925.727 ; gain = 1486.012 ; free physical = 8338 ; free virtual = 12454
INFO: [VHDL 208-304] Generating VHDL RTL for kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9325 ; free virtual = 13381
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9325 ; free virtual = 13381
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1797.727 ; gain = 1358.012 ; free physical = 8408 ; free virtual = 12486
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cos' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:46) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1797.727 ; gain = 1358.012 ; free physical = 8398 ; free virtual = 12485
INFO: [XFORM 203-102] Automatically partitioning small array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:8:21) to (neural_net_HLS/solution1/kernel.cpp:17:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'act_fun' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:54) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (neural_net_HLS/solution1/kernel.cpp:20)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 1797.727 ; gain = 1358.012 ; free physical = 8363 ; free virtual = 12460
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:49:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:57:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:64:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:71:32) in function 'kernel' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:60:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem5' (neural_net_HLS/solution1/kernel.cpp:80:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:67:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:52:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'gmem4' (neural_net_HLS/solution1/kernel.cpp:74:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:52:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:62:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:60:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1797.727 ; gain = 1358.012 ; free physical = 8359 ; free virtual = 12459
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:67).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln78', neural_net_HLS/solution1/kernel.cpp:78) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:80 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:80) on local variable 'res_t'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln78', neural_net_HLS/solution1/kernel.cpp:78) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:80 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:80) on local variable 'res_t'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln78', neural_net_HLS/solution1/kernel.cpp:78) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:80 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:80) on local variable 'res_t'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.04 seconds; current allocated memory: 426.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 429.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/wout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op', 'w1', 'w2', 'w3', 'w4', 'wout' and 'res' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_42_32_1_1' to 'kernel_mux_42_32_ibs' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9340 ; free virtual = 13402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9340 ; free virtual = 13402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9341 ; free virtual = 13402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9341 ; free virtual = 13402
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:8:21) to (neural_net_HLS/solution1/kernel.cpp:17:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'act_fun' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:54) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (neural_net_HLS/solution1/kernel.cpp:20)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9323 ; free virtual = 13386
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:49:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:57:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:64:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:71:32) in function 'kernel' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:60:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem5' (neural_net_HLS/solution1/kernel.cpp:80:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2048 on port 'gmem0' (neural_net_HLS/solution1/kernel.cpp:52:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:67:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:52:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'gmem4' (neural_net_HLS/solution1/kernel.cpp:74:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:52:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:62:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:60:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9325 ; free virtual = 13384
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 52.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_32', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_32', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_32', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_32', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_32', neural_net_HLS/solution1/kernel.cpp:67).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln78', neural_net_HLS/solution1/kernel.cpp:78) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:80 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:80) on local variable 'res_t'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9301 ; free virtual = 13358
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9301 ; free virtual = 13358
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1797.727 ; gain = 1358.012 ; free physical = 8367 ; free virtual = 12462
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cos' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:46) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1797.727 ; gain = 1358.012 ; free physical = 8368 ; free virtual = 12461
INFO: [XFORM 203-102] Automatically partitioning small array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:8:21) to (neural_net_HLS/solution1/kernel.cpp:17:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'act_fun' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:54) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (neural_net_HLS/solution1/kernel.cpp:20)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 1797.727 ; gain = 1358.012 ; free physical = 8345 ; free virtual = 12444
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:49:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:57:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:64:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:71:32) in function 'kernel' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:60:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem5' (neural_net_HLS/solution1/kernel.cpp:80:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:67:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:52:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'gmem4' (neural_net_HLS/solution1/kernel.cpp:74:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:52:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:62:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:60:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 1797.727 ; gain = 1358.012 ; free physical = 8342 ; free virtual = 12444
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'vec', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec', neural_net_HLS/solution1/kernel.cpp:9->neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_31', neural_net_HLS/solution1/kernel.cpp:67).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln78', neural_net_HLS/solution1/kernel.cpp:78) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:80 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:80) on local variable 'res_t'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln78', neural_net_HLS/solution1/kernel.cpp:78) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:80 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:80) on local variable 'res_t'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopout): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('res_t_1_write_ln78', neural_net_HLS/solution1/kernel.cpp:78) of variable 'res_t', neural_net_HLS/solution1/kernel.cpp:80 on local variable 'res_t' and 'load' operation ('res_t_1_load', neural_net_HLS/solution1/kernel.cpp:80) on local variable 'res_t'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.7 seconds; current allocated memory: 426.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 429.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/wout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op', 'w1', 'w2', 'w3', 'w4', 'wout' and 'res' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_42_32_1_1' to 'kernel_mux_42_32_ibs' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7543 ; free virtual = 11952
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7543 ; free virtual = 11952
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7543 ; free virtual = 11953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7543 ; free virtual = 11953
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:8:21) to (neural_net_HLS/solution1/kernel.cpp:17:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:8)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7525 ; free virtual = 11935
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:49:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:57:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:64:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:71:32) in function 'kernel' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:60:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem5' (neural_net_HLS/solution1/kernel.cpp:80:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2048 on port 'gmem0' (neural_net_HLS/solution1/kernel.cpp:52:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:67:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:52:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'gmem4' (neural_net_HLS/solution1/kernel.cpp:74:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:52:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:62:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:60:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7523 ; free virtual = 11933
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.72 seconds; current allocated memory: 109.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 110.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln52', neural_net_HLS/solution1/kernel.cpp:52) of variable 'tmp_2', neural_net_HLS/solution1/kernel.cpp:52 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:52) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 53.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'tmp_5', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'tmp_5', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'tmp_5', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'tmp_5', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln60', neural_net_HLS/solution1/kernel.cpp:60) of variable 'tmp_5', neural_net_HLS/solution1/kernel.cpp:60 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:60) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_15', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_15', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_15', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_15', neural_net_HLS/solution1/kernel.cpp:67).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:67) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:69) and 'mux' operation ('tmp_15', neural_net_HLS/solution1/kernel.cpp:67).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:74) and 'select' operation ('select_ln74', neural_net_HLS/solution1/kernel.cpp:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7364 ; free virtual = 13410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7364 ; free virtual = 13410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 971.141 ; gain = 531.426 ; free physical = 7233 ; free virtual = 13299
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cos' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:49) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 971.141 ; gain = 531.426 ; free physical = 7197 ; free virtual = 13270
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:411).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:423) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:434) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:441) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422) automatically.
INFO: [XFORM 203-102] Partitioning array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:8:21) to (neural_net_HLS/solution1/kernel.cpp:17:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:8)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1093.719 ; gain = 654.004 ; free physical = 7111 ; free virtual = 13192
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:52:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:60:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:67:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:74:32) in function 'kernel' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:63:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem5' (neural_net_HLS/solution1/kernel.cpp:83:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2048 on port 'gmem0' (neural_net_HLS/solution1/kernel.cpp:55:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:70:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:55:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'gmem4' (neural_net_HLS/solution1/kernel.cpp:77:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:57:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:65:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:63:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1109.723 ; gain = 670.008 ; free physical = 7076 ; free virtual = 13161
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.65 seconds; current allocated memory: 314.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 315.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_7', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_7', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_7', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_7', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_7', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 53.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_s', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_s', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_s', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_s', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_s', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_15', neural_net_HLS/solution1/kernel.cpp:70).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_15', neural_net_HLS/solution1/kernel.cpp:70).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_15', neural_net_HLS/solution1/kernel.cpp:70).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_15', neural_net_HLS/solution1/kernel.cpp:70).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_15', neural_net_HLS/solution1/kernel.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 316.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 318.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_0' to 'kernel_fptrunc_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_0' to 'kernel_fpext_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_0' to 'kernel_fcmp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadd_64ns_64ns_64_6_full_dsp_0' to 'kernel_dadd_64ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dsub_64ns_64ns_64_6_full_dsp_0' to 'kernel_dsub_64ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_0' to 'kernel_dmul_64ns_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadd_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_g8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dsub_64ns_fYi': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7302 ; free virtual = 13358
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7302 ; free virtual = 13358
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 971.141 ; gain = 531.426 ; free physical = 7173 ; free virtual = 13246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cos' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:49) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 971.141 ; gain = 531.426 ; free physical = 7136 ; free virtual = 13216
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:411).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:423) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:434) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:441) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422) automatically.
INFO: [XFORM 203-102] Partitioning array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cos' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:238:18) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:8:21) to (neural_net_HLS/solution1/kernel.cpp:17:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'scaled_fixed2ieee<63, 1>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:281) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:8)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1093.719 ; gain = 654.004 ; free physical = 7047 ; free virtual = 13137
INFO: [XFORM 203-541] Flattening a loop nest 'loopdft' (neural_net_HLS/solution1/kernel.cpp:41:49) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:52:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:60:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:67:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:74:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:238)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:63:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem5' (neural_net_HLS/solution1/kernel.cpp:83:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:70:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:55:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'gmem4' (neural_net_HLS/solution1/kernel.cpp:77:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec0' (neural_net_HLS/solution1/kernel.cpp:49:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:57:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:65:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:63:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1113.152 ; gain = 673.438 ; free physical = 7001 ; free virtual = 13095
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sin_or_cos<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 83.51 seconds; current allocated memory: 330.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 331.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 332.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 332.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopdft_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopdft_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fptrunc' operation ('acc_i', neural_net_HLS/solution1/kernel.cpp:47) and 'fpext' operation ('tmp_14', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopdft_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fptrunc' operation ('acc_i', neural_net_HLS/solution1/kernel.cpp:47) and 'fpext' operation ('tmp_14', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopdft_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fptrunc' operation ('acc_i', neural_net_HLS/solution1/kernel.cpp:47) and 'fpext' operation ('tmp_14', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopdft_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fptrunc' operation ('acc_i', neural_net_HLS/solution1/kernel.cpp:47) and 'fpext' operation ('tmp_14', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopdft_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'fptrunc' operation ('acc_i', neural_net_HLS/solution1/kernel.cpp:47) and 'fpext' operation ('tmp_14', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopdft_L): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'fptrunc' operation ('acc_i', neural_net_HLS/solution1/kernel.cpp:47) and 'fpext' operation ('tmp_14', neural_net_HLS/solution1/kernel.cpp:47).
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 88.
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_13', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_13', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_13', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_13', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_13', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_18', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_18', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_18', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_18', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_18', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_25', neural_net_HLS/solution1/kernel.cpp:70).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_25', neural_net_HLS/solution1/kernel.cpp:70).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_25', neural_net_HLS/solution1/kernel.cpp:70).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_25', neural_net_HLS/solution1/kernel.cpp:70).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_25', neural_net_HLS/solution1/kernel.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'select' operation ('vec4[1]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 334.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 337.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doublecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doubledEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_170ns_53ns_223_5_1' to 'kernel_mul_170ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_49ns_49ns_98_2_1' to 'kernel_mul_49ns_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_164_1_1_1' to 'kernel_mux_164_1_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_56ns_52s_108_2_1' to 'kernel_mul_56ns_5kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_49ns_44s_93_2_1' to 'kernel_mul_49ns_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_42ns_33ns_75_2_1' to 'kernel_mul_42ns_3mb6' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7357 ; free virtual = 13491
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7357 ; free virtual = 13491
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 971.141 ; gain = 531.426 ; free physical = 7232 ; free virtual = 13380
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cos' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:49) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 971.141 ; gain = 531.426 ; free physical = 7206 ; free virtual = 13349
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:411).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:423) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:434) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:441) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:422) automatically.
INFO: [XFORM 203-102] Partitioning array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:433) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cos' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cos' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'kernel' (neural_net_HLS/solution1/kernel.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:238:18) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:8:21) to (neural_net_HLS/solution1/kernel.cpp:17:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'scaled_fixed2ieee<63, 1>' into 'hotbm_::sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:281) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:8)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1093.719 ; gain = 654.004 ; free physical = 7194 ; free virtual = 13342
INFO: [XFORM 203-541] Flattening a loop nest 'loopdft' (neural_net_HLS/solution1/kernel.cpp:41:49) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:52:33) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:60:32) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:67:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:74:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:238)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem2' (neural_net_HLS/solution1/kernel.cpp:63:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem5' (neural_net_HLS/solution1/kernel.cpp:83:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem3' (neural_net_HLS/solution1/kernel.cpp:70:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'gmem1' (neural_net_HLS/solution1/kernel.cpp:55:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'gmem4' (neural_net_HLS/solution1/kernel.cpp:77:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec0' (neural_net_HLS/solution1/kernel.cpp:49:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:57:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:65:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:63:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1113.152 ; gain = 673.438 ; free physical = 7160 ; free virtual = 13301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sin_or_cos<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 88.76 seconds; current allocated memory: 330.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 331.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 331.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopdft_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopdft_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fptrunc' operation ('acc_i', neural_net_HLS/solution1/kernel.cpp:47) and 'fpext' operation ('tmp_14', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopdft_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fptrunc' operation ('acc_i', neural_net_HLS/solution1/kernel.cpp:47) and 'fpext' operation ('tmp_14', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopdft_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fptrunc' operation ('acc_i', neural_net_HLS/solution1/kernel.cpp:47) and 'fpext' operation ('tmp_14', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopdft_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fptrunc' operation ('acc_i', neural_net_HLS/solution1/kernel.cpp:47) and 'fpext' operation ('tmp_14', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopdft_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'fptrunc' operation ('acc_i', neural_net_HLS/solution1/kernel.cpp:47) and 'fpext' operation ('tmp_14', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loopdft_L): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'fptrunc' operation ('acc_i', neural_net_HLS/solution1/kernel.cpp:47) and 'fpext' operation ('tmp_14', neural_net_HLS/solution1/kernel.cpp:47).
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 90.
INFO: [SCHED 204-61] Pipelining loop 'loop1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_13', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_13', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_13', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_13', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop1_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec1_addr_write_ln55', neural_net_HLS/solution1/kernel.cpp:55) of variable 'tmp_13', neural_net_HLS/solution1/kernel.cpp:55 on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec1_load', neural_net_HLS/solution1/kernel.cpp:55) on array 'vec1', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'loop2_L'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_18', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_18', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_18', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_18', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop2_L): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('vec2_addr_write_ln63', neural_net_HLS/solution1/kernel.cpp:63) of variable 'tmp_18', neural_net_HLS/solution1/kernel.cpp:63 on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38 and 'load' operation ('vec2_load', neural_net_HLS/solution1/kernel.cpp:63) on array 'vec2', neural_net_HLS/solution1/kernel.cpp:38.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_25', neural_net_HLS/solution1/kernel.cpp:70).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_25', neural_net_HLS/solution1/kernel.cpp:70).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_25', neural_net_HLS/solution1/kernel.cpp:70).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_25', neural_net_HLS/solution1/kernel.cpp:70).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop3.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'phi' operation ('vec3[3]') with incoming values : ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:70) ('vec3[0]', neural_net_HLS/solution1/kernel.cpp:72) and 'mux' operation ('tmp_25', neural_net_HLS/solution1/kernel.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('vec4[0]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('vec4[0]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('vec4[0]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Loop: loop4.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('vec4[0]', neural_net_HLS/solution1/kernel.cpp:77) and 'select' operation ('select_ln77', neural_net_HLS/solution1/kernel.cpp:77).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:83).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 333.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 337.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doublecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doubledEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_170ns_53ns_223_5_1' to 'kernel_mul_170ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_49ns_49ns_98_2_1' to 'kernel_mul_49ns_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mux_164_1_1_1' to 'kernel_mux_164_1_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_56ns_52s_108_2_1' to 'kernel_mul_56ns_5kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_49ns_44s_93_2_1' to 'kernel_mul_49ns_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_42ns_33ns_75_2_1' to 'kernel_mul_42ns_3mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_mul_64s_63ns_126_5_1' to 'kernel_mul_64s_63ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_mul_170ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mul_42ns_3mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mul_49ns_4ibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mul_49ns_4lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mul_56ns_5kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mul_64s_63ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mux_164_1_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_mux_83_1_1_1': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8082 ; free virtual = 13775
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8082 ; free virtual = 13775
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8069 ; free virtual = 13763
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8068 ; free virtual = 13763
INFO: [XFORM 203-102] Automatically partitioning small array 'w5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec3' (neural_net_HLS/solution1/kernel.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vec4' (neural_net_HLS/solution1/kernel.cpp:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'w5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec3' (neural_net_HLS/solution1/kernel.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vec4' (neural_net_HLS/solution1/kernel.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8051 ; free virtual = 13746
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:28:33) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:37:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:45:32) in function 'kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:53:32) in function 'kernel' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem0' (neural_net_HLS/solution1/kernel.cpp:32:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:34:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:43:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8051 ; free virtual = 13746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.41 seconds; current allocated memory: 117.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 117.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:32) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:32).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:32) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:32).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:32) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:32).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:32) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:32).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:41) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:41).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:41) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:41).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:41) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:41).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:41) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:41).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:49) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:49).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9770 ; free virtual = 14021
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9770 ; free virtual = 14021
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9743 ; free virtual = 14004
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9735 ; free virtual = 13996
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 9703 ; free virtual = 13967
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:30:33) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:39:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:47:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:55:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2048 on port 'in' (neural_net_HLS/solution1/fft_top.cpp:15:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 9658 ; free virtual = 13924
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.18 seconds; current allocated memory: 189.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 190.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 190.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 190.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 190.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 191.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 191.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 192.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 192.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 193.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 195.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 196.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 198.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 199.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_coneOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 202.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_0' to 'kernel_fptrunc_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_0' to 'kernel_fcmp_32ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadd_64ns_64ns_64_6_full_dsp_0' to 'kernel_dadd_64ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dsub_64ns_64ns_64_6_full_dsp_0' to 'kernel_dsub_64ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_0' to 'kernel_dmul_64ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadd_64ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_kbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dsub_64ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fcmp_32ns_hbi': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fptrunc_64g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'act_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 203.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op' and 'res' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 208.380 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.04 MHz
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_coneOg_U(start_for_fft_coneOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_pfYi_U(start_for_dummy_pfYi)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'kernel_b1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_w1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_b2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_w2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_b3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_w3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_b4_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8795 ; free virtual = 13550
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8795 ; free virtual = 13550
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8773 ; free virtual = 13533
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8764 ; free virtual = 13525
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 8733 ; free virtual = 13495
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:30:33) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:39:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:47:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:55:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2048 on port 'in' (neural_net_HLS/solution1/fft_top.cpp:15:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 8688 ; free virtual = 13451
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.96 seconds; current allocated memory: 190.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 190.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 190.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 190.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 191.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 191.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 192.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 192.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 193.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 194.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 196.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 197.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 198.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 200.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_coneOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 202.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_0' to 'kernel_fptrunc_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_0' to 'kernel_fcmp_32ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadd_64ns_64ns_64_6_full_dsp_0' to 'kernel_dadd_64ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dsub_64ns_64ns_64_6_full_dsp_0' to 'kernel_dsub_64ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_0' to 'kernel_dmul_64ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadd_64ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_kbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dsub_64ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fcmp_32ns_hbi': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fptrunc_64g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'act_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 204.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'op' and 'res' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 208.997 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.04 MHz
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_coneOg_U(start_for_fft_coneOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_pfYi_U(start_for_dummy_pfYi)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'kernel_b1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_w1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_b2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_w2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_b3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_w3_rom' using auto ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7950 ; free virtual = 13989
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7950 ; free virtual = 13989
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7927 ; free virtual = 13970
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7917 ; free virtual = 13962
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7887 ; free virtual = 13933
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:30:33) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:39:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:47:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:55:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2048 on port 'in' (neural_net_HLS/solution1/fft_top.cpp:15:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7843 ; free virtual = 13891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 102.36 seconds; current allocated memory: 189.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 190.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 190.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 190.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 190.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 191.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 191.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 192.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 192.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 192.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_11', neural_net_HLS/solution1/kernel.cpp:59).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 194.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 195.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 197.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 198.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 199.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_coneOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 202.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_0' to 'kernel_fptrunc_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_0' to 'kernel_fcmp_32ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadd_64ns_64ns_64_6_full_dsp_0' to 'kernel_dadd_64ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dsub_64ns_64ns_64_6_full_dsp_0' to 'kernel_dsub_64ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_0' to 'kernel_dmul_64ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadd_64ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_kbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dsub_64ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fcmp_32ns_hbi': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fptrunc_64g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'act_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 203.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'op' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 208.659 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.04 MHz
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_coneOg_U(start_for_fft_coneOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_pfYi_U(start_for_dummy_pfYi)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'kernel_b1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_w1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_b2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_w2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_b3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_w3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_b4_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8053 ; free virtual = 13911
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8053 ; free virtual = 13911
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8030 ; free virtual = 13892
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8021 ; free virtual = 13885
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7990 ; free virtual = 13856
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:30:33) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:39:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:47:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:55:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2048 on port 'in' (neural_net_HLS/solution1/fft_top.cpp:15:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:36:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:45:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:61:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7946 ; free virtual = 13814
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.78 seconds; current allocated memory: 189.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 190.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 190.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 190.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 190.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 191.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 191.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 192.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 192.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 192.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:43).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:51).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:59) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:59).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:66).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 194.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 196.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 197.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 198.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 199.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_coneOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 202.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_0' to 'kernel_fptrunc_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_0' to 'kernel_fcmp_32ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadd_64ns_64ns_64_6_full_dsp_0' to 'kernel_dadd_64ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dsub_64ns_64ns_64_6_full_dsp_0' to 'kernel_dsub_64ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_0' to 'kernel_dmul_64ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadd_64ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_kbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dsub_64ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fcmp_32ns_hbi': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fptrunc_64g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'act_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 204.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'op' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'kernel_dcmp_64ns_64ns_1_2_1' to 'kernel_dcmp_64ns_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dcmp_64ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 208.898 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.04 MHz
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_coneOg_U(start_for_fft_coneOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_pfYi_U(start_for_dummy_pfYi)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'kernel_b1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_w1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_b2_rom' using distributed ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 11038 ; free virtual = 14976
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 11038 ; free virtual = 14976
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 11010 ; free virtual = 14957
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 11001 ; free virtual = 14950
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:39 ; elapsed = 00:01:43 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 10968 ; free virtual = 14921
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:27:33) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:36:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:44:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:52:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:42:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:58:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 10924 ; free virtual = 14877
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 104.58 seconds; current allocated memory: 190.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 190.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 190.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 190.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 191.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 191.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 191.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 192.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 192.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 193.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 194.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10347 ; free virtual = 14359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10347 ; free virtual = 14359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10325 ; free virtual = 14342
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10317 ; free virtual = 14334
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 10285 ; free virtual = 14305
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:27:33) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:36:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:44:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:52:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:33:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:42:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:58:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 10232 ; free virtual = 14262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.54 seconds; current allocated memory: 190.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 190.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 190.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 190.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 191.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 191.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 191.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 192.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 192.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 193.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:40).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:48).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 194.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8036 ; free virtual = 12911
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8036 ; free virtual = 12911
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8013 ; free virtual = 12892
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 8005 ; free virtual = 12885
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7973 ; free virtual = 12856
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:26:33) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:35:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:43:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:51:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:57:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7928 ; free virtual = 12811
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 98.29 seconds; current allocated memory: 189.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 190.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 190.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 190.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 190.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 191.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 191.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 191.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 192.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 192.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 193.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6854 ; free virtual = 12881
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6854 ; free virtual = 12881
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6831 ; free virtual = 12863
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6822 ; free virtual = 12855
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 6792 ; free virtual = 12826
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:26:33) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:35:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:43:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:51:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:57:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 6747 ; free virtual = 12783
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.37 seconds; current allocated memory: 190.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 190.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 190.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 190.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 191.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 191.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 192.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 192.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 193.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 194.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7733 ; free virtual = 13899
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7733 ; free virtual = 13899
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7710 ; free virtual = 13880
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7702 ; free virtual = 13873
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7671 ; free virtual = 13844
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:26:33) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:35:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:43:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop4' (neural_net_HLS/solution1/kernel.cpp:51:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:57:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7627 ; free virtual = 13801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.49 seconds; current allocated memory: 190.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 190.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 190.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 190.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 191.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 191.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 191.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 192.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 192.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 193.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop4.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55) and 'fadd' operation ('tmp_13', neural_net_HLS/solution1/kernel.cpp:55).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loopout'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62) and 'fadd' operation ('res_t', neural_net_HLS/solution1/kernel.cpp:62).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 194.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7531 ; free virtual = 13519
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7531 ; free virtual = 13519
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7509 ; free virtual = 13501
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7500 ; free virtual = 13493
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7470 ; free virtual = 13465
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop1' (neural_net_HLS/solution1/kernel.cpp:26:33) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop2' (neural_net_HLS/solution1/kernel.cpp:35:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop3' (neural_net_HLS/solution1/kernel.cpp:43:32) in function 'kernel' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:41:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:56:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7426 ; free virtual = 13422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 104.28 seconds; current allocated memory: 190.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 190.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 190.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 190.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 191.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 191.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 192.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 192.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 193.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30) and 'fadd' operation ('tmp_2', neural_net_HLS/solution1/kernel.cpp:30).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39) and 'fadd' operation ('tmp_5', neural_net_HLS/solution1/kernel.cpp:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop3.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47) and 'fadd' operation ('tmp_8', neural_net_HLS/solution1/kernel.cpp:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 194.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 196.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_sitofp_32s_32_6_1' to 'kernel_sitofp_32scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_sitofp_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 197.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 198.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7487 ; free virtual = 13474
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7487 ; free virtual = 13474
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7463 ; free virtual = 13455
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7455 ; free virtual = 13447
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7424 ; free virtual = 13418
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:31:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7379 ; free virtual = 13375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 98.54 seconds; current allocated memory: 190.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 190.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 190.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 190.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 190.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 191.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 192.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 192.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 192.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 193.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 194.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_sitofp_32s_32_6_1' to 'kernel_sitofp_32scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_sitofp_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 195.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 196.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 198.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_confYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 200.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadddsub_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fcmp_32ns_ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fptrunc_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'act_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 201.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_dcmp_64ns_64ns_1_2_1' to 'kernel_dcmp_64ns_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dcmp_64ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 204.052 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.04 MHz
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_confYi_U(start_for_fft_confYi)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7251 ; free virtual = 13318
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7251 ; free virtual = 13318
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7231 ; free virtual = 13301
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7222 ; free virtual = 13293
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop1' (neural_net_HLS/solution1/kernel.cpp:26) in function 'kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (neural_net_HLS/solution1/kernel.cpp:29) in function 'kernel' completely with a factor of 512.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7184 ; free virtual = 13258
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:40:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:47:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7126 ; free virtual = 13201
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 109.88 seconds; current allocated memory: 214.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 214.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 214.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 214.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 215.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 215.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 215.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 216.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'act_fun'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 216.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 217.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2601.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31 seconds; current allocated memory: 239.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 73.61 seconds; current allocated memory: 295.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_sitofp_32s_32_6_1' to 'kernel_sitofp_32scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_sitofp_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 19.33 seconds; current allocated memory: 300.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 301.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 302.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_confYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 305.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_0' to 'kernel_fptrunc_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_0' to 'kernel_fcmp_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadd_64ns_64ns_64_6_full_dsp_0' to 'kernel_dadd_64ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dsub_64ns_64ns_64_6_full_dsp_0' to 'kernel_dsub_64ns_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_0' to 'kernel_dmul_64ns_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadd_64ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_lbW': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dsub_64ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fcmp_32ns_ibs': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fptrunc_64hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'act_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 306.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_dcmp_64ns_64ns_1_2_1' to 'kernel_dcmp_64ns_mb6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel' is 201877 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'kernel_dcmp_64ns_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 512 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7116 ; free virtual = 13291
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7116 ; free virtual = 13291
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7092 ; free virtual = 13272
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7084 ; free virtual = 13264
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7054 ; free virtual = 13236
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:31:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 7006 ; free virtual = 13193
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.72 seconds; current allocated memory: 190.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 190.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 190.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 190.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 190.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 191.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 191.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 192.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 192.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 192.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 193.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 194.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_sitofp_32s_32_6_1' to 'kernel_sitofp_32scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_sitofp_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 195.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 196.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 198.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_confYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 200.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadddsub_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fcmp_32ns_ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fptrunc_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'act_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 201.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_dcmp_64ns_64ns_1_2_1' to 'kernel_dcmp_64ns_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dcmp_64ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 204.064 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.04 MHz
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_confYi_U(start_for_fft_confYi)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 11168 ; free virtual = 15017
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 11168 ; free virtual = 15017
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 11140 ; free virtual = 14998
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 11131 ; free virtual = 14991
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 11100 ; free virtual = 14961
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:31:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 11056 ; free virtual = 14918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 98.77 seconds; current allocated memory: 189.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 189.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 189.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 189.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 190.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 191.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 191.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 192.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 192.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 193.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 193.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_sitofp_32s_32_6_1' to 'kernel_sitofp_32scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_sitofp_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 194.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 196.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 197.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_confYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 200.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadddsub_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fcmp_32ns_ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fptrunc_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'act_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 201.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_dcmp_64ns_64ns_1_2_1' to 'kernel_dcmp_64ns_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dcmp_64ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 203.629 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.04 MHz
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_confYi_U(start_for_fft_confYi)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10469 ; free virtual = 14583
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10469 ; free virtual = 14583
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10448 ; free virtual = 14565
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10439 ; free virtual = 14557
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 10407 ; free virtual = 14528
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:31:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 10363 ; free virtual = 14485
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.17 seconds; current allocated memory: 189.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 189.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 189.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 189.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 190.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 191.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 191.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 192.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 192.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 193.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 193.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_sitofp_32s_32_6_1' to 'kernel_sitofp_32scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_sitofp_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 194.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 196.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 197.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_confYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 200.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadddsub_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fcmp_32ns_ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fptrunc_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'act_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 201.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_dcmp_64ns_64ns_1_2_1' to 'kernel_dcmp_64ns_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dcmp_64ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 203.632 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.04 MHz
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_confYi_U(start_for_fft_confYi)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10518 ; free virtual = 14631
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10518 ; free virtual = 14631
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10495 ; free virtual = 14614
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10477 ; free virtual = 14597
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 10447 ; free virtual = 14567
WARNING: [XFORM 203-803] Cannot bundle argument 'op' (neural_net_HLS/solution1/kernel.cpp:19:1) to m_axi port 'mem_in' since its offset mode is off.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2048 on port 'in' (neural_net_HLS/solution1/fft_top.cpp:15:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:31:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 10412 ; free virtual = 14534
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.37 seconds; current allocated memory: 189.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 189.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 190.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 190.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 190.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 191.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 191.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 192.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 192.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 193.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 194.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_sitofp_32s_32_6_1' to 'kernel_sitofp_32scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_sitofp_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 195.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 196.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 197.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_confYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 200.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadddsub_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_kbM': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10120 ; free virtual = 14295
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10120 ; free virtual = 14295
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10100 ; free virtual = 14279
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10092 ; free virtual = 14271
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 10061 ; free virtual = 14242
WARNING: [XFORM 203-803] Cannot bundle argument 'op' (neural_net_HLS/solution1/kernel.cpp:19:1) to m_axi port 'mem_in' since its offset mode is off.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2048 on port 'in' (neural_net_HLS/solution1/fft_top.cpp:15:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:31:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 10016 ; free virtual = 14199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 105.39 seconds; current allocated memory: 189.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 189.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 190.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 190.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 190.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 191.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 191.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 191.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 192.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 192.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 193.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 194.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_sitofp_32s_32_6_1' to 'kernel_sitofp_32scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_sitofp_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 195.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 196.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 197.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_confYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_top/m_axi_in_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 200.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadddsub_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_kbM': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10229 ; free virtual = 14405
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10229 ; free virtual = 14405
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10207 ; free virtual = 14387
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 10198 ; free virtual = 14380
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 10169 ; free virtual = 14351
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:31:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 10125 ; free virtual = 14307
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 106.43 seconds; current allocated memory: 189.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 189.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 189.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 189.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 190.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 191.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 191.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 191.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 192.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 192.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 193.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 193.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_sitofp_32s_32_6_1' to 'kernel_sitofp_32scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_sitofp_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 194.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 196.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 197.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_confYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 200.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadddsub_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fcmp_32ns_ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fptrunc_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'act_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 201.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_dcmp_64ns_64ns_1_2_1' to 'kernel_dcmp_64ns_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dcmp_64ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 203.660 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.04 MHz
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_confYi_U(start_for_fft_confYi)' using Shift Registers.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/mylib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'neural_net_HLS/solution1/fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.cpp:1:
In file included from neural_net_HLS/solution1/fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9973 ; free virtual = 14149
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9973 ; free virtual = 14149
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9950 ; free virtual = 14131
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 9941 ; free virtual = 14123
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:15:3) to (neural_net_HLS/solution1/fft_top.cpp:13:30) in function 'dummy_proc_fe'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/fft_top.cpp:25:29) to (neural_net_HLS/solution1/fft_top.cpp:25:23) in function 'dummy_proc_be'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (neural_net_HLS/solution1/kernel.cpp:5:21) to (neural_net_HLS/solution1/kernel.cpp:14:2) in function 'act_fun'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'act_fun' (neural_net_HLS/solution1/kernel.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 9911 ; free virtual = 14095
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'vec1' (neural_net_HLS/solution1/kernel.cpp:31:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec2' (neural_net_HLS/solution1/kernel.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec3' (neural_net_HLS/solution1/kernel.cpp:46:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vec4' (neural_net_HLS/solution1/kernel.cpp:53:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (neural_net_HLS/solution1/fft_top.cpp:29:9)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 966.270 ; gain = 526.555 ; free physical = 9866 ; free virtual = 14052
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.32 seconds; current allocated memory: 189.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 189.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 189.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 189.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 190.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 191.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 191.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 192.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 192.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 193.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 193.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_fmul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_sitofp_32s_32_6_1' to 'kernel_sitofp_32scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fpext_32ns_64_2_1' to 'kernel_fpext_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_sitofp_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 194.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 196.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'kernel_fadd_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 197.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_confYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 200.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'act_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_fptrunc_64ns_32_2_1' to 'kernel_fptrunc_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fcmp_32ns_32ns_1_2_1' to 'kernel_fcmp_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'kernel_dadddsub_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_dmul_64ns_64ns_64_6_max_dsp_1' to 'kernel_dmul_64ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dadddsub_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_dmul_64ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fcmp_32ns_ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fptrunc_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'act_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 201.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/op' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/res' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_dcmp_64ns_64ns_1_2_1' to 'kernel_dcmp_64ns_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_dcmp_64ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fmul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fpext_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 203.622 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.04 MHz
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w32_d2048_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_confYi_U(start_for_fft_confYi)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
