#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr 15 18:04:25 2019
# Process ID: 6652
# Current directory: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/impl_1
# Command line: vivado.exe -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/impl_1/main.vdi
# Journal file: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc]
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[0].inve1.inv1/aus_i'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/aus_i'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/aus_i'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_i'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus_i'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[0].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[5].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[6].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[0].inve1.inv1/ein'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/ein'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/ein'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/ein'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/ein'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[5].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[6].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/uhr_ring'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/b_5'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/b_6'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__2'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:63]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__2}]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__3'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:64]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__3}]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 483.410 ; gain = 254.012
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 494.309 ; gain = 10.898
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: a2317c89

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 155 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 185fb0cc1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 993.742 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 3 cells.
Phase 2 Constant propagation | Checksum: 828126a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 993.742 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 213 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: e77cc642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 993.742 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: e77cc642

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.505 . Memory (MB): peak = 993.742 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 993.742 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e77cc642

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.510 . Memory (MB): peak = 993.742 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e77cc642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 993.742 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 26 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 993.742 ; gain = 510.332
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 993.742 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/impl_1/main_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/impl_1/main_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 993.742 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 993.742 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus' is driving clock pin of 64 registers. This could lead to large hold time violations. First few involved registers are:
	Inst_Frequenzmessung/zahler_reg[0] {FDRE}
	Inst_Frequenzmessung/zahler_reg[10] {FDRE}
	Inst_Frequenzmessung/zahler_reg[11] {FDRE}
	Inst_Frequenzmessung/zahler_reg[12] {FDRE}
	Inst_Frequenzmessung/zahler_reg[13] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dc6519e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1b032d72d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1b032d72d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1029.805 ; gain = 36.063
Phase 1 Placer Initialization | Checksum: 1b032d72d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14f38a37c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14f38a37c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23cb854cb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26c181fb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26c181fb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 23058ba13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23bf9d49d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 29dac4abb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 29dac4abb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.805 ; gain = 36.063
Phase 3 Detail Placement | Checksum: 29dac4abb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.551. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 29c20cd25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.805 ; gain = 36.063
Phase 4.1 Post Commit Optimization | Checksum: 29c20cd25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29c20cd25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 29c20cd25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.805 ; gain = 36.063

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e1b1bc53

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.805 ; gain = 36.063
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e1b1bc53

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.805 ; gain = 36.063
Ending Placer Task | Checksum: 120a2e222

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.805 ; gain = 36.063
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 27 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.805 ; gain = 36.063
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1029.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/impl_1/main_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1029.805 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1029.805 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1029.805 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: fef6b5d3 ConstDB: 0 ShapeSum: 21ac2c4f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a3f16c0e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1136.906 ; gain = 107.102

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a3f16c0e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1136.906 ; gain = 107.102

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a3f16c0e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1136.906 ; gain = 107.102

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a3f16c0e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1136.906 ; gain = 107.102
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b787fd51

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1136.906 ; gain = 107.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.463  | TNS=0.000  | WHS=-0.084 | THS=-3.199 |

Phase 2 Router Initialization | Checksum: 1f33d46c9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1136.906 ; gain = 107.102

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: edff6195

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 164c458d5

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.418  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19a74a2bc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102
Phase 4 Rip-up And Reroute | Checksum: 19a74a2bc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19a74a2bc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19a74a2bc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102
Phase 5 Delay and Skew Optimization | Checksum: 19a74a2bc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c0e6a7c4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.520  | TNS=0.000  | WHS=0.155  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c0e6a7c4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102
Phase 6 Post Hold Fix | Checksum: 1c0e6a7c4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0731882 %
  Global Horizontal Routing Utilization  = 0.0714472 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b33333b5

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b33333b5

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25a661459

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.520  | TNS=0.000  | WHS=0.155  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25a661459

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.906 ; gain = 107.102

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 27 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:46 . Memory (MB): peak = 1136.906 ; gain = 107.102
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1136.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/impl_1/main_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/impl_1/main_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/impl_1/main_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 27 Warnings, 24 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (LUTLP-2) Combinatorial Loop Allowed - 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus, Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/aus_inferred__0_i_1, Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/aus_inferred__0_i_1__0, Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__1.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/b_4 is a gated clock net sourced by a combinational pin Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus/O, cell Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus is driving clock pin of 64 cells. This could lead to large hold time violations. First few involved cells are:
    Inst_Frequenzmessung/zahler_reg[0] {FDRE}
    Inst_Frequenzmessung/zahler_reg[10] {FDRE}
    Inst_Frequenzmessung/zahler_reg[11] {FDRE}
    Inst_Frequenzmessung/zahler_reg[12] {FDRE}
    Inst_Frequenzmessung/zahler_reg[13] {FDRE}

INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15365376 bits.
Writing bitstream ./main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr 15 18:06:33 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 30 Warnings, 24 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1484.629 ; gain = 335.859
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file main.hwdef
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 18:06:33 2019...
