Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 27 11:06:48 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             953 |          266 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             410 |           96 |
| Yes          | No                    | No                     |             890 |          266 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                           Enable Signal                                                          |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state113                                                                                          |                                                                                                                                                      |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                                                                                            | bd_0_i/hls_inst/inst/tmp_9_reg_881[0]_inv_i_1_n_0                                                                                                    |                3 |              5 |         1.67 |
|  ap_clk      |                                                                                                                                  | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]  |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state26                                                                                           |                                                                                                                                                      |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state103                                                                                          |                                                                                                                                                      |               12 |             12 |         1.00 |
|  ap_clk      |                                                                                                                                  | bd_0_i/hls_inst/inst/udiv_64s_64ns_64_68_seq_1_U7/fn1_udiv_64s_64ns_64_68_seq_1_div_U/fn1_udiv_64s_64ns_64_68_seq_1_div_u_0/dividend_tmp[63]_i_1_n_0 |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state103                                                                                          | bd_0_i/hls_inst/inst/val_1_reg_1017[31]                                                                                                              |               14 |             19 |         1.36 |
|  ap_clk      |                                                                                                                                  | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]    |                6 |             22 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state17                                                                                           |                                                                                                                                                      |                5 |             30 |         6.00 |
|  ap_clk      |                                                                                                                                  | bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]     |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state25                                                                                           |                                                                                                                                                      |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state21                                                                                           |                                                                                                                                                      |                7 |             31 |         4.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state104                                                                                          |                                                                                                                                                      |               18 |             32 |         1.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state106                                                                                          |                                                                                                                                                      |               11 |             32 |         2.91 |
|  ap_clk      |                                                                                                                                  | bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT          |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_3ns_32ns_3_7_seq_1_U11/fn1_sdiv_3ns_32ns_3_7_seq_1_div_U/start0                                        |                                                                                                                                                      |                7 |             35 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                                                                            |                                                                                                                                                      |               15 |             42 |         2.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state10                                                                                           |                                                                                                                                                      |               10 |             50 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state11                                                                                           |                                                                                                                                                      |               14 |             51 |         3.64 |
|  ap_clk      |                                                                                                                                  | bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]    |               14 |             52 |         3.71 |
|  ap_clk      |                                                                                                                                  | bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U3/din0_buf1[63]_i_1_n_0                                                                              |                8 |             61 |         7.62 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state102                                                                                          |                                                                                                                                                      |               25 |             63 |         2.52 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state96                                                                                           |                                                                                                                                                      |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64s_64ns_64_68_seq_1_U7/fn1_udiv_64s_64ns_64_68_seq_1_div_U/fn1_udiv_64s_64ns_64_68_seq_1_div_u_0/E[0] |                                                                                                                                                      |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state27                                                                                           |                                                                                                                                                      |               27 |            112 |         4.15 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64s_64ns_64_68_seq_1_U7/fn1_udiv_64s_64ns_64_68_seq_1_div_U/start0                                     |                                                                                                                                                      |               38 |            112 |         2.95 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state95                                                                                           |                                                                                                                                                      |               33 |            116 |         3.52 |
|  ap_clk      |                                                                                                                                  | ap_rst                                                                                                                                               |               48 |            188 |         3.92 |
|  ap_clk      |                                                                                                                                  |                                                                                                                                                      |              266 |            956 |         3.59 |
+--------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


