
ADDRESS_MAP app_processor PPC405 0
ADDRESS_SPACE blockrom COMBINED [0x0000:0x3fff]

  ADDRESS_RANGE RAMB16 /* 0xa000 - 0xaFFF */
    BUS_BLOCK
		  ram_pmem_omsp_app/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram [15:8]  LOC = X1Y16;
		  ram_pmem_omsp_app/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram  [7:0]  LOC = X0Y30;
    END_BUS_BLOCK;
  END_ADDRESS_RANGE;

  ADDRESS_RANGE RAMB16 /* 0xb000 - 0xbFFF */
    BUS_BLOCK
		  ram_pmem_omsp_app/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram [15:8]  LOC = X1Y18;
		  ram_pmem_omsp_app/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram  [7:0]  LOC = X0Y26;
    END_BUS_BLOCK;
  END_ADDRESS_RANGE;

  ADDRESS_RANGE RAMB16 /* 0xc000 - 0xcFFF */
    BUS_BLOCK
		  ram_pmem_omsp_app/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram [15:8]  LOC = X1Y20;
		  ram_pmem_omsp_app/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram  [7:0]  LOC = X0Y20;
    END_BUS_BLOCK;
  END_ADDRESS_RANGE;

  ADDRESS_RANGE RAMB16 /* 0xd000 - 0xdFFF */
    BUS_BLOCK
		  ram_pmem_omsp_app/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram [15:8]  LOC = X1Y22;
		  ram_pmem_omsp_app/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram  [7:0]  LOC = X0Y22;
    END_BUS_BLOCK;
  END_ADDRESS_RANGE;

END_ADDRESS_SPACE;
END_ADDRESS_MAP;

ADDRESS_MAP radio_processor PPC405 1
ADDRESS_SPACE blockrom COMBINED [0x0000:0x3fff]

  ADDRESS_RANGE RAMB16 /* 0xa000 - 0xaFFF */
    BUS_BLOCK
		  ram_pmem_omsp_radio/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram [15:8]  LOC = X0Y8;
		  ram_pmem_omsp_radio/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram [7:0]   LOC = X1Y4;
    END_BUS_BLOCK;
  END_ADDRESS_RANGE;

  ADDRESS_RANGE RAMB16 /* 0xb000 - 0xbFFF */
    BUS_BLOCK
		  ram_pmem_omsp_radio/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram [15:8]  LOC = X1Y8;
		  ram_pmem_omsp_radio/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram [7:0]   LOC = X1Y6;
    END_BUS_BLOCK;
  END_ADDRESS_RANGE;

  ADDRESS_RANGE RAMB16 /* 0xc000 - 0xcFFF */
    BUS_BLOCK
		  ram_pmem_omsp_radio/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram [15:8]  LOC = X1Y10;
		  ram_pmem_omsp_radio/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram [7:0]   LOC = X1Y0;
    END_BUS_BLOCK;
  END_ADDRESS_RANGE;

  ADDRESS_RANGE RAMB16 /* 0xd000 - 0xdFFF */
    BUS_BLOCK
		  ram_pmem_omsp_radio/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram [15:8]  LOC = X1Y12;
		  ram_pmem_omsp_radio/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram [7:0]   LOC = X1Y2;
    END_BUS_BLOCK;
  END_ADDRESS_RANGE;

END_ADDRESS_SPACE;
END_ADDRESS_MAP;