[
  {
    "class":"firrtl.passes.memlib.ReplSeqMemAnnotation",
    "inputFileName":"",
    "outputConfig":"Buffer.mem.conf"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]