part=xcvu9p-flga2104-2-i

[hls]
clock=10
flow_target=vivado
syn.file=matmul_partition.cpp
syn.top=matmul_partition
tb.file=matmul_partition_test.cpp
package.output.format=ip_catalog
package.output.syn=false
