

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_softmax_config13_s'
================================================================
* Date:           Wed Sep  8 19:08:58 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.039 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       13|       13| 65.000 ns | 65.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      5|       -|      -|    -|
|Expression       |        -|      -|       0|    533|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        0|      -|    1143|    320|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|    1143|    862|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+-----------+
    |                  Instance                 |                Module                | Expression|
    +-------------------------------------------+--------------------------------------+-----------+
    |myproject_axi_mul_mul_18s_18s_32_3_1_U679  |myproject_axi_mul_mul_18s_18s_32_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_18s_18s_32_3_1_U680  |myproject_axi_mul_mul_18s_18s_32_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_18s_18s_32_3_1_U681  |myproject_axi_mul_mul_18s_18s_32_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_18s_18s_32_3_1_U682  |myproject_axi_mul_mul_18s_18s_32_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_18s_18s_32_3_1_U683  |myproject_axi_mul_mul_18s_18s_32_3_1  |  i0 * i1  |
    +-------------------------------------------+--------------------------------------+-----------+

    * Memory: 
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud  |        3|  0|   0|    0|  1024|   18|     1|        18432|
    |invert_table2_U  |softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_inverdEe  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                              |        4|  0|   0|    0|  2048|   36|     2|        36864|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_1_fu_723_p2             |     +    |      0|  0|  25|          18|          18|
    |add_ln703_2_fu_727_p2             |     +    |      0|  0|  18|          18|          18|
    |add_ln703_fu_719_p2               |     +    |      0|  0|  25|          18|          18|
    |exp_sum_V_fu_731_p2               |     +    |      0|  0|  18|          18|          18|
    |sub_ln1193_1_fu_312_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_367_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_422_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_4_fu_477_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_257_p2              |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_340_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_395_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_450_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_505_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_285_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_211_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_227_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_241_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_205_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_358_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_413_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_468_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_523_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_303_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_2_fu_573_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_607_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_641_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_675_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_539_p3            |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_581_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_615_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_649_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_683_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_547_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln85_1_fu_222_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln85_2_fu_233_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln85_fu_217_p3             |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_245_p3                 |  select  |      0|  0|  16|           1|          16|
    |y_V_1_fu_589_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_623_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_657_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_691_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_555_p3                     |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_352_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_407_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_462_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_517_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_291_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_346_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_401_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_8_fu_456_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_9_fu_511_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_297_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_334_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_389_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_444_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_499_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_279_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 533|         268|         474|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln703_1_reg_985          |  18|   0|   18|          0|
    |add_ln703_reg_980            |  18|   0|   18|          0|
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |data_0_V_read_1_reg_873      |  16|   0|   16|          0|
    |data_1_V_read_1_reg_867      |  16|   0|   16|          0|
    |data_2_V_read_1_reg_861      |  16|   0|   16|          0|
    |data_3_V_read_1_reg_855      |  16|   0|   16|          0|
    |data_4_V_read_1_reg_848      |  16|   0|   16|          0|
    |exp_res_0_V_reg_945          |  18|   0|   18|          0|
    |exp_res_1_V_reg_951          |  18|   0|   18|          0|
    |exp_res_2_V_reg_957          |  18|   0|   18|          0|
    |exp_res_3_V_reg_974          |  18|   0|   18|          0|
    |exp_res_4_V_reg_968          |  18|   0|   18|          0|
    |icmp_ln1496_1_reg_884        |   1|   0|    1|          0|
    |icmp_ln1496_reg_879          |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_1000       |  18|   0|   18|          0|
    |mul_ln1118_1_reg_1044        |  32|   0|   32|          0|
    |mul_ln1118_2_reg_1049        |  32|   0|   32|          0|
    |mul_ln1118_3_reg_1054        |  32|   0|   32|          0|
    |mul_ln1118_4_reg_1059        |  32|   0|   32|          0|
    |mul_ln1118_reg_1039          |  32|   0|   32|          0|
    |select_ln85_2_reg_889        |  16|   0|   16|          0|
    |x_max_V_reg_895              |  16|   0|   16|          0|
    |y_V_1_reg_905                |  10|   0|   10|          0|
    |y_V_2_reg_910                |  10|   0|   10|          0|
    |y_V_3_reg_915                |  10|   0|   10|          0|
    |y_V_3_reg_915_pp0_iter4_reg  |  10|   0|   10|          0|
    |y_V_4_reg_920                |  10|   0|   10|          0|
    |y_V_5_reg_990                |  10|   0|   10|          0|
    |y_V_reg_900                  |  10|   0|   10|          0|
    |data_0_V_read_1_reg_873      |  64|  32|   16|          0|
    |data_1_V_read_1_reg_867      |  64|  32|   16|          0|
    |data_2_V_read_1_reg_861      |  64|  32|   16|          0|
    |data_3_V_read_1_reg_855      |  64|  32|   16|          0|
    |data_4_V_read_1_reg_848      |  64|  32|   16|          0|
    |exp_res_0_V_reg_945          |  64|  32|   18|          0|
    |exp_res_1_V_reg_951          |  64|  32|   18|          0|
    |exp_res_2_V_reg_957          |  64|  32|   18|          0|
    |exp_res_3_V_reg_974          |  64|  32|   18|          0|
    |exp_res_4_V_reg_968          |  64|  32|   18|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1143| 320|  673|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_done         | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|data_0_V_read   |  in |   16|   ap_none  |                    data_0_V_read                   |    scalar    |
|data_1_V_read   |  in |   16|   ap_none  |                    data_1_V_read                   |    scalar    |
|data_2_V_read   |  in |   16|   ap_none  |                    data_2_V_read                   |    scalar    |
|data_3_V_read   |  in |   16|   ap_none  |                    data_3_V_read                   |    scalar    |
|data_4_V_read   |  in |   16|   ap_none  |                    data_4_V_read                   |    scalar    |
|res_0_V         | out |   16|   ap_vld   |                       res_0_V                      |    pointer   |
|res_0_V_ap_vld  | out |    1|   ap_vld   |                       res_0_V                      |    pointer   |
|res_1_V         | out |   16|   ap_vld   |                       res_1_V                      |    pointer   |
|res_1_V_ap_vld  | out |    1|   ap_vld   |                       res_1_V                      |    pointer   |
|res_2_V         | out |   16|   ap_vld   |                       res_2_V                      |    pointer   |
|res_2_V_ap_vld  | out |    1|   ap_vld   |                       res_2_V                      |    pointer   |
|res_3_V         | out |   16|   ap_vld   |                       res_3_V                      |    pointer   |
|res_3_V_ap_vld  | out |    1|   ap_vld   |                       res_3_V                      |    pointer   |
|res_4_V         | out |   16|   ap_vld   |                       res_4_V                      |    pointer   |
|res_4_V_ap_vld  | out |    1|   ap_vld   |                       res_4_V                      |    pointer   |
+----------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:267]   --->   Operation 15 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:267]   --->   Operation 16 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:267]   --->   Operation 17 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:267]   --->   Operation 18 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:267]   --->   Operation 19 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.42ns)   --->   "%icmp_ln1496 = icmp slt i16 %data_0_V_read_1, %data_1_V_read_1" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:290]   --->   Operation 20 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.42ns)   --->   "%icmp_ln1496_1 = icmp slt i16 %data_2_V_read_1, %data_3_V_read_1" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:290]   --->   Operation 21 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.03>
ST_2 : Operation 22 [1/1] (0.80ns)   --->   "%select_ln85 = select i1 %icmp_ln1496, i16 %data_1_V_read_1, i16 %data_0_V_read_1" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:290]   --->   Operation 22 'select' 'select_ln85' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.80ns)   --->   "%select_ln85_1 = select i1 %icmp_ln1496_1, i16 %data_3_V_read_1, i16 %data_2_V_read_1" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:290]   --->   Operation 23 'select' 'select_ln85_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln1496_2 = icmp slt i16 %select_ln85, %select_ln85_1" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:290]   --->   Operation 24 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.80ns)   --->   "%select_ln85_2 = select i1 %icmp_ln1496_2, i16 %select_ln85_1, i16 %select_ln85" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:290]   --->   Operation 25 'select' 'select_ln85_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 26 [1/1] (2.42ns)   --->   "%icmp_ln1496_3 = icmp slt i16 %select_ln85_2, %data_4_V_read_1" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:290]   --->   Operation 26 'icmp' 'icmp_ln1496_3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.80ns)   --->   "%x_max_V = select i1 %icmp_ln1496_3, i16 %data_4_V_read_1, i16 %select_ln85_2" [firmware/nnet_utils/nnet_common.h:85->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:290]   --->   Operation 27 'select' 'x_max_V' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.03>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %data_0_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 28 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %x_max_V to i17" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 29 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (2.07ns)   --->   "%sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 30 'sub' 'sub_ln1193' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 32 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_2, true" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 33 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp, %xor_ln786" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 34 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_5 = xor i1 %tmp, %tmp_2" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 35 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp, true" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 36 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_2, %xor_ln340" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 37 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %data_1_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 38 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.07ns)   --->   "%sub_ln1193_1 = sub i17 %sext_ln703_2, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 39 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 16)" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 40 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 15)" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 41 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_6, true" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 42 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1 = and i1 %tmp_4, %xor_ln786_1" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 43 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_6 = xor i1 %tmp_4, %tmp_6" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 44 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_1 = xor i1 %tmp_4, true" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 45 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%or_ln340_1 = or i1 %tmp_6, %xor_ln340_1" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 46 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %data_2_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 47 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.07ns)   --->   "%sub_ln1193_2 = sub i17 %sext_ln703_3, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 48 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 16)" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 49 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 15)" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 50 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_10, true" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 51 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2 = and i1 %tmp_8, %xor_ln786_2" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 52 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_7 = xor i1 %tmp_8, %tmp_10" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 53 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_2 = xor i1 %tmp_8, true" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 54 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln340_2 = or i1 %tmp_10, %xor_ln340_2" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 55 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i16 %data_3_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 56 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.07ns)   --->   "%sub_ln1193_3 = sub i17 %sext_ln703_4, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 57 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 16)" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 58 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 15)" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 59 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_12, true" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 60 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_3 = and i1 %tmp_11, %xor_ln786_3" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 61 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_8 = xor i1 %tmp_11, %tmp_12" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 62 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_3 = xor i1 %tmp_11, true" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 63 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%or_ln340_3 = or i1 %tmp_12, %xor_ln340_3" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 64 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i16 %data_4_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 65 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.07ns)   --->   "%sub_ln1193_4 = sub i17 %sext_ln703_5, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 66 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 16)" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 67 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 68 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_14, true" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 69 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_4 = and i1 %tmp_13, %xor_ln786_4" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 70 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_9 = xor i1 %tmp_13, %tmp_14" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 71 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_4 = xor i1 %tmp_13, true" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 72 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%or_ln340_4 = or i1 %tmp_14, %xor_ln340_4" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 73 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:305]   --->   Operation 74 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_5, i10 511, i10 %tmp_1" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 75 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp_1" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 76 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 77 'select' 'y_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:305]   --->   Operation 78 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%select_ln340_2 = select i1 %xor_ln340_6, i10 511, i10 %tmp_3" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 79 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1, i10 -512, i10 %tmp_3" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 80 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 81 'select' 'y_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_2, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:305]   --->   Operation 82 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln340_4 = select i1 %xor_ln340_7, i10 511, i10 %tmp_5" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 83 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2, i10 -512, i10 %tmp_5" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 84 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 85 'select' 'y_V_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_3, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:305]   --->   Operation 86 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%select_ln340_6 = select i1 %xor_ln340_8, i10 511, i10 %tmp_7" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 87 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_3, i10 -512, i10 %tmp_7" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 88 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %or_ln340_3, i10 %select_ln340_6, i10 %select_ln388_3" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 89 'select' 'y_V_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_4, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:305]   --->   Operation 90 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%select_ln340_8 = select i1 %xor_ln340_9, i10 511, i10 %tmp_9" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 91 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_4, i10 -512, i10 %tmp_9" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 92 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_4 = select i1 %or_ln340_4, i10 %select_ln340_8, i10 %select_ln388_4" [firmware/nnet_utils/nnet_activation.h:296]   --->   Operation 93 'select' 'y_V_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 94 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln306" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 95 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (3.25ns)   --->   "%exp_res_0_V = load i18* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 96 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln306_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 97 'zext' 'zext_ln306_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln306_1" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 98 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (3.25ns)   --->   "%exp_res_1_V = load i18* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 99 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln306_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 100 'zext' 'zext_ln306_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln306_2" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 101 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [2/2] (3.25ns)   --->   "%exp_res_2_V = load i18* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 102 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln306_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 103 'zext' 'zext_ln306_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%exp_table1_addr_4 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln306_4" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 104 'getelementptr' 'exp_table1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (3.25ns)   --->   "%exp_res_4_V = load i18* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 105 'load' 'exp_res_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 106 [1/2] (3.25ns)   --->   "%exp_res_0_V = load i18* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 106 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 107 [1/2] (3.25ns)   --->   "%exp_res_1_V = load i18* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 107 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 108 [1/2] (3.25ns)   --->   "%exp_res_2_V = load i18* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 108 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln306_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 109 'zext' 'zext_ln306_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln306_3" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 110 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (3.25ns)   --->   "%exp_res_3_V = load i18* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 111 'load' 'exp_res_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 112 [1/2] (3.25ns)   --->   "%exp_res_4_V = load i18* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 112 'load' 'exp_res_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 113 [1/2] (3.25ns)   --->   "%exp_res_3_V = load i18* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:306]   --->   Operation 113 'load' 'exp_res_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 114 [1/1] (2.13ns)   --->   "%add_ln703 = add i18 %exp_res_1_V, %exp_res_0_V" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:312]   --->   Operation 114 'add' 'add_ln703' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (2.13ns)   --->   "%add_ln703_1 = add i18 %exp_res_4_V, %exp_res_2_V" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:312]   --->   Operation 115 'add' 'add_ln703_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.96>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i18 %exp_res_3_V, %add_ln703_1" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:312]   --->   Operation 116 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %add_ln703, %add_ln703_2" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:312]   --->   Operation 117 'add' 'exp_sum_V' <Predicate = true> <Delay = 3.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%y_V_5 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %exp_sum_V, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:314]   --->   Operation 118 'partselect' 'y_V_5' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln314 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:314]   --->   Operation 119 'zext' 'zext_ln314' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln314" [firmware/nnet_utils/nnet_activation.h:314]   --->   Operation 120 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [2/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:314]   --->   Operation 121 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 122 [1/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:314]   --->   Operation 122 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 11 <SV = 10> <Delay = 3.89>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %inv_exp_sum_V to i32" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 123 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %exp_res_0_V to i32" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 124 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i32 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 125 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %exp_res_1_V to i32" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 126 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i32 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 127 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i18 %exp_res_2_V to i32" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 128 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i32 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 129 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i18 %exp_res_3_V to i32" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 130 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i32 %sext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 131 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i18 %exp_res_4_V to i32" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 132 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i32 %sext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 133 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 134 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i32 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 134 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 135 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i32 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 135 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 136 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i32 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 136 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 137 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i32 %sext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 137 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 138 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i32 %sext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 138 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 139 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i32 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 139 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 140 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i32 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 140 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 141 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i32 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 141 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 142 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i32 %sext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 142 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 143 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i32 %sext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 143 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 144 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118, i32 16, i32 31)" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 145 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_0_V, i16 %trunc_ln1)" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 146 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_1, i32 16, i32 31)" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 147 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_1_V, i16 %trunc_ln708_1)" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 148 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_2, i32 16, i32 31)" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 149 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_2_V, i16 %trunc_ln708_2)" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 150 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_3, i32 16, i32 31)" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 151 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_3_V, i16 %trunc_ln708_3)" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 152 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_4, i32 16, i32 31)" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 153 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_4_V, i16 %trunc_ln708_4)" [firmware/nnet_utils/nnet_activation.h:317]   --->   Operation 154 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:319]   --->   Operation 155 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_V_read_1    (read         ) [ 011110000000000]
data_3_V_read_1    (read         ) [ 011110000000000]
data_2_V_read_1    (read         ) [ 011110000000000]
data_1_V_read_1    (read         ) [ 011110000000000]
data_0_V_read_1    (read         ) [ 011110000000000]
icmp_ln1496        (icmp         ) [ 011000000000000]
icmp_ln1496_1      (icmp         ) [ 011000000000000]
select_ln85        (select       ) [ 000000000000000]
select_ln85_1      (select       ) [ 000000000000000]
icmp_ln1496_2      (icmp         ) [ 000000000000000]
select_ln85_2      (select       ) [ 010100000000000]
icmp_ln1496_3      (icmp         ) [ 000000000000000]
x_max_V            (select       ) [ 010010000000000]
sext_ln703         (sext         ) [ 000000000000000]
sext_ln703_1       (sext         ) [ 000000000000000]
sub_ln1193         (sub          ) [ 000000000000000]
tmp                (bitselect    ) [ 000000000000000]
tmp_2              (bitselect    ) [ 000000000000000]
xor_ln786          (xor          ) [ 000000000000000]
and_ln786          (and          ) [ 000000000000000]
xor_ln340_5        (xor          ) [ 000000000000000]
xor_ln340          (xor          ) [ 000000000000000]
or_ln340           (or           ) [ 000000000000000]
sext_ln703_2       (sext         ) [ 000000000000000]
sub_ln1193_1       (sub          ) [ 000000000000000]
tmp_4              (bitselect    ) [ 000000000000000]
tmp_6              (bitselect    ) [ 000000000000000]
xor_ln786_1        (xor          ) [ 000000000000000]
and_ln786_1        (and          ) [ 000000000000000]
xor_ln340_6        (xor          ) [ 000000000000000]
xor_ln340_1        (xor          ) [ 000000000000000]
or_ln340_1         (or           ) [ 000000000000000]
sext_ln703_3       (sext         ) [ 000000000000000]
sub_ln1193_2       (sub          ) [ 000000000000000]
tmp_8              (bitselect    ) [ 000000000000000]
tmp_10             (bitselect    ) [ 000000000000000]
xor_ln786_2        (xor          ) [ 000000000000000]
and_ln786_2        (and          ) [ 000000000000000]
xor_ln340_7        (xor          ) [ 000000000000000]
xor_ln340_2        (xor          ) [ 000000000000000]
or_ln340_2         (or           ) [ 000000000000000]
sext_ln703_4       (sext         ) [ 000000000000000]
sub_ln1193_3       (sub          ) [ 000000000000000]
tmp_11             (bitselect    ) [ 000000000000000]
tmp_12             (bitselect    ) [ 000000000000000]
xor_ln786_3        (xor          ) [ 000000000000000]
and_ln786_3        (and          ) [ 000000000000000]
xor_ln340_8        (xor          ) [ 000000000000000]
xor_ln340_3        (xor          ) [ 000000000000000]
or_ln340_3         (or           ) [ 000000000000000]
sext_ln703_5       (sext         ) [ 000000000000000]
sub_ln1193_4       (sub          ) [ 000000000000000]
tmp_13             (bitselect    ) [ 000000000000000]
tmp_14             (bitselect    ) [ 000000000000000]
xor_ln786_4        (xor          ) [ 000000000000000]
and_ln786_4        (and          ) [ 000000000000000]
xor_ln340_9        (xor          ) [ 000000000000000]
xor_ln340_4        (xor          ) [ 000000000000000]
or_ln340_4         (or           ) [ 000000000000000]
tmp_1              (partselect   ) [ 000000000000000]
select_ln340       (select       ) [ 000000000000000]
select_ln388       (select       ) [ 000000000000000]
y_V                (select       ) [ 010001000000000]
tmp_3              (partselect   ) [ 000000000000000]
select_ln340_2     (select       ) [ 000000000000000]
select_ln388_1     (select       ) [ 000000000000000]
y_V_1              (select       ) [ 010001000000000]
tmp_5              (partselect   ) [ 000000000000000]
select_ln340_4     (select       ) [ 000000000000000]
select_ln388_2     (select       ) [ 000000000000000]
y_V_2              (select       ) [ 010001000000000]
tmp_7              (partselect   ) [ 000000000000000]
select_ln340_6     (select       ) [ 000000000000000]
select_ln388_3     (select       ) [ 000000000000000]
y_V_3              (select       ) [ 010001100000000]
tmp_9              (partselect   ) [ 000000000000000]
select_ln340_8     (select       ) [ 000000000000000]
select_ln388_4     (select       ) [ 000000000000000]
y_V_4              (select       ) [ 010001000000000]
zext_ln306         (zext         ) [ 000000000000000]
exp_table1_addr    (getelementptr) [ 010000100000000]
zext_ln306_1       (zext         ) [ 000000000000000]
exp_table1_addr_1  (getelementptr) [ 010000100000000]
zext_ln306_2       (zext         ) [ 000000000000000]
exp_table1_addr_2  (getelementptr) [ 010000100000000]
zext_ln306_4       (zext         ) [ 000000000000000]
exp_table1_addr_4  (getelementptr) [ 010000100000000]
exp_res_0_V        (load         ) [ 010000011111000]
exp_res_1_V        (load         ) [ 010000011111000]
exp_res_2_V        (load         ) [ 010000011111000]
zext_ln306_3       (zext         ) [ 000000000000000]
exp_table1_addr_3  (getelementptr) [ 010000010000000]
exp_res_4_V        (load         ) [ 010000011111000]
exp_res_3_V        (load         ) [ 010000001111000]
add_ln703          (add          ) [ 010000001000000]
add_ln703_1        (add          ) [ 010000001000000]
add_ln703_2        (add          ) [ 000000000000000]
exp_sum_V          (add          ) [ 000000000000000]
y_V_5              (partselect   ) [ 010000000100000]
zext_ln314         (zext         ) [ 000000000000000]
invert_table2_addr (getelementptr) [ 010000000010000]
inv_exp_sum_V      (load         ) [ 010000000001000]
sext_ln1116        (sext         ) [ 010000000000110]
sext_ln1118        (sext         ) [ 010000000000110]
sext_ln1118_1      (sext         ) [ 010000000000110]
sext_ln1118_2      (sext         ) [ 010000000000110]
sext_ln1118_3      (sext         ) [ 010000000000110]
sext_ln1118_4      (sext         ) [ 010000000000110]
mul_ln1118         (mul          ) [ 010000000000001]
mul_ln1118_1       (mul          ) [ 010000000000001]
mul_ln1118_2       (mul          ) [ 010000000000001]
mul_ln1118_3       (mul          ) [ 010000000000001]
mul_ln1118_4       (mul          ) [ 010000000000001]
specpipeline_ln268 (specpipeline ) [ 000000000000000]
trunc_ln1          (partselect   ) [ 000000000000000]
write_ln317        (write        ) [ 000000000000000]
trunc_ln708_1      (partselect   ) [ 000000000000000]
write_ln317        (write        ) [ 000000000000000]
trunc_ln708_2      (partselect   ) [ 000000000000000]
write_ln317        (write        ) [ 000000000000000]
trunc_ln708_3      (partselect   ) [ 000000000000000]
write_ln317        (write        ) [ 000000000000000]
trunc_ln708_4      (partselect   ) [ 000000000000000]
write_ln317        (write        ) [ 000000000000000]
ret_ln319          (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_4_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="exp_table1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="invert_table2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="data_4_V_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_3_V_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_2_V_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_1_V_read_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_0_V_read_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln317_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln317/14 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln317_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="0" index="2" bw="16" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln317/14 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln317_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="16" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln317/14 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln317_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="0" index="2" bw="16" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln317/14 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln317_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="0" index="2" bw="16" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln317/14 "/>
</bind>
</comp>

<comp id="131" class="1004" name="exp_table1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="18" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="152" dir="0" index="5" bw="18" slack="0"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="8" bw="10" slack="0"/>
<pin id="164" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="165" dir="0" index="10" bw="0" slack="0"/>
<pin id="175" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="176" dir="0" index="13" bw="18" slack="2147483647"/>
<pin id="177" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="188" dir="0" index="17" bw="18" slack="2147483647"/>
<pin id="189" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="18" slack="1"/>
<pin id="154" dir="1" index="7" bw="18" slack="1"/>
<pin id="166" dir="1" index="11" bw="18" slack="1"/>
<pin id="178" dir="1" index="15" bw="18" slack="1"/>
<pin id="190" dir="1" index="19" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/5 exp_res_1_V/5 exp_res_2_V/5 exp_res_4_V/5 exp_res_3_V/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="exp_table1_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="18" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_1/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="exp_table1_addr_2_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="18" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="10" slack="0"/>
<pin id="160" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_2/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exp_table1_addr_4_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="18" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="10" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_4/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="exp_table1_addr_3_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="18" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_3/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="invert_table2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="18" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table2_addr/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln1496_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln1496_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln85_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="16" slack="1"/>
<pin id="220" dir="0" index="2" bw="16" slack="1"/>
<pin id="221" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln85_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="16" slack="1"/>
<pin id="225" dir="0" index="2" bw="16" slack="1"/>
<pin id="226" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln1496_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln85_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="0" index="2" bw="16" slack="0"/>
<pin id="237" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_2/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln1496_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="1"/>
<pin id="243" dir="0" index="1" bw="16" slack="2"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_3/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="x_max_V_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="2"/>
<pin id="248" dir="0" index="2" bw="16" slack="1"/>
<pin id="249" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sext_ln703_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="3"/>
<pin id="253" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln703_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="1"/>
<pin id="256" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sub_ln1193_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="0" index="1" bw="16" slack="0"/>
<pin id="260" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="17" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="17" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="xor_ln786_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="and_ln786_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xor_ln340_5_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="xor_ln340_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="or_ln340_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sext_ln703_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="3"/>
<pin id="311" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln1193_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="17" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_6_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="17" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="xor_ln786_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="and_ln786_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln340_6_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_6/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="xor_ln340_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln340_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln703_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="3"/>
<pin id="366" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sub_ln1193_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_2/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_8_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="17" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_10_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="17" slack="0"/>
<pin id="384" dir="0" index="2" bw="5" slack="0"/>
<pin id="385" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="xor_ln786_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="and_ln786_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln340_7_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_7/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="xor_ln340_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="or_ln340_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln703_4_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="3"/>
<pin id="421" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sub_ln1193_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="0"/>
<pin id="425" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_3/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_11_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="17" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="0"/>
<pin id="432" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_12_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="17" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="xor_ln786_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="and_ln786_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_3/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="xor_ln340_8_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_8/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="xor_ln340_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln340_3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln703_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="3"/>
<pin id="476" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sub_ln1193_4_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_4/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_13_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="17" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_14_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="17" slack="0"/>
<pin id="494" dir="0" index="2" bw="5" slack="0"/>
<pin id="495" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="xor_ln786_4_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="and_ln786_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_4/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="xor_ln340_9_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_9/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="xor_ln340_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="or_ln340_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="0"/>
<pin id="531" dir="0" index="1" bw="17" slack="0"/>
<pin id="532" dir="0" index="2" bw="4" slack="0"/>
<pin id="533" dir="0" index="3" bw="5" slack="0"/>
<pin id="534" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln340_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="10" slack="0"/>
<pin id="542" dir="0" index="2" bw="10" slack="0"/>
<pin id="543" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln388_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="10" slack="0"/>
<pin id="550" dir="0" index="2" bw="10" slack="0"/>
<pin id="551" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="y_V_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="10" slack="0"/>
<pin id="558" dir="0" index="2" bw="10" slack="0"/>
<pin id="559" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="10" slack="0"/>
<pin id="565" dir="0" index="1" bw="17" slack="0"/>
<pin id="566" dir="0" index="2" bw="4" slack="0"/>
<pin id="567" dir="0" index="3" bw="5" slack="0"/>
<pin id="568" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="select_ln340_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="10" slack="0"/>
<pin id="576" dir="0" index="2" bw="10" slack="0"/>
<pin id="577" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln388_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="10" slack="0"/>
<pin id="584" dir="0" index="2" bw="10" slack="0"/>
<pin id="585" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="y_V_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="10" slack="0"/>
<pin id="592" dir="0" index="2" bw="10" slack="0"/>
<pin id="593" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_1/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_5_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="0"/>
<pin id="599" dir="0" index="1" bw="17" slack="0"/>
<pin id="600" dir="0" index="2" bw="4" slack="0"/>
<pin id="601" dir="0" index="3" bw="5" slack="0"/>
<pin id="602" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="select_ln340_4_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="10" slack="0"/>
<pin id="610" dir="0" index="2" bw="10" slack="0"/>
<pin id="611" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln388_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="10" slack="0"/>
<pin id="618" dir="0" index="2" bw="10" slack="0"/>
<pin id="619" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="y_V_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="10" slack="0"/>
<pin id="626" dir="0" index="2" bw="10" slack="0"/>
<pin id="627" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_2/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_7_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="0"/>
<pin id="633" dir="0" index="1" bw="17" slack="0"/>
<pin id="634" dir="0" index="2" bw="4" slack="0"/>
<pin id="635" dir="0" index="3" bw="5" slack="0"/>
<pin id="636" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="select_ln340_6_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="10" slack="0"/>
<pin id="644" dir="0" index="2" bw="10" slack="0"/>
<pin id="645" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln388_3_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="10" slack="0"/>
<pin id="652" dir="0" index="2" bw="10" slack="0"/>
<pin id="653" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="y_V_3_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="10" slack="0"/>
<pin id="660" dir="0" index="2" bw="10" slack="0"/>
<pin id="661" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_3/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_9_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="0" index="1" bw="17" slack="0"/>
<pin id="668" dir="0" index="2" bw="4" slack="0"/>
<pin id="669" dir="0" index="3" bw="5" slack="0"/>
<pin id="670" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="select_ln340_8_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="10" slack="0"/>
<pin id="678" dir="0" index="2" bw="10" slack="0"/>
<pin id="679" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_8/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="select_ln388_4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="10" slack="0"/>
<pin id="686" dir="0" index="2" bw="10" slack="0"/>
<pin id="687" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="y_V_4_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="10" slack="0"/>
<pin id="694" dir="0" index="2" bw="10" slack="0"/>
<pin id="695" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_4/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln306_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="1"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln306_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="1"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306_1/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln306_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="10" slack="1"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306_2/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln306_4_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="10" slack="1"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306_4/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln306_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="2"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306_3/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln703_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="18" slack="1"/>
<pin id="721" dir="0" index="1" bw="18" slack="1"/>
<pin id="722" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln703_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="18" slack="1"/>
<pin id="725" dir="0" index="1" bw="18" slack="1"/>
<pin id="726" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/7 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln703_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="18" slack="1"/>
<pin id="729" dir="0" index="1" bw="18" slack="1"/>
<pin id="730" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="exp_sum_V_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="18" slack="1"/>
<pin id="733" dir="0" index="1" bw="18" slack="0"/>
<pin id="734" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_sum_V/8 "/>
</bind>
</comp>

<comp id="736" class="1004" name="y_V_5_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="0"/>
<pin id="738" dir="0" index="1" bw="18" slack="0"/>
<pin id="739" dir="0" index="2" bw="5" slack="0"/>
<pin id="740" dir="0" index="3" bw="6" slack="0"/>
<pin id="741" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_5/8 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln314_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="10" slack="1"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln314/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sext_ln1116_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="18" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/11 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sext_ln1118_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="18" slack="5"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/11 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sext_ln1118_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="18" slack="5"/>
<pin id="758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/11 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sext_ln1118_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="18" slack="5"/>
<pin id="761" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/11 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sext_ln1118_3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="18" slack="4"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/11 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sext_ln1118_4_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="18" slack="5"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/11 "/>
</bind>
</comp>

<comp id="768" class="1004" name="trunc_ln1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="1"/>
<pin id="771" dir="0" index="2" bw="6" slack="0"/>
<pin id="772" dir="0" index="3" bw="6" slack="0"/>
<pin id="773" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/14 "/>
</bind>
</comp>

<comp id="778" class="1004" name="trunc_ln708_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="1"/>
<pin id="781" dir="0" index="2" bw="6" slack="0"/>
<pin id="782" dir="0" index="3" bw="6" slack="0"/>
<pin id="783" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/14 "/>
</bind>
</comp>

<comp id="788" class="1004" name="trunc_ln708_2_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="1"/>
<pin id="791" dir="0" index="2" bw="6" slack="0"/>
<pin id="792" dir="0" index="3" bw="6" slack="0"/>
<pin id="793" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/14 "/>
</bind>
</comp>

<comp id="798" class="1004" name="trunc_ln708_3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="1"/>
<pin id="801" dir="0" index="2" bw="6" slack="0"/>
<pin id="802" dir="0" index="3" bw="6" slack="0"/>
<pin id="803" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/14 "/>
</bind>
</comp>

<comp id="808" class="1004" name="trunc_ln708_4_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="1"/>
<pin id="811" dir="0" index="2" bw="6" slack="0"/>
<pin id="812" dir="0" index="3" bw="6" slack="0"/>
<pin id="813" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/14 "/>
</bind>
</comp>

<comp id="818" class="1007" name="grp_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="18" slack="0"/>
<pin id="820" dir="0" index="1" bw="18" slack="0"/>
<pin id="821" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/11 "/>
</bind>
</comp>

<comp id="824" class="1007" name="grp_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="18" slack="0"/>
<pin id="826" dir="0" index="1" bw="18" slack="0"/>
<pin id="827" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/11 "/>
</bind>
</comp>

<comp id="830" class="1007" name="grp_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="18" slack="0"/>
<pin id="832" dir="0" index="1" bw="18" slack="0"/>
<pin id="833" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/11 "/>
</bind>
</comp>

<comp id="836" class="1007" name="grp_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="18" slack="0"/>
<pin id="838" dir="0" index="1" bw="18" slack="0"/>
<pin id="839" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/11 "/>
</bind>
</comp>

<comp id="842" class="1007" name="grp_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="18" slack="0"/>
<pin id="844" dir="0" index="1" bw="18" slack="0"/>
<pin id="845" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/11 "/>
</bind>
</comp>

<comp id="848" class="1005" name="data_4_V_read_1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="2"/>
<pin id="850" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="data_4_V_read_1 "/>
</bind>
</comp>

<comp id="855" class="1005" name="data_3_V_read_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="1"/>
<pin id="857" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read_1 "/>
</bind>
</comp>

<comp id="861" class="1005" name="data_2_V_read_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="1"/>
<pin id="863" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read_1 "/>
</bind>
</comp>

<comp id="867" class="1005" name="data_1_V_read_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="1"/>
<pin id="869" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read_1 "/>
</bind>
</comp>

<comp id="873" class="1005" name="data_0_V_read_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="16" slack="1"/>
<pin id="875" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="icmp_ln1496_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496 "/>
</bind>
</comp>

<comp id="884" class="1005" name="icmp_ln1496_1_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="select_ln85_2_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="1"/>
<pin id="891" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85_2 "/>
</bind>
</comp>

<comp id="895" class="1005" name="x_max_V_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="1"/>
<pin id="897" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_max_V "/>
</bind>
</comp>

<comp id="900" class="1005" name="y_V_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="10" slack="1"/>
<pin id="902" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="905" class="1005" name="y_V_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="10" slack="1"/>
<pin id="907" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="y_V_2_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="10" slack="1"/>
<pin id="912" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_2 "/>
</bind>
</comp>

<comp id="915" class="1005" name="y_V_3_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="10" slack="2"/>
<pin id="917" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y_V_3 "/>
</bind>
</comp>

<comp id="920" class="1005" name="y_V_4_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="10" slack="1"/>
<pin id="922" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_4 "/>
</bind>
</comp>

<comp id="925" class="1005" name="exp_table1_addr_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="10" slack="1"/>
<pin id="927" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr "/>
</bind>
</comp>

<comp id="930" class="1005" name="exp_table1_addr_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="10" slack="1"/>
<pin id="932" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="exp_table1_addr_2_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="1"/>
<pin id="937" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_2 "/>
</bind>
</comp>

<comp id="940" class="1005" name="exp_table1_addr_4_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="10" slack="1"/>
<pin id="942" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_4 "/>
</bind>
</comp>

<comp id="945" class="1005" name="exp_res_0_V_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="18" slack="1"/>
<pin id="947" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="951" class="1005" name="exp_res_1_V_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="18" slack="1"/>
<pin id="953" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="957" class="1005" name="exp_res_2_V_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="18" slack="1"/>
<pin id="959" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="963" class="1005" name="exp_table1_addr_3_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="10" slack="1"/>
<pin id="965" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_3 "/>
</bind>
</comp>

<comp id="968" class="1005" name="exp_res_4_V_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="18" slack="1"/>
<pin id="970" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_4_V "/>
</bind>
</comp>

<comp id="974" class="1005" name="exp_res_3_V_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="18" slack="1"/>
<pin id="976" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_3_V "/>
</bind>
</comp>

<comp id="980" class="1005" name="add_ln703_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="18" slack="1"/>
<pin id="982" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="985" class="1005" name="add_ln703_1_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="18" slack="1"/>
<pin id="987" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="990" class="1005" name="y_V_5_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="10" slack="1"/>
<pin id="992" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_5 "/>
</bind>
</comp>

<comp id="995" class="1005" name="invert_table2_addr_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="10" slack="1"/>
<pin id="997" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table2_addr "/>
</bind>
</comp>

<comp id="1000" class="1005" name="inv_exp_sum_V_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="18" slack="1"/>
<pin id="1002" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

<comp id="1005" class="1005" name="sext_ln1116_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="1"/>
<pin id="1007" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="sext_ln1118_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="sext_ln1118_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="1"/>
<pin id="1021" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="sext_ln1118_2_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="sext_ln1118_3_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="1"/>
<pin id="1031" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_3 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="sext_ln1118_4_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_4 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="mul_ln1118_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="mul_ln1118_1_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_1 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="mul_ln1118_2_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="1"/>
<pin id="1051" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_2 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="mul_ln1118_3_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_3 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="mul_ln1118_4_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="64" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="64" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="64" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="64" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="64" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="138" pin=5"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="138" pin=8"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="138" pin=10"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="90" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="84" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="78" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="72" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="231"><net_src comp="217" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="222" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="222" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="217" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="257" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="263" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="263" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="271" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="263" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="271" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="254" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="26" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="312" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="318" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="318" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="326" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="318" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="326" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="254" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="367" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="30" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="32" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="373" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="373" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="381" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="373" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="32" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="381" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="426"><net_src comp="419" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="254" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="26" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="28" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="441"><net_src comp="26" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="422" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="30" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="448"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="32" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="428" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="428" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="436" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="428" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="32" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="436" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="254" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="26" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="28" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="496"><net_src comp="26" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="477" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="30" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="32" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="483" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="499" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="483" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="491" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="483" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="32" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="491" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="34" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="257" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="36" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="30" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="544"><net_src comp="291" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="38" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="529" pin="4"/><net_sink comp="539" pin=2"/></net>

<net id="552"><net_src comp="285" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="40" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="529" pin="4"/><net_sink comp="547" pin=2"/></net>

<net id="560"><net_src comp="303" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="539" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="547" pin="3"/><net_sink comp="555" pin=2"/></net>

<net id="569"><net_src comp="34" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="312" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="36" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="572"><net_src comp="30" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="578"><net_src comp="346" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="38" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="563" pin="4"/><net_sink comp="573" pin=2"/></net>

<net id="586"><net_src comp="340" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="40" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="563" pin="4"/><net_sink comp="581" pin=2"/></net>

<net id="594"><net_src comp="358" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="573" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="581" pin="3"/><net_sink comp="589" pin=2"/></net>

<net id="603"><net_src comp="34" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="367" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="36" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="30" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="612"><net_src comp="401" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="38" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="597" pin="4"/><net_sink comp="607" pin=2"/></net>

<net id="620"><net_src comp="395" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="40" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="597" pin="4"/><net_sink comp="615" pin=2"/></net>

<net id="628"><net_src comp="413" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="607" pin="3"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="615" pin="3"/><net_sink comp="623" pin=2"/></net>

<net id="637"><net_src comp="34" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="422" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="36" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="640"><net_src comp="30" pin="0"/><net_sink comp="631" pin=3"/></net>

<net id="646"><net_src comp="456" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="38" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="631" pin="4"/><net_sink comp="641" pin=2"/></net>

<net id="654"><net_src comp="450" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="40" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="631" pin="4"/><net_sink comp="649" pin=2"/></net>

<net id="662"><net_src comp="468" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="641" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="649" pin="3"/><net_sink comp="657" pin=2"/></net>

<net id="671"><net_src comp="34" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="477" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="36" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="30" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="680"><net_src comp="511" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="38" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="665" pin="4"/><net_sink comp="675" pin=2"/></net>

<net id="688"><net_src comp="505" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="40" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="665" pin="4"/><net_sink comp="683" pin=2"/></net>

<net id="696"><net_src comp="523" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="675" pin="3"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="683" pin="3"/><net_sink comp="691" pin=2"/></net>

<net id="702"><net_src comp="699" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="706"><net_src comp="703" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="710"><net_src comp="707" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="714"><net_src comp="711" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="718"><net_src comp="715" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="735"><net_src comp="727" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="44" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="731" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="46" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="48" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="749"><net_src comp="746" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="774"><net_src comp="60" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="28" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="776"><net_src comp="62" pin="0"/><net_sink comp="768" pin=3"/></net>

<net id="777"><net_src comp="768" pin="4"/><net_sink comp="96" pin=2"/></net>

<net id="784"><net_src comp="60" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="28" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="786"><net_src comp="62" pin="0"/><net_sink comp="778" pin=3"/></net>

<net id="787"><net_src comp="778" pin="4"/><net_sink comp="103" pin=2"/></net>

<net id="794"><net_src comp="60" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="28" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="796"><net_src comp="62" pin="0"/><net_sink comp="788" pin=3"/></net>

<net id="797"><net_src comp="788" pin="4"/><net_sink comp="110" pin=2"/></net>

<net id="804"><net_src comp="60" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="28" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="806"><net_src comp="62" pin="0"/><net_sink comp="798" pin=3"/></net>

<net id="807"><net_src comp="798" pin="4"/><net_sink comp="117" pin=2"/></net>

<net id="814"><net_src comp="60" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="28" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="816"><net_src comp="62" pin="0"/><net_sink comp="808" pin=3"/></net>

<net id="817"><net_src comp="808" pin="4"/><net_sink comp="124" pin=2"/></net>

<net id="822"><net_src comp="753" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="750" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="756" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="750" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="759" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="750" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="762" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="750" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="765" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="750" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="66" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="858"><net_src comp="72" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="864"><net_src comp="78" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="870"><net_src comp="84" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="876"><net_src comp="90" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="882"><net_src comp="205" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="887"><net_src comp="211" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="892"><net_src comp="233" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="898"><net_src comp="245" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="903"><net_src comp="555" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="908"><net_src comp="589" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="913"><net_src comp="623" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="918"><net_src comp="657" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="923"><net_src comp="691" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="928"><net_src comp="131" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="933"><net_src comp="144" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="938"><net_src comp="156" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="138" pin=5"/></net>

<net id="943"><net_src comp="168" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="138" pin=8"/></net>

<net id="948"><net_src comp="138" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="954"><net_src comp="138" pin="7"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="960"><net_src comp="138" pin="11"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="966"><net_src comp="180" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="138" pin=10"/></net>

<net id="971"><net_src comp="138" pin="15"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="977"><net_src comp="138" pin="19"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="983"><net_src comp="719" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="988"><net_src comp="723" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="993"><net_src comp="736" pin="4"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="998"><net_src comp="192" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1003"><net_src comp="199" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1008"><net_src comp="750" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1011"><net_src comp="1005" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1012"><net_src comp="1005" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1013"><net_src comp="1005" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1017"><net_src comp="753" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1022"><net_src comp="756" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1027"><net_src comp="759" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1032"><net_src comp="762" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1037"><net_src comp="765" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1042"><net_src comp="818" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1047"><net_src comp="824" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1052"><net_src comp="830" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1057"><net_src comp="836" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1062"><net_src comp="842" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="808" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_V_read | {}
	Port: data_1_V_read | {}
	Port: data_2_V_read | {}
	Port: data_3_V_read | {}
	Port: data_4_V_read | {}
	Port: res_0_V | {14 }
	Port: res_1_V | {14 }
	Port: res_2_V | {14 }
	Port: res_3_V | {14 }
	Port: res_4_V | {14 }
	Port: exp_table1 | {}
	Port: invert_table2 | {}
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed,softmax_config13> : data_0_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed,softmax_config13> : data_1_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed,softmax_config13> : data_2_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed,softmax_config13> : data_3_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed,softmax_config13> : data_4_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed,softmax_config13> : res_0_V | {}
	Port: softmax_stable<ap_fixed,ap_fixed,softmax_config13> : res_1_V | {}
	Port: softmax_stable<ap_fixed,ap_fixed,softmax_config13> : res_2_V | {}
	Port: softmax_stable<ap_fixed,ap_fixed,softmax_config13> : res_3_V | {}
	Port: softmax_stable<ap_fixed,ap_fixed,softmax_config13> : res_4_V | {}
	Port: softmax_stable<ap_fixed,ap_fixed,softmax_config13> : exp_table1 | {5 6 7 }
	Port: softmax_stable<ap_fixed,ap_fixed,softmax_config13> : invert_table2 | {9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln1496_2 : 1
		select_ln85_2 : 2
	State 3
		x_max_V : 1
	State 4
		sub_ln1193 : 1
		tmp : 2
		tmp_2 : 2
		xor_ln786 : 3
		and_ln786 : 3
		xor_ln340_5 : 3
		xor_ln340 : 3
		or_ln340 : 3
		sub_ln1193_1 : 1
		tmp_4 : 2
		tmp_6 : 2
		xor_ln786_1 : 3
		and_ln786_1 : 3
		xor_ln340_6 : 3
		xor_ln340_1 : 3
		or_ln340_1 : 3
		sub_ln1193_2 : 1
		tmp_8 : 2
		tmp_10 : 2
		xor_ln786_2 : 3
		and_ln786_2 : 3
		xor_ln340_7 : 3
		xor_ln340_2 : 3
		or_ln340_2 : 3
		sub_ln1193_3 : 1
		tmp_11 : 2
		tmp_12 : 2
		xor_ln786_3 : 3
		and_ln786_3 : 3
		xor_ln340_8 : 3
		xor_ln340_3 : 3
		or_ln340_3 : 3
		sub_ln1193_4 : 1
		tmp_13 : 2
		tmp_14 : 2
		xor_ln786_4 : 3
		and_ln786_4 : 3
		xor_ln340_9 : 3
		xor_ln340_4 : 3
		or_ln340_4 : 3
		tmp_1 : 2
		select_ln340 : 3
		select_ln388 : 3
		y_V : 4
		tmp_3 : 2
		select_ln340_2 : 3
		select_ln388_1 : 3
		y_V_1 : 4
		tmp_5 : 2
		select_ln340_4 : 3
		select_ln388_2 : 3
		y_V_2 : 4
		tmp_7 : 2
		select_ln340_6 : 3
		select_ln388_3 : 3
		y_V_3 : 4
		tmp_9 : 2
		select_ln340_8 : 3
		select_ln388_4 : 3
		y_V_4 : 4
	State 5
		exp_table1_addr : 1
		exp_res_0_V : 2
		exp_table1_addr_1 : 1
		exp_res_1_V : 2
		exp_table1_addr_2 : 1
		exp_res_2_V : 2
		exp_table1_addr_4 : 1
		exp_res_4_V : 2
	State 6
		exp_table1_addr_3 : 1
		exp_res_3_V : 2
	State 7
	State 8
		exp_sum_V : 1
		y_V_5 : 2
	State 9
		invert_table2_addr : 1
		inv_exp_sum_V : 2
	State 10
	State 11
		mul_ln1118 : 1
		mul_ln1118_1 : 1
		mul_ln1118_2 : 1
		mul_ln1118_3 : 1
		mul_ln1118_4 : 1
	State 12
	State 13
	State 14
		write_ln317 : 1
		write_ln317 : 1
		write_ln317 : 1
		write_ln317 : 1
		write_ln317 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln85_fu_217     |    0    |    0    |    16   |
|          |    select_ln85_1_fu_222    |    0    |    0    |    16   |
|          |    select_ln85_2_fu_233    |    0    |    0    |    16   |
|          |       x_max_V_fu_245       |    0    |    0    |    16   |
|          |     select_ln340_fu_539    |    0    |    0    |    10   |
|          |     select_ln388_fu_547    |    0    |    0    |    10   |
|          |         y_V_fu_555         |    0    |    0    |    10   |
|          |    select_ln340_2_fu_573   |    0    |    0    |    10   |
|          |    select_ln388_1_fu_581   |    0    |    0    |    10   |
|  select  |        y_V_1_fu_589        |    0    |    0    |    10   |
|          |    select_ln340_4_fu_607   |    0    |    0    |    10   |
|          |    select_ln388_2_fu_615   |    0    |    0    |    10   |
|          |        y_V_2_fu_623        |    0    |    0    |    10   |
|          |    select_ln340_6_fu_641   |    0    |    0    |    10   |
|          |    select_ln388_3_fu_649   |    0    |    0    |    10   |
|          |        y_V_3_fu_657        |    0    |    0    |    10   |
|          |    select_ln340_8_fu_675   |    0    |    0    |    10   |
|          |    select_ln388_4_fu_683   |    0    |    0    |    10   |
|          |        y_V_4_fu_691        |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|          |      sub_ln1193_fu_257     |    0    |    0    |    23   |
|          |     sub_ln1193_1_fu_312    |    0    |    0    |    23   |
|    sub   |     sub_ln1193_2_fu_367    |    0    |    0    |    23   |
|          |     sub_ln1193_3_fu_422    |    0    |    0    |    23   |
|          |     sub_ln1193_4_fu_477    |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln703_fu_719      |    0    |    0    |    25   |
|    add   |     add_ln703_1_fu_723     |    0    |    0    |    25   |
|          |     add_ln703_2_fu_727     |    0    |    0    |    18   |
|          |      exp_sum_V_fu_731      |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |     icmp_ln1496_fu_205     |    0    |    0    |    13   |
|   icmp   |    icmp_ln1496_1_fu_211    |    0    |    0    |    13   |
|          |    icmp_ln1496_2_fu_227    |    0    |    0    |    13   |
|          |    icmp_ln1496_3_fu_241    |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln786_fu_279      |    0    |    0    |    2    |
|          |     xor_ln340_5_fu_291     |    0    |    0    |    2    |
|          |      xor_ln340_fu_297      |    0    |    0    |    2    |
|          |     xor_ln786_1_fu_334     |    0    |    0    |    2    |
|          |     xor_ln340_6_fu_346     |    0    |    0    |    2    |
|          |     xor_ln340_1_fu_352     |    0    |    0    |    2    |
|          |     xor_ln786_2_fu_389     |    0    |    0    |    2    |
|    xor   |     xor_ln340_7_fu_401     |    0    |    0    |    2    |
|          |     xor_ln340_2_fu_407     |    0    |    0    |    2    |
|          |     xor_ln786_3_fu_444     |    0    |    0    |    2    |
|          |     xor_ln340_8_fu_456     |    0    |    0    |    2    |
|          |     xor_ln340_3_fu_462     |    0    |    0    |    2    |
|          |     xor_ln786_4_fu_499     |    0    |    0    |    2    |
|          |     xor_ln340_9_fu_511     |    0    |    0    |    2    |
|          |     xor_ln340_4_fu_517     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      and_ln786_fu_285      |    0    |    0    |    2    |
|          |     and_ln786_1_fu_340     |    0    |    0    |    2    |
|    and   |     and_ln786_2_fu_395     |    0    |    0    |    2    |
|          |     and_ln786_3_fu_450     |    0    |    0    |    2    |
|          |     and_ln786_4_fu_505     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln340_fu_303      |    0    |    0    |    2    |
|          |      or_ln340_1_fu_358     |    0    |    0    |    2    |
|    or    |      or_ln340_2_fu_413     |    0    |    0    |    2    |
|          |      or_ln340_3_fu_468     |    0    |    0    |    2    |
|          |      or_ln340_4_fu_523     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_818         |    1    |    0    |    0    |
|          |         grp_fu_824         |    1    |    0    |    0    |
|    mul   |         grp_fu_830         |    1    |    0    |    0    |
|          |         grp_fu_836         |    1    |    0    |    0    |
|          |         grp_fu_842         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | data_4_V_read_1_read_fu_66 |    0    |    0    |    0    |
|          | data_3_V_read_1_read_fu_72 |    0    |    0    |    0    |
|   read   | data_2_V_read_1_read_fu_78 |    0    |    0    |    0    |
|          | data_1_V_read_1_read_fu_84 |    0    |    0    |    0    |
|          | data_0_V_read_1_read_fu_90 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   write_ln317_write_fu_96  |    0    |    0    |    0    |
|          |  write_ln317_write_fu_103  |    0    |    0    |    0    |
|   write  |  write_ln317_write_fu_110  |    0    |    0    |    0    |
|          |  write_ln317_write_fu_117  |    0    |    0    |    0    |
|          |  write_ln317_write_fu_124  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln703_fu_251     |    0    |    0    |    0    |
|          |     sext_ln703_1_fu_254    |    0    |    0    |    0    |
|          |     sext_ln703_2_fu_309    |    0    |    0    |    0    |
|          |     sext_ln703_3_fu_364    |    0    |    0    |    0    |
|          |     sext_ln703_4_fu_419    |    0    |    0    |    0    |
|   sext   |     sext_ln703_5_fu_474    |    0    |    0    |    0    |
|          |     sext_ln1116_fu_750     |    0    |    0    |    0    |
|          |     sext_ln1118_fu_753     |    0    |    0    |    0    |
|          |    sext_ln1118_1_fu_756    |    0    |    0    |    0    |
|          |    sext_ln1118_2_fu_759    |    0    |    0    |    0    |
|          |    sext_ln1118_3_fu_762    |    0    |    0    |    0    |
|          |    sext_ln1118_4_fu_765    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_263         |    0    |    0    |    0    |
|          |        tmp_2_fu_271        |    0    |    0    |    0    |
|          |        tmp_4_fu_318        |    0    |    0    |    0    |
|          |        tmp_6_fu_326        |    0    |    0    |    0    |
| bitselect|        tmp_8_fu_373        |    0    |    0    |    0    |
|          |        tmp_10_fu_381       |    0    |    0    |    0    |
|          |        tmp_11_fu_428       |    0    |    0    |    0    |
|          |        tmp_12_fu_436       |    0    |    0    |    0    |
|          |        tmp_13_fu_483       |    0    |    0    |    0    |
|          |        tmp_14_fu_491       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_529        |    0    |    0    |    0    |
|          |        tmp_3_fu_563        |    0    |    0    |    0    |
|          |        tmp_5_fu_597        |    0    |    0    |    0    |
|          |        tmp_7_fu_631        |    0    |    0    |    0    |
|          |        tmp_9_fu_665        |    0    |    0    |    0    |
|partselect|        y_V_5_fu_736        |    0    |    0    |    0    |
|          |      trunc_ln1_fu_768      |    0    |    0    |    0    |
|          |    trunc_ln708_1_fu_778    |    0    |    0    |    0    |
|          |    trunc_ln708_2_fu_788    |    0    |    0    |    0    |
|          |    trunc_ln708_3_fu_798    |    0    |    0    |    0    |
|          |    trunc_ln708_4_fu_808    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln306_fu_699     |    0    |    0    |    0    |
|          |     zext_ln306_1_fu_703    |    0    |    0    |    0    |
|   zext   |     zext_ln306_2_fu_707    |    0    |    0    |    0    |
|          |     zext_ln306_4_fu_711    |    0    |    0    |    0    |
|          |     zext_ln306_3_fu_715    |    0    |    0    |    0    |
|          |      zext_ln314_fu_746     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |    0    |   517   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln703_1_reg_985   |   18   |
|     add_ln703_reg_980    |   18   |
|  data_0_V_read_1_reg_873 |   16   |
|  data_1_V_read_1_reg_867 |   16   |
|  data_2_V_read_1_reg_861 |   16   |
|  data_3_V_read_1_reg_855 |   16   |
|  data_4_V_read_1_reg_848 |   16   |
|    exp_res_0_V_reg_945   |   18   |
|    exp_res_1_V_reg_951   |   18   |
|    exp_res_2_V_reg_957   |   18   |
|    exp_res_3_V_reg_974   |   18   |
|    exp_res_4_V_reg_968   |   18   |
| exp_table1_addr_1_reg_930|   10   |
| exp_table1_addr_2_reg_935|   10   |
| exp_table1_addr_3_reg_963|   10   |
| exp_table1_addr_4_reg_940|   10   |
|  exp_table1_addr_reg_925 |   10   |
|   icmp_ln1496_1_reg_884  |    1   |
|    icmp_ln1496_reg_879   |    1   |
|  inv_exp_sum_V_reg_1000  |   18   |
|invert_table2_addr_reg_995|   10   |
|   mul_ln1118_1_reg_1044  |   32   |
|   mul_ln1118_2_reg_1049  |   32   |
|   mul_ln1118_3_reg_1054  |   32   |
|   mul_ln1118_4_reg_1059  |   32   |
|    mul_ln1118_reg_1039   |   32   |
|   select_ln85_2_reg_889  |   16   |
|   sext_ln1116_reg_1005   |   32   |
|  sext_ln1118_1_reg_1019  |   32   |
|  sext_ln1118_2_reg_1024  |   32   |
|  sext_ln1118_3_reg_1029  |   32   |
|  sext_ln1118_4_reg_1034  |   32   |
|   sext_ln1118_reg_1014   |   32   |
|      x_max_V_reg_895     |   16   |
|       y_V_1_reg_905      |   10   |
|       y_V_2_reg_910      |   10   |
|       y_V_3_reg_915      |   10   |
|       y_V_4_reg_920      |   10   |
|       y_V_5_reg_990      |   10   |
|        y_V_reg_900       |   10   |
+--------------------------+--------+
|           Total          |   730  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_138 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_138 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_138 |  p5  |   2  |  18  |   36   ||    9    |
| grp_access_fu_138 |  p8  |   2  |  10  |   20   ||    9    |
| grp_access_fu_138 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_199 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_818    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_818    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_824    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_824    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_830    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_830    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_836    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_836    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_842    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_842    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   456  ||  28.304 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   517  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   144  |
|  Register |    -   |    -   |   730  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   28   |   730  |   661  |
+-----------+--------+--------+--------+--------+
