# Memory and bus architecture details

**Source**: Page 124, Chunk 871  
**Category**: Memory and bus architecture details  
**Chunk Index**: 871

---

Memory and bus architecture RM0433
AXI_TARG4_
FN_MOD_
0x5008 ISS_BM
124/3353 RM0433 Rev 8
.seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR
Reset value 0 0
0x500C - Reserved

---

**AI Reasoning**: The content chunk discusses memory and bus architecture, specifically related to AXI target and reset values. This fits well under 'specifications' as it provides technical details about the system's architecture.
