/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  reg [5:0] celloutsig_0_13z;
  reg [11:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [17:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [19:0] celloutsig_0_18z;
  wire [26:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  reg [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [11:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [39:0] celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [3:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  reg [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(celloutsig_0_1z ? celloutsig_0_3z : in_data[9]);
  assign celloutsig_1_0z = !(in_data[114] ? in_data[179] : in_data[160]);
  assign celloutsig_1_1z = !(in_data[148] ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_7z = !(celloutsig_1_3z[2] ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : in_data[22]);
  assign celloutsig_0_24z = !(celloutsig_0_4z[3] ? celloutsig_0_0z : celloutsig_0_18z[12]);
  assign celloutsig_1_13z = ~celloutsig_1_2z[3];
  assign celloutsig_0_2z = ~((in_data[20] | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_1_16z = celloutsig_1_15z | celloutsig_1_6z[0];
  assign celloutsig_0_20z = celloutsig_0_10z[1] | celloutsig_0_7z[5];
  assign celloutsig_1_2z = in_data[158:155] & { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_27z = celloutsig_0_26z[8:3] & celloutsig_0_14z[8:3];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, in_data[24:22] };
  assign celloutsig_0_7z = { in_data[67:56], celloutsig_0_0z, celloutsig_0_5z } / { 1'h1, in_data[41:32], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_12z[3:1], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z } / { 1'h1, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_26z = { in_data[49:48], celloutsig_0_10z } / { 1'h1, celloutsig_0_12z[11:6], celloutsig_0_24z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_0z } > { celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_22z = celloutsig_0_13z > { celloutsig_0_12z[12:8], celloutsig_0_11z };
  assign celloutsig_1_4z = { celloutsig_1_3z[2:0], celloutsig_1_3z } && { in_data[116:110], celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[11:2] || { in_data[79:74], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_7z[3], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z } || { celloutsig_0_4z[3:1], celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_12z[12:6], celloutsig_0_4z } || { celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[72] & ~(in_data[36]);
  assign celloutsig_0_37z = { celloutsig_0_16z[4:1], celloutsig_0_6z, celloutsig_0_29z } % { 1'h1, celloutsig_0_30z[4:1], celloutsig_0_29z[6:1], in_data[0] };
  assign celloutsig_1_5z = { in_data[124:116], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z } % { 1'h1, in_data[145:126] };
  assign celloutsig_1_12z = { celloutsig_1_9z[6:3], celloutsig_1_7z } % { 1'h1, celloutsig_1_5z[5:3], celloutsig_1_1z };
  assign celloutsig_0_39z = { celloutsig_0_26z[2:0], celloutsig_0_32z } * celloutsig_0_27z[3:0];
  assign celloutsig_0_15z = in_data[7:3] * { celloutsig_0_14z[5:2], celloutsig_0_2z };
  assign celloutsig_0_19z = celloutsig_0_13z[1] ? { celloutsig_0_12z[12:0], celloutsig_0_7z } : { celloutsig_0_10z[6:2], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[13], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z } != { celloutsig_0_7z[9:4], celloutsig_0_1z };
  assign celloutsig_0_81z = - { celloutsig_0_15z[3:2], celloutsig_0_41z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_1_9z = - { celloutsig_1_5z[6], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_12z = - { in_data[34:30], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_29z = - { celloutsig_0_23z[5:1], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_32z = & { celloutsig_0_26z[8:5], celloutsig_0_24z };
  assign celloutsig_0_5z = & { celloutsig_0_4z[1:0], celloutsig_0_1z };
  assign celloutsig_1_8z = celloutsig_1_0z & celloutsig_1_4z;
  assign celloutsig_1_14z = celloutsig_1_7z & celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_4z & celloutsig_1_9z[4];
  assign celloutsig_0_28z = | celloutsig_0_19z[20:16];
  assign celloutsig_1_17z = ~^ { celloutsig_1_6z[2], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_0_80z = ^ { celloutsig_0_4z, celloutsig_0_39z };
  assign celloutsig_1_15z = ^ { celloutsig_1_6z[5], celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_0_25z = ^ { in_data[25:24], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_20z };
  assign celloutsig_1_3z = in_data[182:178] >> { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_38z = { in_data[32:24], celloutsig_0_0z } << { celloutsig_0_37z[9:2], celloutsig_0_25z, celloutsig_0_22z };
  assign celloutsig_0_41z = celloutsig_0_38z[5:3] << { in_data[16:15], celloutsig_0_11z };
  assign celloutsig_0_9z = celloutsig_0_4z << { celloutsig_0_7z[9:8], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_7z[2], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } << { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_30z = { celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_3z } << { celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_24z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_6z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_6z = { in_data[182:181], celloutsig_1_2z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_10z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_10z = in_data[108:105];
  always_latch
    if (!clkin_data[64]) celloutsig_0_13z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_13z = { celloutsig_0_7z[13:9], celloutsig_0_11z };
  always_latch
    if (clkin_data[96]) celloutsig_0_14z = 12'h000;
    else if (!celloutsig_1_19z) celloutsig_0_14z = { celloutsig_0_10z[5:0], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z };
  always_latch
    if (clkin_data[64]) celloutsig_0_18z = 20'h00000;
    else if (celloutsig_1_19z) celloutsig_0_18z = { celloutsig_0_13z[3:2], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z };
  always_latch
    if (clkin_data[64]) celloutsig_0_23z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_23z = { celloutsig_0_16z[5:1], celloutsig_0_0z, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z[36:5] };
endmodule
