// Seed: 2001006062
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wand id_3, id_4;
  assign id_4 = id_1;
  logic id_5;
  ;
  wire [-1 : ""] id_6, id_7, id_8, id_9;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd46,
    parameter id_4 = 32'd29
) (
    input tri0 id_0,
    input wand _id_1
);
  wire [-1 'b0 : 1  ||  id_1  *  (  id_1  )] id_3, _id_4;
  uwire id_5, id_6, id_7;
  logic [id_4 : -1] id_8;
  module_0 modCall_1 (
      id_5,
      id_8
  );
  wire [id_1 : 1] id_9;
  assign id_7 = 1;
endmodule
