Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: transmit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "transmit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "transmit"
Output Format                      : NGC
Target Device                      : xc7vx485t-2-ffg1761

---- Source Options
Top Module Name                    : transmit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/homes/mmahmood/Aaron/timer.v" into library work
Parsing module <timer>.
Analyzing Verilog file "/homes/mmahmood/Aaron/Serializer.v" into library work
Parsing module <Serializer>.
Analyzing Verilog file "/homes/mmahmood/Aaron/counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "/homes/mmahmood/Aaron/clk_div_gen.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "/homes/mmahmood/Aaron/transmit.v" into library work
Parsing module <transmit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <transmit>.
WARNING:HDLCompiler:1127 - "/homes/mmahmood/Aaron/transmit.v" Line 41: Assignment to ser_done ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/homes/mmahmood/Aaron/transmit.v" Line 42: Assignment to tim_done ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/homes/mmahmood/Aaron/transmit.v" Line 43: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/homes/mmahmood/Aaron/transmit.v" Line 43: Assignment to counterr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/homes/mmahmood/Aaron/transmit.v" Line 55: Assignment to transmission_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/homes/mmahmood/Aaron/transmit.v" Line 56: Assignment to termination_status ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/homes/mmahmood/Aaron/transmit.v" Line 57: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/homes/mmahmood/Aaron/transmit.v" Line 57: Assignment to initialization_status ignored, since the identifier is never used

Elaborating module <IBUFDS(DIFF_TERM="FALSE",IBUF_LOW_PWR="TRUE",IOSTANDARD="DEFAULT")>.

Elaborating module <timer>.
WARNING:HDLCompiler:413 - "/homes/mmahmood/Aaron/timer.v" Line 29: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <Serializer>.

Elaborating module <counter>.

Elaborating module <clock_divider>.
WARNING:HDLCompiler:413 - "/homes/mmahmood/Aaron/clk_div_gen.v" Line 29: Result of 12-bit expression is truncated to fit in 11-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <transmit>.
    Related source file is "/homes/mmahmood/Aaron/transmit.v".
    Found 1-bit register for signal <timer_reset>.
    Found 1-bit register for signal <serializer_reset>.
    Found 1-bit register for signal <serializer_start>.
    Found 1-bit register for signal <counter_reset>.
    Found 2-bit register for signal <init_status>.
    Found 1-bit register for signal <trans_status>.
    Found 1-bit register for signal <termin_status>.
    Found 8-bit register for signal <serializer_data_in>.
    Found 2-bit register for signal <status>.
    Found finite state machine <FSM_1> for signal <status_d>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0186 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_0> for signal <init_status>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0186 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit comparator greater for signal <n0014> created at line 225
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <transmit> synthesized.

Synthesizing Unit <timer>.
    Related source file is "/homes/mmahmood/Aaron/timer.v".
        WIDTH = 10
        CLK_MUL = 100
    Found 1-bit register for signal <timeout>.
    Found 10-bit register for signal <r_reg>.
    Found 10-bit adder for signal <r_nxt> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <timer> synthesized.

Synthesizing Unit <Serializer>.
    Related source file is "/homes/mmahmood/Aaron/Serializer.v".
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <done_flag>.
    Found 1-bit register for signal <data_out>.
    Found 3-bit register for signal <counter>.
    Found 3-bit adder for signal <counter[2]_GND_4_o_add_4_OUT> created at line 87.
    Found 1-bit 8-to-1 multiplexer for signal <counter[2]_data_in[7]_Mux_2_o> created at line 79.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Serializer> synthesized.

Synthesizing Unit <counter>.
    Related source file is "/homes/mmahmood/Aaron/counter.v".
    Found 1-bit register for signal <count_flag_prev>.
    Found 1-bit register for signal <count_flag>.
    Found 8-bit register for signal <clicks_count>.
    Found 8-bit adder for signal <clicks_count[7]_GND_5_o_add_2_OUT> created at line 60.
    Found 1-bit adder for signal <count_flag_PWR_5_o_add_7_OUT<0>> created at line 66.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "/homes/mmahmood/Aaron/clk_div_gen.v".
        WIDTH = 11
        N = 2000
    Found 1-bit register for signal <clk_track>.
    Found 11-bit register for signal <r_reg>.
    Found 11-bit adder for signal <r_nxt> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <clock_divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 1-bit adder                                           : 1
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 3-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 18
 1-bit register                                        : 13
 10-bit register                                       : 1
 11-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Serializer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Serializer> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <r_reg>: 1 register on signal <r_reg>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <count_flag>: 1 register on signal <count_flag>.
The following registers are absorbed into counter <clicks_count>: 1 register on signal <clicks_count>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <timer>.
The following registers are absorbed into counter <r_reg>: 1 register on signal <r_reg>.
Unit <timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 11-bit adder                                          : 1
# Counters                                             : 5
 1-bit up counter                                      : 1
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <init_status[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <status_d[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
INFO:Xst:2261 - The FF/Latch <serializer_data_in_1> in Unit <transmit> is equivalent to the following 2 FFs/Latches, which will be removed : <serializer_data_in_2> <serializer_data_in_7> 
INFO:Xst:2261 - The FF/Latch <serializer_data_in_4> in Unit <transmit> is equivalent to the following FF/Latch, which will be removed : <serializer_data_in_6> 
INFO:Xst:2261 - The FF/Latch <timer_reset> in Unit <transmit> is equivalent to the following FF/Latch, which will be removed : <counter_reset> 

Optimizing unit <transmit> ...

Optimizing unit <Serializer> ...
WARNING:Xst:1293 - FF/Latch <timer_inst/r_reg_7> has a constant value of 0 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <timer_inst/r_reg_8> has a constant value of 0 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <timer_inst/r_reg_9> has a constant value of 0 in block <transmit>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block transmit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : transmit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 131
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 23
#      LUT2                        : 14
#      LUT3                        : 8
#      LUT4                        : 3
#      LUT5                        : 11
#      LUT6                        : 15
#      MUXCY                       : 23
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 50
#      FD                          : 11
#      FDE                         : 5
#      FDR                         : 14
#      FDRE                        : 18
#      FDS                         : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 2
#      IBUFDS                      : 1
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1761-2 


Slice Logic Utilization: 
 Number of Slice Registers:              50  out of  607200     0%  
 Number of Slice LUTs:                   79  out of  303600     0%  
    Number used as Logic:                79  out of  303600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     79
   Number with an unused Flip Flop:      29  out of     79    36%  
   Number with an unused LUT:             0  out of     79     0%  
   Number of fully used LUT-FF pairs:    50  out of     79    63%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    700     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_divider_inst/clk_track       | BUFG                   | 28    |
clicks                             | BUFGP                  | 1     |
clkp                               | IBUFDS+BUFG            | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.955ns (Maximum Frequency: 511.574MHz)
   Minimum input arrival time before clock: 1.293ns
   Maximum output required time after clock: 1.113ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_divider_inst/clk_track'
  Clock period: 1.623ns (frequency: 616.010MHz)
  Total number of paths / destination ports: 247 / 55
-------------------------------------------------------------------------
Delay:               1.623ns (Levels of Logic = 2)
  Source:            timer_inst/r_reg_3 (FF)
  Destination:       timer_inst/r_reg_0 (FF)
  Source Clock:      clock_divider_inst/clk_track rising
  Destination Clock: clock_divider_inst/clk_track rising

  Data Path: timer_inst/r_reg_3 to timer_inst/r_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.417  timer_inst/r_reg_3 (timer_inst/r_reg_3)
     LUT2:I0->O            1   0.043   0.350  timer_inst/GND_3_o_GND_3_o_equal_3_o<9>_SW0 (N0)
     LUT6:I5->O            7   0.043   0.373  timer_inst/GND_3_o_GND_3_o_equal_3_o_inv (timer_inst/GND_3_o_GND_3_o_equal_3_o_inv)
     FDRE:CE                   0.161          timer_inst/r_reg_0
    ----------------------------------------
    Total                      1.623ns (0.483ns logic, 1.140ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clicks'
  Clock period: 0.980ns (frequency: 1020.200MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.980ns (Levels of Logic = 1)
  Source:            counter_inst/count_flag (FF)
  Destination:       counter_inst/count_flag (FF)
  Source Clock:      clicks rising
  Destination Clock: clicks rising

  Data Path: counter_inst/count_flag to counter_inst/count_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.236   0.351  counter_inst/count_flag (counter_inst/count_flag)
     INV:I->O              1   0.054   0.339  counter_inst/Mcount_count_flag_xor<0>11_INV_0 (Result)
     FD:D                     -0.000          counter_inst/count_flag
    ----------------------------------------
    Total                      0.980ns (0.290ns logic, 0.690ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkp'
  Clock period: 1.955ns (frequency: 511.574MHz)
  Total number of paths / destination ports: 244 / 34
-------------------------------------------------------------------------
Delay:               1.955ns (Levels of Logic = 2)
  Source:            clock_divider_inst/r_reg_2 (FF)
  Destination:       clock_divider_inst/r_reg_6 (FF)
  Source Clock:      clkp rising
  Destination Clock: clkp rising

  Data Path: clock_divider_inst/r_reg_2 to clock_divider_inst/r_reg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.236   0.618  clock_divider_inst/r_reg_2 (clock_divider_inst/r_reg_2)
     LUT6:I0->O            2   0.043   0.355  clock_divider_inst/GND_6_o_GND_6_o_equal_3_o<10>_SW0 (N4)
     LUT6:I5->O           11   0.043   0.395  clock_divider_inst/GND_6_o_GND_6_o_equal_3_o<10> (clock_divider_inst/GND_6_o_GND_6_o_equal_3_o)
     FDR:R                     0.264          clock_divider_inst/r_reg_6
    ----------------------------------------
    Total                      1.955ns (0.586ns logic, 1.369ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_divider_inst/clk_track'
  Total number of paths / destination ports: 39 / 23
-------------------------------------------------------------------------
Offset:              1.293ns (Levels of Logic = 4)
  Source:            start (PAD)
  Destination:       serializer_reset (FF)
  Destination Clock: clock_divider_inst/clk_track rising

  Data Path: start to serializer_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.000   0.681  start_IBUF (start_IBUF)
     LUT6:I0->O            1   0.043   0.000  _n0328_inv3_F (N20)
     MUXF7:I0->O           1   0.176   0.350  _n0328_inv3 (_n0328_inv)
     LUT3:I2->O            1   0.043   0.000  serializer_reset_rstpot (serializer_reset_rstpot)
     FDS:D                    -0.000          serializer_reset
    ----------------------------------------
    Total                      1.293ns (0.262ns logic, 1.031ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_divider_inst/clk_track'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              1.113ns (Levels of Logic = 2)
  Source:            status_d_FSM_FFd2 (FF)
  Destination:       status<0> (PAD)
  Source Clock:      clock_divider_inst/clk_track rising

  Data Path: status_d_FSM_FFd2 to status<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.236   0.495  status_d_FSM_FFd2 (status_d_FSM_FFd2)
     LUT2:I0->O            1   0.043   0.339  status_d_status[0]1 (status_0_OBUF)
     OBUF:I->O                 0.000          status_0_OBUF (status<0>)
    ----------------------------------------
    Total                      1.113ns (0.279ns logic, 0.834ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clicks
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clicks         |    0.980|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkp
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clicks                      |    1.235|         |         |         |
clkp                        |    1.955|         |         |         |
clock_divider_inst/clk_track|    0.934|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_divider_inst/clk_track
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clkp                        |    2.262|         |         |         |
clock_divider_inst/clk_track|    1.623|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.80 secs
 
--> 


Total memory usage is 601264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    3 (   0 filtered)

