
% ===============================================================
%                    FPGA Industry  
% ===============================================================
@misc{FPGA-HME,
    title        = {{Hercules Microelectronics Co.}},
    howpublished = "\url{http://hercules-micro.com}",
}
@misc{FPGA-Xilinx,
    title        = {{Xilinx Inc.}},
    howpublished = "\url{http://www.xilinx.com}",
}

@misc{FPGA-Xilinx-ultraFast,
    title        = {{UltraFast Design Methodology Guide for the Vivado Design Suite}},
    howpublished = "\url{https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_1/ug949-vivado-design-methodology.pdf}",
}

@misc{FPGA-iSmartDNN,
    title        = {{iSmartDNN}},
    howpublished = "\url{https://github.com/onioncc/iSmartDNN}",
}

@misc{FPGA-MachSuite,
    title       = {{MachSuite}},
    howpublished = "\url{https://breagen.github.io/MachSuite/}",
}

@misc{FPGA-HLS-Xilinx,
    title       = {{Vivado Design Suite User Guide: High-Level Synthesis}},
    howpublished = "\url{https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf}",
}

@misc{PyYAML,
    title       = {{YAML Parser}},
    howpublished = "\url{https://pyyaml.org/wiki/PyYAMLDocumentation}",
}

% ===============================================================
%                      HLS 
% ===============================================================
@article{HLS-TCAD2016-Nane,
    title     = {A survey and evaluation of {FPGA} high-level synthesis tools},
    author    = {Nane, Razvan and Sima, Vlad-Mihai and Pilato, Christian and Choi, Jongsok and Fort, Blair and Canis, Andrew and Chen, Yu Ting and Hsiao, Hsuan and Brown, Stephen and Ferrandi, Fabrizio and others},
    journal   = tcad,
    volume    = {35},
    number    = {10},
    pages     = {1591--1604},
    year      = {2016},
}

@inproceedings{HLS-FPL2018-Fidelity,
    title       =   {Multi-Fidelity Optimization for High-Level Synthesis Directives},
    author      =   {Lo, Charles and Chow, Paul},
    booktitle   =   fpl,
    pages       =   {272--2727},
    year        =   {2018},
}

@inproceedings{HLS-ISLPED2003-Chen,
    title       =   {Low-power high-level synthesis for {FPGA} architectures},
    author      =   {Chen, Deming and Cong, Jason and Fan, Yiping},
    booktitle   =   islped,
    pages       =   {134--139},
    year        =   {2003},
}

@inproceedings{HLS-FPL2016-HLSOpt,
    title       =   {Model-based optimization of high-level synthesis directives},
    author      =   {Lo, Charles and Chow, Paul},
    booktitle   =   fpl,
    pages       =   {1--10},
    year        =   {2016},
}

@inproceedings{HLS-DATE2018-floating,
    title       =   {High-level synthesis of software-customizable floating-point cores},
    author      =   {Bansal, Samridhi and Hsiao, Hsuan and Czajkowski, Tomasz and Anderson, Jason H},
    booktitle   =   date,
    pages       =   {37--42},
    year        =   {2018},
}

@inproceedings{HLS-DAC2016-LinAnalyzer,
    title       =   {Lin-analyzer: a high-level performance analysis tool for {FPGA}-based accelerators},
    author      =   {Zhong, Guanwen and Prakash, Alok and Liang, Yun and Mitra, Tulika and Niar, Smail},
    booktitle   =   dac,
    pages       =   {136},
    year        =   {2016},
}

@inproceedings{HLS-ICCAD2017-Zhao,
    title       =   {{COMBA}: A comprehensive model-based analysis framework for high level synthesis of real applications},
    author      =   {Zhao, Jieru and Feng, Liang and Sinha, Sharad and Zhang, Wei and Liang, Yun and He, Bingsheng},
    booktitle   =   iccad,
    pages       =   {430--437},
    year        =   {2017},
}

@article{HLS-TCAD2019-Modeling,
    title       =   {Performance Modeling and Directives Optimization for High Level Synthesis on {FPGA}},
    author      =   {Zhao, Jieru and Feng, Liang and Sinha, Sharad and Zhang, Wei and Liang, Yun and He, Bingsheng},
    journal     =   tcad,
    year        =   {2019},
}

@inproceedings{HLS-DATE2019-MLCongestion,
    title       =   {Machine Learning Based Routing Congestion Prediction in {FPGA} High-Level Synthesis},
    author      =   {Zhao, Jieru and Liang, Tingyuan and Sinha, Sharad and Zhang, Wei},
    booktitle   =   date,
    pages       =   {1130--1135},
    year        =   {2019},
}

@inproceedings{HLS-ICCAD2018-HLSPredict,
    title       =   {HLSPredict: cross platform performance prediction for {FPGA} high-level synthesis},
    author      =   {O'Neal, Kenneth and Liu, Mitch and Tang, Hans and Kalantar, Amin and DeRenard, Kennen and Brisk, Philip},
    booktitle   =   iccad,
    pages       =   {1--8},
    year        =   {2018},
}

@inproceedings{HLS-FCCM2018-zrzhang,
    title       =   {Fast and accurate estimation of quality of results in high-level synthesis with machine learning},
    author      =   {Dai, Steve and Zhou, Yuan and Zhang, Hang and Ustun, Ecenur and Young, Evangeline FY and Zhang, Zhiru},
    booktitle   =   fccm,
    pages       =   {129--132},
    year        =   {2018},
}

@inproceedings{HLS-ICCAD2015-Polyhedral,
    title       =   {A polyhedral-based systemc modeling and generation framework for effective low-power design space exploration},
    author      =   {Zuo, Wei and Kemmerer, Warren and Lim, Jong Bin and Pouchet, Louis-No{\"e}l and Ayupov, Andrey and Kim, Taemin and Han, Kyungtae and Chen, Deming},
    booktitle   =   iccad,
    pages       =   {357--364},
    year        =   {2015},
    organization    =   {IEEE}
}

@inproceedings{HLS-DAC2013-TED,
    title       =   {On learning-based methods for design-space exploration with high-level synthesis},
    author      =   {Liu, Hung-Yi and Carloni, Luca P},
    booktitle   =   dac,
    pages       =   {1--7},
    year        =   {2013}
}

% ===============================================================
%                      FPGA-DNN
% ===============================================================
@inproceedings{FPGA-ASPDAC2016-Motamedi,
    title     = {Design space exploration of {FPGA}-based deep convolutional neural networks},
    author    = {Motamedi, Mohammad and Gysel, Philipp and Akella, Venkatesh and Ghiasi, Soheil},
    booktitle = aspdac,
    pages     = {575--580},
    year      = {2016},
}
@inproceedings{FPGA-DAC2017-Wei,
    title     = {Automated systolic array architecture synthesis for high throughput {CNN} inference on {FPGAs}},
    author    = {Wei, Xuechao and Yu, Cody Hao and Zhang, Peng and Chen, Youxiang and Wang, Yuxin and Hu, Han and Liang, Yun and Cong, Jason},
    booktitle = dac,
    pages     = {29:1--29:6},
    year      = {2017},
}
@inproceedings{FPGA-DAC2017-Wei-short,
    title     = {Automated systolic array architecture synthesis for high throughput {CNN} inference on {FPGAs}},
    author    = {Wei, Xuechao and others},
    booktitle = dac,
    pages     = {29:1--29:6},
    year      = {2017},
}
@inproceedings{FPGA-FPGA2017-Ma,
    title     = {Optimizing loop operation and dataflow in {FPGA} acceleration of deep convolutional neural networks},
    author    = {Ma, Yufei and Cao, Yu and Vrudhula, Sarma and Seo, Jae-sun},
    booktitle = fpga,
    pages     = {45--54},
    year      = {2017},
}
@article{FPGA-TCAD2019-Ma,
  title={Performance modeling for {CNN} inference accelerators on {FPGA}},
  author={Ma, Yufei and Cao, Yu and Vrudhula, Sarma and Seo, Jae-sun},
  journal=tcad,
  year={2019},
  publisher={IEEE}
}
@inproceedings{FPGA-TVLSI2018-Ma,
    title     = {Optimizing the convolution operation to accelerate deep neural networks on {FPGA}},
    author    = {Ma, Yufei and Cao, Yu and Vrudhula, Sarma and Seo, Jae-sun},
    booktitle = tvlsi,
    pages     = {1354--1367},
    year      = {2018},
}

@inproceedings{FPGA-ICCAD2018-DNNBuilder-short,
    title     = {{DNNBuilder}: an automated tool for building high-performance {DNN} hardware accelerators for {FPGAs}},
    author    = {Zhang, Xiaofan and others},
    booktitle = iccad,
    pages     = {56:1--56:8},
    year      = {2018},
}

@inproceedings{FPGA-ICCAD2018-DNNBuilder,
    title     = {{DNNBuilder}: an automated tool for building high-performance {DNN} hardware accelerators for {FPGAs}},
    author    = {Zhang, Xiaofan and Wang, Junsong and Zhu, Chao and Lin, Yonghua and Xiong, Jinjun and Hwu, Wen-mei and Chen, Deming},
    booktitle = iccad,
    pages     = {56:1--56:8},
    year      = {2018},
}
@inproceedings{FPGA-FPGA2018-Moss,
    title     = {A customizable matrix multiplication framework for the {Intel HARPv2 Xeon+FPGA} platform: A deep learning case study},
    author    = {Moss, Duncan JM and Krishnan, Srivatsan and Nurvitadhi, Eriko and Ratuszniak, Piotr and Johnson, Chris and Sim, Jaewoong and Mishra, Asit and Marr, Debbie and Subhaschandra, Suchit and Leong, Philip HW},
    booktitle = fpga,
    pages     = {107--116},
    year      = {2018},
}
@inproceedings{FPGA-DAC2019-Wei,
    title       =   {Overcoming Data Transfer Bottlenecks in {FPGA}-based {DNN} Accelerators via Layer Conscious Memory Management.},
    author      =   {Wei, Xuechao and Liang, Yun and Cong, Jason},
    booktitle   =   dac,
    pages       =   {125--1},
    year        =   {2019}
}

@inproceedings{FPGA-HPCA2019-Shortcut-short,
    title       =   {Shortcut mining: Exploiting cross-layer shortcut reuse in dcnn accelerators},
    author      =   {Azizimazreah, Arash and others},
    booktitle   =   hpca,
    pages       =   {94--105},
    year        =   {2019},
    organization=   {IEEE}
}

@inproceedings{FPGA-HPCA2019-Shortcut,
    title       =   {Shortcut mining: Exploiting cross-layer shortcut reuse in dcnn accelerators},
    author      =   {Azizimazreah, Arash and Chen, Lizhong},
    booktitle   =   hpca,
    pages       =   {94--105},
    year        =   {2019},
    organization=   {IEEE}
}

@inproceedings{FPGA-ICCAD2019-Sun,
    title       =   {Power-Driven {DNN} Dataflow Optimization on {FPGA}},
    author      =   {Sun, Qi and Chen, Tinghuan and Miao, Jin and Yu, Bei},
    booktitle   =   iccad,
    pages       =   {1--7},
    year        =   {2019}
}

@article{FPGA-TCAD2018-YufeiMa,
    title       =   {Automatic Compilation of Diverse {CNNs} Onto High-Performance {FPGA} Accelerators},
    author      =   {Ma, Yufei and Cao, Yu and Vrudhula, Sarma and Seo, Jae-sun},
    journal     =   tcad,
    year        =   {2018},
    publisher   =   {IEEE}
}

% ===============================================================
%                 FPGA Place & Route
% ===============================================================
% ==== FPGA P&R
@article{FPGA-TRETS2014-VTR,
    title     ={{VTR 7.0}: Next generation architecture and {CAD} system for {FPGAs}},
    author    ={Luu, Jason and Goeders, Jeffrey and Wainberg, Michael and Somerville, Andrew and Yu, Thien and Nasartschuk, Konstantin and Nasr, Miad and Wang, Sen and Liu, Tim and Ahmed, Nooruddin and others},
    journal   =trets,
    volume    ={7},
    number    ={2},
    pages     ={6},
    year      ={2014},
    publisher ={ACM},
}
@inproceedings{FPGA-ICCAD2017-Chen,
    title     = {FPGA placement and routing},
    author    = {Chen, Shih-Chun and Chang, Yao-Wen},
    booktitle = iccad,
    pages     = {914--921},
    year      = {2017},
}
% ==== FPGA Placement
%{{{
@article{FPGA-TCAD2005-Maidee,
    title     = {Timing-driven partitioning-based placement for island style {FPGAs}},
    author    = {Maidee, Pongstorn and Ababei, Cristinel and Bazargan, Kia},
    journal   = tcad,
    volume    = {24},
    number    = {3},
    pages     = {395--406},
    year      = {2005},
    publisher = {IEEE},
}
@inproceedings{FPGA-FPL2005-Xu,
    title     = {{QPF}: efficient quadratic placement for {FPGAs}},
    author    = {Xu, Yonghong and Khalid, Mohammed A.~S.},
    booktitle = fpl,
    pages     = {555--558},
    year      = {2005},
}
@inproceedings{FPGA-ICCAD2006-Tom,
    title     = {{Un/DoPack}: re-clustering of large system-on-chip designs with interconnect variation for low-cost {FPGAs}},
    author    = {Tom, Marvin and Leong, David and Lemieux, Guy},
    booktitle = iccad,
    pages     = {680--687},
    year      = {2006},
}
@inproceedings{FPGA-FPL2007-Chen,
    title     = {Improving timing-driven {FPGA} packing with physical information},
    author    = {Chen, Doris T and Vorwerk, Kristofer and Kennings, Andrew},
    booktitle = fpl,
    pages     = {117--123},
    year      = {2007},
}
@inproceedings{FPGA-ASICON2009-Xie,
    title     = {A New {FPGA} placement algorithm for heterogeneous resources},
    author    = {Xie, Ding and Xu, Jiawei and Lai, Jinmei},
    booktitle = asicon,
    pages     = {742--746},
    year      = {2009},
}
@inproceedings{FPGA-FPGA2011-Wang,
    title     = {Scalable and Deterministic Timing-driven Parallel Placement for {FPGAs}},
    author    = {Wang, Chris C. and Lemieux, Guy G.~F.},
    booktitle = fpga,
    pages     = {153--162},
    year      = {2011},
} 
@article{FPGA-JVLSI2011-Xu,
    title     = {{StarPlace}: A new analytic method for {FPGA} placement},
    author    = {M.~Xu and Gr{\'e}wal, Gary and Areibi, Shawki},
    journal   = jvlsi,
    volume    = {44},
    number    = {3},
    pages     = {192--204},
    year      = {2011},
    publisher = {Elsevier},
}
@inproceedings{FPGA-FPL2012-Gort,
    title     = {Analytical placement for heterogeneous {FPGAs}},
    author    = {Gort, Marcel and Anderson, Jason H.},
    booktitle = fpl,
    pages     = {143--150},
    year      = {2012},
}
@inproceedings{FPGA-DAC2013-Lin,
    title     = {An efficient and effective analytical placer for {FPGAs}},
    author    = {Lin, Tzu-Hen and Banerjee, Pritha and Chang, Yao-Wen},
    booktitle = dac,
    pages     = {10:1--10:6},
    year      = {2013},
}
@inproceedings{FPGA-FPGA2014-Feng,
    title     = {Rent's rule based {FPGA} packing for routability optimization},
    author    = {Feng, Wenyi and Greene, Jonathan and Vorwerk, Kristofer and Pevzner, Val and Kundu, Arun},
    booktitle = fpga,
    pages     = {31--34},
    year      = {2014},
}
@inproceedings{FPGA-ICCAD2014-Chen,
    title     = {Efficient and effective packing and analytical placement for large-scale heterogeneous {FPGAs}},
    author    = {Chen, Yu-Chen and Chen, Sheng-Yen and Chang, Yao-Wen},
    booktitle = iccad,
    pages     = {647--654},
    year      = {2014},
}
@inproceedings{FPGA-DAC2015-Chen,
    title     = {Routing-architecture-aware analytical placement for heterogeneous {FPGAs}},
    author    = {Chen, Sheng-Yen and Chang, Yao-Wen},
    booktitle = dac,
    pages     = {27:1--27:6},
    year      = {2015},
}
@inproceedings{FPGA-ISPD2016-Yang,
    title     = {Routability-Driven {FPGA} Placement Contest},
    author    = {Yang, Stephen and Gayasen, Aman and Mulpuri, Chandra and Reddy, Sainath and Aggarwal, Rajat},
    booktitle = ispd,
    pages     = {139--143},
    year      = {2016},
}
@inproceedings{FPGA-ICCAD2016-Li,
    title     = {{UTPlaceF}: A Routability-driven {FPGA} Placer with Physical and Congestion aware Packing},
    author    = {Li, Wuxi and Dhar, Shounak and Pan, David Z.},
    booktitle = iccad,
    pages     = {66:1--66:7},
    year      = {2016},
}
@inproceedings{FPGA-ICCAD2016-Pui,
    title     = {{RippleFPGA}: A Routability-driven Placement for Large-scale Heterogeneous {FPGAs}},
    author    = {Pui, Chak-Wa and Chen, Gengjie and Chow, Wing-Kai and Lam, Ka-Chun and Kuang, Jian and Tu, Peishan and Zhang, Hang and Young, Evangeline F.~Y. and Yu, Bei},
    booktitle = iccad,
    pages     = {67:1--67:8},
    year      = {2016},
} 
@inproceedings{FPGA-ICCAD2016-Pattison,
    title     = {{GPlace}: A congestion-aware placement tool for UltraScale {FPGAs}},
    author    = {Pattison, Ryan and Abuowaimer, Ziad and Areibi, Shawki and Gr{\'e}wal, Gary and Vannelli, Anthony},
    booktitle = iccad,
    pages     = {68:1--68:7},
    year      = {2016},
}
@inproceedings{FPGA-ISPD2017-Yang,
    title     = {Clock-Aware {FPGA} Placement Contest},
    author    = {Yang, Stephen and Mulpuri, Chandra and Reddy, Sainath and Kalase, Meghraj and Dasasathyan, Srinivasan and Dehkordi, Mehrdad E and Tom, Marvin and Aggarwal, Rajat},
    booktitle = ispd,
    pages     = {159--164},
    year      = {2017},
}
@inproceedings{FPGA-ICCAD2017-Pui,
    title     = {Clock-aware ultrascale {FPGA} placement with machine learning routability prediction},
    author    = {Pui, Chak-Wa and Chen, Gengjie and Ma, Yuzhe and Young, Evangeline FY and Yu, Bei},
    booktitle = iccad,
    pages     = {929--936},
    year      = {2017},
}
@article{FPGA-TCAD2018-Chen,
    title     = {{RippleFPGA}: Routability-driven simultaneous packing and placement for modern {FPGA}s},
    author    = {Chen, Gengjie and Pui, Chak-Wa and Chow, Wing-Kai and Lam, Ka-Chun and Kuang, Jian and Young, Evangeline FY and Yu, Bei},
    journal   = tcad,
    volume    = {37},
    number    = {10},
    pages     = {2022--2035},
    year      = {2018},
    publisher = {IEEE}
}
%}}}


% ===============================================================
%                   FPGA Applications
% ===============================================================
@inproceedings{FPGA-FPGA2017-Ling,
    title     = {The Role of {FPGAs} in Deep Learning},
    author    = {Ling, Andrew and Anderson, Jason},
    booktitle = fpga,
    pages     = {3--3},
    year      = {2017},
}
@inproceedings{FPGA-FPGA2017-Constantinides,
    title     = {{FPGAs} in the Cloud},
    author    = {Constantinides, George A.},
    booktitle = fpga,
    pages     = {167--167},
    year      = {2017},
}

@inproceedings{FPGA-FPGA2017-Eriko,
    title       =   {Can {FPGA}s beat {GPU}s in accelerating next-generation deep neural networks?},
    author      =   {Nurvitadhi, Eriko and Venkatesh, Ganesh and Sim, Jaewoong and Marr, Debbie and Huang, Randy and Ong Gee Hock, Jason and Liew, Yeong Tat and Srivatsan, Krishnan and Moss, Duncan and Subhaschandra, Suchit and others},
    booktitle   =   fpga,
    pages       =   {5--14},
    year        =   {2017},
}

@inproceedings{FPGA-ISLPED2016-Schmit,
    title       =   {Dissecting {X}eon+ {FPGA}: Why the integration of {CPU}s and {FPGA}s makes a power difference for the datacenter},
    author      =   {Schmit, Herman and Huang, Randy},
    booktitle   =   islped,
    pages       =   {152--153},
    year        =   {2016},
}

@inproceedings{FPGA-DAC2016-electrode,
    title       =   {High-level synthesis for micro-electrode-dot-array digital microfluidic biochips},
    author      =   {Li, Zipeng and Ho, Tsung-Yi and Lai, Kelvin Yi-Tse and Chakrabarty, Krishnendu and Yu, Po-Hsien and Lee, Chen-Yi},
    booktitle   =   dac,
    pages       =   {1--6},
    year        =   {2016},
}

@inproceedings{FPGA-FCCM2018-SR,
    title       =   {{FPGA}-based real-time super-resolution system for ultra high definition videos},
    author      =   {He, Zhuolun and Huang, Hanxian and Jiang, Ming and Bai, Yuanchao and Luo, Guojie},
    booktitle   =   fccm,
    pages       =   {181--188},
    year        =   {2018},
    organization=   {IEEE}
}

@inproceedings{FPGA-FCCM2018-SR-short,
    title       =   {{FPGA}-based real-time super-resolution system for ultra high definition videos},
    author      =   {He, Zhuolun and others},
    booktitle   =   fccm,
    pages       =   {181--188},
    year        =   {2018},
    organization=   {IEEE}
}

@inproceedings{FPGA-DAC2019-ASIC2FPGA,
    title       =   {Accelerating {FPGA} Prototyping through Predictive Model-Based {HLS} Design Space Exploration},
    author      =   {Liu, Shuangnan and Lau, Francis and Schafer, Benjamin Carrion},
    booktitle   =   dac,
    pages       =   {97},
    year        =   {2019},
}

@article{FPGA-TCAD2019-HLS-Survey-short,
    title       =   {High-Level Synthesis Design Space Exploration: Past, Present, and Future},
    author      =   {Schafer, Benjamin Carrion and others},
    journal     =   tcad,
    volume      =   {39},
    number      =   {10},
    pages       =   {2628--2639},
    year        =   {2019},
    publisher   =   {IEEE}
}

@article{FPGA-TCAD2019-HLS-Survey,
    title       =   {High-Level Synthesis Design Space Exploration: Past, Present, and Future},
    author      =   {Schafer, Benjamin Carrion and Wang, Zi},
    journal     =   tcad,
    volume      =   {39},
    number      =   {10},
    pages       =   {2628--2639},
    year        =   {2019},
    publisher   =   {IEEE}
}

@inproceedings{FPGA-ASPDAC2020-HL-Pow-short,
    title       =   {{HL-Pow}: A learning-based power modeling framework for high-level synthesis},
    author      =   {Lin, Zhe and others},
    booktitle   =   aspdac,
    pages       =   {574--580},
    year        =   {2020},
    organization=   {IEEE}
}

@inproceedings{FPGA-ASPDAC2020-HL-Pow,
    title       =   {{HL-Pow}: A learning-based power modeling framework for high-level synthesis},
    author      =   {Lin, Zhe and Zhao, Jieru and Sinha, Sharad and Zhang, Wei},
    booktitle   =   aspdac,
    pages       =   {574--580},
    year        =   {2020},
    organization=   {IEEE}
}

@inproceedings{FPGA-DATE2021-CGP,
    title       =   {Correlated multi-objective multi-fidelity optimization for HLS directives design},
    author      =   {Sun, Qi and Chen, Tinghuan and Liu, Siting and Miao, Jin and Chen, Jianli and Yu, Hao and Yu, Bei},
    booktitle   =   date,
    pages       =   {46--51},
    year        =   {2021},
    organization=   {IEEE}
}

@inproceedings{FPGA-DAC2021-Data-Routing,
    title       =   {Skew-Oblivious Data Routing for Data-Intensive Applications on FPGAs with {HLS}},
    author      =   {Chen, Xinyu and Tan, Hongshi and Chen, Yao and He, Bingsheng and Wong, Weng-Fai and Chen, Deming},
    booktitle   =   dac,
    year        =   {2021}
}

@inproceedings{FPGA-DAC2021-Data-Routing-short,
    title       =   {Skew-Oblivious Data Routing for Data-Intensive Applications on FPGAs with {HLS}},
    author      =   {Chen, Xinyu and others},
    booktitle   =   dac,
    year        =   {2021}
}