// Seed: 3857411575
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  output wire id_14;
  output supply1 id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_13 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output reg id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire [-1 : 1 'b0] id_10;
  logic [7:0] id_11;
  always @(posedge 1) id_7 <= id_6;
  assign id_11[1] = -1'b0;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_10,
      id_2,
      id_8,
      id_10,
      id_8,
      id_8,
      id_4,
      id_6,
      id_10,
      id_8,
      id_6,
      id_4,
      id_4,
      id_9
  );
endmodule
