// Seed: 1229242054
module module_0 #(
    parameter id_2 = 32'd18
) (
    input  uwire id_0,
    output uwire id_1,
    input  tri0  _id_2,
    output wand  id_3
);
  logic [id_2 : -1] id_5;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd35,
    parameter id_3 = 32'd93,
    parameter id_6 = 32'd18
) (
    input  tri1 _id_0,
    input  wor  id_1,
    output tri0 id_2,
    input  wor  _id_3
);
  wire id_5;
  wire _id_6;
  wire [id_6 : id_0  #  (  .  id_3  (  1  )  )] id_7;
  assign id_6 = id_5;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_6,
      id_2
  );
endmodule
