Flow report for lab7
Thu Oct 10 17:45:20 2019
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Thu Oct 10 17:45:06 2019           ;
; Quartus Prime Version              ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                      ; lab7                                            ;
; Top-level Entity Name              ; lab7                                            ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE115F29C7                                   ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,721 / 114,480 ( 2 % )                         ;
;     Total combinational functions  ; 2,132 / 114,480 ( 2 % )                         ;
;     Dedicated logic registers      ; 1,802 / 114,480 ( 2 % )                         ;
; Total registers                    ; 1921                                            ;
; Total pins                         ; 70 / 529 ( 13 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 10,368 / 3,981,312 ( < 1 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                                 ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/10/2019 17:13:31 ;
; Main task         ; Compilation         ;
; Revision Name     ; lab7                ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                ;
+-------------------------------------+------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                      ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 26830023717225.157074561100248                             ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Systemverilog Hdl                                          ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (SystemVerilog)                            ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                                       ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                         ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                          ; --            ; --          ; --             ;
; MISC_FILE                           ; lab7_soc/synthesis/../lab7_soc.cmp                         ; --            ; --          ; --             ;
; MISC_FILE                           ; lab7_soc/synthesis/../../lab7_soc.qsys                     ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                       ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                     ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                     ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                     ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                        ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                      ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                               ; --            ; --          ; --             ;
; SLD_FILE                            ; lab7_soc/synthesis/lab7_soc.regmap                         ; --            ; --          ; --             ;
; SLD_FILE                            ; lab7_soc/synthesis/lab7_soc.debuginfo                      ; --            ; --          ; --             ;
; SLD_INFO                            ; QSYS_NAME lab7_soc HAS_SOPCINFO 1 GENERATION_ID 1570745235 ; --            ; lab7_soc    ; --             ;
; SOPCINFO_FILE                       ; lab7_soc/synthesis/../../lab7_soc.sopcinfo                 ; --            ; --          ; --             ;
; SYNTHESIS_ONLY_QIP                  ; On                                                         ; --            ; --          ; --             ;
+-------------------------------------+------------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:41     ; 1.0                     ; 4929 MB             ; 00:01:04                           ;
; Fitter                    ; 00:00:38     ; 1.1                     ; 5894 MB             ; 00:00:46                           ;
; TimeQuest Timing Analyzer ; 00:00:08     ; 1.1                     ; 4913 MB             ; 00:00:04                           ;
; Total                     ; 00:01:27     ; --                      ; --                  ; 00:01:54                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; GELIB-4E-21      ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; GELIB-4E-21      ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; GELIB-4E-21      ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7
quartus_fit --read_settings_files=on --write_settings_files=off lab7 -c lab7
quartus_sta lab7 -c lab7



