{
    "Function": "aspm_hw_set_l1_ent_latency",
    "astEdges": [
        [
            13,
            14
        ],
        [
            20,
            21
        ],
        [
            20,
            22
        ],
        [
            18,
            20
        ],
        [
            18,
            19
        ],
        [
            15,
            16
        ],
        [
            15,
            17
        ],
        [
            8,
            13
        ],
        [
            8,
            9
        ],
        [
            8,
            12
        ],
        [
            0,
            2
        ],
        [
            0,
            1
        ],
        [
            0,
            29
        ],
        [
            23,
            28
        ],
        [
            23,
            27
        ],
        [
            23,
            24
        ],
        [
            4,
            5
        ],
        [
            4,
            6
        ],
        [
            9,
            11
        ],
        [
            9,
            10
        ],
        [
            24,
            26
        ],
        [
            24,
            25
        ],
        [
            2,
            18
        ],
        [
            2,
            15
        ],
        [
            2,
            8
        ],
        [
            2,
            3
        ],
        [
            2,
            7
        ],
        [
            2,
            4
        ],
        [
            2,
            23
        ]
    ],
    "candidateNodeList": [
        5,
        10,
        12,
        14,
        16,
        17,
        19,
        21,
        22,
        25,
        27,
        28
    ],
    "cfgEdges": [
        [
            20,
            29
        ],
        [
            18,
            29
        ],
        [
            15,
            29
        ],
        [
            8,
            29
        ],
        [
            23,
            29
        ],
        [
            23,
            29
        ]
    ],
    "ddgEdges": [
        [
            20,
            29
        ],
        [
            20,
            29
        ],
        [
            18,
            29
        ],
        [
            15,
            29
        ],
        [
            8,
            29
        ],
        [
            8,
            29
        ],
        [
            23,
            29
        ],
        [
            23,
            29
        ],
        [
            23,
            29
        ],
        [
            23,
            29
        ]
    ],
    "ncsEdges": [
        [
            1,
            3
        ],
        [
            3,
            5
        ],
        [
            5,
            6
        ],
        [
            6,
            7
        ],
        [
            7,
            10
        ],
        [
            10,
            11
        ],
        [
            11,
            12
        ],
        [
            12,
            14
        ],
        [
            14,
            16
        ],
        [
            16,
            17
        ],
        [
            17,
            19
        ],
        [
            19,
            21
        ],
        [
            21,
            22
        ],
        [
            22,
            25
        ],
        [
            25,
            26
        ],
        [
            26,
            27
        ],
        [
            27,
            28
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "BLOCK",
        "3": "LOCAL",
        "4": "<operator>.assignment",
        "5": "l1_ent_lat",
        "6": "LITERAL",
        "7": "LOCAL",
        "8": "pci_read_config_dword",
        "9": "<operator>.indirectFieldAccess",
        "10": "dd",
        "11": "FIELD_IDENTIFIER",
        "12": "PCIE_CFG_REG_PL3",
        "13": "<operator>.addressOf",
        "14": "reg32",
        "15": "<operators>.assignmentAnd",
        "16": "reg32",
        "17": "~PCIE_CFG_REG_PL3_L1_ENT_LATENCY_SMASK",
        "18": "<operators>.assignmentOr",
        "19": "reg32",
        "20": "<operator>.shiftLeft",
        "21": "l1_ent_lat",
        "22": "PCIE_CFG_REG_PL3_L1_ENT_LATENCY_SHIFT",
        "23": "pci_write_config_dword",
        "24": "<operator>.indirectFieldAccess",
        "25": "dd",
        "26": "FIELD_IDENTIFIER",
        "27": "PCIE_CFG_REG_PL3",
        "28": "reg32",
        "29": "METHOD_RETURN"
    }
}