#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Mon Mar 23 01:17:47 2015
# Process ID: 6036
# Log file: C:/game_repo/cam_vga_full_test/dm_test.runs/impl_1/mb_wrapper.vdi
# Journal file: C:/game_repo/cam_vga_full_test/dm_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 491 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_0/mb_microblaze_0_0.xdc] for cell 'mb_i/microblaze_0/U0'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_0/mb_microblaze_0_0.xdc] for cell 'mb_i/microblaze_0/U0'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_dlmb_v10_0/mb_dlmb_v10_0.xdc] for cell 'mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_dlmb_v10_0/mb_dlmb_v10_0.xdc] for cell 'mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_ilmb_v10_0/mb_ilmb_v10_0.xdc] for cell 'mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_ilmb_v10_0/mb_ilmb_v10_0.xdc] for cell 'mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_axi_intc_0/mb_microblaze_0_axi_intc_0.xdc] for cell 'mb_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_axi_intc_0/mb_microblaze_0_axi_intc_0.xdc] for cell 'mb_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mdm_1_0/mb_mdm_1_0.xdc] for cell 'mb_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mdm_1_0/mb_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1070.137 ; gain = 467.344
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mdm_1_0/mb_mdm_1_0.xdc] for cell 'mb_i/mdm_1/U0'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0.xdc] for cell 'mb_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0.xdc] for cell 'mb_i/clk_wiz_1/inst'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0_board.xdc] for cell 'mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0_board.xdc] for cell 'mb_i/clk_wiz_1/inst'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_0/mb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_0/mb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_0/mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_0/mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_1/mb_axi_uartlite_0_1.xdc] for cell 'mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_1/mb_axi_uartlite_0_1.xdc] for cell 'mb_i/axi_uartlite_0/U0'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_1/mb_axi_uartlite_0_1_board.xdc] for cell 'mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_1/mb_axi_uartlite_0_1_board.xdc] for cell 'mb_i/axi_uartlite_0/U0'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc] for cell 'mb_i/mig_7series_0'
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc] for cell 'mb_i/mig_7series_0'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0_board.xdc] for cell 'mb_i/mig_7series_0'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0_board.xdc] for cell 'mb_i/mig_7series_0'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_0/mb_axi_vdma_0_0.xdc] for cell 'mb_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_0/mb_axi_vdma_0_0.xdc] for cell 'mb_i/axi_vdma_0/U0'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_mig_7series_0_81M_0/mb_rst_mig_7series_0_81M_0.xdc] for cell 'mb_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_mig_7series_0_81M_0/mb_rst_mig_7series_0_81M_0.xdc] for cell 'mb_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_mig_7series_0_81M_0/mb_rst_mig_7series_0_81M_0_board.xdc] for cell 'mb_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_mig_7series_0_81M_0/mb_rst_mig_7series_0_81M_0_board.xdc] for cell 'mb_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_tft_0_1/mb_axi_tft_0_1.xdc] for cell 'mb_i/axi_tft_0/U0'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_tft_0_1/mb_axi_tft_0_1.xdc] for cell 'mb_i/axi_tft_0/U0'
Parsing XDC File [C:/game_repo/cam_vga_full_test/dm_test.srcs/constrs_1/new/dm.xdc]
Finished Parsing XDC File [C:/game_repo/cam_vga_full_test/dm_test.srcs/constrs_1/new/dm.xdc]
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_axi_intc_0/mb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_axi_intc_0/mb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_0/mb_axi_vdma_0_0_clocks.xdc] for cell 'mb_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_0/mb_axi_vdma_0_0_clocks.xdc] for cell 'mb_i/axi_vdma_0/U0'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_tft_0_1/mb_axi_tft_0_1_clocks.xdc] for cell 'mb_i/axi_tft_0/U0'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_tft_0_1/mb_axi_tft_0_1_clocks.xdc] for cell 'mb_i/axi_tft_0/U0'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_0/mb_auto_ds_0_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_0/mb_auto_ds_0_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_1/mb_auto_ds_1_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_1/mb_auto_ds_1_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_cc_0/mb_auto_cc_0_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_cc_0/mb_auto_cc_0_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_2/mb_auto_ds_2_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_2/mb_auto_ds_2_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_3/mb_auto_ds_3_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_3/mb_auto_ds_3_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_4/mb_auto_ds_4_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_4/mb_auto_ds_4_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_0/mb_auto_us_0_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_0/mb_auto_us_0_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_1/mb_auto_us_1_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_1/mb_auto_us_1_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_2/mb_auto_us_2_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_2/mb_auto_us_2_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_3/mb_auto_us_3_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst'
Finished Parsing XDC File [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_3/mb_auto_us_3_clocks.xdc] for cell 'mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'mb_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 410 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 254 instances

link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 1097.012 ; gain = 914.801
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.626 . Memory (MB): peak = 1097.012 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16c201037

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1097.012 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 6 inverter(s).
INFO: [Opt 31-10] Eliminated 1780 cells.
Phase 2 Constant Propagation | Checksum: 88b04923

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1097.012 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6814 unconnected nets.
INFO: [Opt 31-11] Eliminated 10369 unconnected cells.
Phase 3 Sweep | Checksum: 138c373b2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1097.012 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 138c373b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1097.012 ; gain = 0.000
Implement Debug Cores | Checksum: 167071d27
Logic Optimization | Checksum: 167071d27

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 138c373b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1097.012 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 36
Ending Power Optimization Task | Checksum: 15273ff98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.277 ; gain = 134.266
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1231.277 ; gain = 134.266
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.423 . Memory (MB): peak = 1231.277 ; gain = 0.000
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1231.277 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 42290559

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 42290559

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 42290559

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: 8b9a309f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.277 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: 8b9a309f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: d12e8986

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_0/mb_mig_7series_0_0/user_design/constraints/mb_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'mb_i/delta_calc_0/bread_issued_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/bread_issued_reg {LDCE}
WARNING: [Place 30-568] A LUT 'mb_i/delta_calc_0/bwrite_issued_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/bwrite_issued_reg {LDCE}
WARNING: [Place 30-568] A LUT 'mb_i/delta_calc_0/n_0_228_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/curr_waddr_reg[0] {LDCE}
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/curr_waddr_reg[10] {LDCE}
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/curr_waddr_reg[11] {LDCE}
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/curr_waddr_reg[12] {LDCE}
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/curr_waddr_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_i/delta_calc_0/n_2_231_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/curr_raddr_reg[0] {LDCE}
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/curr_raddr_reg[10] {LDCE}
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/curr_raddr_reg[11] {LDCE}
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/curr_raddr_reg[12] {LDCE}
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/curr_raddr_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_i/delta_calc_0/n_4_202_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/bdata_reg[0] {LDCE}
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/bdata_reg[10] {LDCE}
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/bdata_reg[11] {LDCE}
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/bdata_reg[12] {LDCE}
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/bdata_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_i/delta_calc_0/start_single_read_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/start_single_read_reg {LDCE}
WARNING: [Place 30-568] A LUT 'mb_i/delta_calc_0/start_single_write_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	mb_i/delta_calc_0/inst/delta_calc_v1_0_M00_AXI_inst/start_single_write_reg {LDCE}
Phase 1.1.5.2 Implementation Feasibility check | Checksum: d12e8986

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.277 ; gain = 0.000
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	OV7670_PCLK_IBUF_inst (IBUF.O) is locked to IOB_X0Y121
	OV7670_PCLK_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: d12e8986

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.277 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9de0f6d8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 16d63a798

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1231.277 ; gain = 0.000
Phase 1.1.6.1 Place Init Design | Checksum: 118822318

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1231.277 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 118822318

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 118822318

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1231.277 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 118822318

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1231.277 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 118822318

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1231.277 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 118822318

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1583235b5

Time (s): cpu = 00:01:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1583235b5

Time (s): cpu = 00:01:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14bcc11b6

Time (s): cpu = 00:01:42 ; elapsed = 00:01:13 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16bab16ef

Time (s): cpu = 00:01:42 ; elapsed = 00:01:13 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1e9e617ab

Time (s): cpu = 00:01:47 ; elapsed = 00:01:16 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 12d84569f

Time (s): cpu = 00:01:58 ; elapsed = 00:01:27 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12d84569f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:28 . Memory (MB): peak = 1231.277 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12d84569f

Time (s): cpu = 00:02:00 ; elapsed = 00:01:29 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 16f9f2f35

Time (s): cpu = 00:02:00 ; elapsed = 00:01:29 . Memory (MB): peak = 1231.277 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 1fa840fa2

Time (s): cpu = 00:02:44 ; elapsed = 00:02:10 . Memory (MB): peak = 1232.531 ; gain = 1.254
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.866. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1fa840fa2

Time (s): cpu = 00:02:44 ; elapsed = 00:02:10 . Memory (MB): peak = 1232.531 ; gain = 1.254
Phase 4.2 Post Placement Optimization | Checksum: 1fa840fa2

Time (s): cpu = 00:02:44 ; elapsed = 00:02:10 . Memory (MB): peak = 1232.531 ; gain = 1.254

Phase 4.3 Commit Small Macros & Core Logic
Phase 4.3 Commit Small Macros & Core Logic | Checksum: 172cf1dd1

Time (s): cpu = 00:02:52 ; elapsed = 00:02:16 . Memory (MB): peak = 1242.844 ; gain = 11.566

Phase 4.4 Post Placement Optimization

Phase 4.4.1 Post Placement Timing Optimization

Phase 4.4.1.1 Restore Best Placement
Phase 4.4.1.1 Restore Best Placement | Checksum: 238e1489e

Time (s): cpu = 00:03:28 ; elapsed = 00:02:50 . Memory (MB): peak = 1242.844 ; gain = 11.566
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.416. For the most accurate timing information please run report_timing.
Phase 4.4.1 Post Placement Timing Optimization | Checksum: 238e1489e

Time (s): cpu = 00:03:29 ; elapsed = 00:02:50 . Memory (MB): peak = 1242.844 ; gain = 11.566
Phase 4.4 Post Placement Optimization | Checksum: 238e1489e

Time (s): cpu = 00:03:29 ; elapsed = 00:02:50 . Memory (MB): peak = 1242.844 ; gain = 11.566

Phase 4.5 Post Placement Optimization

Phase 4.5.1 Post Placement Timing Optimization

Phase 4.5.1.1 Restore Best Placement
Phase 4.5.1.1 Restore Best Placement | Checksum: 25663738b

Time (s): cpu = 00:03:51 ; elapsed = 00:03:09 . Memory (MB): peak = 1242.844 ; gain = 11.566
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.416. For the most accurate timing information please run report_timing.
Phase 4.5.1 Post Placement Timing Optimization | Checksum: 25663738b

Time (s): cpu = 00:03:51 ; elapsed = 00:03:09 . Memory (MB): peak = 1242.844 ; gain = 11.566
Phase 4.5 Post Placement Optimization | Checksum: 25663738b

Time (s): cpu = 00:03:51 ; elapsed = 00:03:09 . Memory (MB): peak = 1242.844 ; gain = 11.566

Phase 4.6 Post Placement Cleanup
Phase 4.6 Post Placement Cleanup | Checksum: 25663738b

Time (s): cpu = 00:03:52 ; elapsed = 00:03:09 . Memory (MB): peak = 1242.844 ; gain = 11.566

Phase 4.7 Placer Reporting

Phase 4.7.1 Restore STA
Phase 4.7.1 Restore STA | Checksum: 25663738b

Time (s): cpu = 00:03:52 ; elapsed = 00:03:10 . Memory (MB): peak = 1242.844 ; gain = 11.566
Phase 4.7 Placer Reporting | Checksum: 25663738b

Time (s): cpu = 00:03:54 ; elapsed = 00:03:11 . Memory (MB): peak = 1242.844 ; gain = 11.566

Phase 4.8 Final Placement Cleanup
Phase 4.8 Final Placement Cleanup | Checksum: 2441dd80d

Time (s): cpu = 00:03:54 ; elapsed = 00:03:11 . Memory (MB): peak = 1242.844 ; gain = 11.566
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2441dd80d

Time (s): cpu = 00:03:54 ; elapsed = 00:03:11 . Memory (MB): peak = 1242.844 ; gain = 11.566
Ending Placer Task | Checksum: 18387c8d1

Time (s): cpu = 00:00:00 ; elapsed = 00:03:11 . Memory (MB): peak = 1242.844 ; gain = 11.566
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:56 ; elapsed = 00:03:13 . Memory (MB): peak = 1242.844 ; gain = 11.566
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1242.844 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1242.844 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.486 . Memory (MB): peak = 1242.844 ; gain = 0.000
Command: phys_opt_design -directive AlternateFlowWithRetiming
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AlternateFlowWithRetiming

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 10a267bf7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1242.844 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.503 | TNS=-26.132 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-601] Processed net mb_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en. Net driver mb_i/axi_vdma_0/U0/sig_data_reg_out[31]_i_1 was replaced.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 2 Fanout Optimization | Checksum: bb26b265

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1242.844 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 300 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_3.  Re-placed instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_3
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in.  Re-placed instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_8
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1.  Did not re-place instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word.  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[1].  Did not re-place instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[1]_INST_0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[3]_INST_0_i_15.  Re-placed instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[3]_INST_0_i_15
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data.  Did not re-place instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/USE_RTL_CURR_WORD.first_word_q_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[1]_INST_0_i_5.  Did not re-place instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[1]_INST_0_i_5
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/m_axi_wlast.  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/m_axi_wlast_INST_0
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/n_6_length_counter_1[3]_i_2.  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/length_counter_1[3]_i_2
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/n_6_m_axi_wlast_INST_0_i_1.  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/m_axi_wlast_INST_0_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/n_6_m_axi_wlast_INST_0_i_2.  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/m_axi_wlast_INST_0_i_2
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/s_axi_wready.  Re-placed instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/s_axi_wready_INST_0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[1]_INST_0_i_9.  Re-placed instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[1]_INST_0_i_9
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0].  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[3].  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3.  Re-placed instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1.  Did not re-place instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3.  Re-placed instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1.  Did not re-place instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/n_6_m_axi_wdata[31]_INST_0_i_3.  Re-placed instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/m_axi_wdata[31]_INST_0_i_3
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/p_0_in[2].  Re-placed instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/current_word_1[2]_i_1__0
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/n_6_current_word_1[2]_i_2__0.  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/current_word_1[2]_i_2__0
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/n_6_s_axi_wready_INST_0_i_1.  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/s_axi_wready_INST_0_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3.  Re-placed instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/n_6_m_axi_wdata[31]_INST_0_i_4.  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/m_axi_wdata[31]_INST_0_i_4
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[4].  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word.  Did not re-place instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/s_axi_wready.  Re-placed instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/s_axi_wready_INST_0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[2].  Re-placed instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[2]_INST_0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/n_6_m_axi_wdata[31]_INST_0_i_3.  Re-placed instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/m_axi_wdata[31]_INST_0_i_3
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/n_6_USE_RTL_ADDR.addr_q[4]_i_3.  Re-placed instance mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/USE_RTL_ADDR.addr_q[4]_i_3
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/n_6_USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1.  Did not re-place instance mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3.  Re-placed instance mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[2]_INST_0_i_5.  Did not re-place instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[2]_INST_0_i_5
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/p_0_in[2].  Did not re-place instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/current_word_1[2]_i_1__0
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/n_6_current_word_1[2]_i_2__0.  Did not re-place instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/current_word_1[2]_i_2__0
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/n_6_s_axi_wready_INST_0_i_1.  Did not re-place instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/s_axi_wready_INST_0_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/n_6_USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_2__0.  Did not re-place instance mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_2__0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/n_6_USE_RTL_ADDR.addr_q[2]_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/USE_RTL_ADDR.addr_q[2]_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[2]_INST_0_i_8.  Re-placed instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[2]_INST_0_i_8
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[1].  Re-placed instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[1]
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/p_0_in[1].  Re-placed instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/current_word_1[1]_i_1__0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3.  Re-placed instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1.  Did not re-place instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[3]_INST_0_i_11.  Did not re-place instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[3]_INST_0_i_11
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[3].  Re-placed instance mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/s_axi_wready.  Did not re-place instance mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/s_axi_wready_INST_0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[1]_INST_0_i_4.  Re-placed instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[1]_INST_0_i_4
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/m_axi_wlast.  Re-placed instance mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/m_axi_wlast_INST_0
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/n_6_length_counter_1[3]_i_2.  Did not re-place instance mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/length_counter_1[3]_i_2
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/n_6_m_axi_wlast_INST_0_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/m_axi_wlast_INST_0_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/n_6_m_axi_wlast_INST_0_i_2.  Re-placed instance mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/m_axi_wlast_INST_0_i_2
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[22].  Re-placed instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/m_axi_wlast.  Did not re-place instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/m_axi_wlast_INST_0
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/n_6_length_counter_1[3]_i_2.  Did not re-place instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/length_counter_1[3]_i_2
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/n_6_m_axi_wlast_INST_0_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/m_axi_wlast_INST_0_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/n_6_m_axi_wlast_INST_0_i_2.  Re-placed instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/m_axi_wlast_INST_0_i_2
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/n_6_USE_RTL_ADDR.addr_q[3]_i_1.  Did not re-place instance mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/USE_RTL_ADDR.addr_q[3]_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0].  Did not re-place instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[3]_INST_0_i_7.  Re-placed instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[3]_INST_0_i_7
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/s_axi_wready.  Re-placed instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/s_axi_wready_INST_0
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[1]_INST_0_i_1.  Did not re-place instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[1]_INST_0_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/p_0_in[2].  Did not re-place instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/current_word_1[2]_i_1__0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/n_6_m_axi_wdata[31]_INST_0_i_4.  Re-placed instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/m_axi_wdata[31]_INST_0_i_4
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[22].  Did not re-place instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/n_6_current_word_1[2]_i_2__0.  Did not re-place instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/current_word_1[2]_i_2__0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/n_6_s_axi_wready_INST_0_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/s_axi_wready_INST_0_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/n_6_USE_RTL_ADDR.addr_q[4]_i_2__0.  Did not re-place instance mb_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/USE_RTL_ADDR.addr_q[4]_i_2__0
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[4].  Did not re-place instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/m_axi_wlast.  Re-placed instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/m_axi_wlast_INST_0
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/n_6_length_counter_1[3]_i_2.  Did not re-place instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/length_counter_1[3]_i_2
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/n_6_m_axi_wlast_INST_0_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/m_axi_wlast_INST_0_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/n_6_m_axi_wlast_INST_0_i_2.  Re-placed instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/m_axi_wlast_INST_0_i_2
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[25].  Re-placed instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/n_6_m_axi_wdata[31]_INST_0_i_2.  Re-placed instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/m_axi_wdata[31]_INST_0_i_2
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1].  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[0].  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6.  Re-placed instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2.  Re-placed instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[2]_INST_0_i_9.  Re-placed instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[2]_INST_0_i_9
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/p_0_in[0].  Re-placed instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/current_word_1[0]_i_1__0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data.  Re-placed instance mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/USE_RTL_CURR_WORD.first_word_q_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[3].  Did not re-place instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[3]_INST_0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4.  Re-placed instance mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[3]_INST_0_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[3]_INST_0_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3.  Did not re-place instance mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/n_6_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/n_6_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3.  Re-placed instance mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1.  Did not re-place instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_3.  Re-placed instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_3
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[3].  Did not re-place instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4.  Re-placed instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/n_6_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/n_6_USE_RTL_ADDR.addr_q[4]_i_3.  Re-placed instance mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/USE_RTL_ADDR.addr_q[4]_i_3
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/n_6_USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/n_6_USE_RTL_ADDR.addr_q[2]_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/USE_RTL_ADDR.addr_q[2]_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[20].  Did not re-place instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/n_6_m_axi_wdata[31]_INST_0_i_3.  Re-placed instance mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/m_axi_wdata[31]_INST_0_i_3
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/p_0_in[2].  Re-placed instance mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/current_word_1[2]_i_1__0
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[0].  Did not re-place instance mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/n_6_current_word_1[2]_i_2__0.  Did not re-place instance mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/current_word_1[2]_i_2__0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/n_6_s_axi_wready_INST_0_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/s_axi_wready_INST_0_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word.  Did not re-place instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[3]_INST_0_i_10.  Re-placed instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[3]_INST_0_i_10
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[25].  Did not re-place instance mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/s_axi_wready.  Re-placed instance mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/s_axi_wready_INST_0
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[1]_INST_0_i_3.  Did not re-place instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[1]_INST_0_i_3
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/p_0_in[2].  Re-placed instance mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/current_word_1[2]_i_1__0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/n_6_m_axi_wdata[31]_INST_0_i_4.  Re-placed instance mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/m_axi_wdata[31]_INST_0_i_4
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/n_6_current_word_1[2]_i_2__0.  Did not re-place instance mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/current_word_1[2]_i_2__0
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/n_6_s_axi_wready_INST_0_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/s_axi_wready_INST_0_i_1
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[4].  Did not re-place instance mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word.  Did not re-place instance mb_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word.  Did not re-place instance mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/m_axi_wlast.  Re-placed instance mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/m_axi_wlast_INST_0
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/n_6_length_counter_1[3]_i_2.  Did not re-place instance mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/length_counter_1[3]_i_2
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/n_6_m_axi_wlast_INST_0_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/m_axi_wlast_INST_0_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/n_6_m_axi_wlast_INST_0_i_2.  Re-placed instance mb_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/m_axi_wlast_INST_0_i_2
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[3]_INST_0_i_4.  Re-placed instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[3]_INST_0_i_4
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/n_6_USE_RTL_ADDR.addr_q[3]_i_1.  Did not re-place instance mb_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/USE_RTL_ADDR.addr_q[3]_i_1
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[2].  Re-placed instance mb_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[2]
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[3]_INST_0_i_5.  Re-placed instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[3]_INST_0_i_5
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[3]_INST_0_i_13.  Re-placed instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[3]_INST_0_i_13
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[3].  Did not re-place instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[25].  Did not re-place instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[0].  Did not re-place instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/dout[20].  Did not re-place instance mb_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/xbar/n_6_s_axi_wready[1]_INST_0_i_8.  Re-placed instance mb_i/microblaze_0_axi_periph/xbar/s_axi_wready[1]_INST_0_i_8
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/n_6_m_axi_wdata[31]_INST_0_i_2.  Re-placed instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/m_axi_wdata[31]_INST_0_i_2
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1].  Did not re-place instance mb_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]
INFO: [Physopt 32-662] Processed net mb_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3.  Did not re-place instance mb_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3
INFO: [Physopt 32-663] Processed net mb_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/n_6_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1.  Re-placed instance mb_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1
