Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Fri Dec 15 13:08:40 2023
| Host              : GramForGram running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : main_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
CLKC-40  Advisory  Substitute PLLE4 for MMCME4 check           2           
CLKC-56  Advisory  MMCME4 with global clock driver has no LOC  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (32)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.601        0.000                      0                56260        0.009        0.000                      0                55810        0.500        0.000                       0                 20245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.000}        10.000          100.000         
  clk_dma_250M_main_clk_wiz_1_0  {0.000 2.000}        4.000           250.000         
  clk_rhd_main_clk_wiz_0_0       {0.000 71.429}       142.857         7.000           
  clk_rhs_main_clk_wiz_0_0       {0.000 8.929}        17.857          56.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                               5.655        0.000                      0                 6674        0.014        0.000                      0                 6674        2.000        0.000                       0                  2977  
  clk_dma_250M_main_clk_wiz_1_0        0.601        0.000                      0                38766        0.009        0.000                      0                38766        0.500        0.000                       0                 12318  
  clk_rhd_main_clk_wiz_0_0           135.873        0.000                      0                 8559        0.033        0.000                      0                 8559       70.667        0.000                       0                  4216  
  clk_rhs_main_clk_wiz_0_0            14.049        0.000                      0                 1811        0.040        0.000                      0                 1811        8.167        0.000                       0                   734  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_dma_250M_main_clk_wiz_1_0  clk_pl_0                             3.404        0.000                      0                  147                                                                        
clk_rhd_main_clk_wiz_0_0       clk_pl_0                            29.077        0.000                      0                   36                                                                        
clk_pl_0                       clk_dma_250M_main_clk_wiz_1_0        3.299        0.000                      0                  141                                                                        
clk_pl_0                       clk_rhd_main_clk_wiz_0_0             9.308        0.000                      0                   48                                                                        
clk_rhs_main_clk_wiz_0_0       clk_rhd_main_clk_wiz_0_0           427.782        0.000                      0                   36                                                                        
clk_rhd_main_clk_wiz_0_0       clk_rhs_main_clk_wiz_0_0            17.351        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_dma_250M_main_clk_wiz_1_0  
(none)                         clk_dma_250M_main_clk_wiz_1_0  clk_dma_250M_main_clk_wiz_1_0  
(none)                         clk_pl_0                       clk_dma_250M_main_clk_wiz_1_0  
(none)                         clk_rhd_main_clk_wiz_0_0       clk_dma_250M_main_clk_wiz_1_0  
(none)                                                        clk_pl_0                       
(none)                         clk_dma_250M_main_clk_wiz_1_0  clk_pl_0                       
(none)                         clk_pl_0                       clk_pl_0                       
(none)                         clk_rhd_main_clk_wiz_0_0       clk_pl_0                       
(none)                                                        clk_rhd_main_clk_wiz_0_0       
(none)                         clk_pl_0                       clk_rhd_main_clk_wiz_0_0       
(none)                         clk_rhd_main_clk_wiz_0_0       clk_rhd_main_clk_wiz_0_0       
(none)                         clk_rhs_main_clk_wiz_0_0       clk_rhd_main_clk_wiz_0_0       
(none)                                                        clk_rhs_main_clk_wiz_0_0       
(none)                         clk_pl_0                       clk_rhs_main_clk_wiz_0_0       
(none)                         clk_rhd_main_clk_wiz_0_0       clk_rhs_main_clk_wiz_0_0       
(none)                         clk_rhs_main_clk_wiz_0_0       clk_rhs_main_clk_wiz_0_0       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                    clk_rhd_main_clk_wiz_0_0                            
(none)                    clk_rhs_main_clk_wiz_0_0                            
(none)                                              clk_pl_0                  
(none)                                              clk_rhd_main_clk_wiz_0_0  
(none)                                              clk_rhs_main_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.314ns (7.863%)  route 3.680ns (92.137%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 11.859 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.768ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.702ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.845     2.112    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X8Y170         FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.230 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.161     2.392    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X8Y170         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     2.544 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.769     4.313    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.357 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.749     6.106    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y169        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.643    11.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y169        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][29]/C
                         clock pessimism              0.149    12.008    
                         clock uncertainty           -0.130    11.878    
    SLICE_X10Y169        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.118    11.760    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][29]
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.314ns (7.863%)  route 3.680ns (92.137%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 11.859 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.768ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.702ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.845     2.112    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X8Y170         FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.230 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.161     2.392    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X8Y170         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     2.544 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.769     4.313    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.357 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.749     6.106    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y169        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.643    11.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y169        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][24]/C
                         clock pessimism              0.149    12.008    
                         clock uncertainty           -0.130    11.878    
    SLICE_X10Y169        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118    11.760    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][24]
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.314ns (7.863%)  route 3.680ns (92.137%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 11.859 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.768ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.702ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.845     2.112    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X8Y170         FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.230 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.161     2.392    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X8Y170         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     2.544 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.769     4.313    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.357 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.749     6.106    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y169        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.643    11.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y169        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][29]/C
                         clock pessimism              0.149    12.008    
                         clock uncertainty           -0.130    11.878    
    SLICE_X10Y169        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.118    11.760    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][29]
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.314ns (7.865%)  route 3.679ns (92.135%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 11.858 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.768ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.702ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.845     2.112    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X8Y170         FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.230 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.161     2.392    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X8Y170         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     2.544 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.769     4.313    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.357 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.748     6.105    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y167        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.642    11.858    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y167        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][24]/C
                         clock pessimism              0.149    12.007    
                         clock uncertainty           -0.130    11.877    
    SLICE_X10Y167        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.118    11.759    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][24]
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.314ns (7.865%)  route 3.679ns (92.135%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 11.858 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.768ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.702ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.845     2.112    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X8Y170         FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.230 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.161     2.392    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X8Y170         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     2.544 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.769     4.313    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.357 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.748     6.105    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y167        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.642    11.858    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y167        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][24]/C
                         clock pessimism              0.149    12.007    
                         clock uncertainty           -0.130    11.877    
    SLICE_X10Y167        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118    11.759    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][24]
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.314ns (7.867%)  route 3.678ns (92.133%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 11.857 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.768ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.702ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.845     2.112    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X8Y170         FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.230 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.161     2.392    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X8Y170         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     2.544 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.769     4.313    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.357 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.747     6.104    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y166        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.641    11.857    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y166        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][24]/C
                         clock pessimism              0.149    12.006    
                         clock uncertainty           -0.130    11.876    
    SLICE_X10Y166        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.118    11.758    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][24]
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[7][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.314ns (7.867%)  route 3.678ns (92.133%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 11.857 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.768ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.702ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.845     2.112    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X8Y170         FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.230 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.161     2.392    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X8Y170         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     2.544 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.769     4.313    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.357 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.747     6.104    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y166        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[7][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.641    11.857    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y166        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[7][24]/C
                         clock pessimism              0.149    12.006    
                         clock uncertainty           -0.130    11.876    
    SLICE_X10Y166        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118    11.758    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[7][24]
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.314ns (7.869%)  route 3.677ns (92.131%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.768ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.702ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.845     2.112    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X8Y170         FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.230 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.161     2.392    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X8Y170         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     2.544 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.769     4.313    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.357 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.746     6.103    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y164        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.640    11.856    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y164        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][24]/C
                         clock pessimism              0.149    12.005    
                         clock uncertainty           -0.130    11.875    
    SLICE_X10Y164        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.118    11.757    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][24]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.314ns (7.869%)  route 3.677ns (92.131%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.768ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.702ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.845     2.112    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X8Y170         FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.230 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.161     2.392    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X8Y170         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     2.544 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.769     4.313    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.357 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.746     6.103    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y164        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.640    11.856    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y164        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][24]/C
                         clock pessimism              0.149    12.005    
                         clock uncertainty           -0.130    11.875    
    SLICE_X10Y164        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118    11.757    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][24]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.314ns (7.869%)  route 3.677ns (92.131%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 0.768ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.702ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.845     2.112    main_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X8Y170         FDRE                                         r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.230 r  main_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.161     2.392    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X8Y170         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     2.544 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.769     4.313    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.357 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.746     6.103    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X10Y165        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.640    11.856    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y165        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][24]/C
                         clock pessimism              0.149    12.005    
                         clock uncertainty           -0.130    11.875    
    SLICE_X10Y165        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118    11.757    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][24]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                  5.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.114ns (43.346%)  route 0.149ns (56.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.610ns (routing 0.702ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.768ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.610     1.826    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X4Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     1.940 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/Q
                         net (fo=1, routed)           0.149     2.089    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wdata[18]
    SLICE_X5Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.855     2.122    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[18]/C
                         clock pessimism             -0.149     1.973    
    SLICE_X5Y152         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     2.075    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1044]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.112ns (50.782%)  route 0.109ns (49.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.674ns (routing 0.702ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.768ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.674     1.890    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X0Y193         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1044]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     2.002 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1044]/Q
                         net (fo=2, routed)           0.109     2.111    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arid[15]
    SLICE_X1Y193         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.879     2.146    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/aclk
    SLICE_X1Y193         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[15]/C
                         clock pessimism             -0.152     1.994    
    SLICE_X1Y193         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     2.096    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.114ns (47.043%)  route 0.128ns (52.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.625ns (routing 0.702ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.768ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.625     1.841    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y168         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     1.955 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/Q
                         net (fo=34, routed)          0.128     2.083    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[22]
    SLICE_X9Y168         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.838     2.105    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X9Y168         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][22]/C
                         clock pessimism             -0.149     1.956    
    SLICE_X9Y168         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.059    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][22]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.112ns (44.444%)  route 0.140ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.677ns (routing 0.702ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.768ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.677     1.893    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y163        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y163        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     2.005 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/Q
                         net (fo=1, routed)           0.140     2.145    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[42]
    SLICE_X13Y161        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.896     2.163    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X13Y161        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
                         clock pessimism             -0.149     2.014    
    SLICE_X13Y161        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.116    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1037]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.114ns (51.218%)  route 0.109ns (48.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.683ns (routing 0.702ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.768ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.683     1.899    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X1Y191         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1037]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.013 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1037]/Q
                         net (fo=2, routed)           0.109     2.122    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arid[8]
    SLICE_X0Y191         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.874     2.141    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/aclk
    SLICE_X0Y191         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[8]/C
                         clock pessimism             -0.152     1.989    
    SLICE_X0Y191         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     2.090    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.112ns (55.721%)  route 0.089ns (44.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      1.627ns (routing 0.702ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.768ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.627     1.843    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X9Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     1.955 r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[29]/Q
                         net (fo=1, routed)           0.089     2.044    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[53]
    SLICE_X9Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.839     2.106    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
                         clock pessimism             -0.209     1.897    
    SLICE_X9Y153         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.000    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1031]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.113ns (48.854%)  route 0.118ns (51.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.683ns (routing 0.702ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.768ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.683     1.899    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X1Y191         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     2.012 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1031]/Q
                         net (fo=2, routed)           0.118     2.131    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arid[2]
    SLICE_X0Y192         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.867     2.134    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/aclk
    SLICE_X0Y192         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[2]/C
                         clock pessimism             -0.152     1.982    
    SLICE_X0Y192         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     2.083    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1036]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.111ns (47.436%)  route 0.123ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.683ns (routing 0.702ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.768ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.683     1.899    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X1Y191         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1036]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.010 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1036]/Q
                         net (fo=2, routed)           0.123     2.133    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector[7]
    SLICE_X0Y191         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.868     2.135    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X0Y191         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[7]/C
                         clock pessimism             -0.152     1.983    
    SLICE_X0Y191         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     2.085    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.112ns (40.876%)  route 0.162ns (59.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.672ns (routing 0.702ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.768ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.672     1.888    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y158        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     2.000 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/Q
                         net (fo=1, routed)           0.162     2.162    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[40]
    SLICE_X13Y159        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.895     2.162    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X13Y159        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
                         clock pessimism             -0.149     2.013    
    SLICE_X13Y159        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     2.113    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1132]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.144ns (52.087%)  route 0.132ns (47.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.684ns (routing 0.702ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.768ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.684     1.900    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X1Y188         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y188         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.011 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1132]/Q
                         net (fo=7, routed)           0.094     2.106    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arlen[7]
    SLICE_X2Y187         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.033     2.139 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub[7]_i_1/O
                         net (fo=1, routed)           0.038     2.177    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub[7]_i_1_n_0
    SLICE_X2Y187         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.911     2.178    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X2Y187         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[7]/C
                         clock pessimism             -0.152     2.026    
    SLICE_X2Y187         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     2.126    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     MMCME4_ADV/DCLK    n/a            4.000         10.000      6.000      MMCM_X0Y3     main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK    n/a            3.000         10.000      7.000      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X1Y158  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X1Y153  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X5Y152  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X5Y152  main_i/proc_sys_reset_100M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3     main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y2     main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         10.000      9.450      SLICE_X8Y171  main_i/clk_wiz_0/inst/dummy_local_reg_rdack_d1_reg/C
Min Period        n/a     FDRE/C             n/a            0.550         10.000      9.450      SLICE_X8Y171  main_i/clk_wiz_0/inst/dummy_local_reg_rdack_reg/C
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3     main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y2     main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3     main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3     main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2     main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2     main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y3     main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y3     main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y158  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y158  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3     main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3     main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2     main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2     main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y3     main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y3     main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y158  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y158  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_48/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.496ns (16.435%)  route 2.522ns (83.565%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 8.633 - 4.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.246ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.231ns, distribution 1.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.747     4.041    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X37Y81         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.155 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.177     4.332    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X36Y82         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     4.469 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=11, routed)          0.246     4.715    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X38Y81         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.154     4.869 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=65, routed)          1.148     6.016    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X47Y30         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.091     6.107 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_48_REGCEB_cooolgate_en_gate_87/O
                         net (fo=1, routed)           0.952     7.059    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_48_REGCEB_cooolgate_en_sig_44
    RAMB36_X2Y4          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_48/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.754     8.633    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_48/CLKBWRCLK
                         clock pessimism             -0.566     8.067    
                         clock uncertainty           -0.066     8.002    
    RAMB36_X2Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.660    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_48
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.447ns (15.376%)  route 2.460ns (84.624%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 8.597 - 4.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.246ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.231ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.747     4.041    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X37Y81         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.155 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.569     4.724    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X29Y58         LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.090     4.814 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.136     4.950    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X30Y58         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     5.006 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.156     6.162    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X47Y122        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     6.349 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17_REGCEB_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.599     6.948    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17_REGCEB_cooolgate_en_sig_10
    RAMB36_X1Y28         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.718     8.597    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y28         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17/CLKBWRCLK
                         clock pessimism             -0.570     8.027    
                         clock uncertainty           -0.066     7.962    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.620    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_62/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.352ns (12.247%)  route 2.522ns (87.753%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 8.602 - 4.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.246ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.231ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.747     4.041    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X37Y81         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.155 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.569     4.724    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X29Y58         LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.090     4.814 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.136     4.950    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X30Y58         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     5.006 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          0.781     5.787    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X30Y116        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.092     5.879 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_62_REGCEB_cooolgate_en_gate_119/O
                         net (fo=1, routed)           1.036     6.915    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_62_REGCEB_cooolgate_en_sig_60
    RAMB36_X1Y27         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_62/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.723     8.602    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y27         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_62/CLKBWRCLK
                         clock pessimism             -0.570     8.032    
                         clock uncertainty           -0.066     7.967    
    RAMB36_X1Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.625    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_62
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.342ns (11.743%)  route 2.570ns (88.257%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 8.642 - 4.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.246ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.231ns, distribution 1.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.747     4.041    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X37Y81         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.155 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.569     4.724    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X29Y58         LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.090     4.814 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.136     4.950    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X30Y58         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     5.006 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          0.785     5.790    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X30Y122        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.082     5.872 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14_REGCEB_cooolgate_en_gate_13/O
                         net (fo=1, routed)           1.081     6.953    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14_REGCEB_cooolgate_en_sig_7
    RAMB36_X2Y24         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.763     8.642    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y24         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14/CLKBWRCLK
                         clock pessimism             -0.570     8.072    
                         clock uncertainty           -0.066     8.007    
    RAMB36_X2Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.665    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_38/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.412ns (13.907%)  route 2.550ns (86.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 8.621 - 4.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.246ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.231ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.747     4.041    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X37Y81         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.155 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.569     4.724    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X29Y58         LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.090     4.814 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.136     4.950    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X30Y58         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     5.006 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.314     6.320    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X52Y91         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.472 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_38_REGCEB_cooolgate_en_gate_65/O
                         net (fo=1, routed)           0.531     7.003    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_38_REGCEB_cooolgate_en_sig_33
    RAMB36_X2Y19         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_38/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.742     8.621    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y19         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_38/CLKBWRCLK
                         clock pessimism             -0.498     8.123    
                         clock uncertainty           -0.066     8.057    
    RAMB36_X2Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.715    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_38
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_35/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.342ns (11.573%)  route 2.613ns (88.427%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 8.634 - 4.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.246ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.231ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.747     4.041    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X37Y81         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.155 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.569     4.724    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X29Y58         LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.090     4.814 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.136     4.950    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X30Y58         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     5.006 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          0.781     5.787    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X30Y116        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.082     5.869 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_35_REGCEB_cooolgate_en_gate_59/O
                         net (fo=1, routed)           1.127     6.996    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_35_REGCEB_cooolgate_en_sig_30
    RAMB36_X2Y23         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_35/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.755     8.634    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y23         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_35/CLKBWRCLK
                         clock pessimism             -0.498     8.136    
                         clock uncertainty           -0.066     8.070    
    RAMB36_X2Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.728    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_35
  -------------------------------------------------------------------
                         required time                          7.728    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_60/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.447ns (15.654%)  route 2.409ns (84.346%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 8.608 - 4.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.246ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.231ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.747     4.041    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X37Y81         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.155 f  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.569     4.724    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X29Y58         LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.090     4.814 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.136     4.950    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X30Y58         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     5.006 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          1.072     6.078    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X47Y111        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     6.265 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_60_REGCEB_cooolgate_en_gate_115/O
                         net (fo=1, routed)           0.631     6.897    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_60_REGCEB_cooolgate_en_sig_58
    RAMB36_X1Y25         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_60/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.729     8.608    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y25         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_60/CLKBWRCLK
                         clock pessimism             -0.570     8.038    
                         clock uncertainty           -0.066     7.973    
    RAMB36_X1Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.631    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_60
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.663ns (23.505%)  route 2.158ns (76.495%))
  Logic Levels:           6  (CARRY8=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 8.457 - 4.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.246ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.231ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.916     4.210    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X21Y65         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.324 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=9, routed)           0.714     5.038    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X23Y63         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     5.135 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_2/O
                         net (fo=8, routed)           0.327     5.462    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_2_n_0
    SLICE_X24Y61         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.097     5.559 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=6, routed)           0.232     5.791    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X24Y61         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.058     5.849 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_2/O
                         net (fo=1, routed)           0.217     6.066    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_2_n_0
    SLICE_X23Y61         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[5])
                                                      0.124     6.190 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[5]
                         net (fo=2, routed)           0.217     6.407    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X24Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     6.489 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=18, routed)          0.119     6.608    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X24Y63         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091     6.699 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.331     7.030    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X26Y63         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.578     8.457    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X26Y63         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/C
                         clock pessimism             -0.498     7.959    
                         clock uncertainty           -0.066     7.893    
    SLICE_X26Y63         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.119     7.774    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]
  -------------------------------------------------------------------
                         required time                          7.774    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.663ns (23.505%)  route 2.158ns (76.495%))
  Logic Levels:           6  (CARRY8=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 8.457 - 4.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.246ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.231ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.916     4.210    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X21Y65         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.324 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=9, routed)           0.714     5.038    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X23Y63         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     5.135 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_2/O
                         net (fo=8, routed)           0.327     5.462    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_2_n_0
    SLICE_X24Y61         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.097     5.559 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=6, routed)           0.232     5.791    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X24Y61         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.058     5.849 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_2/O
                         net (fo=1, routed)           0.217     6.066    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_2_n_0
    SLICE_X23Y61         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[5])
                                                      0.124     6.190 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[5]
                         net (fo=2, routed)           0.217     6.407    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X24Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     6.489 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=18, routed)          0.119     6.608    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X24Y63         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091     6.699 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.331     7.030    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X26Y63         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.578     8.457    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X26Y63         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/C
                         clock pessimism             -0.498     7.959    
                         clock uncertainty           -0.066     7.893    
    SLICE_X26Y63         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.119     7.774    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]
  -------------------------------------------------------------------
                         required time                          7.774    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.663ns (23.505%)  route 2.158ns (76.495%))
  Logic Levels:           6  (CARRY8=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 8.457 - 4.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.246ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.231ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.916     4.210    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X21Y65         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.324 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=9, routed)           0.714     5.038    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X23Y63         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     5.135 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_2/O
                         net (fo=8, routed)           0.327     5.462    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]_i_2_n_0
    SLICE_X24Y61         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.097     5.559 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=6, routed)           0.232     5.791    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X24Y61         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.058     5.849 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_2/O
                         net (fo=1, routed)           0.217     6.066    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_2_n_0
    SLICE_X23Y61         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[5])
                                                      0.124     6.190 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[5]
                         net (fo=2, routed)           0.217     6.407    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X24Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     6.489 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=18, routed)          0.119     6.608    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X24Y63         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091     6.699 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.331     7.030    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X26Y63         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     5.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     6.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.578     8.457    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X26Y63         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]/C
                         clock pessimism             -0.498     7.959    
                         clock uncertainty           -0.066     7.893    
    SLICE_X26Y63         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.119     7.774    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]
  -------------------------------------------------------------------
                         required time                          7.774    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  0.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1130]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1130]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.111ns (36.683%)  route 0.192ns (63.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.222ns
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Net Delay (Source):      1.716ns (routing 0.231ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.246ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.716     4.595    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X18Y60         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.706 r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1130]/Q
                         net (fo=4, routed)           0.192     4.898    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[82]
    SLICE_X15Y59         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.928     4.222    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X15Y59         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1130]/C
                         clock pessimism              0.566     4.788    
    SLICE_X15Y59         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     4.889    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1130]
  -------------------------------------------------------------------
                         required time                         -4.889    
                         arrival time                           4.898    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1089]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.114ns (48.126%)  route 0.123ns (51.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.218ns
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.710ns (routing 0.231ns, distribution 1.479ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.246ns, distribution 1.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.710     4.589    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_sg_aclk
    SLICE_X12Y82         FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     4.703 r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[28]/Q
                         net (fo=2, routed)           0.123     4.826    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[33]
    SLICE_X13Y82         FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1089]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.924     4.218    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X13Y82         FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1089]/C
                         clock pessimism              0.497     4.714    
    SLICE_X13Y82         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     4.816    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1089]
  -------------------------------------------------------------------
                         required time                         -4.816    
                         arrival time                           4.826    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1112]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1112]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.528%)  route 0.134ns (54.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.707ns (routing 0.231ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.246ns, distribution 1.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.707     4.586    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X17Y71         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.698 r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1112]/Q
                         net (fo=2, routed)           0.134     4.832    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[64]
    SLICE_X16Y70         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.931     4.225    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X16Y70         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1112]/C
                         clock pessimism              0.497     4.721    
    SLICE_X16Y70         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     4.822    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1112]
  -------------------------------------------------------------------
                         required time                         -4.822    
                         arrival time                           4.832    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1079]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.114ns (52.389%)  route 0.104ns (47.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.719ns (routing 0.231ns, distribution 1.488ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.246ns, distribution 1.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.719     4.598    main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X12Y71         FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     4.712 r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[114]/Q
                         net (fo=2, routed)           0.104     4.816    main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/D[18]
    SLICE_X11Y71         FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1079]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.913     4.207    main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X11Y71         FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1079]/C
                         clock pessimism              0.497     4.704    
    SLICE_X11Y71         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.806    main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1079]
  -------------------------------------------------------------------
                         required time                         -4.806    
                         arrival time                           4.816    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[155]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][155]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.528%)  route 0.134ns (54.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.258ns
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.741ns (routing 0.231ns, distribution 1.510ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.246ns, distribution 1.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.741     4.620    main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y72          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.732 r  main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[155]/Q
                         net (fo=1, routed)           0.134     4.866    main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[98]
    SLICE_X3Y71          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.964     4.258    main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y71          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][155]/C
                         clock pessimism              0.497     4.755    
    SLICE_X3Y71          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     4.856    main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][155]
  -------------------------------------------------------------------
                         required time                         -4.856    
                         arrival time                           4.866    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1114]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.465%)  route 0.134ns (54.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.212ns
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.695ns (routing 0.231ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.246ns, distribution 1.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.695     4.574    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X20Y72         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     4.686 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[53]/Q
                         net (fo=2, routed)           0.134     4.820    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[58]
    SLICE_X19Y73         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.918     4.212    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X19Y73         FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1114]/C
                         clock pessimism              0.497     4.708    
    SLICE_X19Y73         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     4.809    main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1114]
  -------------------------------------------------------------------
                         required time                         -4.809    
                         arrival time                           4.820    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1049]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.114ns (52.778%)  route 0.102ns (47.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Net Delay (Source):      1.743ns (routing 0.231ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.246ns, distribution 1.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.743     4.622    main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y49          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     4.736 r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[44]/Q
                         net (fo=2, routed)           0.102     4.838    main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[25]
    SLICE_X0Y49          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1049]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.929     4.223    main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X0Y49          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1049]/C
                         clock pessimism              0.502     4.725    
    SLICE_X0Y49          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.827    main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1049]
  -------------------------------------------------------------------
                         required time                         -4.827    
                         arrival time                           4.838    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1115]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1115]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.114ns (51.677%)  route 0.107ns (48.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.735ns (routing 0.231ns, distribution 1.504ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.246ns, distribution 1.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.735     4.614    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X0Y77          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     4.728 r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1115]/Q
                         net (fo=2, routed)           0.107     4.835    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/D[67]
    SLICE_X1Y77          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.930     4.224    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X1Y77          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1115]/C
                         clock pessimism              0.497     4.721    
    SLICE_X1Y77          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     4.823    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1115]
  -------------------------------------------------------------------
                         required time                         -4.823    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][87]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.111ns (44.939%)  route 0.136ns (55.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.746ns (routing 0.231ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.246ns, distribution 1.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.746     4.625    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y62          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.736 r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[87]/Q
                         net (fo=1, routed)           0.136     4.872    main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[77]
    SLICE_X2Y62          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.969     4.263    main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X2Y62          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][87]/C
                         clock pessimism              0.497     4.760    
    SLICE_X2Y62          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     4.860    main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][87]
  -------------------------------------------------------------------
                         required time                         -4.860    
                         arrival time                           4.872    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][139]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.112ns (46.473%)  route 0.129ns (53.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.254ns
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.745ns (routing 0.231ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.246ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.745     4.624    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y66          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     4.736 r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[139]/Q
                         net (fo=1, routed)           0.129     4.865    main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[129]
    SLICE_X3Y66          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.960     4.254    main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y66          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][139]/C
                         clock pessimism              0.497     4.751    
    SLICE_X3Y66          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     4.853    main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][139]
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.865    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dma_250M_main_clk_wiz_1_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         4.000       1.000      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         4.000       1.000      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y11  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y10  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y12  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y9   main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X2Y7   main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y16  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X2Y24  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y14  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y63  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y63  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y63  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y63  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y63  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y63  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y63  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y63  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y63  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y63  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y63  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X10Y63  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      135.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       70.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             135.873ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_B1_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 0.529ns (8.310%)  route 5.837ns (91.690%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 148.273 - 142.857 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.772ns (routing 1.579ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.493ns (routing 1.450ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.772     5.113    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.228 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/Q
                         net (fo=1916, routed)        2.399     7.627    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/main_state[2]
    SLICE_X19Y112        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     7.854 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state[6]_i_5/O
                         net (fo=21, routed)          0.377     8.231    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state[6]_i_5_n_0
    SLICE_X16Y108        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     8.418 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[43]_i_1/O
                         net (fo=32, routed)          3.060    11.478    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[43]_i_1_n_0
    SLICE_X21Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_B1_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.493   148.273    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X21Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_B1_reg[43]/C
                         clock pessimism             -0.418   147.856    
                         clock uncertainty           -0.425   147.430    
    SLICE_X21Y120        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.079   147.351    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_B1_reg[43]
  -------------------------------------------------------------------
                         required time                        147.351    
                         arrival time                         -11.478    
  -------------------------------------------------------------------
                         slack                                135.873    

Slack (MET) :             135.928ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A2_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.529ns (8.385%)  route 5.780ns (91.615%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.414ns = ( 148.271 - 142.857 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.772ns (routing 1.579ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.491ns (routing 1.450ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.772     5.113    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.228 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/Q
                         net (fo=1916, routed)        2.399     7.627    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/main_state[2]
    SLICE_X19Y112        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     7.854 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state[6]_i_5/O
                         net (fo=21, routed)          0.377     8.231    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state[6]_i_5_n_0
    SLICE_X16Y108        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     8.418 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[43]_i_1/O
                         net (fo=32, routed)          3.003    11.421    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[43]_i_1_n_0
    SLICE_X20Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A2_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.491   148.271    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X20Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A2_reg[43]/C
                         clock pessimism             -0.418   147.854    
                         clock uncertainty           -0.425   147.428    
    SLICE_X20Y120        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079   147.349    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A2_reg[43]
  -------------------------------------------------------------------
                         required time                        147.349    
                         arrival time                         -11.421    
  -------------------------------------------------------------------
                         slack                                135.928    

Slack (MET) :             136.006ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 0.409ns (6.724%)  route 5.674ns (93.276%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 148.159 - 142.857 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.772ns (routing 1.579ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.379ns (routing 1.450ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.772     5.113    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.228 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/Q
                         net (fo=1916, routed)        2.563     7.791    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/main_state[2]
    SLICE_X18Y116        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     7.943 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_3/O
                         net (fo=1, routed)           0.308     8.251    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_3_n_0
    SLICE_X19Y115        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.142     8.393 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_1/O
                         net (fo=32, routed)          2.803    11.196    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.379   148.159    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X6Y100         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[34]/C
                         clock pessimism             -0.453   147.706    
                         clock uncertainty           -0.425   147.281    
    SLICE_X6Y100         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079   147.202    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[34]
  -------------------------------------------------------------------
                         required time                        147.202    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                136.006    

Slack (MET) :             136.006ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 0.409ns (6.724%)  route 5.674ns (93.276%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 148.159 - 142.857 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.772ns (routing 1.579ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.379ns (routing 1.450ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.772     5.113    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.228 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/Q
                         net (fo=1916, routed)        2.563     7.791    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/main_state[2]
    SLICE_X18Y116        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     7.943 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_3/O
                         net (fo=1, routed)           0.308     8.251    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_3_n_0
    SLICE_X19Y115        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.142     8.393 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_1/O
                         net (fo=32, routed)          2.803    11.196    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.379   148.159    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X6Y100         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[34]/C
                         clock pessimism             -0.453   147.706    
                         clock uncertainty           -0.425   147.281    
    SLICE_X6Y100         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079   147.202    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[34]
  -------------------------------------------------------------------
                         required time                        147.202    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                136.006    

Slack (MET) :             136.211ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 0.409ns (6.956%)  route 5.471ns (93.044%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 148.161 - 142.857 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.772ns (routing 1.579ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.381ns (routing 1.450ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.772     5.113    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.228 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/Q
                         net (fo=1916, routed)        2.563     7.791    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/main_state[2]
    SLICE_X18Y116        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     7.943 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_3/O
                         net (fo=1, routed)           0.308     8.251    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_3_n_0
    SLICE_X19Y115        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.142     8.393 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_1/O
                         net (fo=32, routed)          2.600    10.993    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_1_n_0
    SLICE_X6Y102         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.381   148.161    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X6Y102         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[34]/C
                         clock pessimism             -0.453   147.708    
                         clock uncertainty           -0.425   147.283    
    SLICE_X6Y102         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079   147.204    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[34]
  -------------------------------------------------------------------
                         required time                        147.204    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                136.211    

Slack (MET) :             136.286ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I2_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 0.384ns (6.561%)  route 5.469ns (93.439%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 148.209 - 142.857 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.772ns (routing 1.579ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.429ns (routing 1.450ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.772     5.113    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.228 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/Q
                         net (fo=1916, routed)        2.451     7.679    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/main_state[2]
    SLICE_X19Y108        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.132     7.811 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[57]_i_3/O
                         net (fo=2, routed)           0.271     8.081    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[57]_i_3_n_0
    SLICE_X19Y108        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     8.218 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[57]_i_1/O
                         net (fo=32, routed)          2.747    10.965    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[57]_i_1_n_0
    SLICE_X13Y89         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I2_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.429   148.209    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X13Y89         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I2_reg[57]/C
                         clock pessimism             -0.453   147.756    
                         clock uncertainty           -0.425   147.330    
    SLICE_X13Y89         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079   147.251    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I2_reg[57]
  -------------------------------------------------------------------
                         required time                        147.251    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                136.286    

Slack (MET) :             136.340ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L1_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 0.409ns (7.107%)  route 5.346ns (92.893%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 148.165 - 142.857 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.772ns (routing 1.579ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.450ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.772     5.113    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.228 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/Q
                         net (fo=1916, routed)        2.563     7.791    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/main_state[2]
    SLICE_X18Y116        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     7.943 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_3/O
                         net (fo=1, routed)           0.308     8.251    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_3_n_0
    SLICE_X19Y115        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.142     8.393 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_1/O
                         net (fo=32, routed)          2.474    10.867    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L1_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.385   148.165    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X5Y106         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L1_reg[34]/C
                         clock pessimism             -0.453   147.712    
                         clock uncertainty           -0.425   147.287    
    SLICE_X5Y106         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080   147.207    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L1_reg[34]
  -------------------------------------------------------------------
                         required time                        147.207    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                136.340    

Slack (MET) :             136.340ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 0.409ns (7.107%)  route 5.346ns (92.893%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 148.165 - 142.857 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.772ns (routing 1.579ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.450ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.772     5.113    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.228 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/Q
                         net (fo=1916, routed)        2.563     7.791    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/main_state[2]
    SLICE_X18Y116        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     7.943 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_3/O
                         net (fo=1, routed)           0.308     8.251    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_3_n_0
    SLICE_X19Y115        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.142     8.393 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_1/O
                         net (fo=32, routed)          2.474    10.867    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.385   148.165    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X5Y106         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[34]/C
                         clock pessimism             -0.453   147.712    
                         clock uncertainty           -0.425   147.287    
    SLICE_X5Y106         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080   147.207    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[34]
  -------------------------------------------------------------------
                         required time                        147.207    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                136.340    

Slack (MET) :             136.355ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.340ns (5.941%)  route 5.383ns (94.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 148.150 - 142.857 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.772ns (routing 1.579ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.370ns (routing 1.450ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.772     5.113    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.228 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/Q
                         net (fo=1916, routed)        2.496     7.723    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/main_state[2]
    SLICE_X13Y117        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.858 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[46]_i_3/O
                         net (fo=1, routed)           0.150     8.008    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[46]_i_3_n_0
    SLICE_X16Y117        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.090     8.098 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[46]_i_1/O
                         net (fo=32, routed)          2.737    10.836    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[46]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.370   148.150    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X5Y91          FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[46]/C
                         clock pessimism             -0.453   147.697    
                         clock uncertainty           -0.425   147.272    
    SLICE_X5Y91          FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081   147.191    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O1_reg[46]
  -------------------------------------------------------------------
                         required time                        147.191    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                136.355    

Slack (MET) :             136.355ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O2_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.340ns (5.941%)  route 5.383ns (94.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 148.150 - 142.857 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.772ns (routing 1.579ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.370ns (routing 1.450ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.772     5.113    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y123        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y123        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.228 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[2]/Q
                         net (fo=1916, routed)        2.496     7.723    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/main_state[2]
    SLICE_X13Y117        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.858 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[46]_i_3/O
                         net (fo=1, routed)           0.150     8.008    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[46]_i_3_n_0
    SLICE_X16Y117        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.090     8.098 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[46]_i_1/O
                         net (fo=32, routed)          2.737    10.836    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[46]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O2_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622   144.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.741    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   145.780 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.370   148.150    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X5Y91          FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O2_reg[46]/C
                         clock pessimism             -0.453   147.697    
                         clock uncertainty           -0.425   147.272    
    SLICE_X5Y91          FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081   147.191    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O2_reg[46]
  -------------------------------------------------------------------
                         required time                        147.191    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                136.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.159ns (61.813%)  route 0.098ns (38.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      2.486ns (routing 1.450ns, distribution 1.036ns)
  Clock Net Delay (Destination): 2.772ns (routing 1.579ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.486     5.409    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X14Y124        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.521 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__18/Q
                         net (fo=63, routed)          0.087     5.608    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__18_n_0
    SLICE_X15Y124        LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.047     5.655 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2[57]_i_1/O
                         net (fo=1, routed)           0.011     5.666    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2[57]
    SLICE_X15Y124        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.772     5.113    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y124        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2_reg[57]/C
                         clock pessimism              0.418     5.530    
    SLICE_X15Y124        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     5.633    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2_reg[57]
  -------------------------------------------------------------------
                         required time                         -5.633    
                         arrival time                           5.666    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.159ns (61.574%)  route 0.099ns (38.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      2.486ns (routing 1.450ns, distribution 1.036ns)
  Clock Net Delay (Destination): 2.772ns (routing 1.579ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.486     5.409    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X14Y124        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.521 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__18/Q
                         net (fo=63, routed)          0.088     5.609    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__18_n_0
    SLICE_X15Y124        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.047     5.656 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C1[57]_i_1/O
                         net (fo=1, routed)           0.011     5.667    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C1[57]
    SLICE_X15Y124        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.772     5.113    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y124        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C1_reg[57]/C
                         clock pessimism              0.418     5.530    
    SLICE_X15Y124        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.633    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C1_reg[57]
  -------------------------------------------------------------------
                         required time                         -5.633    
                         arrival time                           5.667    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E2_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_E2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.197ns (57.896%)  route 0.143ns (42.104%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      2.381ns (routing 1.450ns, distribution 0.931ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.579ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.381     5.304    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X3Y119         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E2_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.416 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E2_reg[71]/Q
                         net (fo=2, routed)           0.078     5.494    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_10/Q[67]
    SLICE_X3Y121         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.033     5.527 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_10/result_DDR_E2[0]_i_3/O
                         net (fo=1, routed)           0.036     5.563    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_10/result_DDR_E2[0]_i_3_n_0
    SLICE_X3Y121         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.052     5.615 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_10/result_DDR_E2[0]_i_1/O
                         net (fo=1, routed)           0.029     5.644    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_DDR_E2[0]
    SLICE_X3Y121         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_E2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.711     5.052    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X3Y121         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_E2_reg[0]/C
                         clock pessimism              0.453     5.505    
    SLICE_X3Y121         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     5.606    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_E2_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.606    
                         arrival time                           5.644    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.161ns (64.400%)  route 0.089ns (35.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Net Delay (Source):      2.433ns (routing 1.450ns, distribution 0.983ns)
  Clock Net Delay (Destination): 2.698ns (routing 1.579ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.433     5.356    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X10Y140        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     5.470 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/Q
                         net (fo=1, routed)           0.077     5.547    main_i/master_smartconnect_1/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[99]
    SLICE_X9Y140         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.047     5.594 r  main_i/master_smartconnect_1/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[51]_INST_0/O
                         net (fo=1, routed)           0.012     5.606    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[51]
    SLICE_X9Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.698     5.039    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
                         clock pessimism              0.417     5.456    
    SLICE_X9Y140         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     5.558    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]
  -------------------------------------------------------------------
                         required time                         -5.558    
                         arrival time                           5.606    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_C1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.180ns (49.907%)  route 0.181ns (50.093%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      2.437ns (routing 1.450ns, distribution 0.987ns)
  Clock Net Delay (Destination): 2.773ns (routing 1.579ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.437     5.360    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X14Y119        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C1_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.473 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C1_reg[41]/Q
                         net (fo=3, routed)           0.112     5.585    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_5/Q[37]
    SLICE_X15Y120        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.033     5.618 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_5/result_DDR_C1[7]_i_3/O
                         net (fo=2, routed)           0.037     5.655    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_5/result_DDR_C1[7]_i_3_n_0
    SLICE_X15Y120        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.034     5.689 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO_rising_edge_5/result_DDR_C1[6]_i_1/O
                         net (fo=1, routed)           0.032     5.721    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in_DDR_C1[6]
    SLICE_X15Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_C1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.773     5.114    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_C1_reg[6]/C
                         clock pessimism              0.453     5.567    
    SLICE_X15Y120        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.668    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_DDR_C1_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.668    
                         arrival time                           5.721    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E2_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.165ns (47.094%)  route 0.185ns (52.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      2.382ns (routing 1.450ns, distribution 0.932ns)
  Clock Net Delay (Destination): 2.707ns (routing 1.579ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.382     5.305    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X7Y119         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.417 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__14/Q
                         net (fo=18, routed)          0.147     5.564    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__14_n_0
    SLICE_X5Y120         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.053     5.617 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E2[67]_i_1/O
                         net (fo=1, routed)           0.038     5.655    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E2[67]
    SLICE_X5Y120         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E2_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.707     5.048    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X5Y120         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E2_reg[67]/C
                         clock pessimism              0.453     5.501    
    SLICE_X5Y120         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     5.601    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E2_reg[67]
  -------------------------------------------------------------------
                         required time                         -5.601    
                         arrival time                           5.655    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_command_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.162ns (61.342%)  route 0.102ns (38.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Net Delay (Source):      2.413ns (routing 1.450ns, distribution 0.963ns)
  Clock Net Delay (Destination): 2.685ns (routing 1.579ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.413     5.336    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X3Y124         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_command_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.448 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_command_count_reg[4]/Q
                         net (fo=23, routed)          0.091     5.539    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_command_count_reg_n_0_[4]
    SLICE_X4Y124         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.050     5.589 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_1[6]_i_1/O
                         net (fo=1, routed)           0.011     5.600    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_1[6]_i_1_n_0
    SLICE_X4Y124         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.685     5.026    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X4Y124         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_1_reg[6]/C
                         clock pessimism              0.417     5.443    
    SLICE_X4Y124         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     5.546    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           5.600    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.113ns (37.452%)  route 0.189ns (62.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.077ns
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Net Delay (Source):      2.426ns (routing 1.450ns, distribution 0.976ns)
  Clock Net Delay (Destination): 2.736ns (routing 1.579ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.426     5.349    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.462 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/Q
                         net (fo=7, routed)           0.189     5.651    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_wdata[8]
    SLICE_X8Y129         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.736     5.077    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_aclk
    SLICE_X8Y129         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg2_reg[8]/C
                         clock pessimism              0.417     5.494    
    SLICE_X8Y129         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     5.596    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.596    
                         arrival time                           5.651    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.524%)  route 0.116ns (41.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      2.486ns (routing 1.450ns, distribution 1.036ns)
  Clock Net Delay (Destination): 2.772ns (routing 1.579ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.486     5.409    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X14Y124        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y124        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.521 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__18/Q
                         net (fo=63, routed)          0.087     5.608    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__18_n_0
    SLICE_X15Y124        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.052     5.660 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2[56]_i_1/O
                         net (fo=1, routed)           0.029     5.689    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2[56]
    SLICE_X15Y124        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.772     5.113    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y124        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2_reg[56]/C
                         clock pessimism              0.418     5.530    
    SLICE_X15Y124        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     5.631    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_C2_reg[56]
  -------------------------------------------------------------------
                         required time                         -5.631    
                         arrival time                           5.689    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.167ns (46.994%)  route 0.188ns (53.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      2.382ns (routing 1.450ns, distribution 0.932ns)
  Clock Net Delay (Destination): 2.707ns (routing 1.579ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.382     5.305    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X7Y119         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.417 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__14/Q
                         net (fo=18, routed)          0.150     5.567    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__14_n_0
    SLICE_X5Y120         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.055     5.622 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[67]_i_1/O
                         net (fo=1, routed)           0.038     5.660    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[67]
    SLICE_X5Y120         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.707     5.048    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X5Y120         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[67]/C
                         clock pessimism              0.453     5.501    
    SLICE_X5Y120         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.602    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[67]
  -------------------------------------------------------------------
                         required time                         -5.602    
                         arrival time                           5.660    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rhd_main_clk_wiz_0_0
Waveform(ns):       { 0.000 71.429 }
Period(ns):         142.857
Sources:            { main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.709         142.857     141.148    RAMB36_X0Y20  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.709         142.857     141.148    RAMB36_X0Y19  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         142.857     141.333    SLICE_X7Y151  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         142.857     141.333    SLICE_X5Y146  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         142.857     141.333    SLICE_X7Y151  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         142.857     141.478    BUFGCE_X0Y76  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         142.857     141.786    MMCM_X0Y3     main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         142.857     142.307    SLICE_X6Y153  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            0.550         142.857     142.307    SLICE_X9Y145  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         142.857     142.307    SLICE_X7Y151  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X7Y151  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X7Y151  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X5Y146  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X5Y146  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X7Y151  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X7Y151  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y20  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y20  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y19  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y19  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X7Y151  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X7Y151  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X5Y146  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X5Y146  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X7Y151  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X7Y151  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y20  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y20  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y19  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y19  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.049ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.878ns (25.550%)  route 2.558ns (74.450%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 22.936 - 17.857 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.310ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.151ns (routing 1.204ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.388     4.736    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y141         FDSE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.849 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/Q
                         net (fo=4, routed)           0.129     4.978    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[0]
    SLICE_X2Y141         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     5.164 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.374     5.538    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X3Y141         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     5.759 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.325     6.084    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y141         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     6.222 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.796     7.018    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X10Y136        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     7.238 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.934     8.172    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[31]_i_1_n_0
    SLICE_X10Y137        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.151    22.936    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X10Y137        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[25]/C
                         clock pessimism             -0.443    22.493    
                         clock uncertainty           -0.191    22.302    
    SLICE_X10Y137        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    22.221    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                 14.049    

Slack (MET) :             14.049ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.878ns (25.550%)  route 2.558ns (74.450%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 22.936 - 17.857 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.310ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.151ns (routing 1.204ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.388     4.736    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y141         FDSE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.849 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/Q
                         net (fo=4, routed)           0.129     4.978    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[0]
    SLICE_X2Y141         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     5.164 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.374     5.538    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X3Y141         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     5.759 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.325     6.084    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y141         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     6.222 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.796     7.018    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X10Y136        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     7.238 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.934     8.172    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[31]_i_1_n_0
    SLICE_X10Y137        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.151    22.936    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X10Y137        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[31]/C
                         clock pessimism             -0.443    22.493    
                         clock uncertainty           -0.191    22.302    
    SLICE_X10Y137        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    22.221    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[31]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                 14.049    

Slack (MET) :             14.126ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.808ns (23.882%)  route 2.575ns (76.118%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 22.960 - 17.857 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.310ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.175ns (routing 1.204ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.388     4.736    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y141         FDSE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.849 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/Q
                         net (fo=4, routed)           0.129     4.978    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[0]
    SLICE_X2Y141         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     5.164 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.374     5.538    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X3Y141         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     5.759 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.325     6.084    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y141         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     6.222 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.618     6.841    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X9Y133         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     6.991 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7[23]_i_1/O
                         net (fo=8, routed)           1.128     8.119    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7[23]_i_1_n_0
    SLICE_X12Y134        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.175    22.960    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X12Y134        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[23]/C
                         clock pessimism             -0.443    22.517    
                         clock uncertainty           -0.191    22.326    
    SLICE_X12Y134        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    22.245    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[23]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 14.126    

Slack (MET) :             14.308ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.878ns (27.378%)  route 2.329ns (72.622%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 22.964 - 17.857 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.310ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.179ns (routing 1.204ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.388     4.736    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y141         FDSE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.849 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/Q
                         net (fo=4, routed)           0.129     4.978    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[0]
    SLICE_X2Y141         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     5.164 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.374     5.538    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X3Y141         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     5.759 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.325     6.084    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y141         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     6.222 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.796     7.018    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X10Y136        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     7.238 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.704     7.943    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[31]_i_1_n_0
    SLICE_X12Y137        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.179    22.964    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X12Y137        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[26]/C
                         clock pessimism             -0.443    22.521    
                         clock uncertainty           -0.191    22.330    
    SLICE_X12Y137        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    22.251    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         22.251    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                 14.308    

Slack (MET) :             14.308ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.878ns (27.378%)  route 2.329ns (72.622%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 22.964 - 17.857 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.310ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.179ns (routing 1.204ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.388     4.736    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y141         FDSE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.849 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/Q
                         net (fo=4, routed)           0.129     4.978    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[0]
    SLICE_X2Y141         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     5.164 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.374     5.538    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X3Y141         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     5.759 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.325     6.084    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y141         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     6.222 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.796     7.018    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X10Y136        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     7.238 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.704     7.943    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[31]_i_1_n_0
    SLICE_X12Y137        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.179    22.964    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X12Y137        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[27]/C
                         clock pessimism             -0.443    22.521    
                         clock uncertainty           -0.191    22.330    
    SLICE_X12Y137        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.079    22.251    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         22.251    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                 14.308    

Slack (MET) :             14.308ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.878ns (27.378%)  route 2.329ns (72.622%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 22.964 - 17.857 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.310ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.179ns (routing 1.204ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.388     4.736    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y141         FDSE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.849 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/Q
                         net (fo=4, routed)           0.129     4.978    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[0]
    SLICE_X2Y141         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     5.164 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.374     5.538    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X3Y141         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     5.759 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.325     6.084    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y141         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     6.222 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.796     7.018    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X10Y136        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     7.238 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.704     7.943    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[31]_i_1_n_0
    SLICE_X12Y137        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.179    22.964    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X12Y137        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[28]/C
                         clock pessimism             -0.443    22.521    
                         clock uncertainty           -0.191    22.330    
    SLICE_X12Y137        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.079    22.251    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2_reg[28]
  -------------------------------------------------------------------
                         required time                         22.251    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                 14.308    

Slack (MET) :             14.310ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.814ns (25.631%)  route 2.362ns (74.369%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.078ns = ( 22.935 - 17.857 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.310ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.150ns (routing 1.204ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.388     4.736    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y141         FDSE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.849 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/Q
                         net (fo=4, routed)           0.129     4.978    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[0]
    SLICE_X2Y141         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     5.164 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.374     5.538    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X3Y141         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     5.759 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.325     6.084    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y141         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     6.222 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.481     6.703    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X10Y138        LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     6.859 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[31]_i_1/O
                         net (fo=8, routed)           1.052     7.912    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[31]_i_1_n_0
    SLICE_X10Y138        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.150    22.935    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X10Y138        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[31]/C
                         clock pessimism             -0.443    22.492    
                         clock uncertainty           -0.191    22.301    
    SLICE_X10Y138        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080    22.221    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[31]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                 14.310    

Slack (MET) :             14.316ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.857ns (26.826%)  route 2.338ns (73.174%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 22.958 - 17.857 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.310ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.173ns (routing 1.204ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.388     4.736    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y141         FDSE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.849 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/Q
                         net (fo=4, routed)           0.129     4.978    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[0]
    SLICE_X2Y141         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     5.164 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.374     5.538    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X3Y141         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     5.759 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.325     6.084    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y141         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     6.222 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.565     6.787    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X10Y133        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     6.986 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4[23]_i_1/O
                         net (fo=8, routed)           0.944     7.930    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4[23]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.173    22.958    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X11Y134        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[20]/C
                         clock pessimism             -0.443    22.515    
                         clock uncertainty           -0.191    22.324    
    SLICE_X11Y134        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    22.246    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[20]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                 14.316    

Slack (MET) :             14.316ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.857ns (26.826%)  route 2.338ns (73.174%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 22.958 - 17.857 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.310ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.173ns (routing 1.204ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.388     4.736    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y141         FDSE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.849 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/Q
                         net (fo=4, routed)           0.129     4.978    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[0]
    SLICE_X2Y141         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     5.164 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.374     5.538    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X3Y141         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     5.759 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.325     6.084    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y141         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     6.222 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.565     6.787    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X10Y133        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     6.986 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4[23]_i_1/O
                         net (fo=8, routed)           0.944     7.930    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4[23]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.173    22.958    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X11Y134        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[23]/C
                         clock pessimism             -0.443    22.515    
                         clock uncertainty           -0.191    22.324    
    SLICE_X11Y134        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.078    22.246    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[23]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                 14.316    

Slack (MET) :             14.339ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.808ns (25.486%)  route 2.362ns (74.514%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 22.957 - 17.857 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.310ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.172ns (routing 1.204ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.388     4.736    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y141         FDSE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.849 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/Q
                         net (fo=4, routed)           0.129     4.978    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[0]
    SLICE_X2Y141         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     5.164 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.374     5.538    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X3Y141         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     5.759 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=5, routed)           0.325     6.084    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wvalid
    SLICE_X5Y141         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     6.222 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.618     6.841    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X9Y133         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     6.991 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7[23]_i_1/O
                         net (fo=8, routed)           0.915     7.906    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7[23]_i_1_n_0
    SLICE_X11Y135        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622    19.695    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.434 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312    20.746    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    20.785 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.172    22.957    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X11Y135        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[20]/C
                         clock pessimism             -0.443    22.514    
                         clock uncertainty           -0.191    22.323    
    SLICE_X11Y135        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    22.245    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[20]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 14.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.112ns (53.860%)  route 0.096ns (46.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Net Delay (Source):      2.152ns (routing 1.204ns, distribution 0.948ns)
  Clock Net Delay (Destination): 2.410ns (routing 1.310ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.152     5.080    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y137         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.192 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/Q
                         net (fo=8, routed)           0.096     5.288    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[11]
    SLICE_X9Y138         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.410     4.758    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X9Y138         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[11]/C
                         clock pessimism              0.388     5.145    
    SLICE_X9Y138         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.248    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.248    
                         arrival time                           5.288    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.112ns (54.289%)  route 0.094ns (45.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Net Delay (Source):      2.151ns (routing 1.204ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.408ns (routing 1.310ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.151     5.079    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.191 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/Q
                         net (fo=7, routed)           0.094     5.286    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[22]
    SLICE_X9Y133         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.408     4.756    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X9Y133         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[22]/C
                         clock pessimism              0.388     5.143    
    SLICE_X9Y133         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     5.245    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.245    
                         arrival time                           5.286    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.114ns (46.359%)  route 0.132ns (53.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.151ns (routing 1.204ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.310ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.151     5.079    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.193 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/Q
                         net (fo=7, routed)           0.132     5.325    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[21]
    SLICE_X10Y134        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.388     4.736    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X10Y134        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[21]/C
                         clock pessimism              0.443     5.179    
    SLICE_X10Y134        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     5.280    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.280    
                         arrival time                           5.325    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.112ns (44.780%)  route 0.138ns (55.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.737ns
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.151ns (routing 1.204ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.389ns (routing 1.310ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.151     5.079    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.191 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/Q
                         net (fo=7, routed)           0.138     5.330    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[22]
    SLICE_X10Y135        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.389     4.737    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X10Y135        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[22]/C
                         clock pessimism              0.443     5.180    
    SLICE_X10Y135        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     5.282    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.282    
                         arrival time                           5.330    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.113ns (42.784%)  route 0.151ns (57.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.746ns
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.148ns (routing 1.204ns, distribution 0.944ns)
  Clock Net Delay (Destination): 2.398ns (routing 1.310ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.148     5.076    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y151        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     5.189 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.151     5.340    main_i/proc_sys_reset_rhs/U0/EXT_LPF/p_3_in6_in
    SLICE_X11Y148        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.398     4.746    main_i/proc_sys_reset_rhs/U0/EXT_LPF/slowest_sync_clk
    SLICE_X11Y148        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.443     5.189    
    SLICE_X11Y148        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.292    main_i/proc_sys_reset_rhs/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.292    
                         arrival time                           5.340    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.115ns (38.500%)  route 0.184ns (61.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.137ns (routing 1.204ns, distribution 0.933ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.310ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.137     5.065    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     5.180 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/Q
                         net (fo=7, routed)           0.184     5.364    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[17]
    SLICE_X9Y133         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.414     4.762    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X9Y133         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[17]/C
                         clock pessimism              0.443     5.205    
    SLICE_X9Y133         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     5.308    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.308    
                         arrival time                           5.364    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.112ns (53.768%)  route 0.096ns (46.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.739ns
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Net Delay (Source):      2.151ns (routing 1.204ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.391ns (routing 1.310ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.151     5.079    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     5.191 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/Q
                         net (fo=7, routed)           0.096     5.288    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[20]
    SLICE_X9Y135         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.391     4.739    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X9Y135         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[20]/C
                         clock pessimism              0.387     5.127    
    SLICE_X9Y135         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     5.230    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.230    
                         arrival time                           5.288    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.114ns (46.115%)  route 0.133ns (53.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.702ns
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.131ns (routing 1.204ns, distribution 0.927ns)
  Clock Net Delay (Destination): 2.354ns (routing 1.310ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.131     5.059    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X4Y137         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     5.173 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/Q
                         net (fo=8, routed)           0.133     5.306    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[6]
    SLICE_X3Y138         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.354     4.702    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X3Y138         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[6]/C
                         clock pessimism              0.443     5.145    
    SLICE_X3Y138         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     5.248    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.248    
                         arrival time                           5.306    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.112ns (49.932%)  route 0.112ns (50.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Net Delay (Source):      2.152ns (routing 1.204ns, distribution 0.948ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.310ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.152     5.080    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y137         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.192 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/Q
                         net (fo=8, routed)           0.112     5.305    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[11]
    SLICE_X9Y139         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.409     4.757    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X9Y139         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[11]/C
                         clock pessimism              0.388     5.144    
    SLICE_X9Y139         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.245    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.245    
                         arrival time                           5.305    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.114ns (43.034%)  route 0.151ns (56.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.738ns
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.151ns (routing 1.204ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.390ns (routing 1.310ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.151     5.079    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.193 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/Q
                         net (fo=7, routed)           0.151     5.344    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[21]
    SLICE_X10Y134        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.390     4.738    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X10Y134        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[21]/C
                         clock pessimism              0.443     5.181    
    SLICE_X10Y134        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     5.283    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.283    
                         arrival time                           5.344    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rhs_main_clk_wiz_0_0
Waveform(ns):       { 0.000 8.929 }
Period(ns):         17.857
Sources:            { main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK          n/a            1.524         17.857      16.333     SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         17.857      16.333     SLICE_X7Y148  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         17.857      16.478     BUFGCE_X0Y75  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         17.857      16.786     MMCM_X0Y3     main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X6Y145  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X7Y148  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X7Y148  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X6Y145  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X6Y145  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X7Y148  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X7Y148  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X6Y145  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X6Y145  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X7Y148  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.404ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.639ns  (logic 0.112ns (17.527%)  route 0.527ns (82.473%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[124]/C
    SLICE_X5Y176         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[124]/Q
                         net (fo=1, routed)           0.527     0.639    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[124]
    SLICE_X5Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y176         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[124]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.619ns  (logic 0.116ns (18.740%)  route 0.503ns (81.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
    SLICE_X5Y175         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/Q
                         net (fo=1, routed)           0.503     0.619    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[122]
    SLICE_X5Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y175         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.618ns  (logic 0.118ns (19.094%)  route 0.500ns (80.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
    SLICE_X5Y175         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.500     0.618    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X5Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y175         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.620ns  (logic 0.118ns (19.032%)  route 0.502ns (80.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y175                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
    SLICE_X4Y175         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/Q
                         net (fo=1, routed)           0.502     0.620    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[126]
    SLICE_X6Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X6Y175         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     4.046    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.618ns  (logic 0.113ns (18.285%)  route 0.505ns (81.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y180                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/C
    SLICE_X5Y180         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/Q
                         net (fo=1, routed)           0.505     0.618    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[129]
    SLICE_X5Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y180         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.606ns  (logic 0.112ns (18.482%)  route 0.494ns (81.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y180                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/C
    SLICE_X5Y180         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/Q
                         net (fo=1, routed)           0.494     0.606    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[128]
    SLICE_X5Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y180         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.586ns  (logic 0.113ns (19.283%)  route 0.473ns (80.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
    SLICE_X3Y154         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.473     0.586    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X3Y154         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     4.046    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.534ns  (logic 0.114ns (21.348%)  route 0.420ns (78.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
    SLICE_X5Y175         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/Q
                         net (fo=1, routed)           0.420     0.534    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[122]
    SLICE_X5Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y175         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.517ns  (logic 0.118ns (22.824%)  route 0.399ns (77.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
    SLICE_X5Y157         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.399     0.517    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[15]
    SLICE_X5Y157         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y157         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.514ns  (logic 0.114ns (22.179%)  route 0.400ns (77.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y180                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
    SLICE_X5Y180         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/Q
                         net (fo=1, routed)           0.400     0.514    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[119]
    SLICE_X5Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y180         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  3.531    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       29.077ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.077ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.967ns  (logic 0.115ns (11.892%)  route 0.852ns (88.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
    SLICE_X8Y142         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.852     0.967    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[22]
    SLICE_X8Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y154         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                 29.077    

Slack (MET) :             29.203ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.841ns  (logic 0.115ns (13.674%)  route 0.726ns (86.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
    SLICE_X9Y140         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/Q
                         net (fo=1, routed)           0.726     0.841    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[51]
    SLICE_X9Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X9Y152         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                 29.203    

Slack (MET) :             29.267ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.776ns  (logic 0.114ns (14.691%)  route 0.662ns (85.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
    SLICE_X8Y141         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.662     0.776    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[29]
    SLICE_X8Y155         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y155         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    30.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                 29.267    

Slack (MET) :             29.268ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.776ns  (logic 0.116ns (14.948%)  route 0.660ns (85.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
    SLICE_X8Y142         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.660     0.776    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[26]
    SLICE_X8Y155         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y155         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                 29.268    

Slack (MET) :             29.274ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.770ns  (logic 0.116ns (15.065%)  route 0.654ns (84.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
    SLICE_X8Y136         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.654     0.770    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[44]
    SLICE_X8Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y153         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                 29.274    

Slack (MET) :             29.284ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.760ns  (logic 0.116ns (15.263%)  route 0.644ns (84.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
    SLICE_X8Y141         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.644     0.760    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[28]
    SLICE_X9Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X9Y152         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                 29.284    

Slack (MET) :             29.305ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.738ns  (logic 0.115ns (15.583%)  route 0.623ns (84.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139                                     0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
    SLICE_X10Y139        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/Q
                         net (fo=1, routed)           0.623     0.738    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[43]
    SLICE_X8Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y153         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    30.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                 29.305    

Slack (MET) :             29.308ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.735ns  (logic 0.115ns (15.646%)  route 0.620ns (84.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
    SLICE_X9Y140         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/Q
                         net (fo=1, routed)           0.620     0.735    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[39]
    SLICE_X8Y154         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y154         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    30.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 29.308    

Slack (MET) :             29.322ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.722ns  (logic 0.112ns (15.512%)  route 0.610ns (84.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139                                     0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
    SLICE_X10Y139        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/Q
                         net (fo=1, routed)           0.610     0.722    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[52]
    SLICE_X9Y152         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X9Y152         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 29.322    

Slack (MET) :             29.334ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.710ns  (logic 0.114ns (16.056%)  route 0.596ns (83.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
    SLICE_X9Y140         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.596     0.710    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[38]
    SLICE_X9Y155         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X9Y155         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 29.334    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.299ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.745ns  (logic 0.118ns (15.839%)  route 0.627ns (84.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
    SLICE_X2Y177         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.627     0.745    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[15]
    SLICE_X3Y166         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X3Y166         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.665ns  (logic 0.118ns (17.744%)  route 0.547ns (82.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y184                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/C
    SLICE_X2Y184         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/Q
                         net (fo=1, routed)           0.547     0.665    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[129]
    SLICE_X4Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X4Y176         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.613ns  (logic 0.113ns (18.434%)  route 0.500ns (81.566%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y180                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/C
    SLICE_X5Y180         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/Q
                         net (fo=1, routed)           0.500     0.613    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[128]
    SLICE_X5Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X5Y180         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[174]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.598ns  (logic 0.112ns (18.729%)  route 0.486ns (81.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[174]/C
    SLICE_X1Y187         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[174]/Q
                         net (fo=1, routed)           0.486     0.598    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[174]
    SLICE_X2Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X2Y179         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     4.046    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[174]
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.553ns  (logic 0.112ns (20.253%)  route 0.441ns (79.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y184                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
    SLICE_X2Y184         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/Q
                         net (fo=1, routed)           0.441     0.553    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[125]
    SLICE_X4Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X4Y176         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     4.046    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.537ns  (logic 0.113ns (21.043%)  route 0.424ns (78.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y184                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
    SLICE_X2Y184         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/Q
                         net (fo=1, routed)           0.424     0.537    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[120]
    SLICE_X2Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X2Y176         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.534ns  (logic 0.118ns (22.097%)  route 0.416ns (77.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y184                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[124]/C
    SLICE_X2Y184         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[124]/Q
                         net (fo=1, routed)           0.416     0.534    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[124]
    SLICE_X4Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X4Y176         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     4.046    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[124]
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[173]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.528ns  (logic 0.118ns (22.348%)  route 0.410ns (77.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[173]/C
    SLICE_X1Y187         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[173]/Q
                         net (fo=1, routed)           0.410     0.528    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[173]
    SLICE_X2Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X2Y179         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[173]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.521ns  (logic 0.116ns (22.265%)  route 0.405ns (77.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y184                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/C
    SLICE_X2Y184         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/Q
                         net (fo=1, routed)           0.405     0.521    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[128]
    SLICE_X3Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X3Y178         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.522ns  (logic 0.113ns (21.648%)  route 0.409ns (78.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[172]/C
    SLICE_X1Y187         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[172]/Q
                         net (fo=1, routed)           0.409     0.522    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[172]
    SLICE_X2Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X2Y179         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[172]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  3.523    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.308ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.308ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.736ns  (logic 0.117ns (15.897%)  route 0.619ns (84.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X6Y152         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.619     0.736    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X8Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y147         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  9.308    

Slack (MET) :             9.410ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.636ns  (logic 0.116ns (18.239%)  route 0.520ns (81.761%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X6Y152         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.520     0.636    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X7Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y145         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    10.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  9.410    

Slack (MET) :             9.421ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.625ns  (logic 0.115ns (18.400%)  route 0.510ns (81.600%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X6Y152         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.510     0.625    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X7Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y145         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046    10.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  9.421    

Slack (MET) :             9.529ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.515ns  (logic 0.113ns (21.942%)  route 0.402ns (78.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X3Y146         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.402     0.515    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y146         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  9.529    

Slack (MET) :             9.534ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.510ns  (logic 0.115ns (22.549%)  route 0.395ns (77.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y150                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
    SLICE_X6Y150         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/Q
                         net (fo=1, routed)           0.395     0.510    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[269]
    SLICE_X7Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y149         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  9.534    

Slack (MET) :             9.566ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.479ns  (logic 0.115ns (24.008%)  route 0.364ns (75.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y150                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
    SLICE_X6Y150         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/Q
                         net (fo=1, routed)           0.364     0.479    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[270]
    SLICE_X7Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y149         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045    10.045    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  9.566    

Slack (MET) :             9.606ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.440ns  (logic 0.115ns (26.136%)  route 0.325ns (73.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
    SLICE_X3Y146         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/Q
                         net (fo=1, routed)           0.325     0.440    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[269]
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y146         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046    10.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  9.606    

Slack (MET) :             9.634ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.412ns  (logic 0.116ns (28.155%)  route 0.296ns (71.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X3Y146         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.296     0.412    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y146         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.046    10.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  9.634    

Slack (MET) :             9.651ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.393ns  (logic 0.114ns (29.008%)  route 0.279ns (70.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X3Y146         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.279     0.393    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y146         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  9.651    

Slack (MET) :             9.694ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.350ns  (logic 0.114ns (32.571%)  route 0.236ns (67.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
    SLICE_X3Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/Q
                         net (fo=1, routed)           0.236     0.350    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[270]
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y146         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  9.694    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      427.782ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             427.782ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.834ns  (logic 0.116ns (13.909%)  route 0.718ns (86.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/C
    SLICE_X8Y140         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           0.718     0.834    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[34]
    SLICE_X8Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X8Y140         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045   428.616    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]
  -------------------------------------------------------------------
                         required time                        428.616    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                427.782    

Slack (MET) :             427.788ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.829ns  (logic 0.118ns (14.234%)  route 0.711ns (85.766%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135                                     0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
    SLICE_X13Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/Q
                         net (fo=1, routed)           0.711     0.829    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[48]
    SLICE_X9Y136         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X9Y136         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046   428.617    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]
  -------------------------------------------------------------------
                         required time                        428.617    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                427.788    

Slack (MET) :             427.919ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.698ns  (logic 0.113ns (16.189%)  route 0.585ns (83.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135                                     0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
    SLICE_X13Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.585     0.698    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[44]
    SLICE_X8Y136         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X8Y136         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046   428.617    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]
  -------------------------------------------------------------------
                         required time                        428.617    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                427.919    

Slack (MET) :             427.936ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.681ns  (logic 0.118ns (17.327%)  route 0.563ns (82.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/C
    SLICE_X7Y141         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.563     0.681    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[25]
    SLICE_X8Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X8Y141         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046   428.617    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                        428.617    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                427.936    

Slack (MET) :             427.963ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.651ns  (logic 0.116ns (17.819%)  route 0.535ns (82.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
    SLICE_X8Y140         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.535     0.651    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[35]
    SLICE_X8Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X8Y140         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                427.963    

Slack (MET) :             427.993ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.624ns  (logic 0.114ns (18.269%)  route 0.510ns (81.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y138                                     0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
    SLICE_X11Y138        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/Q
                         net (fo=1, routed)           0.510     0.624    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[53]
    SLICE_X10Y139        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X10Y139        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046   428.617    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]
  -------------------------------------------------------------------
                         required time                        428.617    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                427.993    

Slack (MET) :             428.006ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.608ns  (logic 0.112ns (18.421%)  route 0.496ns (81.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
    SLICE_X8Y140         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.496     0.608    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[33]
    SLICE_X8Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X8Y140         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                428.006    

Slack (MET) :             428.009ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.607ns  (logic 0.112ns (18.451%)  route 0.495ns (81.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
    SLICE_X7Y140         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/Q
                         net (fo=1, routed)           0.495     0.607    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[39]
    SLICE_X7Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X7Y140         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.045   428.616    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]
  -------------------------------------------------------------------
                         required time                        428.616    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                428.009    

Slack (MET) :             428.021ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.595ns  (logic 0.114ns (19.160%)  route 0.481ns (80.840%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
    SLICE_X8Y143         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.481     0.595    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[22]
    SLICE_X8Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X8Y140         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.045   428.616    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                        428.616    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                428.021    

Slack (MET) :             428.053ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.564ns  (logic 0.115ns (20.390%)  route 0.449ns (79.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
    SLICE_X9Y137         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/Q
                         net (fo=1, routed)           0.449     0.564    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[41]
    SLICE_X8Y136         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X8Y136         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046   428.617    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]
  -------------------------------------------------------------------
                         required time                        428.617    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                428.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.351ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.351ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.552ns  (logic 0.114ns (20.652%)  route 0.438ns (79.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X3Y142         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.438     0.552    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X6Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X6Y141         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    17.903    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         17.903    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                 17.351    

Slack (MET) :             17.359ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.542ns  (logic 0.112ns (20.664%)  route 0.430ns (79.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X7Y145         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.430     0.542    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X6Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X6Y141         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    17.901    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                 17.359    

Slack (MET) :             17.423ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.480ns  (logic 0.113ns (23.542%)  route 0.367ns (76.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X3Y142         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.367     0.480    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X6Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X6Y141         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046    17.903    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         17.903    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                 17.423    

Slack (MET) :             17.429ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.474ns  (logic 0.113ns (23.840%)  route 0.361ns (76.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X3Y142         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.361     0.474    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X6Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X6Y141         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    17.903    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         17.903    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                 17.429    

Slack (MET) :             17.471ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.430ns  (logic 0.114ns (26.512%)  route 0.316ns (73.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X7Y145         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.316     0.430    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X6Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X6Y141         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    17.901    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                 17.471    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.427ns  (logic 0.116ns (27.166%)  route 0.311ns (72.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X7Y145         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.311     0.427    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X6Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X6Y141         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    17.901    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             52.817ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.797ns  (logic 0.114ns (14.304%)  route 0.683ns (85.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
    SLICE_X5Y137         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.683     0.797    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[28]
    SLICE_X4Y137         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X4Y137         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    53.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         53.614    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 52.817    

Slack (MET) :             52.826ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.791ns  (logic 0.114ns (14.412%)  route 0.677ns (85.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
    SLICE_X9Y134         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/Q
                         net (fo=1, routed)           0.677     0.791    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[50]
    SLICE_X9Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X9Y134         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    53.617    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]
  -------------------------------------------------------------------
                         required time                         53.617    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 52.826    

Slack (MET) :             52.883ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.732ns  (logic 0.114ns (15.574%)  route 0.618ns (84.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139                                     0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
    SLICE_X10Y139        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.618     0.732    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[33]
    SLICE_X11Y139        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X11Y139        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    53.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         53.615    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                 52.883    

Slack (MET) :             52.905ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.710ns  (logic 0.113ns (15.915%)  route 0.597ns (84.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[20]/C
    SLICE_X4Y130         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.597     0.710    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[20]
    SLICE_X2Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X2Y134         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    53.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         53.615    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 52.905    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.500ns  (logic 0.189ns (12.601%)  route 1.311ns (87.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.711ns (routing 0.231ns, distribution 1.480ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.233     1.233    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y152        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     1.422 r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.078     1.500    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y152        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.711     4.590    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y152        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.091ns (14.486%)  route 0.537ns (85.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.119ns (routing 0.133ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.515     0.515    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y152        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.091     0.606 r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.022     0.628    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y152        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.119     2.471    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y152        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.099ns  (logic 0.339ns (10.939%)  route 2.760ns (89.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.231ns, distribution 1.494ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.879     4.173    main_i/proc_sys_reset_250M/U0/slowest_sync_clk
    SLICE_X12Y152        FDRE                                         r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y152        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.289 f  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          2.468     6.757    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X14Y51         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.223     6.980 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.292     7.272    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X14Y49         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.725     4.604    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X14Y49         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.451ns  (logic 0.265ns (10.810%)  route 2.186ns (89.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.231ns, distribution 1.441ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.879     4.173    main_i/proc_sys_reset_250M/U0/slowest_sync_clk
    SLICE_X12Y152        FDRE                                         r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y152        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.289 f  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          1.181     5.470    main_i/recording_0/util_vector_logic_0/Op1[0]
    SLICE_X25Y99         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     5.619 r  main_i/recording_0/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1, routed)           1.005     6.624    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X41Y60         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.672     4.551    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X41Y60         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.274ns  (logic 0.116ns (5.102%)  route 2.158ns (94.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.246ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.231ns, distribution 1.491ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.879     4.173    main_i/proc_sys_reset_250M/U0/slowest_sync_clk
    SLICE_X12Y152        FDRE                                         r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y152        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.289 r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          2.158     6.447    main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X1Y96          FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.722     4.601    main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/m_axi_sg_aclk
    SLICE_X1Y96          FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.237ns  (logic 0.116ns (5.186%)  route 2.121ns (94.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.246ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.231ns, distribution 1.518ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.897     4.191    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y44         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.307 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          2.121     6.428    main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y48          FDCE                                         f  main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.749     4.628    main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y48          FDCE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.237ns  (logic 0.116ns (5.186%)  route 2.121ns (94.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.246ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.231ns, distribution 1.518ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.897     4.191    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y44         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.307 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          2.121     6.428    main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y48          FDCE                                         f  main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.749     4.628    main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y48          FDCE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.237ns  (logic 0.116ns (5.186%)  route 2.121ns (94.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.246ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.231ns, distribution 1.518ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.897     4.191    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y44         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.307 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          2.121     6.428    main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y48          FDCE                                         f  main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.749     4.628    main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y48          FDCE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.131ns  (logic 0.116ns (5.443%)  route 2.015ns (94.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.246ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.231ns, distribution 1.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.897     4.191    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y44         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.307 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          2.015     6.322    main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y35          FDCE                                         f  main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.724     4.603    main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y35          FDCE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.131ns  (logic 0.116ns (5.443%)  route 2.015ns (94.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.246ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.231ns, distribution 1.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.897     4.191    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y44         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.307 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          2.015     6.322    main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y35          FDCE                                         f  main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.724     4.603    main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y35          FDCE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.131ns  (logic 0.116ns (5.443%)  route 2.015ns (94.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.246ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.231ns, distribution 1.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.897     4.191    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y44         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.307 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          2.015     6.322    main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y35          FDCE                                         f  main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.724     4.603    main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y35          FDCE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.021ns  (logic 0.116ns (5.740%)  route 1.905ns (94.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.246ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.231ns, distribution 1.510ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.897     4.191    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y44         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.307 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.905     6.212    main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y35          FDCE                                         f  main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.741     4.620    main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y35          FDCE                                         r  main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.084ns (69.342%)  route 0.037ns (30.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.055ns (routing 0.126ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.133ns, distribution 1.012ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.055     2.905    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X3Y169         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.989 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/Q
                         net (fo=2, routed)           0.037     3.026    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/prmry_in
    SLICE_X3Y168         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.145     2.497    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/m_axi_sg_aclk
    SLICE_X3Y168         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.082ns (49.102%)  route 0.085ns (50.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.041ns (routing 0.126ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.133ns, distribution 0.996ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.041     2.891    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X8Y77          FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.973 r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.085     3.058    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X8Y77          FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.129     2.481    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_s2mm_aclk
    SLICE_X8Y77          FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.042ns (routing 0.126ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.133ns, distribution 0.999ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.042     2.892    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y134         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.977 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]/Q
                         net (fo=1, routed)           0.082     3.059    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[30]
    SLICE_X3Y135         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.132     2.484    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y135         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.085ns (51.205%)  route 0.081ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.044ns (routing 0.126ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.133ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.044     2.894    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y130         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.979 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/Q
                         net (fo=1, routed)           0.081     3.060    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[31]
    SLICE_X3Y131         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.139     2.491    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y131         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.046ns (routing 0.126ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.133ns, distribution 1.003ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.046     2.896    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y135         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.981 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/Q
                         net (fo=1, routed)           0.082     3.063    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[12]
    SLICE_X6Y136         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.136     2.488    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y136         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.085ns (51.205%)  route 0.081ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.047ns (routing 0.126ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.133ns, distribution 1.004ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.047     2.897    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y133         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.982 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/Q
                         net (fo=1, routed)           0.081     3.063    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[16]
    SLICE_X6Y134         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.137     2.489    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y134         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.047ns (routing 0.126ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.133ns, distribution 1.004ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.047     2.897    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y131         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.982 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/Q
                         net (fo=1, routed)           0.082     3.064    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[15]
    SLICE_X6Y132         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.137     2.489    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y132         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.045ns (routing 0.126ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.133ns, distribution 1.007ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.045     2.895    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y124         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.980 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/Q
                         net (fo=1, routed)           0.084     3.064    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[1]
    SLICE_X3Y125         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.140     2.492    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y125         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.085ns (51.205%)  route 0.081ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.126ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.133ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.049     2.899    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y125         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.984 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/Q
                         net (fo=1, routed)           0.081     3.065    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[14]
    SLICE_X6Y126         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.139     2.491    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y126         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.085ns (50.595%)  route 0.083ns (49.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.126ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.133ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.048     2.898    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y128         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.983 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/Q
                         net (fo=1, routed)           0.083     3.066    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[20]
    SLICE_X6Y129         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.138     2.490    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y129         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay            20 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.625ns  (logic 0.114ns (18.240%)  route 0.511ns (81.760%))
  Logic Levels:           0  
  Clock Path Skew:        2.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.867ns (routing 0.768ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.231ns, distribution 1.549ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.867     2.134    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y187         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y187         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.248 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.511     2.759    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.780     4.659    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.194ns (29.864%)  route 0.456ns (70.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.802ns (routing 0.768ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.231ns, distribution 1.501ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.802     2.069    main_i/master_smartconnect_0/inst/clk_map/psr0/U0/aclk
    SLICE_X1Y162         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.183 f  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.100     2.283    main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X1Y162         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     2.363 r  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=2, routed)           0.356     2.719    main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X1Y159         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.732     4.611    main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk1
    SLICE_X1Y159         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.601ns  (logic 0.116ns (19.301%)  route 0.485ns (80.699%))
  Logic Levels:           0  
  Clock Path Skew:        2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.844ns (routing 0.768ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.231ns, distribution 1.509ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.844     2.111    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y174         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.227 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.485     2.712    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y173         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.740     4.619    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y173         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.563ns  (logic 0.118ns (20.959%)  route 0.445ns (79.041%))
  Logic Levels:           0  
  Clock Path Skew:        2.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.881ns (routing 0.768ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.231ns, distribution 1.514ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.881     2.148    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X4Y183         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y183         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.266 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.445     2.711    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X3Y166         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.745     4.624    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X3Y166         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.541ns  (logic 0.114ns (21.075%)  route 0.427ns (78.925%))
  Logic Levels:           0  
  Clock Path Skew:        2.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.849ns (routing 0.768ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.231ns, distribution 1.499ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.849     2.116    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y159         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.230 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.427     2.657    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X7Y161         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.730     4.609    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X7Y161         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.473ns  (logic 0.114ns (24.123%)  route 0.359ns (75.877%))
  Logic Levels:           0  
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.911ns (routing 0.768ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.231ns, distribution 1.510ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.911     2.178    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y183         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.292 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.359     2.650    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.741     4.620    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.488ns  (logic 0.114ns (23.358%)  route 0.374ns (76.642%))
  Logic Levels:           0  
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.882ns (routing 0.768ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.231ns, distribution 1.505ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.882     2.149    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y186         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.263 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.374     2.637    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X1Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.736     4.615    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X1Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.542ns  (logic 0.114ns (21.033%)  route 0.428ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.819ns (routing 0.768ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.231ns, distribution 1.504ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.819     2.086    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y165         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y165         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.200 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.428     2.628    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X0Y167         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.735     4.614    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X0Y167         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.488ns  (logic 0.113ns (23.156%)  route 0.375ns (76.844%))
  Logic Levels:           0  
  Clock Path Skew:        2.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.866ns (routing 0.768ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.231ns, distribution 1.561ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.866     2.133    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y183         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y183         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.246 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.375     2.621    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X2Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.792     4.671    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X2Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.536ns  (logic 0.114ns (21.269%)  route 0.422ns (78.731%))
  Logic Levels:           0  
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.792ns (routing 0.768ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.231ns, distribution 1.505ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.792     2.059    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y160         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y160         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.173 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.422     2.595    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y160         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.736     4.615    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y160         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.082ns (58.571%)  route 0.058ns (41.429%))
  Logic Levels:           0  
  Clock Path Skew:        1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.983ns (routing 0.418ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.133ns, distribution 1.002ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.983     1.134    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y170         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y170         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.216 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.058     1.274    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X5Y170         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.135     2.487    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y170         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.084ns (56.376%)  route 0.065ns (43.624%))
  Logic Levels:           0  
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.986ns (routing 0.418ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.133ns, distribution 1.008ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.986     1.137    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X6Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.221 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.065     1.286    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.141     2.493    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.084ns (52.174%)  route 0.077ns (47.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.983ns (routing 0.418ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.133ns, distribution 1.011ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.983     1.134    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y168         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y168         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.218 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.077     1.295    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y164         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.144     2.496    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y164         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.083ns (56.338%)  route 0.064ns (43.662%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.997ns (routing 0.418ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.133ns, distribution 1.003ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.997     1.148    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y173         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.231 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.064     1.295    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X5Y174         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.136     2.488    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X5Y174         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.084ns (50.299%)  route 0.083ns (49.701%))
  Logic Levels:           0  
  Clock Path Skew:        1.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.980ns (routing 0.418ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.133ns, distribution 0.993ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.980     1.131    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.215 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.083     1.298    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.126     2.478    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.083ns (50.568%)  route 0.081ns (49.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.984ns (routing 0.418ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.133ns, distribution 1.012ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.984     1.135    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y165         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.218 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.081     1.299    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y168         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.145     2.497    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y168         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.082ns (50.307%)  route 0.081ns (49.693%))
  Logic Levels:           0  
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.986ns (routing 0.418ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.133ns, distribution 1.002ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.986     1.137    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.219 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/Q
                         net (fo=1, routed)           0.081     1.300    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[43]
    SLICE_X5Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.135     2.487    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.086ns (49.143%)  route 0.089ns (50.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.975ns (routing 0.418ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.133ns, distribution 0.993ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.975     1.126    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y156         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.212 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/Q
                         net (fo=1, routed)           0.089     1.301    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[43]
    SLICE_X7Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.126     2.478    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.082ns (49.697%)  route 0.083ns (50.303%))
  Logic Levels:           0  
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.986ns (routing 0.418ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.133ns, distribution 1.002ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.986     1.137    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     1.219 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/Q
                         net (fo=1, routed)           0.083     1.302    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[36]
    SLICE_X5Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.135     2.487    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.978ns (routing 0.418ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.133ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.978     1.129    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y163         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.213 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.090     1.303    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[31]
    SLICE_X7Y163         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.133     2.485    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y163         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.470ns  (logic 0.114ns (24.255%)  route 0.356ns (75.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      2.792ns (routing 1.579ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.231ns, distribution 1.314ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.792     5.133    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X25Y99         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y99         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.247 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.356     5.603    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X25Y99         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.545     4.424    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X25Y99         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.440ns  (logic 0.113ns (25.682%)  route 0.327ns (74.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      2.791ns (routing 1.579ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.231ns, distribution 1.315ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.791     5.132    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X25Y98         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y98         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.245 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.327     5.572    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X26Y98         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.546     4.425    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X26Y98         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.384ns  (logic 0.115ns (29.948%)  route 0.269ns (70.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      2.792ns (routing 1.579ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.231ns, distribution 1.308ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.792     5.133    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X24Y98         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y98         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.248 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.269     5.517    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X24Y98         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.578     1.794    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.533 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.840    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.879 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.539     4.418    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X24Y98         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.086ns (53.750%)  route 0.074ns (46.250%))
  Logic Levels:           0  
  Clock Path Skew:        -1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    3.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      1.540ns (routing 0.881ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.133ns, distribution 0.864ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.540     3.422    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X24Y98         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y98         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.508 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.074     3.582    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X24Y98         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       0.997     2.349    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X24Y98         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.111%)  route 0.097ns (53.889%))
  Logic Levels:           0  
  Clock Path Skew:        -1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    3.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      1.541ns (routing 0.881ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.133ns, distribution 0.870ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.541     3.423    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X25Y99         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y99         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.506 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.097     3.603    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X25Y99         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.003     2.355    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X25Y99         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.082ns (42.708%)  route 0.110ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        -1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    3.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      1.540ns (routing 0.881ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.133ns, distribution 0.868ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.540     3.422    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X25Y98         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y98         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.504 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.110     3.614    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X26Y98         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.014     1.201    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.122 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.326    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.352 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.001     2.353    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X26Y98         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.746ns  (logic 0.189ns (10.826%)  route 1.557ns (89.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.621ns (routing 0.702ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.233     1.233    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y152        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.189     1.422 r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.324     1.746    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y152        FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.621     1.837    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y152        FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.054ns (8.069%)  route 0.615ns (91.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.072ns (routing 0.454ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.515     0.515    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y152        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.054     0.569 r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.100     0.669    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y152        FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.072     1.259    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y152        FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_pl_0

Max Delay            19 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.613ns  (logic 0.115ns (18.760%)  route 0.498ns (81.240%))
  Logic Levels:           0  
  Clock Path Skew:        -2.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.009ns (routing 0.246ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.702ns, distribution 0.990ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       2.009     4.303    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.418 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.498     4.916    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X6Y183         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.692     1.908    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X6Y183         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.554ns  (logic 0.113ns (20.382%)  route 0.441ns (79.618%))
  Logic Levels:           0  
  Clock Path Skew:        -2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.963ns (routing 0.246ns, distribution 1.717ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.702ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.963     4.257    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y167         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.370 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.441     4.811    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y158         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.620     1.836    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y158         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.527ns  (logic 0.114ns (21.648%)  route 0.413ns (78.352%))
  Logic Levels:           0  
  Clock Path Skew:        -2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.957ns (routing 0.246ns, distribution 1.711ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.702ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.957     4.251    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y160         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y160         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.365 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.413     4.777    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y155         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.614     1.830    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y155         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.502ns  (logic 0.114ns (22.701%)  route 0.388ns (77.299%))
  Logic Levels:           0  
  Clock Path Skew:        -2.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.960ns (routing 0.246ns, distribution 1.714ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.702ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.960     4.254    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.368 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.388     4.756    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X7Y173         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.633     1.849    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X7Y173         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.516ns  (logic 0.116ns (22.492%)  route 0.400ns (77.508%))
  Logic Levels:           0  
  Clock Path Skew:        -2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.939ns (routing 0.246ns, distribution 1.693ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.702ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.939     4.233    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y178         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.349 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.400     4.749    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.630     1.846    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y178         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.112ns (21.663%)  route 0.405ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        -2.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.937ns (routing 0.246ns, distribution 1.691ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.702ns, distribution 0.979ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.937     4.231    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X4Y179         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     4.343 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.405     4.748    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X6Y184         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.681     1.897    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X6Y184         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.474ns  (logic 0.113ns (23.844%)  route 0.361ns (76.157%))
  Logic Levels:           0  
  Clock Path Skew:        -2.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.951ns (routing 0.246ns, distribution 1.705ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.702ns, distribution 0.984ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.951     4.245    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y173         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.358 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.361     4.719    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y181         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.686     1.902    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y181         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.463ns  (logic 0.113ns (24.406%)  route 0.350ns (75.594%))
  Logic Levels:           0  
  Clock Path Skew:        -2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.960ns (routing 0.246ns, distribution 1.714ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.702ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.960     4.254    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X6Y164         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     4.367 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.350     4.717    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X7Y165         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.629     1.845    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X7Y165         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.462ns  (logic 0.113ns (24.459%)  route 0.349ns (75.541%))
  Logic Levels:           0  
  Clock Path Skew:        -2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.935ns (routing 0.246ns, distribution 1.689ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.702ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.935     4.229    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X1Y169         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.342 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.349     4.691    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X1Y167         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.623     1.839    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X1Y167         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.470ns  (logic 0.114ns (24.263%)  route 0.356ns (75.737%))
  Logic Levels:           0  
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    4.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.922ns (routing 0.246ns, distribution 1.676ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.702ns, distribution 0.915ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.738     2.005    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.902 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.250    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.294 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.922     4.216    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y161         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.330 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.356     4.686    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y155         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.617     1.833    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y155         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.084ns (55.629%)  route 0.067ns (44.371%))
  Logic Levels:           0  
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.036ns (routing 0.126ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.454ns, distribution 0.610ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.036     2.886    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.970 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/Q
                         net (fo=1, routed)           0.067     3.037    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[50]
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.064     1.251    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.082ns (55.782%)  route 0.065ns (44.218%))
  Logic Levels:           0  
  Clock Path Skew:        -1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.041ns (routing 0.126ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.454ns, distribution 0.632ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.041     2.891    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y167         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.973 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.065     3.038    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y167         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.086     1.273    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y167         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.084ns (54.545%)  route 0.070ns (45.455%))
  Logic Levels:           0  
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.036ns (routing 0.126ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.454ns, distribution 0.610ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.036     2.886    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.970 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.070     3.040    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.064     1.251    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.083ns (55.333%)  route 0.067ns (44.667%))
  Logic Levels:           0  
  Clock Path Skew:        -1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.043ns (routing 0.126ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.454ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.043     2.893    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y176         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     2.976 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/Q
                         net (fo=1, routed)           0.067     3.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[125]
    SLICE_X4Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.079     1.266    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X4Y176         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.083ns (54.967%)  route 0.068ns (45.033%))
  Logic Levels:           0  
  Clock Path Skew:        -1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.042ns (routing 0.126ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.454ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.042     2.892    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     2.975 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/Q
                         net (fo=1, routed)           0.068     3.043    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[123]
    SLICE_X5Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.090     1.277    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y175         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.082ns (50.617%)  route 0.080ns (49.383%))
  Logic Levels:           0  
  Clock Path Skew:        -1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.032ns (routing 0.126ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.454ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.032     2.882    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.964 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/Q
                         net (fo=1, routed)           0.080     3.044    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[123]
    SLICE_X6Y152         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.083     1.270    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y152         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.085ns (51.515%)  route 0.080ns (48.485%))
  Logic Levels:           0  
  Clock Path Skew:        -1.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    2.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.031ns (routing 0.126ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.454ns, distribution 0.620ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.031     2.881    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y152         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.966 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.080     3.046    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[29]
    SLICE_X3Y152         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.074     1.261    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y152         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.082ns (49.697%)  route 0.083ns (50.303%))
  Logic Levels:           0  
  Clock Path Skew:        -1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.032ns (routing 0.126ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.454ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.032     2.882    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.964 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.083     3.047    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X6Y152         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.083     1.270    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y152         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.084ns (51.534%)  route 0.079ns (48.466%))
  Logic Levels:           0  
  Clock Path Skew:        -1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.034ns (routing 0.126ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.454ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.034     2.884    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.968 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/Q
                         net (fo=1, routed)           0.079     3.047    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[122]
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.072     1.259    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.084ns (50.909%)  route 0.081ns (49.091%))
  Logic Levels:           0  
  Clock Path Skew:        -1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.034ns (routing 0.126ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.454ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.931     1.082    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.648 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.827    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.850 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12316, routed)       1.034     2.884    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.968 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.081     3.049    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[6]
    SLICE_X5Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.076     1.263    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 1.328ns (29.546%)  route 3.167ns (70.454%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.702ns, distribution 1.027ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.887     2.154    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y165        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.268 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=30, routed)          0.601     2.868    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[10]
    SLICE_X15Y178        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     3.055 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.235     3.290    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X15Y181        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.427 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.243     3.670    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.820 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.835    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y180        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.029 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.384     5.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X17Y180        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.602 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_13/O
                         net (fo=4, routed)           0.472     6.074    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_13_n_0
    SLICE_X18Y180        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     6.211 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_4/O
                         net (fo=2, routed)           0.122     6.333    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_4_n_0
    SLICE_X18Y180        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.220     6.553 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_1/O
                         net (fo=1, routed)           0.095     6.648    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[10]
    SLICE_X18Y180        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.729     1.945    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X18Y180        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 1.328ns (29.553%)  route 3.166ns (70.447%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.702ns, distribution 1.027ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.887     2.154    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y165        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.268 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=30, routed)          0.601     2.868    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[10]
    SLICE_X15Y178        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     3.055 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.235     3.290    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X15Y181        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.427 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.243     3.670    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.820 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.835    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y180        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.029 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.384     5.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X17Y180        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.602 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_13/O
                         net (fo=4, routed)           0.472     6.074    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_13_n_0
    SLICE_X18Y180        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     6.211 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_4/O
                         net (fo=2, routed)           0.120     6.331    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_4_n_0
    SLICE_X18Y180        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     6.551 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][7]_i_1/O
                         net (fo=1, routed)           0.096     6.647    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[7]
    SLICE_X18Y180        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.729     1.945    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X18Y180        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][7]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 1.416ns (31.592%)  route 3.066ns (68.408%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.702ns, distribution 1.012ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.887     2.154    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y165        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.268 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=30, routed)          0.601     2.868    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[10]
    SLICE_X15Y178        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     3.055 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.235     3.290    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X15Y181        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.427 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.243     3.670    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.820 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.835    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y180        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.029 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.384     5.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X17Y180        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.602 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_13/O
                         net (fo=4, routed)           0.227     5.829    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_13_n_0
    SLICE_X17Y181        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     6.053 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][9]_i_3/O
                         net (fo=3, routed)           0.295     6.348    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][9]_i_3_n_0
    SLICE_X16Y181        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.221     6.569 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][1]_i_1/O
                         net (fo=1, routed)           0.067     6.636    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[1]
    SLICE_X16Y181        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.714     1.930    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X16Y181        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][1]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.445ns  (logic 1.344ns (30.237%)  route 3.101ns (69.763%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.702ns, distribution 1.012ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.887     2.154    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y165        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.268 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=30, routed)          0.601     2.868    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[10]
    SLICE_X15Y178        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     3.055 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.235     3.290    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X15Y181        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.427 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.243     3.670    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.820 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.835    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y180        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.029 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.384     5.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X17Y180        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.602 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_13/O
                         net (fo=4, routed)           0.369     5.971    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_13_n_0
    SLICE_X18Y181        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     6.157 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_3/O
                         net (fo=3, routed)           0.186     6.342    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_3_n_0
    SLICE_X16Y181        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     6.529 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][9]_i_1/O
                         net (fo=1, routed)           0.069     6.598    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[9]
    SLICE_X16Y181        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.714     1.930    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X16Y181        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.387ns  (logic 1.241ns (28.285%)  route 3.146ns (71.715%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.702ns, distribution 1.021ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.887     2.154    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y165        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.268 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=30, routed)          0.601     2.868    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[10]
    SLICE_X15Y178        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     3.055 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.235     3.290    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X15Y181        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.427 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.243     3.670    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.820 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.835    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y180        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.029 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.432     5.461    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X19Y182        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.543 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_15/O
                         net (fo=2, routed)           0.062     5.605    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_15_n_0
    SLICE_X19Y182        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.150     5.755 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_5/O
                         net (fo=3, routed)           0.489     6.244    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_5_n_0
    SLICE_X16Y180        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.227     6.471 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][1]_i_1/O
                         net (fo=1, routed)           0.070     6.541    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[1]
    SLICE_X16Y180        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.723     1.939    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X16Y180        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][1]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.345ns  (logic 1.498ns (34.476%)  route 2.847ns (65.524%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.702ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.887     2.154    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y165        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.268 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=30, routed)          0.601     2.868    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[10]
    SLICE_X15Y178        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     3.055 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.235     3.290    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X15Y181        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.427 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.243     3.670    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.820 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.835    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y180        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.067 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.097    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X15Y181        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.175 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         0.945     5.119    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X13Y187        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     5.305 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_14/O
                         net (fo=3, routed)           0.539     5.844    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_14_n_0
    SLICE_X14Y188        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     6.071 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][12]_i_3/O
                         net (fo=2, routed)           0.171     6.243    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][12]_i_3_n_0
    SLICE_X15Y186        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.187     6.430 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][12]_i_1/O
                         net (fo=1, routed)           0.069     6.499    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[12]
    SLICE_X15Y186        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.719     1.935    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X15Y186        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][12]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.337ns  (logic 1.496ns (34.494%)  route 2.841ns (65.506%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.702ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.887     2.154    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y165        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.268 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=30, routed)          0.601     2.868    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[10]
    SLICE_X15Y178        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     3.055 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.235     3.290    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X15Y181        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.427 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.243     3.670    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.820 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.835    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y180        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.067 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.097    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X15Y181        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.175 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         0.945     5.119    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X13Y187        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     5.305 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_14/O
                         net (fo=3, routed)           0.539     5.844    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_14_n_0
    SLICE_X14Y188        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     6.071 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][12]_i_3/O
                         net (fo=2, routed)           0.167     6.239    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][12]_i_3_n_0
    SLICE_X15Y186        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.424 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][4]_i_1/O
                         net (fo=1, routed)           0.067     6.491    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[4]
    SLICE_X15Y186        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.719     1.935    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X15Y186        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][4]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 1.415ns (32.687%)  route 2.914ns (67.313%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.702ns, distribution 1.029ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.887     2.154    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y165        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.268 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=30, routed)          0.601     2.868    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[10]
    SLICE_X15Y178        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     3.055 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.235     3.290    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X15Y181        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.427 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.243     3.670    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.820 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.835    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y180        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.029 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.384     5.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X17Y180        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.602 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_13/O
                         net (fo=4, routed)           0.227     5.829    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_13_n_0
    SLICE_X17Y181        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     6.053 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][9]_i_3/O
                         net (fo=3, routed)           0.114     6.167    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][9]_i_3_n_0
    SLICE_X17Y181        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.220     6.387 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][3]_i_1/O
                         net (fo=1, routed)           0.096     6.483    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[3]
    SLICE_X17Y181        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.731     1.947    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X17Y181        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][3]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.277ns  (logic 1.275ns (29.812%)  route 3.002ns (70.188%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.702ns, distribution 1.020ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.887     2.154    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y165        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.268 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=30, routed)          0.601     2.868    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[10]
    SLICE_X15Y178        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     3.055 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.235     3.290    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X15Y181        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.427 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.243     3.670    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.820 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.835    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y180        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.029 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.409     5.437    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X13Y189        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.188     5.625 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_18/O
                         net (fo=2, routed)           0.254     5.879    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_18_n_0
    SLICE_X14Y189        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.152     6.031 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_5/O
                         net (fo=4, routed)           0.176     6.207    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_5_n_0
    SLICE_X15Y187        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153     6.360 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][8]_i_1/O
                         net (fo=1, routed)           0.070     6.430    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[8]
    SLICE_X15Y187        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.722     1.938    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X15Y187        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.270ns  (logic 1.273ns (29.814%)  route 2.997ns (70.186%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.702ns, distribution 1.020ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.887     2.154    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y165        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.268 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=30, routed)          0.601     2.868    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[10]
    SLICE_X15Y178        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.187     3.055 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.235     3.290    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X15Y181        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     3.427 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.243     3.670    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y180        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     3.820 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     3.835    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X15Y180        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.029 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         1.409     5.437    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X13Y189        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.188     5.625 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_18/O
                         net (fo=2, routed)           0.254     5.879    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_18_n_0
    SLICE_X14Y189        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.152     6.031 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_5/O
                         net (fo=4, routed)           0.175     6.206    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_5_n_0
    SLICE_X15Y187        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.151     6.357 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_1/O
                         net (fo=1, routed)           0.066     6.423    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[11]
    SLICE_X15Y187        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.722     1.938    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X15Y187        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.084ns (42.284%)  route 0.115ns (57.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.978ns (routing 0.418ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.454ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.978     1.129    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.213 r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.115     1.327    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y155         FDCE                                         f  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.075     1.262    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y155         FDCE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.084ns (42.284%)  route 0.115ns (57.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.978ns (routing 0.418ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.454ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.978     1.129    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.213 r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.115     1.327    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y155         FDCE                                         f  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.075     1.262    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y155         FDCE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.084ns (42.284%)  route 0.115ns (57.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.978ns (routing 0.418ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.454ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.978     1.129    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.213 r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.115     1.327    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y155         FDCE                                         f  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.075     1.262    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y155         FDCE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.643%)  route 0.054ns (33.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.020ns (routing 0.418ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.454ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.020     1.171    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y174        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.255 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][1]/Q
                         net (fo=11, routed)          0.047     1.301    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[1]
    SLICE_X16Y174        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.023     1.324 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][2]_i_1/O
                         net (fo=1, routed)           0.007     1.331    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_14_in[2]
    SLICE_X16Y174        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.116     1.303    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X16Y174        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.083ns (41.250%)  route 0.118ns (58.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.986ns (routing 0.418ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.454ns, distribution 0.615ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.986     1.137    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.220 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.118     1.338    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y152         FDCE                                         f  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.069     1.256    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y152         FDCE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.083ns (41.250%)  route 0.118ns (58.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.986ns (routing 0.418ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.454ns, distribution 0.615ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.986     1.137    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.220 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.118     1.338    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y152         FDCE                                         f  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.069     1.256    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y152         FDCE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.083ns (41.250%)  route 0.118ns (58.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.986ns (routing 0.418ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.454ns, distribution 0.615ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.986     1.137    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.220 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.118     1.338    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y152         FDCE                                         f  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.069     1.256    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y152         FDCE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[33][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.111ns (65.955%)  route 0.057ns (34.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.025ns (routing 0.418ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.454ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.025     1.176    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X19Y170        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y170        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     1.261 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][1]/Q
                         net (fo=11, routed)          0.048     1.309    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][5]_0[1]
    SLICE_X18Y170        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.026     1.335 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[33][6]_i_1/O
                         net (fo=1, routed)           0.009     1.344    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[33][6]_i_1_n_0
    SLICE_X18Y170        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.126     1.313    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X18Y170        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[33][6]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.082ns (45.760%)  route 0.097ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.017ns (routing 0.418ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.454ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.017     1.168    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X20Y174        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y174        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.250 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/Q
                         net (fo=9, routed)           0.097     1.347    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][5]_0[2]
    SLICE_X20Y174        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.117     1.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X20Y174        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][7]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.083ns (48.032%)  route 0.090ns (51.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.418ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.454ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.024     1.175    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X18Y170        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y170        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.258 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/Q
                         net (fo=9, routed)           0.090     1.347    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][5]_0[2]
    SLICE_X19Y170        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.120     1.307    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X19Y170        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.690ns  (logic 0.265ns (38.406%)  route 0.425ns (61.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.641ns (routing 1.579ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.702ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.641     4.982    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/aclk1
    SLICE_X6Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.096 f  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.209     5.305    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X6Y148         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     5.456 r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=3, routed)           0.216     5.672    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X6Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.613     1.829    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk
    SLICE_X6Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.477ns  (logic 0.112ns (23.480%)  route 0.365ns (76.520%))
  Logic Levels:           0  
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.683ns (routing 1.579ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.702ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.683     5.024    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.136 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.365     5.501    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X1Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.624     1.840    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X1Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.455ns  (logic 0.113ns (24.835%)  route 0.342ns (75.165%))
  Logic Levels:           0  
  Clock Path Skew:        -3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.699ns (routing 1.579ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.702ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.699     5.040    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X8Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.153 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.342     5.495    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X8Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.620     1.836    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X8Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.446ns  (logic 0.113ns (25.341%)  route 0.333ns (74.659%))
  Logic Levels:           0  
  Clock Path Skew:        -3.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.708ns (routing 1.579ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.702ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.708     5.049    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.162 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.333     5.495    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X9Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.621     1.837    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X9Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.476ns  (logic 0.114ns (23.927%)  route 0.362ns (76.073%))
  Logic Levels:           0  
  Clock Path Skew:        -3.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.658ns (routing 1.579ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.702ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.658     4.999    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X0Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.113 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.362     5.475    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X1Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.623     1.839    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X1Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.412ns  (logic 0.113ns (27.427%)  route 0.299ns (72.573%))
  Logic Levels:           0  
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    5.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.669ns (routing 1.579ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.702ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.669     5.010    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X4Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.123 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.299     5.422    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X4Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.623     1.839    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X4Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        -2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.472ns (routing 0.881ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.454ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.472     3.354    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X0Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.438 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.090     3.528    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[9]
    SLICE_X1Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.076     1.263    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X1Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[9]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.082ns (45.810%)  route 0.097ns (54.190%))
  Logic Levels:           0  
  Clock Path Skew:        -2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.472ns (routing 0.881ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.454ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.472     3.354    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X4Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.436 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.097     3.533    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X4Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.076     1.263    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X4Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.084ns (43.718%)  route 0.108ns (56.282%))
  Logic Levels:           0  
  Clock Path Skew:        -2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.470ns (routing 0.881ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.454ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.470     3.352    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X0Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.436 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.108     3.544    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X1Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.076     1.263    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X1Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.082ns (40.796%)  route 0.119ns (59.204%))
  Logic Levels:           0  
  Clock Path Skew:        -2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.454ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     3.440 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.119     3.559    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X1Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.078     1.265    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X1Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.082ns (41.000%)  route 0.118ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.482ns (routing 0.881ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.454ns, distribution 0.619ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.482     3.364    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X8Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.446 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.118     3.564    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X8Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.073     1.260    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X8Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.084ns (42.719%)  route 0.113ns (57.282%))
  Logic Levels:           0  
  Clock Path Skew:        -2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.486ns (routing 0.881ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.454ns, distribution 0.620ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.486     3.368    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.452 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.113     3.564    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X9Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.074     1.261    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X9Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.083ns (39.336%)  route 0.128ns (60.663%))
  Logic Levels:           0  
  Clock Path Skew:        -2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.489ns (routing 0.881ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.454ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.489     3.371    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.454 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.128     3.582    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[21]
    SLICE_X8Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.079     1.266    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.086ns (39.091%)  route 0.134ns (60.909%))
  Logic Levels:           0  
  Clock Path Skew:        -2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.485ns (routing 0.881ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.454ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.485     3.367    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     3.453 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.134     3.587    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[37]
    SLICE_X9Y155         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.084     1.271    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y155         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.085ns (38.288%)  route 0.137ns (61.712%))
  Logic Levels:           0  
  Clock Path Skew:        -2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.489ns (routing 0.881ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.454ns, distribution 0.620ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.489     3.371    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     3.456 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.137     3.593    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[33]
    SLICE_X9Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.074     1.261    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.084ns (33.871%)  route 0.164ns (66.129%))
  Logic Levels:           0  
  Clock Path Skew:        -2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.472ns (routing 0.881ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.454ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.472     3.354    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X0Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.438 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.164     3.602    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[8]
    SLICE_X1Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.076     1.263    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X1Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.874ns  (logic 0.152ns (8.111%)  route 1.722ns (91.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.436ns (routing 1.450ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.505     1.505    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y151        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     1.657 r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.217     1.874    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y151        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.436     5.359    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y151        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.077ns (10.000%)  route 0.693ns (90.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.624ns (routing 0.959ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.636     0.636    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y151        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.077     0.713 r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.057     0.770    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y151        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.624     3.010    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y151        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.268ns (19.032%)  route 1.140ns (80.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.853ns (routing 0.768ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.450ns, distribution 0.982ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.853     2.120    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X8Y158         FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y158         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.236 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.337     2.573    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X8Y170         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.152     2.725 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.803     3.528    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X9Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.432     5.355    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X9Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.400ns  (logic 0.268ns (19.140%)  route 1.132ns (80.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.853ns (routing 0.768ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.418ns (routing 1.450ns, distribution 0.968ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.853     2.120    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X8Y158         FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y158         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.236 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.337     2.573    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X8Y170         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.152     2.725 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.795     3.520    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/prmry_in
    SLICE_X7Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.418     5.341    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X7Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.113ns (21.294%)  route 0.418ns (78.706%))
  Logic Levels:           0  
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.839ns (routing 0.768ns, distribution 1.071ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.450ns, distribution 0.965ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.839     2.106    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.219 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.418     2.636    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.415     5.338    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.554ns  (logic 0.113ns (20.397%)  route 0.441ns (79.603%))
  Logic Levels:           0  
  Clock Path Skew:        3.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.810ns (routing 0.768ns, distribution 1.042ns)
  Clock Net Delay (Destination): 2.420ns (routing 1.450ns, distribution 0.970ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.810     2.077    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X8Y150         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.190 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.441     2.631    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.420     5.343    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.406ns  (logic 0.113ns (27.801%)  route 0.293ns (72.199%))
  Logic Levels:           0  
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.833ns (routing 0.768ns, distribution 1.065ns)
  Clock Net Delay (Destination): 2.396ns (routing 1.450ns, distribution 0.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.833     2.100    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y151         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.213 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.293     2.506    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.396     5.319    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.381ns  (logic 0.112ns (29.396%)  route 0.269ns (70.604%))
  Logic Levels:           0  
  Clock Path Skew:        3.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.815ns (routing 0.768ns, distribution 1.047ns)
  Clock Net Delay (Destination): 2.399ns (routing 1.450ns, distribution 0.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.815     2.082    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X1Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     2.194 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.269     2.463    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X0Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.399     5.322    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X0Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.343ns  (logic 0.114ns (33.243%)  route 0.229ns (66.757%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.847ns (routing 0.768ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.450ns, distribution 0.965ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.847     2.114    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.228 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.229     2.457    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.415     5.338    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.084ns (56.000%)  route 0.066ns (44.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.973ns (routing 0.418ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.959ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.973     1.124    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.208 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/Q
                         net (fo=1, routed)           0.066     1.274    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[270]
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.610     2.996    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.082ns (52.564%)  route 0.074ns (47.436%))
  Logic Levels:           0  
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.980ns (routing 0.418ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.959ns, distribution 0.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.980     1.131    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X1Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     1.213 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.074     1.287    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X0Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.603     2.989    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X0Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.083ns (56.338%)  route 0.064ns (43.662%))
  Logic Levels:           0  
  Clock Path Skew:        1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.990ns (routing 0.418ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.959ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.990     1.141    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.224 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.064     1.288    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.614     3.000    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.084ns (51.534%)  route 0.079ns (48.466%))
  Logic Levels:           0  
  Clock Path Skew:        1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.978ns (routing 0.418ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.959ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.978     1.129    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y143         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.213 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.079     1.292    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[28]
    SLICE_X5Y144         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.626     3.012    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y144         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.704%)  route 0.085ns (50.296%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.973ns (routing 0.418ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.959ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.973     1.124    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.208 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.085     1.293    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.610     2.996    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.085ns (48.851%)  route 0.089ns (51.149%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.973ns (routing 0.418ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.959ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.973     1.124    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.209 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.089     1.298    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.610     2.996    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.085ns (44.974%)  route 0.104ns (55.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.973ns (routing 0.418ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.959ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.973     1.124    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     1.209 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/Q
                         net (fo=1, routed)           0.104     1.313    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[269]
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.610     2.996    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.631%)  route 0.096ns (53.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.983ns (routing 0.418ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.959ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.983     1.134    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y151         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y151         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.218 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.096     1.314    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.597     2.983    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y149         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.083ns (43.005%)  route 0.110ns (56.995%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.981ns (routing 0.418ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.959ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.981     1.132    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.215 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/Q
                         net (fo=1, routed)           0.110     1.325    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[36]
    SLICE_X7Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.616     3.002    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.084ns (41.791%)  route 0.117ns (58.209%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.973ns (routing 0.418ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.959ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.973     1.124    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.208 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.117     1.325    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.610     2.996    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.894ns  (logic 0.116ns (12.973%)  route 0.778ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.689ns (routing 1.579ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.424ns (routing 1.450ns, distribution 0.974ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.689     5.030    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.146 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.778     5.925    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y145         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.424     5.347    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y145         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.894ns  (logic 0.116ns (12.973%)  route 0.778ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.689ns (routing 1.579ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.424ns (routing 1.450ns, distribution 0.974ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.689     5.030    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.146 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.778     5.925    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y145         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.424     5.347    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y145         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.894ns  (logic 0.116ns (12.973%)  route 0.778ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.689ns (routing 1.579ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.424ns (routing 1.450ns, distribution 0.974ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.689     5.030    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.146 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.778     5.925    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y145         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.424     5.347    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y145         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.116ns (13.425%)  route 0.748ns (86.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.689ns (routing 1.579ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.436ns (routing 1.450ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.689     5.030    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.146 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.748     5.894    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y143        FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.436     5.359    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y143        FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.116ns (13.425%)  route 0.748ns (86.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.689ns (routing 1.579ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.436ns (routing 1.450ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.689     5.030    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.146 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.748     5.894    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y143        FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.436     5.359    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y143        FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.116ns (13.425%)  route 0.748ns (86.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.689ns (routing 1.579ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.436ns (routing 1.450ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.689     5.030    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.146 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.748     5.894    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y143        FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.436     5.359    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y143        FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.116ns (13.471%)  route 0.745ns (86.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.689ns (routing 1.579ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.436ns (routing 1.450ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.689     5.030    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.146 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.745     5.891    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y143        FDCE                                         f  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.436     5.359    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y143        FDCE                                         r  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.116ns (13.471%)  route 0.745ns (86.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.689ns (routing 1.579ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.436ns (routing 1.450ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.689     5.030    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.146 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.745     5.891    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y143        FDCE                                         f  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.436     5.359    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y143        FDCE                                         r  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.116ns (13.471%)  route 0.745ns (86.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.689ns (routing 1.579ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.436ns (routing 1.450ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.689     5.030    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.146 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.745     5.891    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y143        FDCE                                         f  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.436     5.359    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y143        FDCE                                         r  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.821ns  (logic 0.116ns (14.135%)  route 0.705ns (85.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.689ns (routing 1.579ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.423ns (routing 1.450ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.689     5.030    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.146 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.705     5.851    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y149         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.423     5.346    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y149         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.083ns (44.439%)  route 0.104ns (55.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.881ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.959ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.479     3.361    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.444 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.104     3.548    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y145         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.613     2.999    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y145         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.083ns (44.439%)  route 0.104ns (55.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.881ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.959ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.479     3.361    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.444 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.104     3.548    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y145         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.613     2.999    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y145         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.083ns (44.439%)  route 0.104ns (55.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.881ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.959ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.479     3.361    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.444 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.104     3.548    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y145         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.613     2.999    main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y145         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.083ns (44.202%)  route 0.105ns (55.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.881ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.959ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.479     3.361    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.444 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.105     3.549    main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y145         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.614     3.000    main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y145         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.083ns (44.202%)  route 0.105ns (55.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.881ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.959ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.479     3.361    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.444 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.105     3.549    main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y145         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.614     3.000    main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y145         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.083ns (44.202%)  route 0.105ns (55.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.881ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.959ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.479     3.361    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.444 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.105     3.549    main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y145         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.614     3.000    main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y145         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.083ns (40.635%)  route 0.121ns (59.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.881ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.959ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.479     3.361    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.444 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.121     3.565    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y145         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.611     2.997    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y145         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.083ns (40.635%)  route 0.121ns (59.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.881ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.959ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.479     3.361    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.444 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.121     3.565    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y145         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.611     2.997    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y145         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.083ns (40.635%)  route 0.121ns (59.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.881ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.959ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.479     3.361    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.444 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.121     3.565    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y145         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.611     2.997    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y145         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.083ns (37.184%)  route 0.140ns (62.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.881ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.959ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.479     3.361    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.444 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.140     3.584    main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y145         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.627     3.013    main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y145         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.482ns  (logic 0.114ns (23.651%)  route 0.368ns (76.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.370ns (routing 1.310ns, distribution 1.060ns)
  Clock Net Delay (Destination): 2.441ns (routing 1.450ns, distribution 0.991ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.370     4.718    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X6Y143         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.832 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.368     5.200    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X8Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.441     5.364    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X8Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.116ns (23.482%)  route 0.378ns (76.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.340ns (routing 1.310ns, distribution 1.030ns)
  Clock Net Delay (Destination): 2.410ns (routing 1.450ns, distribution 0.960ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.340     4.688    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y139         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.804 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.378     5.182    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X0Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.410     5.333    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X0Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.441ns  (logic 0.113ns (25.624%)  route 0.328ns (74.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.325ns
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.372ns (routing 1.310ns, distribution 1.062ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.450ns, distribution 0.952ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.372     4.720    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.833 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.328     5.161    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X3Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.402     5.325    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X3Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.426ns  (logic 0.112ns (26.291%)  route 0.314ns (73.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.372ns (routing 1.310ns, distribution 1.062ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.450ns, distribution 0.964ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.372     4.720    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.832 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.314     5.146    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X1Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.414     5.337    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X1Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.438ns  (logic 0.114ns (26.000%)  route 0.324ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.351ns (routing 1.310ns, distribution 1.041ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.450ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.351     4.699    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.813 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.324     5.137    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X0Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.407     5.330    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X0Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.404ns  (logic 0.114ns (28.223%)  route 0.290ns (71.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    4.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.381ns (routing 1.310ns, distribution 1.071ns)
  Clock Net Delay (Destination): 2.437ns (routing 1.450ns, distribution 0.987ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.381     4.729    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X10Y141        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.843 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.290     5.133    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X10Y142        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.437     5.360    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X10Y142        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.351ns  (logic 0.114ns (32.479%)  route 0.237ns (67.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.366ns (routing 1.310ns, distribution 1.056ns)
  Clock Net Delay (Destination): 2.437ns (routing 1.450ns, distribution 0.987ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.366     4.714    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.828 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.237     5.065    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X10Y142        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.437     5.360    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X10Y142        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.083ns (56.463%)  route 0.064ns (43.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.299ns (routing 0.730ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.959ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.299     3.184    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.267 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.064     3.331    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X10Y142        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.626     3.012    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X10Y142        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.086ns (58.503%)  route 0.061ns (41.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.302ns (routing 0.730ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.959ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.302     3.187    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X10Y140        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.273 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/Q
                         net (fo=1, routed)           0.061     3.334    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[55]
    SLICE_X9Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.625     3.011    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.082ns (52.564%)  route 0.074ns (47.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.296ns (routing 0.730ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.959ns, distribution 0.676ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.296     3.181    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.263 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.074     3.337    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[24]
    SLICE_X8Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.635     3.021    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.083ns (52.532%)  route 0.075ns (47.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.296ns (routing 0.730ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.959ns, distribution 0.676ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.296     3.181    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.264 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.075     3.339    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[31]
    SLICE_X8Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.635     3.021    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.082ns (50.000%)  route 0.082ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.300ns (routing 0.730ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.959ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.300     3.185    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.267 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.082     3.349    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[28]
    SLICE_X8Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.630     3.016    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.297ns (routing 0.730ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.959ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.297     3.182    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.266 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.090     3.356    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[30]
    SLICE_X7Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.616     3.002    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.082ns (46.857%)  route 0.093ns (53.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.296ns (routing 0.730ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.959ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.296     3.181    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     3.263 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.093     3.356    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[26]
    SLICE_X7Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.616     3.002    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.704%)  route 0.085ns (50.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.302ns (routing 0.730ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.959ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.302     3.187    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X10Y140        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.271 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.085     3.356    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[38]
    SLICE_X10Y140        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.622     3.008    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X10Y140        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.082ns (46.328%)  route 0.095ns (53.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.297ns (routing 0.730ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.959ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.297     3.182    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X2Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.264 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.095     3.359    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X3Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.604     2.990    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X3Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.083ns (44.590%)  route 0.103ns (55.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.291ns (routing 0.730ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.959ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.291     3.176    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.259 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.103     3.362    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X0Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.608     2.994    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X0Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.681ns  (logic 0.152ns (9.043%)  route 1.529ns (90.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.148ns (routing 1.204ns, distribution 0.944ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.505     1.505    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y151        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.152     1.657 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.024     1.681    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y151        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.148     5.076    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y151        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.043ns (6.268%)  route 0.643ns (93.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.427ns (routing 0.796ns, distribution 0.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.636     0.636    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y151        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.043     0.679 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.007     0.686    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y151        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.427     2.817    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y151        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.305ns  (logic 0.268ns (20.538%)  route 1.037ns (79.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.853ns (routing 0.768ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.125ns (routing 1.204ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.853     2.120    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X8Y158         FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y158         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.236 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.337     2.573    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X8Y170         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.152     2.725 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.700     3.424    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X9Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.125     5.053    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk2
    SLICE_X9Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.159ns (30.515%)  route 0.362ns (69.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.993ns (routing 0.418ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.796ns, distribution 0.615ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        0.993     1.144    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X8Y158         FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y158         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.227 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.125     1.352    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X8Y170         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.076     1.428 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.237     1.665    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X9Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.411     2.801    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk2
    SLICE_X9Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             8 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.265ns (33.004%)  route 0.538ns (66.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.641ns (routing 1.579ns, distribution 1.062ns)
  Clock Net Delay (Destination): 2.139ns (routing 1.204ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.641     4.982    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/aclk1
    SLICE_X6Y153         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.096 f  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.209     5.305    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X6Y148         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     5.456 r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=3, routed)           0.329     5.785    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X7Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.139     5.067    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk2
    SLICE_X7Y148         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.582ns  (logic 0.116ns (19.937%)  route 0.466ns (80.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.720ns (routing 1.579ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.130ns (routing 1.204ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.720     5.061    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y146         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.177 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.466     5.642    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y143         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.130     5.058    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y143         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.465ns  (logic 0.114ns (24.516%)  route 0.351ns (75.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.668ns (routing 1.579ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.117ns (routing 1.204ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.668     5.009    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X0Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.123 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.351     5.474    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X1Y143         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.117     5.045    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X1Y143         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.447ns  (logic 0.116ns (25.932%)  route 0.331ns (74.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.673ns (routing 1.579ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.131ns (routing 1.204ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.673     5.014    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y143         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.130 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.331     5.462    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.131     5.059    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.408ns  (logic 0.113ns (27.696%)  route 0.295ns (72.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    5.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.694ns (routing 1.579ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.139ns (routing 1.204ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.694     5.035    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X10Y145        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.148 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.295     5.443    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X10Y148        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.139     5.067    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X10Y148        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.391ns  (logic 0.115ns (29.412%)  route 0.276ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.702ns (routing 1.579ns, distribution 1.123ns)
  Clock Net Delay (Destination): 2.141ns (routing 1.204ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.702     5.043    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.158 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.276     5.434    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X8Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.141     5.069    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X8Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.391ns  (logic 0.113ns (28.886%)  route 0.278ns (71.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.681ns (routing 1.579ns, distribution 1.102ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.204ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.681     5.022    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y143         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.135 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.278     5.414    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.128     5.056    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.374ns  (logic 0.113ns (30.214%)  route 0.261ns (69.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns
    Source Clock Delay      (SCD):    5.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.675ns (routing 1.579ns, distribution 1.096ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.204ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.675     5.016    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X1Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.129 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.261     5.390    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X2Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.129     5.057    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X2Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.085ns (56.291%)  route 0.066ns (43.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.482ns (routing 0.881ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.796ns, distribution 0.635ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.482     3.364    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     3.449 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/Q
                         net (fo=1, routed)           0.066     3.515    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[43]
    SLICE_X9Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.431     2.821    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.082ns (51.899%)  route 0.076ns (48.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.477ns (routing 0.881ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.796ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.477     3.359    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X1Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.441 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.076     3.517    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X2Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.421     2.811    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X2Y142         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.085ns (54.839%)  route 0.070ns (45.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.482ns (routing 0.881ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.796ns, distribution 0.635ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.482     3.364    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     3.449 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/Q
                         net (fo=1, routed)           0.070     3.519    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[53]
    SLICE_X9Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.431     2.821    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.704%)  route 0.085ns (50.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.474ns (routing 0.881ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.796ns, distribution 0.615ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.474     3.356    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y138         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.440 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.085     3.525    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[24]
    SLICE_X1Y138         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.411     2.801    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X1Y138         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.083ns (51.235%)  route 0.079ns (48.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.482ns (routing 0.881ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.796ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.482     3.364    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.447 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.079     3.526    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[31]
    SLICE_X5Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.423     2.813    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.083ns (50.920%)  route 0.080ns (49.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.481ns (routing 0.881ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.796ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.481     3.363    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.446 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.080     3.526    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[29]
    SLICE_X7Y135         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.423     2.813    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y135         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.084ns (51.852%)  route 0.078ns (48.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.482ns (routing 0.881ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.796ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.482     3.364    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     3.448 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/Q
                         net (fo=1, routed)           0.078     3.526    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[48]
    SLICE_X9Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.426     2.816    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.654%)  route 0.085ns (50.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.476ns (routing 0.881ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.796ns, distribution 0.623ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.476     3.358    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y143         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.442 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.085     3.527    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.419     2.809    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y141         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.084ns (51.534%)  route 0.079ns (48.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.487ns (routing 0.881ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.796ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.487     3.369    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y140         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.453 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.079     3.532    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[32]
    SLICE_X9Y137         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.433     2.823    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y137         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.082ns (48.810%)  route 0.086ns (51.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.484ns (routing 0.881ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.796ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.484     3.366    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X10Y145        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.448 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.086     3.534    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X10Y148        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.424     2.814    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X10Y148        FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.817ns  (logic 0.113ns (13.830%)  route 0.704ns (86.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.310ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.204ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.358     4.706    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.819 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.704     5.523    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y142         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.129     5.057    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y142         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.817ns  (logic 0.113ns (13.830%)  route 0.704ns (86.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.310ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.204ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.358     4.706    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.819 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.704     5.523    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y142         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.129     5.057    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y142         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.817ns  (logic 0.113ns (13.830%)  route 0.704ns (86.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.310ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.204ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.358     4.706    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.819 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.704     5.523    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y142         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.129     5.057    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y142         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.802ns  (logic 0.113ns (14.089%)  route 0.689ns (85.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.310ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.204ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.358     4.706    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.819 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.689     5.508    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y142         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.120     5.048    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y142         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.802ns  (logic 0.113ns (14.089%)  route 0.689ns (85.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.310ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.204ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.358     4.706    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.819 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.689     5.508    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y142         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.120     5.048    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y142         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.802ns  (logic 0.113ns (14.089%)  route 0.689ns (85.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.310ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.204ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.358     4.706    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.819 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.689     5.508    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y142         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.120     5.048    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y142         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.587ns  (logic 0.113ns (19.264%)  route 0.474ns (80.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.310ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.146ns (routing 1.204ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.358     4.706    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.819 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.474     5.292    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.146     5.074    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.587ns  (logic 0.113ns (19.264%)  route 0.474ns (80.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.310ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.146ns (routing 1.204ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.358     4.706    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.819 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.474     5.292    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.146     5.074    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.587ns  (logic 0.113ns (19.264%)  route 0.474ns (80.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.310ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.146ns (routing 1.204ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.358     4.706    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.819 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.474     5.292    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.146     5.074    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.113ns (21.748%)  route 0.407ns (78.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.310ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.139ns (routing 1.204ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.358     4.706    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.819 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.407     5.225    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.139     5.067    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.084ns (48.578%)  route 0.089ns (51.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.294ns (routing 0.730ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.796ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.294     3.179    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.263 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.089     3.351    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.422     2.812    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.084ns (48.578%)  route 0.089ns (51.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.294ns (routing 0.730ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.796ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.294     3.179    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.263 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.089     3.351    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.422     2.812    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.084ns (48.578%)  route 0.089ns (51.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.294ns (routing 0.730ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.796ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.294     3.179    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.263 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.089     3.351    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.422     2.812    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.084ns (39.214%)  route 0.130ns (60.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.294ns (routing 0.730ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.796ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.294     3.179    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.263 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.130     3.393    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.410     2.800    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.084ns (39.214%)  route 0.130ns (60.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.294ns (routing 0.730ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.796ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.294     3.179    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.263 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.130     3.393    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.410     2.800    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.084ns (39.214%)  route 0.130ns (60.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.294ns (routing 0.730ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.796ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.294     3.179    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.263 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.130     3.393    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.410     2.800    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.084ns (38.041%)  route 0.137ns (61.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.294ns (routing 0.730ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.796ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.294     3.179    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.263 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.137     3.399    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.424     2.814    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.084ns (38.041%)  route 0.137ns (61.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.294ns (routing 0.730ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.796ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.294     3.179    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.263 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.137     3.399    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.424     2.814    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.084ns (38.041%)  route 0.137ns (61.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.294ns (routing 0.730ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.796ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.294     3.179    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.263 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.137     3.399    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.424     2.814    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.084ns (34.737%)  route 0.158ns (65.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.294ns (routing 0.730ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.796ns, distribution 0.632ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.294     3.179    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.263 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.158     3.420    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y143         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.428     2.818    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y143         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.563ns  (logic 3.314ns (72.625%)  route 1.249ns (27.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.709ns (routing 1.579ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.709     5.050    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y128        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.164 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/Q
                         net (fo=1, routed)           1.249     6.413    RHD_SCLK_OBUF
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.200     9.613 r  RHD_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.613    RHD_SCLK
    F10                                                               r  RHD_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.257ns  (logic 3.315ns (77.874%)  route 0.942ns (22.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.711ns (routing 1.579ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.711     5.052    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y126        FDSE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.168 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/Q
                         net (fo=1, routed)           0.942     6.110    RHD_CS_OBUF
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.199     9.310 r  RHD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     9.310    RHD_CS
    G11                                                               r  RHD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.152ns  (logic 3.305ns (79.611%)  route 0.846ns (20.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.736ns (routing 1.579ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.341 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.736     5.077    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X8Y123         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.189 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/Q
                         net (fo=2, routed)           0.846     6.035    RHD_MOSI_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.193     9.228 r  RHD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     9.228    RHD_MOSI
    J11                                                               r  RHD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.803ns (84.723%)  route 0.325ns (15.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.500ns (routing 0.881ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.500     3.382    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X8Y123         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     3.464 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/Q
                         net (fo=2, routed)           0.325     3.789    RHD_MOSI_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.721     5.510 r  RHD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     5.510    RHD_MOSI
    J11                                                               r  RHD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.810ns (83.144%)  route 0.367ns (16.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.495ns (routing 0.881ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.495     3.377    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y126        FDSE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.460 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/Q
                         net (fo=1, routed)           0.367     3.827    RHD_CS_OBUF
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.727     5.554 r  RHD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     5.554    RHD_CS
    G11                                                               r  RHD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.811ns (79.496%)  route 0.467ns (20.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.493ns (routing 0.881ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.859    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.882 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.493     3.375    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y128        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.458 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/Q
                         net (fo=1, routed)           0.467     3.925    RHD_SCLK_OBUF
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.728     5.652 r  RHD_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.652    RHD_SCLK
    F10                                                               r  RHD_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.461ns  (logic 3.318ns (74.379%)  route 1.143ns (25.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.368ns (routing 1.310ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.368     4.716    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X6Y136         FDSE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.830 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/Q
                         net (fo=1, routed)           1.143     5.973    RHS_CS_OBUF
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.204     9.177 r  RHS_CS_OBUF_inst/O
                         net (fo=0)                   0.000     9.177    RHS_CS
    A10                                                               r  RHS_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.378ns  (logic 3.309ns (75.581%)  route 1.069ns (24.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.391ns (routing 1.310ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.391     4.739    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X9Y135         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.853 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/Q
                         net (fo=1, routed)           1.069     5.922    RHS_MOSI2_OBUF
    E12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.195     9.117 r  RHS_MOSI2_OBUF_inst/O
                         net (fo=0)                   0.000     9.117    RHS_MOSI2
    E12                                                               r  RHS_MOSI2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.405ns  (logic 3.313ns (75.207%)  route 1.092ns (24.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.362ns (routing 1.310ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.362     4.710    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X10Y146        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.823 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/Q
                         net (fo=1, routed)           1.092     5.915    RHS_SCLK_OBUF
    A12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.200     9.115 r  RHS_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.115    RHS_SCLK
    A12                                                               r  RHS_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.125ns  (logic 3.312ns (80.291%)  route 0.813ns (19.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.391ns (routing 1.310ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.785     2.052    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.949 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     2.304    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.348 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.391     4.739    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X9Y135         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.853 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/Q
                         net (fo=1, routed)           0.813     5.666    RHS_MOSI1_OBUF
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.198     8.864 r  RHS_MOSI1_OBUF_inst/O
                         net (fo=0)                   0.000     8.864    RHS_MOSI1
    G10                                                               r  RHS_MOSI1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.810ns (86.685%)  route 0.278ns (13.315%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.308ns (routing 0.730ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.308     3.193    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X9Y135         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.277 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/Q
                         net (fo=1, routed)           0.278     3.555    RHS_MOSI1_OBUF
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.726     5.281 r  RHS_MOSI1_OBUF_inst/O
                         net (fo=0)                   0.000     5.281    RHS_MOSI1
    G10                                                               r  RHS_MOSI1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.816ns (82.735%)  route 0.379ns (17.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.300ns (routing 0.730ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.300     3.185    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X6Y136         FDSE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.269 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/Q
                         net (fo=1, routed)           0.379     3.648    RHS_CS_OBUF
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.732     5.380 r  RHS_CS_OBUF_inst/O
                         net (fo=0)                   0.000     5.380    RHS_CS
    A10                                                               r  RHS_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.807ns (81.468%)  route 0.411ns (18.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.308ns (routing 0.730ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.308     3.193    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X9Y135         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.277 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/Q
                         net (fo=1, routed)           0.411     3.688    RHS_MOSI2_OBUF
    E12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.723     5.411 r  RHS_MOSI2_OBUF_inst/O
                         net (fo=0)                   0.000     5.411    RHS_MOSI2
    E12                                                               r  RHS_MOSI2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.810ns (81.162%)  route 0.420ns (18.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.298ns (routing 0.730ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        0.963     1.114    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.680 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.862    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.885 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.298     3.183    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X10Y146        FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.265 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/Q
                         net (fo=1, routed)           0.420     3.685    RHS_SCLK_OBUF
    A12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.728     5.413 r  RHS_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.413    RHS_SCLK
    A12                                                               r  RHS_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.984ns  (logic 0.189ns (9.527%)  route 1.795ns (90.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.689ns (routing 0.702ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.447     1.447    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/locked
    SLICE_X12Y172        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.189     1.636 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_i_1/O
                         net (fo=1, routed)           0.348     1.984    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg_0
    SLICE_X13Y172        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.689     1.905    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X13Y172        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.571ns  (logic 0.151ns (9.614%)  route 1.420ns (90.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.689ns (routing 0.702ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.324     1.324    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/locked
    SLICE_X13Y172        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.151     1.475 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.096     1.571    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X13Y172        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.689     1.905    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y172        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.476ns  (logic 0.140ns (9.485%)  route 1.336ns (90.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.726ns (routing 0.702ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.145     1.145    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X21Y198        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     1.205 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2/O
                         net (fo=1, routed)           0.095     1.300    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2_n_0
    SLICE_X21Y198        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.080     1.380 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.096     1.476    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_state[0]
    SLICE_X21Y198        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.726     1.942    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X21Y198        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.441ns  (logic 0.185ns (12.839%)  route 1.256ns (87.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.746ns (routing 0.702ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.160     1.160    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X21Y197        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.185     1.345 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_i_1/O
                         net (fo=1, routed)           0.096     1.441    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_srdy
    SLICE_X21Y197        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.746     1.962    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X21Y197        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.090ns (15.188%)  route 0.503ns (84.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.164ns (routing 0.454ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.474     0.474    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X21Y197        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.090     0.564 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_i_1/O
                         net (fo=1, routed)           0.029     0.593    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_srdy
    SLICE_X21Y197        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.164     1.351    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X21Y197        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.058ns (9.562%)  route 0.549ns (90.438%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.148ns (routing 0.454ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.474     0.474    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X21Y198        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.021     0.495 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2/O
                         net (fo=1, routed)           0.046     0.541    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2_n_0
    SLICE_X21Y198        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     0.578 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.029     0.607    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_state[0]
    SLICE_X21Y198        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.148     1.335    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X21Y198        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.077ns (12.433%)  route 0.542ns (87.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.121ns (routing 0.454ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.513     0.513    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/locked
    SLICE_X13Y172        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.077     0.590 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.029     0.619    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X13Y172        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.121     1.308    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y172        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.054ns (7.338%)  route 0.682ns (92.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.120ns (routing 0.454ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.567     0.567    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/locked
    SLICE_X12Y172        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.054     0.621 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_i_1/O
                         net (fo=1, routed)           0.115     0.736    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg_0
    SLICE_X13Y172        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.120     1.307    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X13Y172        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay          2305 Endpoints
Min Delay          2305 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RHD_MISO2_L_N
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.213ns  (logic 0.817ns (15.662%)  route 4.397ns (84.338%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        5.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.389ns (routing 1.450ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  RHD_MISO2_L_N (IN)
                         net (fo=0)                   0.100     0.100    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/IB
    HPIOBDIFFINBUF_X0Y86 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.631     0.731 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.152     4.932    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_L
    SLICE_X10Y103        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     5.118 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2[12]_i_1/O
                         net (fo=1, routed)           0.095     5.213    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2[12]
    SLICE_X10Y103        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.389     5.312    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y103        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[12]/C

Slack:                    inf
  Source:                 RHD_MISO2_L_N
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.206ns  (logic 0.780ns (14.974%)  route 4.426ns (85.026%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        5.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.396ns (routing 1.450ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  RHD_MISO2_L_N (IN)
                         net (fo=0)                   0.100     0.100    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/IB
    HPIOBDIFFINBUF_X0Y86 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.631     0.731 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.181     4.962    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_L
    SLICE_X8Y104         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.149     5.111 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2[18]_i_1/O
                         net (fo=1, routed)           0.095     5.206    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2[18]
    SLICE_X8Y104         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.396     5.319    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X8Y104         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[18]/C

Slack:                    inf
  Source:                 RHD_MISO2_L_N
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.199ns  (logic 0.817ns (15.706%)  route 4.382ns (84.294%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        5.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.395ns (routing 1.450ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  RHD_MISO2_L_N (IN)
                         net (fo=0)                   0.100     0.100    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/IB
    HPIOBDIFFINBUF_X0Y86 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.631     0.731 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.137     4.918    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_L
    SLICE_X8Y103         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     5.104 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2[21]_i_1/O
                         net (fo=1, routed)           0.095     5.199    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2[21]
    SLICE_X8Y103         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.395     5.318    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X8Y103         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[21]/C

Slack:                    inf
  Source:                 RHD_MISO2_L_N
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.138ns  (logic 0.817ns (15.891%)  route 4.322ns (84.109%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        5.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.389ns (routing 1.450ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  RHD_MISO2_L_N (IN)
                         net (fo=0)                   0.100     0.100    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/IB
    HPIOBDIFFINBUF_X0Y86 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.631     0.731 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_L/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.092     4.872    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_L
    SLICE_X10Y103        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.186     5.058 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2[13]_i_1/O
                         net (fo=1, routed)           0.080     5.138    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2[13]
    SLICE_X10Y103        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.389     5.312    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y103        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_L2_reg[13]/C

Slack:                    inf
  Source:                 RHD_MISO2_K_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 0.899ns (17.610%)  route 4.208ns (82.390%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        5.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.431ns (routing 1.450ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  RHD_MISO2_K_P (IN)
                         net (fo=0)                   0.100     0.100    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_K/I
    HPIOBDIFFINBUF_X0Y81 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.678     0.778 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_K/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.828    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_K/OUT
    B4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.828 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_K/IBUFCTRL_INST/O
                         net (fo=72, routed)          3.989     4.817    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_K
    SLICE_X15Y105        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.221     5.038 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2[20]_i_1/O
                         net (fo=1, routed)           0.069     5.107    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2[20]
    SLICE_X15Y105        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.431     5.354    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y105        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2_reg[20]/C

Slack:                    inf
  Source:                 RHD_MISO1_K_N
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.076ns  (logic 1.009ns (19.867%)  route 4.068ns (80.133%))
  Logic Levels:           4  (DIFFINBUF=1 IBUFCTRL=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.378ns (routing 1.450ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  RHD_MISO1_K_N (IN)
                         net (fo=0)                   0.100     0.100    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/IB
    HPIOBDIFFINBUF_X0Y80 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.664     0.764 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.814    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/OUT
    B3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.814 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/IBUFCTRL_INST/O
                         net (fo=24, routed)          2.692     3.506    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_K
    SLICE_X14Y101        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     3.665 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[59]_i_2/O
                         net (fo=15, routed)          1.131     4.795    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[59]_i_2_n_0
    SLICE_X7Y106         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.186     4.981 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[47]_i_1/O
                         net (fo=1, routed)           0.095     5.076    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[47]
    SLICE_X7Y106         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.378     5.301    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X7Y106         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[47]/C

Slack:                    inf
  Source:                 RHD_MISO2_K_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.055ns  (logic 0.867ns (17.160%)  route 4.187ns (82.840%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        5.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.435ns (routing 1.450ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  RHD_MISO2_K_P (IN)
                         net (fo=0)                   0.100     0.100    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_K/I
    HPIOBDIFFINBUF_X0Y81 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.678     0.778 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_K/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.828    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_K/OUT
    B4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.828 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_K/IBUFCTRL_INST/O
                         net (fo=72, routed)          3.957     4.786    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_K
    SLICE_X13Y108        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     4.975 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2[26]_i_1/O
                         net (fo=1, routed)           0.080     5.055    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2[26]
    SLICE_X13Y108        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.435     5.358    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X13Y108        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2_reg[26]/C

Slack:                    inf
  Source:                 RHD_MISO1_K_N
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.049ns  (logic 1.043ns (20.647%)  route 4.007ns (79.353%))
  Logic Levels:           4  (DIFFINBUF=1 IBUFCTRL=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.387ns (routing 1.450ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  RHD_MISO1_K_N (IN)
                         net (fo=0)                   0.100     0.100    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/IB
    HPIOBDIFFINBUF_X0Y80 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.664     0.764 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.814    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/OUT
    B3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.814 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/IBUFCTRL_INST/O
                         net (fo=24, routed)          2.692     3.506    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_K
    SLICE_X14Y101        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     3.665 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[59]_i_2/O
                         net (fo=15, routed)          1.069     4.733    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[59]_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     4.953 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[59]_i_1/O
                         net (fo=1, routed)           0.096     5.049    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[59]
    SLICE_X5Y110         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.387     5.310    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X5Y110         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[59]/C

Slack:                    inf
  Source:                 RHD_MISO2_K_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 0.902ns (17.881%)  route 4.144ns (82.119%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT4=1)
  Clock Path Skew:        5.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.432ns (routing 1.450ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  RHD_MISO2_K_P (IN)
                         net (fo=0)                   0.100     0.100    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_K/I
    HPIOBDIFFINBUF_X0Y81 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.678     0.778 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_K/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.828    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_K/OUT
    B4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.828 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_K/IBUFCTRL_INST/O
                         net (fo=72, routed)          3.927     4.756    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_K
    SLICE_X14Y109        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     4.980 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2[10]_i_1/O
                         net (fo=1, routed)           0.067     5.047    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2[10]
    SLICE_X14Y109        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.432     5.355    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X14Y109        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K2_reg[10]/C

Slack:                    inf
  Source:                 RHD_MISO1_K_N
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 1.051ns (20.816%)  route 3.996ns (79.184%))
  Logic Levels:           4  (DIFFINBUF=1 IBUFCTRL=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.379ns (routing 1.450ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  RHD_MISO1_K_N (IN)
                         net (fo=0)                   0.100     0.100    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/IB
    HPIOBDIFFINBUF_X0Y80 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.664     0.764 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.814    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/OUT
    B3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.814 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_K/IBUFCTRL_INST/O
                         net (fo=24, routed)          2.692     3.506    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_K
    SLICE_X14Y101        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     3.665 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[59]_i_2/O
                         net (fo=15, routed)          1.074     4.739    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[59]_i_2_n_0
    SLICE_X7Y108         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     4.967 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[55]_i_1/O
                         net (fo=1, routed)           0.080     5.047    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1[55]
    SLICE_X7Y108         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.884    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.923 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        2.379     5.302    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X7Y108         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_K1_reg[55]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.021ns (2.661%)  route 0.768ns (97.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.618ns (routing 0.959ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.744     0.744    main_i/proc_sys_reset_rhd/U0/EXT_LPF/dcm_locked
    SLICE_X10Y151        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.021     0.765 r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.024     0.789    main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int0__0
    SLICE_X10Y151        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.618     3.004    main_i/proc_sys_reset_rhd/U0/EXT_LPF/slowest_sync_clk
    SLICE_X10Y151        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.299ns (24.970%)  route 0.897ns (75.030%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        2.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.603ns (routing 0.959ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.759     1.156    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X11Y99         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     1.177 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[15]_i_1/O
                         net (fo=1, routed)           0.019     1.196    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[15]
    SLICE_X11Y99         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.603     2.989    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y99         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[15]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.302ns (25.156%)  route 0.897ns (74.844%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT4=1)
  Clock Path Skew:        2.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.607ns (routing 0.959ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.771     1.168    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X12Y100        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.024     1.192 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[9]_i_1/O
                         net (fo=1, routed)           0.007     1.199    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[9]
    SLICE_X12Y100        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.607     2.993    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y100        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[9]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.331ns (27.207%)  route 0.885ns (72.793%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT4=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.604ns (routing 0.959ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.759     1.155    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X11Y101        LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.053     1.208 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[7]_i_1/O
                         net (fo=1, routed)           0.007     1.215    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[7]
    SLICE_X11Y101        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.604     2.990    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y101        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[7]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.303ns (24.764%)  route 0.919ns (75.236%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT4=1)
  Clock Path Skew:        2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.608ns (routing 0.959ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.791     1.188    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X12Y102        LUT4 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.025     1.213 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[11]_i_1/O
                         net (fo=1, routed)           0.009     1.222    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[11]
    SLICE_X12Y102        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.608     2.994    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y102        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[11]/C

Slack:                    inf
  Source:                 RHD_MISO2_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.336ns (27.439%)  route 0.887ns (72.561%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT4=1)
  Clock Path Skew:        3.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.622ns (routing 0.959ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  RHD_MISO2_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/I
    HPIOBDIFFINBUF_X0Y51 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.279     0.358 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.398    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/OUT
    R8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.398 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_M/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.759     1.157    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_M
    SLICE_X13Y99         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.057     1.214 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2[9]_i_1/O
                         net (fo=1, routed)           0.009     1.223    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2[9]
    SLICE_X13Y99         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.622     3.008    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X13Y99         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M2_reg[9]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.316ns (25.682%)  route 0.913ns (74.318%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT4=1)
  Clock Path Skew:        2.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.607ns (routing 0.959ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.771     1.168    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X12Y100        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.038     1.206 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[8]_i_1/O
                         net (fo=1, routed)           0.023     1.229    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[8]
    SLICE_X12Y100        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.607     2.993    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y100        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[8]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.315ns (25.210%)  route 0.933ns (74.790%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT4=1)
  Clock Path Skew:        2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.608ns (routing 0.959ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.791     1.188    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X12Y102        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     1.225 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[10]_i_1/O
                         net (fo=1, routed)           0.023     1.248    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[10]
    SLICE_X12Y102        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.608     2.994    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y102        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[10]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.355ns (28.255%)  route 0.900ns (71.745%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        2.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.600ns (routing 0.959ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.763     1.160    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X11Y100        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.077     1.237 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[16]_i_1/O
                         net (fo=1, routed)           0.018     1.255    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[16]
    SLICE_X11Y100        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.600     2.986    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y100        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[16]/C

Slack:                    inf
  Source:                 RHD_MISO1_M_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.355ns (28.253%)  route 0.901ns (71.747%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        2.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.599ns (routing 0.959ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  RHD_MISO1_M_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/I
    HPIOBDIFFINBUF_X0Y50 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.278     0.357 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/OUT
    U8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_M/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.764     1.160    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_M
    SLICE_X11Y99         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.077     1.237 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[14]_i_1/O
                         net (fo=1, routed)           0.018     1.255    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1[14]
    SLICE_X11Y99         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.360    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.599     2.985    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y99         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_M1_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.137ns  (logic 0.224ns (10.484%)  route 1.913ns (89.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 2.159ns (routing 1.204ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.846     1.846    main_i/proc_sys_reset_rhs/U0/EXT_LPF/dcm_locked
    SLICE_X11Y148        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.070 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.067     2.137    main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0__0
    SLICE_X11Y148        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.622     1.838    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.577 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.889    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.928 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         2.159     5.087    main_i/proc_sys_reset_rhs/U0/EXT_LPF/slowest_sync_clk
    SLICE_X11Y148        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.104ns (12.822%)  route 0.707ns (87.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.436ns (routing 0.796ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.690     0.690    main_i/proc_sys_reset_rhs/U0/EXT_LPF/dcm_locked
    SLICE_X11Y148        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.104     0.794 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.017     0.811    main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0__0
    SLICE_X11Y148        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.048     1.235    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.156 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.364    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.390 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=732, routed)         1.436     2.826    main_i/proc_sys_reset_rhs/U0/EXT_LPF/slowest_sync_clk
    SLICE_X11Y148        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/C





