# SETTINGS ../simusched tareas.tsk 3 1 2 SchedRR 3 1 3 6
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
UNBLOCK 4 1
CPU 4 0 0
CPU 4 3 1
CPU 4 2 2
BLOCK 5 0
# CONTEXT CPU 0 5
# CONTEXT CPU 1 5
# CONTEXT CPU 2 5
UNBLOCK 6 0
CPU 6 4 0
CPU 6 5 1
CPU 6 6 2
# CONTEXT CPU 0 7
CPU 7 5 1
CPU 7 6 2
CPU 8 7 0
# CONTEXT CPU 1 8
CPU 8 6 2
CPU 9 7 0
CPU 9 8 1
CPU 9 6 2
CPU 10 7 0
CPU 10 8 1
# CONTEXT CPU 2 10
BLOCK 11 7
BLOCK 11 8
# CONTEXT CPU 0 11
# CONTEXT CPU 1 11
CPU 11 9 2
UNBLOCK 12 7
UNBLOCK 12 8
CPU 12 10 0
CPU 12 11 1
CPU 12 9 2
BLOCK 13 10
# CONTEXT CPU 0 13
# CONTEXT CPU 1 13
CPU 13 9 2
UNBLOCK 14 10
CPU 14 12 0
CPU 14 13 1
CPU 14 9 2
CPU 15 12 0
CPU 15 13 1
# CONTEXT CPU 2 15
BLOCK 16 12
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 14 2
BLOCK 17 14
UNBLOCK 17 12
# CONTEXT CPU 0 17
CPU 17 3 1
# CONTEXT CPU 2 17
BLOCK 18 3
UNBLOCK 18 14
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
CPU 18 2 2
UNBLOCK 19 3
CPU 19 1 0
# CONTEXT CPU 1 19
CPU 19 2 2
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
CPU 20 2 2
CPU 21 4 0
CPU 21 0 1
CPU 21 2 2
BLOCK 22 2
CPU 22 4 0
CPU 22 0 1
# CONTEXT CPU 2 22
UNBLOCK 23 2
CPU 23 4 0
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
CPU 24 4 0
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
BLOCK 25 4
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
CPU 25 5 2
UNBLOCK 26 4
CPU 26 7 0
CPU 26 6 1
# CONTEXT CPU 2 26
BLOCK 27 6
# CONTEXT CPU 0 27
# CONTEXT CPU 1 27
# CONTEXT CPU 2 27
UNBLOCK 28 6
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
CPU 29 8 2
CPU 30 11 0
CPU 30 10 1
CPU 30 8 2
BLOCK 31 8
CPU 31 11 0
CPU 31 10 1
# CONTEXT CPU 2 31
BLOCK 32 11
UNBLOCK 32 8
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
CPU 32 9 2
BLOCK 33 9
UNBLOCK 33 11
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
UNBLOCK 34 9
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
CPU 34 14 2
BLOCK 35 14
CPU 35 13 0
CPU 35 12 1
# CONTEXT CPU 2 35
BLOCK 36 13
UNBLOCK 36 14
# CONTEXT CPU 0 36
CPU 36 12 1
# CONTEXT CPU 2 36
UNBLOCK 37 13
CPU 37 1 0
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
CPU 38 1 0
# CONTEXT CPU 1 38
CPU 38 3 2
CPU 39 1 0
# CONTEXT CPU 1 39
CPU 39 3 2
# CONTEXT CPU 0 40
CPU 40 2 1
CPU 40 3 2
EXIT 41 2 1
# CONTEXT CPU 0 41
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
CPU 42 5 2
CPU 43 0 0
# CONTEXT CPU 1 43
CPU 43 5 2
CPU 44 0 0
CPU 44 4 1
CPU 44 5 2
CPU 45 0 0
CPU 45 4 1
CPU 45 5 2
EXIT 46 0 0
BLOCK 46 5
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
UNBLOCK 47 5
CPU 47 7 0
CPU 47 6 1
CPU 47 8 2
CPU 48 7 0
CPU 48 6 1
# CONTEXT CPU 2 48
CPU 49 7 0
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
CPU 50 7 0
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51 10 2
BLOCK 52 10
# CONTEXT CPU 0 52
CPU 52 11 1
# CONTEXT CPU 2 52
BLOCK 53 11
UNBLOCK 53 10
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
CPU 53 14 2
BLOCK 54 14
UNBLOCK 54 11
CPU 54 9 0
# CONTEXT CPU 1 54
# CONTEXT CPU 2 54
UNBLOCK 55 14
CPU 55 9 0
# CONTEXT CPU 1 55
# CONTEXT CPU 2 55
BLOCK 56 9
# CONTEXT CPU 0 56
CPU 56 13 1
# CONTEXT CPU 2 56
UNBLOCK 57 9
CPU 57 1 0
CPU 57 13 1
CPU 57 12 2
BLOCK 58 13
BLOCK 58 12
CPU 58 1 0
# CONTEXT CPU 1 58
# CONTEXT CPU 2 58
UNBLOCK 59 12
UNBLOCK 59 13
CPU 59 1 0
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
EXIT 60 1 0
# CONTEXT CPU 0 60
# CONTEXT CPU 1 60
# CONTEXT CPU 2 60
# CONTEXT CPU 0 61
CPU 61 3 1
CPU 61 4 2
# CONTEXT CPU 0 62
# CONTEXT CPU 1 62
CPU 62 4 2
EXIT 63 4 2
CPU 63 5 0
# CONTEXT CPU 1 63
# CONTEXT CPU 2 63
CPU 64 5 0
# CONTEXT CPU 1 64
# CONTEXT CPU 2 64
EXIT 65 5 0
# CONTEXT CPU 0 65
CPU 65 8 1
# CONTEXT CPU 2 65
CPU 66 7 0
CPU 66 8 1
CPU 66 6 2
EXIT 67 7 0
# CONTEXT CPU 0 67
# CONTEXT CPU 1 67
CPU 67 6 2
EXIT 68 6 2
# CONTEXT CPU 0 68
CPU 68 11 1
# CONTEXT CPU 2 68
# CONTEXT CPU 0 69
CPU 69 11 1
CPU 69 14 2
BLOCK 70 14
CPU 70 10 0
# CONTEXT CPU 1 70
# CONTEXT CPU 2 70
UNBLOCK 71 14
CPU 71 10 0
# CONTEXT CPU 1 71
CPU 71 12 2
CPU 72 10 0
# CONTEXT CPU 1 72
CPU 72 12 2
BLOCK 73 12
CPU 73 10 0
CPU 73 9 1
# CONTEXT CPU 2 73
UNBLOCK 74 12
# CONTEXT CPU 0 74
CPU 74 9 1
# CONTEXT CPU 2 74
EXIT 75 9 1
# CONTEXT CPU 0 75
# CONTEXT CPU 1 75
# CONTEXT CPU 2 75
# CONTEXT CPU 0 76
CPU 76 8 1
CPU 76 13 2
BLOCK 77 13
CPU 77 3 0
CPU 77 8 1
# CONTEXT CPU 2 77
EXIT 78 8 1
UNBLOCK 78 13
CPU 78 3 0
# CONTEXT CPU 1 78
# CONTEXT CPU 2 78
CPU 79 3 0
# CONTEXT CPU 1 79
# CONTEXT CPU 2 79
EXIT 80 3 0
# CONTEXT CPU 0 80
# CONTEXT CPU 1 80
CPU 80 11 2
# CONTEXT CPU 0 81
CPU 81 14 1
CPU 81 11 2
BLOCK 82 14
# CONTEXT CPU 0 82
# CONTEXT CPU 1 82
CPU 82 11 2
EXIT 83 11 2
UNBLOCK 83 14
CPU 83 12 0
# CONTEXT CPU 1 83
# CONTEXT CPU 2 83
BLOCK 84 12
# CONTEXT CPU 0 84
# CONTEXT CPU 1 84
CPU 84 13 2
UNBLOCK 85 12
# CONTEXT CPU 0 85
CPU 85 10 1
CPU 85 13 2
EXIT 86 10 1
BLOCK 86 13
# CONTEXT CPU 0 86
# CONTEXT CPU 1 86
CPU 86 -1 2
UNBLOCK 87 13
CPU 87 14 0
# CONTEXT CPU 1 87
# CONTEXT CPU 2 87
BLOCK 88 14
CPU 88 -1 0
# CONTEXT CPU 1 88
CPU 88 13 2
EXIT 89 13 2
UNBLOCK 89 14
# CONTEXT CPU 0 89
CPU 89 12 1
CPU 89 -1 2
EXIT 90 12 1
CPU 90 14 0
CPU 90 -1 1
CPU 90 -1 2
BLOCK 91 14
CPU 91 -1 0
CPU 91 -1 1
CPU 91 -1 2
UNBLOCK 92 14
# CONTEXT CPU 0 92
CPU 92 -1 1
CPU 92 -1 2
CPU 93 14 0
CPU 93 -1 1
CPU 93 -1 2
BLOCK 94 14
CPU 94 -1 0
CPU 94 -1 1
CPU 94 -1 2
UNBLOCK 95 14
# CONTEXT CPU 0 95
CPU 95 -1 1
CPU 95 -1 2
CPU 96 14 0
CPU 96 -1 1
CPU 96 -1 2
EXIT 97 14 0
CPU 97 -1 0
CPU 97 -1 1
CPU 97 -1 2
