# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do spi_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi {C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:02 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi" C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 13:11:02 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/db {C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:02 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/db" C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 13:11:02 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi {C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/max7219.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:02 on Oct 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi" C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/max7219.sv 
# -- Compiling module max7219
# 
# Top level modules:
# 	max7219
# End time: 13:11:02 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi {C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/spi_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:02 on Oct 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi" C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/spi_top.sv 
# -- Compiling module spi_top
# 
# Top level modules:
# 	spi_top
# End time: 13:11:02 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi {C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:02 on Oct 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi" C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/spi.sv 
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 13:11:02 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi {C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/w25q32.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:03 on Oct 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi" C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/w25q32.sv 
# -- Compiling module w25q32
# 
# Top level modules:
# 	w25q32
# End time: 13:11:03 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# reading C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini
# Loading project tb_spi_sim
