-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity process_udp_64_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_axis_rx_data_TVALID : IN STD_LOGIC;
    portStatusFifo_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    portStatusFifo_V_empty_n : IN STD_LOGIC;
    portStatusFifo_V_read : OUT STD_LOGIC;
    rx_udp2shiftFifo_V_d_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    rx_udp2shiftFifo_V_d_full_n : IN STD_LOGIC;
    rx_udp2shiftFifo_V_d_write : OUT STD_LOGIC;
    rx_udp2shiftFifo_V_k_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    rx_udp2shiftFifo_V_k_full_n : IN STD_LOGIC;
    rx_udp2shiftFifo_V_k_write : OUT STD_LOGIC;
    rx_udp2shiftFifo_V_l_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    rx_udp2shiftFifo_V_l_full_n : IN STD_LOGIC;
    rx_udp2shiftFifo_V_l_write : OUT STD_LOGIC;
    portLookupReqFifo_V_s_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    portLookupReqFifo_V_s_full_n : IN STD_LOGIC;
    portLookupReqFifo_V_s_write : OUT STD_LOGIC;
    rx_udpMetaFifo_V_din : OUT STD_LOGIC_VECTOR (48 downto 0);
    rx_udpMetaFifo_V_full_n : IN STD_LOGIC;
    rx_udpMetaFifo_V_write : OUT STD_LOGIC;
    s_axis_rx_data_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    s_axis_rx_data_TREADY : OUT STD_LOGIC;
    s_axis_rx_data_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    s_axis_rx_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of process_udp_64_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_1_nbreadreq_fu_122_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op13_read_state1 : BOOLEAN;
    signal tmp_nbreadreq_fu_144_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op65_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal io_acc_block_signal_op99 : STD_LOGIC;
    signal fsmState_V_load_reg_807 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_827 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_reg_850 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op99_write_state2 : BOOLEAN;
    signal or_ln73_reg_846 : STD_LOGIC_VECTOR (0 downto 0);
    signal port_status_valid_lo_reg_823 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op106_write_state2 : BOOLEAN;
    signal metaWritten_load_reg_814 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op113_write_state2 : BOOLEAN;
    signal tmp_reg_854 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op120_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal fsmState_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal currWord_last_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal pu_header_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal pu_header_idx : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal metaWritten : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal port_status_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal port_status_valid : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal dstPort_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pu_header_header_V : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal s_axis_rx_data_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rx_udp2shiftFifo_V_d_blk_n : STD_LOGIC;
    signal rx_udp2shiftFifo_V_k_blk_n : STD_LOGIC;
    signal rx_udp2shiftFifo_V_l_blk_n : STD_LOGIC;
    signal portLookupReqFifo_V_s_blk_n : STD_LOGIC;
    signal rx_udpMetaFifo_V_blk_n : STD_LOGIC;
    signal portStatusFifo_V_blk_n : STD_LOGIC;
    signal metaWritten_load_load_fu_437_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_valid_1_reg_818 : STD_LOGIC_VECTOR (0 downto 0);
    signal port_status_valid_lo_load_fu_445_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_reg_831 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_keep_V_reg_836 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_fu_458_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_841 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_858 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_write_flag_0_i_i_phi_fu_188_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag_0_i_i_reg_185 : STD_LOGIC_VECTOR (0 downto 0);
    signal pu_header_ready_load_load_fu_428_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_packetHeader_idx_0_i_phi_fu_199_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_packetHeader_idx_0_i_reg_196 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_fu_614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_metaWritten_flag_2_i_phi_fu_208_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_metaWritten_flag_2_i_reg_205 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_metaWritten_flag_5_i_phi_fu_225_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_metaWritten_flag_5_i_reg_222 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pu_header_ready_flag_phi_fu_236_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_pu_header_ready_flag_reg_233 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pu_header_ready_new_s_phi_fu_256_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln130_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_pu_header_ready_new_s_reg_253 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pu_header_idx_new_4_s_phi_fu_274_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln130_fu_654_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_pu_header_idx_new_4_s_reg_271 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_metaWritten_flag_8_i_phi_fu_293_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_metaWritten_flag_8_i_reg_290 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln130_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln157_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_metaWritten_new_8_i_phi_fu_312_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln130_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_metaWritten_new_8_i_reg_309 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln157_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_port_status_reg_flag_phi_fu_330_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_port_status_reg_flag_reg_327 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_port_status_reg_new_s_phi_fu_350_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_port_status_reg_new_s_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln157_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_port_status_valid_ne_phi_fu_369_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_port_status_valid_ne_reg_366 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_fu_752_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_s_fu_602_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_5_fu_771_p7 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_137_fu_791_p7 : STD_LOGIC_VECTOR (48 downto 0);
    signal zext_ln414_fu_476_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln64_fu_468_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_486_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln414_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln414_fu_494_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln414_1_fu_516_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_1_fu_508_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_fu_500_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_2_fu_522_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln414_1_fu_530_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln414_fu_542_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_548_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln414_2_fu_534_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln414_3_fu_538_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln414_1_fu_566_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln414_fu_572_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln414_fu_578_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln414_fu_584_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln414_3_fu_558_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln414_1_fu_590_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln414_2_fu_596_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_10_1_i_i_s_fu_742_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_10_i_i_i_fu_732_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_409_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_399_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_1_fu_767_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_389_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_fu_787_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_291 : BOOLEAN;
    signal ap_condition_280 : BOOLEAN;
    signal ap_condition_284 : BOOLEAN;
    signal ap_condition_157 : BOOLEAN;
    signal ap_condition_621 : BOOLEAN;
    signal ap_condition_246 : BOOLEAN;
    signal ap_condition_136 : BOOLEAN;
    signal ap_condition_371 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    fsmState_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_136)) then
                if (((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_1))) then 
                    fsmState_V <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_246)) then 
                    fsmState_V <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln99_reg_850 <= and_ln99_fu_628_p2;
                or_ln73_reg_846 <= or_ln73_fu_621_p2;
                tmp_data_V_reg_831 <= s_axis_rx_data_TDATA;
                tmp_keep_V_reg_836 <= s_axis_rx_data_TKEEP;
                tmp_last_V_reg_841 <= s_axis_rx_data_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                currWord_last_V <= s_axis_rx_data_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln73_reg_846 = ap_const_lv1_1) and (tmp_1_reg_827 = ap_const_lv1_1) and (port_status_valid_lo_reg_823 = ap_const_lv1_0) and (fsmState_V_load_reg_807 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dstPort_V <= tmp_V_fu_752_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                fsmState_V_load_reg_807 <= fsmState_V;
                metaWritten_load_reg_814 <= metaWritten;
                port_status_valid_lo_reg_823 <= port_status_valid;
                tmp_valid_1_reg_818 <= port_status_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_metaWritten_flag_8_i_phi_fu_293_p10 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                metaWritten <= ap_phi_mux_metaWritten_new_8_i_phi_fu_312_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_port_status_reg_flag_phi_fu_330_p10 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                port_status_reg <= ap_phi_mux_port_status_reg_new_s_phi_fu_350_p10;
                port_status_valid <= ap_phi_mux_port_status_valid_ne_phi_fu_369_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (pu_header_ready_load_load_fu_428_p1 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pu_header_header_V <= p_Result_s_fu_602_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_pu_header_ready_flag_phi_fu_236_p10 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pu_header_idx <= ap_phi_mux_pu_header_idx_new_4_s_phi_fu_274_p10;
                pu_header_ready <= ap_phi_mux_pu_header_ready_new_s_phi_fu_256_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((fsmState_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1_reg_827 <= tmp_1_nbreadreq_fu_122_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op65_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_6_reg_858 <= portStatusFifo_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((fsmState_V = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_854 <= tmp_nbreadreq_fu_144_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln67_fu_614_p2 <= std_logic_vector(unsigned(pu_header_idx) + unsigned(ap_const_lv16_1));
    and_ln130_fu_647_p2 <= (xor_ln130_fu_640_p2 and or_ln73_fu_621_p2);
    and_ln157_fu_685_p2 <= (xor_ln157_fu_677_p2 and portStatusFifo_V_dout);
    and_ln414_1_fu_590_p2 <= (xor_ln414_fu_584_p2 and pu_header_header_V);
    and_ln414_2_fu_596_p2 <= (select_ln414_3_fu_558_p3 and and_ln414_fu_578_p2);
    and_ln414_fu_578_p2 <= (shl_ln414_1_fu_566_p2 and lshr_ln414_fu_572_p2);
    and_ln99_fu_628_p2 <= (port_status_reg and metaWritten);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, s_axis_rx_data_TVALID, ap_predicate_op13_read_state1, portStatusFifo_V_empty_n, ap_predicate_op65_read_state1, io_acc_block_signal_op99, ap_predicate_op99_write_state2, portLookupReqFifo_V_s_full_n, ap_predicate_op106_write_state2, rx_udpMetaFifo_V_full_n, ap_predicate_op113_write_state2, ap_predicate_op120_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((portStatusFifo_V_empty_n = ap_const_logic_0) and (ap_predicate_op65_read_state1 = ap_const_boolean_1)) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op13_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((portLookupReqFifo_V_s_full_n = ap_const_logic_0) and (ap_predicate_op106_write_state2 = ap_const_boolean_1)) or ((io_acc_block_signal_op99 = ap_const_logic_0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1)) or ((rx_udpMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op120_write_state2 = ap_const_boolean_1)) or ((rx_udpMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op113_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, s_axis_rx_data_TVALID, ap_predicate_op13_read_state1, portStatusFifo_V_empty_n, ap_predicate_op65_read_state1, io_acc_block_signal_op99, ap_predicate_op99_write_state2, portLookupReqFifo_V_s_full_n, ap_predicate_op106_write_state2, rx_udpMetaFifo_V_full_n, ap_predicate_op113_write_state2, ap_predicate_op120_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((portStatusFifo_V_empty_n = ap_const_logic_0) and (ap_predicate_op65_read_state1 = ap_const_boolean_1)) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op13_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((portLookupReqFifo_V_s_full_n = ap_const_logic_0) and (ap_predicate_op106_write_state2 = ap_const_boolean_1)) or ((io_acc_block_signal_op99 = ap_const_logic_0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1)) or ((rx_udpMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op120_write_state2 = ap_const_boolean_1)) or ((rx_udpMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op113_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, s_axis_rx_data_TVALID, ap_predicate_op13_read_state1, portStatusFifo_V_empty_n, ap_predicate_op65_read_state1, io_acc_block_signal_op99, ap_predicate_op99_write_state2, portLookupReqFifo_V_s_full_n, ap_predicate_op106_write_state2, rx_udpMetaFifo_V_full_n, ap_predicate_op113_write_state2, ap_predicate_op120_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((portStatusFifo_V_empty_n = ap_const_logic_0) and (ap_predicate_op65_read_state1 = ap_const_boolean_1)) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op13_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((portLookupReqFifo_V_s_full_n = ap_const_logic_0) and (ap_predicate_op106_write_state2 = ap_const_boolean_1)) or ((io_acc_block_signal_op99 = ap_const_logic_0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1)) or ((rx_udpMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op120_write_state2 = ap_const_boolean_1)) or ((rx_udpMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op113_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, s_axis_rx_data_TVALID, ap_predicate_op13_read_state1, portStatusFifo_V_empty_n, ap_predicate_op65_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((portStatusFifo_V_empty_n = ap_const_logic_0) and (ap_predicate_op65_read_state1 = ap_const_boolean_1)) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op13_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(io_acc_block_signal_op99, ap_predicate_op99_write_state2, portLookupReqFifo_V_s_full_n, ap_predicate_op106_write_state2, rx_udpMetaFifo_V_full_n, ap_predicate_op113_write_state2, ap_predicate_op120_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((portLookupReqFifo_V_s_full_n = ap_const_logic_0) and (ap_predicate_op106_write_state2 = ap_const_boolean_1)) or ((io_acc_block_signal_op99 = ap_const_logic_0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1)) or ((rx_udpMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op120_write_state2 = ap_const_boolean_1)) or ((rx_udpMetaFifo_V_full_n = ap_const_logic_0) and (ap_predicate_op113_write_state2 = ap_const_boolean_1)));
    end process;


    ap_condition_136_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_136 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_157_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
                ap_condition_157 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_246_assign_proc : process(tmp_1_nbreadreq_fu_122_p5, fsmState_V, port_status_valid_lo_load_fu_445_p1, or_ln73_fu_621_p2)
    begin
                ap_condition_246 <= ((or_ln73_fu_621_p2 = ap_const_lv1_1) and (tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (port_status_valid_lo_load_fu_445_p1 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0));
    end process;


    ap_condition_280_assign_proc : process(tmp_1_nbreadreq_fu_122_p5, fsmState_V, tmp_last_V_fu_458_p1)
    begin
                ap_condition_280 <= ((tmp_last_V_fu_458_p1 = ap_const_lv1_1) and (tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_0));
    end process;


    ap_condition_284_assign_proc : process(tmp_1_nbreadreq_fu_122_p5, fsmState_V, tmp_last_V_fu_458_p1)
    begin
                ap_condition_284 <= ((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (tmp_last_V_fu_458_p1 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0));
    end process;


    ap_condition_291_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_144_p3, fsmState_V, ap_block_pp0_stage0)
    begin
                ap_condition_291 <= ((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_371_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_371 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_621_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_1_nbreadreq_fu_122_p5, fsmState_V, ap_block_pp0_stage0)
    begin
                ap_condition_621 <= ((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_metaWritten_flag_2_i_phi_fu_208_p8_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_1_nbreadreq_fu_122_p5, fsmState_V, ap_block_pp0_stage0, metaWritten_load_load_fu_437_p1, port_status_valid_lo_load_fu_445_p1, or_ln73_fu_621_p2, ap_phi_reg_pp0_iter0_metaWritten_flag_2_i_reg_205)
    begin
        if (((or_ln73_fu_621_p2 = ap_const_lv1_1) and (port_status_valid_lo_load_fu_445_p1 = ap_const_lv1_1) and (tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (metaWritten_load_load_fu_437_p1 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_metaWritten_flag_2_i_phi_fu_208_p8 <= ap_const_lv1_1;
        elsif ((((or_ln73_fu_621_p2 = ap_const_lv1_1) and (port_status_valid_lo_load_fu_445_p1 = ap_const_lv1_1) and (metaWritten_load_load_fu_437_p1 = ap_const_lv1_1) and (tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((or_ln73_fu_621_p2 = ap_const_lv1_1) and (tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (port_status_valid_lo_load_fu_445_p1 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (or_ln73_fu_621_p2 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_metaWritten_flag_2_i_phi_fu_208_p8 <= ap_const_lv1_0;
        else 
            ap_phi_mux_metaWritten_flag_2_i_phi_fu_208_p8 <= ap_phi_reg_pp0_iter0_metaWritten_flag_2_i_reg_205;
        end if; 
    end process;


    ap_phi_mux_metaWritten_flag_5_i_phi_fu_225_p4_assign_proc : process(metaWritten_load_load_fu_437_p1, ap_phi_reg_pp0_iter0_metaWritten_flag_5_i_reg_222, ap_condition_291)
    begin
        if ((ap_const_boolean_1 = ap_condition_291)) then
            if ((metaWritten_load_load_fu_437_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_metaWritten_flag_5_i_phi_fu_225_p4 <= ap_const_lv1_1;
            elsif ((metaWritten_load_load_fu_437_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_metaWritten_flag_5_i_phi_fu_225_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_metaWritten_flag_5_i_phi_fu_225_p4 <= ap_phi_reg_pp0_iter0_metaWritten_flag_5_i_reg_222;
            end if;
        else 
            ap_phi_mux_metaWritten_flag_5_i_phi_fu_225_p4 <= ap_phi_reg_pp0_iter0_metaWritten_flag_5_i_reg_222;
        end if; 
    end process;


    ap_phi_mux_metaWritten_flag_8_i_phi_fu_293_p10_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_1_nbreadreq_fu_122_p5, tmp_nbreadreq_fu_144_p3, fsmState_V, ap_block_pp0_stage0, tmp_last_V_fu_458_p1, ap_phi_mux_metaWritten_flag_2_i_phi_fu_208_p8, ap_phi_reg_pp0_iter0_metaWritten_flag_8_i_reg_290, or_ln130_fu_663_p2, or_ln157_fu_670_p2)
    begin
        if (((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_metaWritten_flag_8_i_phi_fu_293_p10 <= or_ln157_fu_670_p2;
        elsif (((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (tmp_last_V_fu_458_p1 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_metaWritten_flag_8_i_phi_fu_293_p10 <= ap_phi_mux_metaWritten_flag_2_i_phi_fu_208_p8;
        elsif (((tmp_last_V_fu_458_p1 = ap_const_lv1_1) and (tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_metaWritten_flag_8_i_phi_fu_293_p10 <= or_ln130_fu_663_p2;
        elsif ((((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_metaWritten_flag_8_i_phi_fu_293_p10 <= ap_const_lv1_0;
        else 
            ap_phi_mux_metaWritten_flag_8_i_phi_fu_293_p10 <= ap_phi_reg_pp0_iter0_metaWritten_flag_8_i_reg_290;
        end if; 
    end process;


    ap_phi_mux_metaWritten_new_8_i_phi_fu_312_p10_assign_proc : process(tmp_nbreadreq_fu_144_p3, fsmState_V, xor_ln130_fu_640_p2, ap_phi_reg_pp0_iter0_metaWritten_new_8_i_reg_309, xor_ln157_fu_677_p2, ap_condition_280, ap_condition_284, ap_condition_157)
    begin
        if ((ap_const_boolean_1 = ap_condition_157)) then
            if (((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_1))) then 
                ap_phi_mux_metaWritten_new_8_i_phi_fu_312_p10 <= xor_ln157_fu_677_p2;
            elsif ((ap_const_boolean_1 = ap_condition_284)) then 
                ap_phi_mux_metaWritten_new_8_i_phi_fu_312_p10 <= ap_const_lv1_1;
            elsif ((ap_const_boolean_1 = ap_condition_280)) then 
                ap_phi_mux_metaWritten_new_8_i_phi_fu_312_p10 <= xor_ln130_fu_640_p2;
            else 
                ap_phi_mux_metaWritten_new_8_i_phi_fu_312_p10 <= ap_phi_reg_pp0_iter0_metaWritten_new_8_i_reg_309;
            end if;
        else 
            ap_phi_mux_metaWritten_new_8_i_phi_fu_312_p10 <= ap_phi_reg_pp0_iter0_metaWritten_new_8_i_reg_309;
        end if; 
    end process;


    ap_phi_mux_packetHeader_idx_0_i_phi_fu_199_p4_assign_proc : process(pu_header_idx, pu_header_ready_load_load_fu_428_p1, ap_phi_reg_pp0_iter0_packetHeader_idx_0_i_reg_196, add_ln67_fu_614_p2, ap_condition_621)
    begin
        if ((ap_const_boolean_1 = ap_condition_621)) then
            if ((pu_header_ready_load_load_fu_428_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_packetHeader_idx_0_i_phi_fu_199_p4 <= add_ln67_fu_614_p2;
            elsif ((pu_header_ready_load_load_fu_428_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_packetHeader_idx_0_i_phi_fu_199_p4 <= pu_header_idx;
            else 
                ap_phi_mux_packetHeader_idx_0_i_phi_fu_199_p4 <= ap_phi_reg_pp0_iter0_packetHeader_idx_0_i_reg_196;
            end if;
        else 
            ap_phi_mux_packetHeader_idx_0_i_phi_fu_199_p4 <= ap_phi_reg_pp0_iter0_packetHeader_idx_0_i_reg_196;
        end if; 
    end process;


    ap_phi_mux_port_status_reg_flag_phi_fu_330_p10_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_1_nbreadreq_fu_122_p5, tmp_nbreadreq_fu_144_p3, fsmState_V, port_status_valid, ap_block_pp0_stage0, tmp_last_V_fu_458_p1, ap_phi_reg_pp0_iter0_port_status_reg_flag_reg_327)
    begin
        if (((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_port_status_reg_flag_phi_fu_330_p10 <= ap_const_lv1_1;
        elsif (((tmp_last_V_fu_458_p1 = ap_const_lv1_1) and (tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_port_status_reg_flag_phi_fu_330_p10 <= port_status_valid;
        elsif ((((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (tmp_last_V_fu_458_p1 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_port_status_reg_flag_phi_fu_330_p10 <= ap_const_lv1_0;
        else 
            ap_phi_mux_port_status_reg_flag_phi_fu_330_p10 <= ap_phi_reg_pp0_iter0_port_status_reg_flag_reg_327;
        end if; 
    end process;


    ap_phi_mux_port_status_reg_new_s_phi_fu_350_p10_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_1_nbreadreq_fu_122_p5, tmp_nbreadreq_fu_144_p3, fsmState_V, ap_block_pp0_stage0, tmp_last_V_fu_458_p1, ap_phi_reg_pp0_iter0_port_status_reg_new_s_reg_347, and_ln157_fu_685_p2)
    begin
        if (((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_port_status_reg_new_s_phi_fu_350_p10 <= and_ln157_fu_685_p2;
        elsif ((((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (tmp_last_V_fu_458_p1 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_last_V_fu_458_p1 = ap_const_lv1_1) and (tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_port_status_reg_new_s_phi_fu_350_p10 <= ap_const_lv1_0;
        else 
            ap_phi_mux_port_status_reg_new_s_phi_fu_350_p10 <= ap_phi_reg_pp0_iter0_port_status_reg_new_s_reg_347;
        end if; 
    end process;


    ap_phi_mux_port_status_valid_ne_phi_fu_369_p10_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_1_nbreadreq_fu_122_p5, tmp_nbreadreq_fu_144_p3, fsmState_V, ap_block_pp0_stage0, tmp_last_V_fu_458_p1, xor_ln157_fu_677_p2, ap_phi_reg_pp0_iter0_port_status_valid_ne_reg_366)
    begin
        if (((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_port_status_valid_ne_phi_fu_369_p10 <= xor_ln157_fu_677_p2;
        elsif ((((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (tmp_last_V_fu_458_p1 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_last_V_fu_458_p1 = ap_const_lv1_1) and (tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_port_status_valid_ne_phi_fu_369_p10 <= ap_const_lv1_0;
        else 
            ap_phi_mux_port_status_valid_ne_phi_fu_369_p10 <= ap_phi_reg_pp0_iter0_port_status_valid_ne_reg_366;
        end if; 
    end process;


    ap_phi_mux_pu_header_idx_new_4_s_phi_fu_274_p10_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_1_nbreadreq_fu_122_p5, tmp_nbreadreq_fu_144_p3, fsmState_V, ap_block_pp0_stage0, tmp_last_V_fu_458_p1, ap_phi_mux_packetHeader_idx_0_i_phi_fu_199_p4, select_ln130_fu_654_p3, ap_phi_reg_pp0_iter0_pu_header_idx_new_4_s_reg_271)
    begin
        if ((((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_pu_header_idx_new_4_s_phi_fu_274_p10 <= ap_const_lv16_0;
        elsif (((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (tmp_last_V_fu_458_p1 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_pu_header_idx_new_4_s_phi_fu_274_p10 <= ap_phi_mux_packetHeader_idx_0_i_phi_fu_199_p4;
        elsif (((tmp_last_V_fu_458_p1 = ap_const_lv1_1) and (tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_pu_header_idx_new_4_s_phi_fu_274_p10 <= select_ln130_fu_654_p3;
        else 
            ap_phi_mux_pu_header_idx_new_4_s_phi_fu_274_p10 <= ap_phi_reg_pp0_iter0_pu_header_idx_new_4_s_reg_271;
        end if; 
    end process;


    ap_phi_mux_pu_header_ready_flag_phi_fu_236_p10_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_1_nbreadreq_fu_122_p5, tmp_nbreadreq_fu_144_p3, fsmState_V, currWord_last_V, ap_block_pp0_stage0, tmp_last_V_fu_458_p1, ap_phi_reg_pp0_iter0_pu_header_ready_flag_reg_233)
    begin
        if (((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_pu_header_ready_flag_phi_fu_236_p10 <= currWord_last_V;
        elsif ((((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (tmp_last_V_fu_458_p1 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_last_V_fu_458_p1 = ap_const_lv1_1) and (tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_pu_header_ready_flag_phi_fu_236_p10 <= ap_const_lv1_1;
        elsif ((((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_pu_header_ready_flag_phi_fu_236_p10 <= ap_const_lv1_0;
        else 
            ap_phi_mux_pu_header_ready_flag_phi_fu_236_p10 <= ap_phi_reg_pp0_iter0_pu_header_ready_flag_reg_233;
        end if; 
    end process;


    ap_phi_mux_pu_header_ready_new_s_phi_fu_256_p10_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_1_nbreadreq_fu_122_p5, tmp_nbreadreq_fu_144_p3, fsmState_V, ap_block_pp0_stage0, tmp_last_V_fu_458_p1, or_ln73_fu_621_p2, and_ln130_fu_647_p2, ap_phi_reg_pp0_iter0_pu_header_ready_new_s_reg_253)
    begin
        if ((((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_pu_header_ready_new_s_phi_fu_256_p10 <= ap_const_lv1_0;
        elsif (((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (tmp_last_V_fu_458_p1 = ap_const_lv1_0) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_pu_header_ready_new_s_phi_fu_256_p10 <= or_ln73_fu_621_p2;
        elsif (((tmp_last_V_fu_458_p1 = ap_const_lv1_1) and (tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_pu_header_ready_new_s_phi_fu_256_p10 <= and_ln130_fu_647_p2;
        else 
            ap_phi_mux_pu_header_ready_new_s_phi_fu_256_p10 <= ap_phi_reg_pp0_iter0_pu_header_ready_new_s_reg_253;
        end if; 
    end process;


    ap_phi_mux_write_flag_0_i_i_phi_fu_188_p4_assign_proc : process(ap_phi_reg_pp0_iter0_write_flag_0_i_i_reg_185, pu_header_ready_load_load_fu_428_p1, ap_condition_621)
    begin
        if ((ap_const_boolean_1 = ap_condition_621)) then
            if ((pu_header_ready_load_load_fu_428_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_write_flag_0_i_i_phi_fu_188_p4 <= ap_const_lv1_1;
            elsif ((pu_header_ready_load_load_fu_428_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_write_flag_0_i_i_phi_fu_188_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_write_flag_0_i_i_phi_fu_188_p4 <= ap_phi_reg_pp0_iter0_write_flag_0_i_i_reg_185;
            end if;
        else 
            ap_phi_mux_write_flag_0_i_i_phi_fu_188_p4 <= ap_phi_reg_pp0_iter0_write_flag_0_i_i_reg_185;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_metaWritten_flag_2_i_reg_205 <= "X";
    ap_phi_reg_pp0_iter0_metaWritten_flag_5_i_reg_222 <= "X";
    ap_phi_reg_pp0_iter0_metaWritten_flag_8_i_reg_290 <= "X";
    ap_phi_reg_pp0_iter0_metaWritten_new_8_i_reg_309 <= "X";
    ap_phi_reg_pp0_iter0_packetHeader_idx_0_i_reg_196 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_port_status_reg_flag_reg_327 <= "X";
    ap_phi_reg_pp0_iter0_port_status_reg_new_s_reg_347 <= "X";
    ap_phi_reg_pp0_iter0_port_status_valid_ne_reg_366 <= "X";
    ap_phi_reg_pp0_iter0_pu_header_idx_new_4_s_reg_271 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pu_header_ready_flag_reg_233 <= "X";
    ap_phi_reg_pp0_iter0_pu_header_ready_new_s_reg_253 <= "X";
    ap_phi_reg_pp0_iter0_write_flag_0_i_i_reg_185 <= "X";

    ap_predicate_op106_write_state2_assign_proc : process(fsmState_V_load_reg_807, tmp_1_reg_827, or_ln73_reg_846, port_status_valid_lo_reg_823)
    begin
                ap_predicate_op106_write_state2 <= ((or_ln73_reg_846 = ap_const_lv1_1) and (tmp_1_reg_827 = ap_const_lv1_1) and (port_status_valid_lo_reg_823 = ap_const_lv1_0) and (fsmState_V_load_reg_807 = ap_const_lv1_0));
    end process;


    ap_predicate_op113_write_state2_assign_proc : process(fsmState_V_load_reg_807, tmp_1_reg_827, or_ln73_reg_846, port_status_valid_lo_reg_823, metaWritten_load_reg_814)
    begin
                ap_predicate_op113_write_state2 <= ((port_status_valid_lo_reg_823 = ap_const_lv1_1) and (or_ln73_reg_846 = ap_const_lv1_1) and (tmp_1_reg_827 = ap_const_lv1_1) and (fsmState_V_load_reg_807 = ap_const_lv1_0) and (metaWritten_load_reg_814 = ap_const_lv1_0));
    end process;


    ap_predicate_op120_write_state2_assign_proc : process(fsmState_V_load_reg_807, metaWritten_load_reg_814, tmp_reg_854)
    begin
                ap_predicate_op120_write_state2 <= ((fsmState_V_load_reg_807 = ap_const_lv1_1) and (tmp_reg_854 = ap_const_lv1_1) and (metaWritten_load_reg_814 = ap_const_lv1_0));
    end process;


    ap_predicate_op13_read_state1_assign_proc : process(tmp_1_nbreadreq_fu_122_p5, fsmState_V)
    begin
                ap_predicate_op13_read_state1 <= ((tmp_1_nbreadreq_fu_122_p5 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_0));
    end process;


    ap_predicate_op65_read_state1_assign_proc : process(tmp_nbreadreq_fu_144_p3, fsmState_V)
    begin
                ap_predicate_op65_read_state1 <= ((tmp_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (fsmState_V = ap_const_lv1_1));
    end process;


    ap_predicate_op99_write_state2_assign_proc : process(fsmState_V_load_reg_807, tmp_1_reg_827, and_ln99_reg_850)
    begin
                ap_predicate_op99_write_state2 <= ((ap_const_lv1_1 = and_ln99_reg_850) and (tmp_1_reg_827 = ap_const_lv1_1) and (fsmState_V_load_reg_807 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_389_p4 <= pu_header_header_V(15 downto 8);
    grp_fu_399_p4 <= pu_header_header_V(47 downto 40);
    grp_fu_409_p4 <= pu_header_header_V(39 downto 32);
    icmp_ln414_fu_480_p2 <= "0" when (zext_ln414_fu_476_p1 = ap_const_lv26_0) else "1";
    io_acc_block_signal_op99 <= (rx_udp2shiftFifo_V_l_full_n and rx_udp2shiftFifo_V_k_full_n and rx_udp2shiftFifo_V_d_full_n);
    lshr_ln414_fu_572_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_3_fu_538_p1(31-1 downto 0)))));
    metaWritten_load_load_fu_437_p1 <= metaWritten;
    or_ln130_fu_663_p2 <= (port_status_valid or ap_phi_mux_metaWritten_flag_2_i_phi_fu_208_p8);
    or_ln157_fu_670_p2 <= (currWord_last_V or ap_phi_mux_metaWritten_flag_5_i_phi_fu_225_p4);
    or_ln73_fu_621_p2 <= (pu_header_ready or ap_phi_mux_write_flag_0_i_i_phi_fu_188_p4);
    p_Result_10_1_i_i_s_fu_742_p4 <= pu_header_header_V(23 downto 16);
    p_Result_10_i_i_i_fu_732_p4 <= pu_header_header_V(31 downto 24);
    p_Result_s_fu_602_p2 <= (and_ln414_2_fu_596_p2 or and_ln414_1_fu_590_p2);

    portLookupReqFifo_V_s_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, portLookupReqFifo_V_s_full_n, ap_predicate_op106_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op106_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            portLookupReqFifo_V_s_blk_n <= portLookupReqFifo_V_s_full_n;
        else 
            portLookupReqFifo_V_s_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    portLookupReqFifo_V_s_din <= (p_Result_10_1_i_i_s_fu_742_p4 & p_Result_10_i_i_i_fu_732_p4);

    portLookupReqFifo_V_s_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op106_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op106_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            portLookupReqFifo_V_s_write <= ap_const_logic_1;
        else 
            portLookupReqFifo_V_s_write <= ap_const_logic_0;
        end if; 
    end process;


    portStatusFifo_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, portStatusFifo_V_empty_n, ap_predicate_op65_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op65_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            portStatusFifo_V_blk_n <= portStatusFifo_V_empty_n;
        else 
            portStatusFifo_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    portStatusFifo_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op65_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op65_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            portStatusFifo_V_read <= ap_const_logic_1;
        else 
            portStatusFifo_V_read <= ap_const_logic_0;
        end if; 
    end process;

    port_status_valid_lo_load_fu_445_p1 <= port_status_valid;
    pu_header_ready_load_load_fu_428_p1 <= pu_header_ready;

    rx_udp2shiftFifo_V_d_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_udp2shiftFifo_V_d_full_n, ap_predicate_op99_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_udp2shiftFifo_V_d_blk_n <= rx_udp2shiftFifo_V_d_full_n;
        else 
            rx_udp2shiftFifo_V_d_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_udp2shiftFifo_V_d_din <= tmp_data_V_reg_831;

    rx_udp2shiftFifo_V_d_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op99_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_udp2shiftFifo_V_d_write <= ap_const_logic_1;
        else 
            rx_udp2shiftFifo_V_d_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_udp2shiftFifo_V_k_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_udp2shiftFifo_V_k_full_n, ap_predicate_op99_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_udp2shiftFifo_V_k_blk_n <= rx_udp2shiftFifo_V_k_full_n;
        else 
            rx_udp2shiftFifo_V_k_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_udp2shiftFifo_V_k_din <= tmp_keep_V_reg_836;

    rx_udp2shiftFifo_V_k_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op99_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_udp2shiftFifo_V_k_write <= ap_const_logic_1;
        else 
            rx_udp2shiftFifo_V_k_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_udp2shiftFifo_V_l_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_udp2shiftFifo_V_l_full_n, ap_predicate_op99_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_udp2shiftFifo_V_l_blk_n <= rx_udp2shiftFifo_V_l_full_n;
        else 
            rx_udp2shiftFifo_V_l_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_udp2shiftFifo_V_l_din <= tmp_last_V_reg_841;

    rx_udp2shiftFifo_V_l_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op99_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_udp2shiftFifo_V_l_write <= ap_const_logic_1;
        else 
            rx_udp2shiftFifo_V_l_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_udpMetaFifo_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_udpMetaFifo_V_full_n, ap_predicate_op113_write_state2, ap_predicate_op120_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op120_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op113_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rx_udpMetaFifo_V_blk_n <= rx_udpMetaFifo_V_full_n;
        else 
            rx_udpMetaFifo_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_udpMetaFifo_V_din_assign_proc : process(ap_predicate_op113_write_state2, ap_predicate_op120_write_state2, tmp_5_fu_771_p7, tmp_137_fu_791_p7, ap_condition_371)
    begin
        if ((ap_const_boolean_1 = ap_condition_371)) then
            if ((ap_predicate_op120_write_state2 = ap_const_boolean_1)) then 
                rx_udpMetaFifo_V_din <= tmp_137_fu_791_p7;
            elsif ((ap_predicate_op113_write_state2 = ap_const_boolean_1)) then 
                rx_udpMetaFifo_V_din <= tmp_5_fu_771_p7;
            else 
                rx_udpMetaFifo_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rx_udpMetaFifo_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rx_udpMetaFifo_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op113_write_state2, ap_predicate_op120_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op120_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op113_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rx_udpMetaFifo_V_write <= ap_const_logic_1;
        else 
            rx_udpMetaFifo_V_write <= ap_const_logic_0;
        end if; 
    end process;


    s_axis_rx_data_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, s_axis_rx_data_TVALID, ap_predicate_op13_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op13_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            s_axis_rx_data_TDATA_blk_n <= s_axis_rx_data_TVALID;
        else 
            s_axis_rx_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_axis_rx_data_TREADY_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op13_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op13_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            s_axis_rx_data_TREADY <= ap_const_logic_1;
        else 
            s_axis_rx_data_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    select_ln130_fu_654_p3 <= 
        ap_const_lv16_0 when (port_status_valid(0) = '1') else 
        ap_phi_mux_packetHeader_idx_0_i_phi_fu_199_p4;
    select_ln414_1_fu_508_p3 <= 
        sub_ln414_fu_494_p2 when (icmp_ln414_fu_480_p2(0) = '1') else 
        tmp_3_fu_486_p3;
    select_ln414_2_fu_522_p3 <= 
        sub_ln414_1_fu_516_p2 when (icmp_ln414_fu_480_p2(0) = '1') else 
        ap_const_lv7_0;
    select_ln414_3_fu_558_p3 <= 
        tmp_4_fu_548_p4 when (icmp_ln414_fu_480_p2(0) = '1') else 
        shl_ln414_fu_542_p2;
    select_ln414_fu_500_p3 <= 
        ap_const_lv7_3F when (icmp_ln414_fu_480_p2(0) = '1') else 
        tmp_3_fu_486_p3;
    shl_ln414_1_fu_566_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_2_fu_534_p1(31-1 downto 0)))));
    shl_ln414_fu_542_p2 <= std_logic_vector(shift_left(unsigned(s_axis_rx_data_TDATA),to_integer(unsigned('0' & zext_ln414_1_fu_530_p1(31-1 downto 0)))));
    sub_ln414_1_fu_516_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(tmp_3_fu_486_p3));
    sub_ln414_fu_494_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(tmp_3_fu_486_p3));
    tmp_137_fu_791_p7 <= (((((tmp_6_reg_858 & grp_fu_409_p4) & grp_fu_399_p4) & dstPort_V) & trunc_ln647_fu_787_p1) & grp_fu_389_p4);
    tmp_1_nbreadreq_fu_122_p5 <= (0=>(s_axis_rx_data_TVALID), others=>'-');
    tmp_3_fu_486_p3 <= (trunc_ln64_fu_468_p1 & ap_const_lv6_0);
    
    tmp_4_fu_548_p4_proc : process(shl_ln414_fu_542_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_4_fu_548_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_3F(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := shl_ln414_fu_542_p2;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_3F(6-1 downto 0)));
            for tmp_4_fu_548_p4_i in 0 to 64-1 loop
                v0_cpy(tmp_4_fu_548_p4_i) := shl_ln414_fu_542_p2(64-1-tmp_4_fu_548_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(64-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_4_fu_548_p4 <= resvalue(64-1 downto 0);
    end process;

    tmp_5_fu_771_p7 <= (((((tmp_valid_1_reg_818 & grp_fu_409_p4) & grp_fu_399_p4) & dstPort_V) & trunc_ln647_1_fu_767_p1) & grp_fu_389_p4);
    tmp_V_fu_752_p3 <= (p_Result_10_1_i_i_s_fu_742_p4 & p_Result_10_i_i_i_fu_732_p4);
    tmp_last_V_fu_458_p1 <= s_axis_rx_data_TLAST;
    tmp_nbreadreq_fu_144_p3 <= (0=>(portStatusFifo_V_empty_n), others=>'-');
    trunc_ln647_1_fu_767_p1 <= pu_header_header_V(8 - 1 downto 0);
    trunc_ln647_fu_787_p1 <= pu_header_header_V(8 - 1 downto 0);
    trunc_ln64_fu_468_p1 <= pu_header_idx(1 - 1 downto 0);
    xor_ln130_fu_640_p2 <= (port_status_valid xor ap_const_lv1_1);
    xor_ln157_fu_677_p2 <= (currWord_last_V xor ap_const_lv1_1);
    xor_ln414_fu_584_p2 <= (ap_const_lv64_FFFFFFFFFFFFFFFF xor and_ln414_fu_578_p2);
    zext_ln414_1_fu_530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_1_fu_508_p3),64));
    zext_ln414_2_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_fu_500_p3),64));
    zext_ln414_3_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_2_fu_522_p3),64));
    zext_ln414_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pu_header_idx),26));
end behav;
