INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/new/dsp_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dspt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/dsp/dsp.srcs/sim_1/new/tb_dsp_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dsp_t
