// Seed: 1705114241
module module_0 (
    output supply1 id_0
);
  reg id_2;
  assign id_2 = 1;
  assign id_0 = id_2 - id_2;
  task id_3(input integer id_4 = id_2);
    begin
      $display(1);
      id_3 <= 'h0;
      id_4 = (id_2);
      id_2 <= id_4;
      id_2 <= id_4;
      id_4 <= 1;
    end
  endtask
  wire id_5;
  always id_3 = 1;
endmodule
module module_1 (
    output wire id_0
);
  assign id_0 = id_2;
  module_0(
      id_0
  );
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri id_7,
    input wor id_8,
    input tri id_9,
    input tri1 id_10,
    output tri1 id_11,
    input wor id_12,
    output logic id_13,
    input supply1 id_14,
    input wor id_15,
    input tri1 id_16,
    input tri id_17,
    input supply1 id_18,
    input supply0 id_19,
    input uwire id_20
);
  tri id_22;
  assign id_22 = 1;
  always_latch begin
    id_13 <= 1;
  end
  wire id_23;
  module_0(
      id_4
  );
  supply0 id_24 = 1;
  wire id_25;
endmodule
